
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005fc0  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010038  2**0
                  CONTENTS, READONLY
  4 .relocate     00000010  20000000  00009fc0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000010d0  20000010  00009fd0  00010010  2**2
                  ALLOC
  6 .stack        00002000  200010e0  0000b0a0  00010010  2**0
                  ALLOC
  7 .debug_info   00039b22  00000000  00000000  00010091  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000058f9  00000000  00000000  00049bb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000a887  00000000  00000000  0004f4ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000940  00000000  00000000  00059d33  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d70  00000000  00000000  0005a673  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000263ac  00000000  00000000  0005b3e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001b028  00000000  00000000  0008178f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a49e8  00000000  00000000  0009c7b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000171c  00000000  00000000  001411a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	200030e0 	.word	0x200030e0
    4004:	00009485 	.word	0x00009485
    4008:	00009481 	.word	0x00009481
    400c:	00009481 	.word	0x00009481
	...
    402c:	00009481 	.word	0x00009481
	...
    4038:	00009481 	.word	0x00009481
    403c:	00009481 	.word	0x00009481
    4040:	00009481 	.word	0x00009481
    4044:	0000411d 	.word	0x0000411d
    4048:	00009481 	.word	0x00009481
    404c:	00007f65 	.word	0x00007f65
    4050:	00009481 	.word	0x00009481
    4054:	00009481 	.word	0x00009481
    4058:	00009481 	.word	0x00009481
    405c:	00009481 	.word	0x00009481
    4060:	00009481 	.word	0x00009481
    4064:	00008699 	.word	0x00008699
    4068:	000086a9 	.word	0x000086a9
    406c:	000086b9 	.word	0x000086b9
    4070:	000086c9 	.word	0x000086c9
    4074:	000086d9 	.word	0x000086d9
    4078:	000086e9 	.word	0x000086e9
    407c:	00004dc5 	.word	0x00004dc5
    4080:	00009481 	.word	0x00009481
    4084:	00009481 	.word	0x00009481
    4088:	00009481 	.word	0x00009481
    408c:	00009481 	.word	0x00009481
    4090:	00009481 	.word	0x00009481
    4094:	00009481 	.word	0x00009481
    4098:	00009481 	.word	0x00009481
    409c:	00009481 	.word	0x00009481
    40a0:	00009481 	.word	0x00009481
    40a4:	00009481 	.word	0x00009481
    40a8:	00009481 	.word	0x00009481
    40ac:	00009481 	.word	0x00009481
    40b0:	00009481 	.word	0x00009481
    40b4:	00009481 	.word	0x00009481
    40b8:	00009481 	.word	0x00009481

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	20000010 	.word	0x20000010
    40dc:	00000000 	.word	0x00000000
    40e0:	00009fc0 	.word	0x00009fc0

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000014 	.word	0x20000014
    4110:	00009fc0 	.word	0x00009fc0
    4114:	00009fc0 	.word	0x00009fc0
    4118:	00000000 	.word	0x00000000

0000411c <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    411c:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    411e:	2201      	movs	r2, #1
    4120:	4b03      	ldr	r3, [pc, #12]	; (4130 <WDT_Handler+0x14>)
    4122:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    4124:	4b03      	ldr	r3, [pc, #12]	; (4134 <WDT_Handler+0x18>)
    4126:	681b      	ldr	r3, [r3, #0]
    4128:	2b00      	cmp	r3, #0
    412a:	d000      	beq.n	412e <WDT_Handler+0x12>
		wdt_early_warning_callback();
    412c:	4798      	blx	r3
	}
}
    412e:	bd10      	pop	{r4, pc}
    4130:	40002000 	.word	0x40002000
    4134:	20000d24 	.word	0x20000d24

00004138 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    4138:	b510      	push	{r4, lr}
    413a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    413c:	a90b      	add	r1, sp, #44	; 0x2c
    413e:	2301      	movs	r3, #1
    4140:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4142:	2400      	movs	r4, #0
    4144:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4146:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    4148:	2026      	movs	r0, #38	; 0x26
    414a:	4b13      	ldr	r3, [pc, #76]	; (4198 <Configure_Adc+0x60>)
    414c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    414e:	2240      	movs	r2, #64	; 0x40
    4150:	4b12      	ldr	r3, [pc, #72]	; (419c <Configure_Adc+0x64>)
    4152:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4154:	4668      	mov	r0, sp
    4156:	4b12      	ldr	r3, [pc, #72]	; (41a0 <Configure_Adc+0x68>)
    4158:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    415a:	2303      	movs	r3, #3
    415c:	466a      	mov	r2, sp
    415e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    4160:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    4162:	2307      	movs	r3, #7
    4164:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4166:	4c0f      	ldr	r4, [pc, #60]	; (41a4 <Configure_Adc+0x6c>)
    4168:	490f      	ldr	r1, [pc, #60]	; (41a8 <Configure_Adc+0x70>)
    416a:	0020      	movs	r0, r4
    416c:	4b0f      	ldr	r3, [pc, #60]	; (41ac <Configure_Adc+0x74>)
    416e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4170:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    4172:	8c13      	ldrh	r3, [r2, #32]
    4174:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4176:	2b00      	cmp	r3, #0
    4178:	d1fb      	bne.n	4172 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    417a:	3307      	adds	r3, #7
    417c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    417e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4180:	7811      	ldrb	r1, [r2, #0]
    4182:	3b05      	subs	r3, #5
    4184:	430b      	orrs	r3, r1
    4186:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4188:	4b06      	ldr	r3, [pc, #24]	; (41a4 <Configure_Adc+0x6c>)
    418a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    418c:	8c13      	ldrh	r3, [r2, #32]
    418e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4190:	2b00      	cmp	r3, #0
    4192:	d1fb      	bne.n	418c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4194:	b00c      	add	sp, #48	; 0x30
    4196:	bd10      	pop	{r4, pc}
    4198:	00008439 	.word	0x00008439
    419c:	41000080 	.word	0x41000080
    41a0:	000075bd 	.word	0x000075bd
    41a4:	20000d28 	.word	0x20000d28
    41a8:	42004400 	.word	0x42004400
    41ac:	00007601 	.word	0x00007601

000041b0 <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    41b0:	4b09      	ldr	r3, [pc, #36]	; (41d8 <vAPI_IndexNtcTemp+0x28>)
    41b2:	4298      	cmp	r0, r3
    41b4:	d80b      	bhi.n	41ce <vAPI_IndexNtcTemp+0x1e>
    41b6:	4a09      	ldr	r2, [pc, #36]	; (41dc <vAPI_IndexNtcTemp+0x2c>)
    41b8:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
    41ba:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    41bc:	8811      	ldrh	r1, [r2, #0]
    41be:	4281      	cmp	r1, r0
    41c0:	d906      	bls.n	41d0 <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
    41c2:	3301      	adds	r3, #1
    41c4:	b2db      	uxtb	r3, r3
    41c6:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
    41c8:	2b8d      	cmp	r3, #141	; 0x8d
    41ca:	d1f7      	bne.n	41bc <vAPI_IndexNtcTemp+0xc>
    41cc:	e000      	b.n	41d0 <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    41ce:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
    41d0:	4a03      	ldr	r2, [pc, #12]	; (41e0 <vAPI_IndexNtcTemp+0x30>)
    41d2:	56d0      	ldrsb	r0, [r2, r3]
}
    41d4:	4770      	bx	lr
    41d6:	46c0      	nop			; (mov r8, r8)
    41d8:	00003b98 	.word	0x00003b98
    41dc:	00009970 	.word	0x00009970
    41e0:	00009a8c 	.word	0x00009a8c

000041e4 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
    41e4:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    41e6:	4c25      	ldr	r4, [pc, #148]	; (427c <vAPI_ADC_Read_Data_bal_1+0x98>)
    41e8:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    41ea:	5ce0      	ldrb	r0, [r4, r3]
    41ec:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    41ee:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    41f0:	5ce3      	ldrb	r3, [r4, r3]
    41f2:	1818      	adds	r0, r3, r0
    41f4:	b280      	uxth	r0, r0
    41f6:	4d22      	ldr	r5, [pc, #136]	; (4280 <vAPI_ADC_Read_Data_bal_1+0x9c>)
    41f8:	47a8      	blx	r5
    41fa:	4b22      	ldr	r3, [pc, #136]	; (4284 <vAPI_ADC_Read_Data_bal_1+0xa0>)
    41fc:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    41fe:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4200:	5ce0      	ldrb	r0, [r4, r3]
    4202:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    4204:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4206:	5ce3      	ldrb	r3, [r4, r3]
    4208:	1818      	adds	r0, r3, r0
    420a:	b280      	uxth	r0, r0
    420c:	47a8      	blx	r5
    420e:	4b1e      	ldr	r3, [pc, #120]	; (4288 <vAPI_ADC_Read_Data_bal_1+0xa4>)
    4210:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    4212:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4214:	5ce0      	ldrb	r0, [r4, r3]
    4216:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    4218:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    421a:	5ce3      	ldrb	r3, [r4, r3]
    421c:	1818      	adds	r0, r3, r0
    421e:	b280      	uxth	r0, r0
    4220:	47a8      	blx	r5
    4222:	4b1a      	ldr	r3, [pc, #104]	; (428c <vAPI_ADC_Read_Data_bal_1+0xa8>)
    4224:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    4226:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4228:	5ce0      	ldrb	r0, [r4, r3]
    422a:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    422c:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    422e:	5ce3      	ldrb	r3, [r4, r3]
    4230:	1818      	adds	r0, r3, r0
    4232:	b280      	uxth	r0, r0
    4234:	47a8      	blx	r5
    4236:	4b16      	ldr	r3, [pc, #88]	; (4290 <vAPI_ADC_Read_Data_bal_1+0xac>)
    4238:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    423a:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    423c:	5ce0      	ldrb	r0, [r4, r3]
    423e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    4240:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4242:	5ce3      	ldrb	r3, [r4, r3]
    4244:	1818      	adds	r0, r3, r0
    4246:	b280      	uxth	r0, r0
    4248:	47a8      	blx	r5
    424a:	4b12      	ldr	r3, [pc, #72]	; (4294 <vAPI_ADC_Read_Data_bal_1+0xb0>)
    424c:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    424e:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    4250:	5ce3      	ldrb	r3, [r4, r3]
    4252:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    4254:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4256:	5ca2      	ldrb	r2, [r4, r2]
    4258:	18d3      	adds	r3, r2, r3
    425a:	4a0f      	ldr	r2, [pc, #60]	; (4298 <vAPI_ADC_Read_Data_bal_1+0xb4>)
    425c:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    425e:	2386      	movs	r3, #134	; 0x86
    4260:	5ce3      	ldrb	r3, [r4, r3]
    4262:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    4264:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4266:	5ca2      	ldrb	r2, [r4, r2]
    4268:	18d3      	adds	r3, r2, r3
    426a:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    426c:	4a0b      	ldr	r2, [pc, #44]	; (429c <vAPI_ADC_Read_Data_bal_1+0xb8>)
    426e:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    4270:	4a0b      	ldr	r2, [pc, #44]	; (42a0 <vAPI_ADC_Read_Data_bal_1+0xbc>)
    4272:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    4274:	4a0b      	ldr	r2, [pc, #44]	; (42a4 <vAPI_ADC_Read_Data_bal_1+0xc0>)
    4276:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
    4278:	bd70      	pop	{r4, r5, r6, pc}
    427a:	46c0      	nop			; (mov r8, r8)
    427c:	20000e10 	.word	0x20000e10
    4280:	000041b1 	.word	0x000041b1
    4284:	20000e0e 	.word	0x20000e0e
    4288:	20000ecd 	.word	0x20000ecd
    428c:	20000efe 	.word	0x20000efe
    4290:	20000ec6 	.word	0x20000ec6
    4294:	20000ec4 	.word	0x20000ec4
    4298:	20000f2a 	.word	0x20000f2a
    429c:	20000efc 	.word	0x20000efc
    42a0:	20000032 	.word	0x20000032
    42a4:	2000002e 	.word	0x2000002e

000042a8 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
    42a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    42aa:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
    42ac:	4b4d      	ldr	r3, [pc, #308]	; (43e4 <vAPI_CalcCell+0x13c>)
    42ae:	781b      	ldrb	r3, [r3, #0]
    42b0:	2b00      	cmp	r3, #0
    42b2:	d116      	bne.n	42e2 <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
    42b4:	2201      	movs	r2, #1
    42b6:	4b4b      	ldr	r3, [pc, #300]	; (43e4 <vAPI_CalcCell+0x13c>)
    42b8:	701a      	strb	r2, [r3, #0]
    42ba:	4a4b      	ldr	r2, [pc, #300]	; (43e8 <vAPI_CalcCell+0x140>)
    42bc:	494b      	ldr	r1, [pc, #300]	; (43ec <vAPI_CalcCell+0x144>)
    42be:	0008      	movs	r0, r1
    42c0:	3040      	adds	r0, #64	; 0x40
    42c2:	0015      	movs	r5, r2
    42c4:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
    42c6:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
    42c8:	8813      	ldrh	r3, [r2, #0]
    42ca:	089b      	lsrs	r3, r3, #2
    42cc:	800b      	strh	r3, [r1, #0]
    42ce:	840b      	strh	r3, [r1, #32]
    42d0:	8003      	strh	r3, [r0, #0]
    42d2:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
    42d4:	8014      	strh	r4, [r2, #0]
    42d6:	3202      	adds	r2, #2
    42d8:	3102      	adds	r1, #2
    42da:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
    42dc:	42aa      	cmp	r2, r5
    42de:	d1f3      	bne.n	42c8 <vAPI_CalcCell+0x20>
    42e0:	e00f      	b.n	4302 <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    42e2:	4b43      	ldr	r3, [pc, #268]	; (43f0 <vAPI_CalcCell+0x148>)
    42e4:	7818      	ldrb	r0, [r3, #0]
    42e6:	0140      	lsls	r0, r0, #5
    42e8:	4b40      	ldr	r3, [pc, #256]	; (43ec <vAPI_CalcCell+0x144>)
    42ea:	18c0      	adds	r0, r0, r3
    42ec:	2300      	movs	r3, #0
    42ee:	4d3e      	ldr	r5, [pc, #248]	; (43e8 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
    42f0:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    42f2:	1959      	adds	r1, r3, r5
    42f4:	880a      	ldrh	r2, [r1, #0]
    42f6:	0892      	lsrs	r2, r2, #2
    42f8:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
    42fa:	800c      	strh	r4, [r1, #0]
    42fc:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
    42fe:	2b20      	cmp	r3, #32
    4300:	d1f7      	bne.n	42f2 <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    4302:	4b3b      	ldr	r3, [pc, #236]	; (43f0 <vAPI_CalcCell+0x148>)
    4304:	781b      	ldrb	r3, [r3, #0]
    4306:	3301      	adds	r3, #1
    4308:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
    430a:	2b03      	cmp	r3, #3
    430c:	d802      	bhi.n	4314 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    430e:	4a38      	ldr	r2, [pc, #224]	; (43f0 <vAPI_CalcCell+0x148>)
    4310:	7013      	strb	r3, [r2, #0]
    4312:	e002      	b.n	431a <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
    4314:	2200      	movs	r2, #0
    4316:	4b36      	ldr	r3, [pc, #216]	; (43f0 <vAPI_CalcCell+0x148>)
    4318:	701a      	strb	r2, [r3, #0]
    431a:	4834      	ldr	r0, [pc, #208]	; (43ec <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    431c:	2100      	movs	r1, #0
    431e:	0007      	movs	r7, r0
    4320:	4e31      	ldr	r6, [pc, #196]	; (43e8 <vAPI_CalcCell+0x140>)
    4322:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
    4324:	8c04      	ldrh	r4, [r0, #32]
    4326:	8803      	ldrh	r3, [r0, #0]
    4328:	18e3      	adds	r3, r4, r3
    432a:	198d      	adds	r5, r1, r6
    432c:	882c      	ldrh	r4, [r5, #0]
    432e:	191b      	adds	r3, r3, r4
    4330:	0014      	movs	r4, r2
    4332:	3440      	adds	r4, #64	; 0x40
    4334:	8824      	ldrh	r4, [r4, #0]
    4336:	191b      	adds	r3, r3, r4
    4338:	3260      	adds	r2, #96	; 0x60
    433a:	8812      	ldrh	r2, [r2, #0]
    433c:	189b      	adds	r3, r3, r2
    433e:	b29b      	uxth	r3, r3
    4340:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    4342:	466a      	mov	r2, sp
    4344:	528b      	strh	r3, [r1, r2]
    4346:	3102      	adds	r1, #2
    4348:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
    434a:	2920      	cmp	r1, #32
    434c:	d1e9      	bne.n	4322 <vAPI_CalcCell+0x7a>
    434e:	270f      	movs	r7, #15
    4350:	e014      	b.n	437c <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
    4352:	0051      	lsls	r1, r2, #1
    4354:	4668      	mov	r0, sp
    4356:	5a08      	ldrh	r0, [r1, r0]
    4358:	1c51      	adds	r1, r2, #1
    435a:	004d      	lsls	r5, r1, #1
    435c:	466c      	mov	r4, sp
    435e:	5b2d      	ldrh	r5, [r5, r4]
    4360:	42a8      	cmp	r0, r5
    4362:	d903      	bls.n	436c <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
    4364:	0052      	lsls	r2, r2, #1
    4366:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
    4368:	0049      	lsls	r1, r1, #1
    436a:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
    436c:	3301      	adds	r3, #1
    436e:	b2db      	uxtb	r3, r3
    4370:	1e1a      	subs	r2, r3, #0
    4372:	42b2      	cmp	r2, r6
    4374:	dbed      	blt.n	4352 <vAPI_CalcCell+0xaa>
    4376:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    4378:	2f00      	cmp	r7, #0
    437a:	d005      	beq.n	4388 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
    437c:	003e      	movs	r6, r7
    437e:	2200      	movs	r2, #0
    4380:	2300      	movs	r3, #0
    4382:	2f00      	cmp	r7, #0
    4384:	dce5      	bgt.n	4352 <vAPI_CalcCell+0xaa>
    4386:	e7f6      	b.n	4376 <vAPI_CalcCell+0xce>
    4388:	466b      	mov	r3, sp
    438a:	3306      	adds	r3, #6
    438c:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    438e:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
    4390:	881a      	ldrh	r2, [r3, #0]
    4392:	1880      	adds	r0, r0, r2
    4394:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    4396:	4299      	cmp	r1, r3
    4398:	d1fa      	bne.n	4390 <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
    439a:	210d      	movs	r1, #13
    439c:	4b15      	ldr	r3, [pc, #84]	; (43f4 <vAPI_CalcCell+0x14c>)
    439e:	4798      	blx	r3
    43a0:	4b15      	ldr	r3, [pc, #84]	; (43f8 <vAPI_CalcCell+0x150>)
    43a2:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
    43a4:	466b      	mov	r3, sp
    43a6:	8bda      	ldrh	r2, [r3, #30]
    43a8:	4b14      	ldr	r3, [pc, #80]	; (43fc <vAPI_CalcCell+0x154>)
    43aa:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
    43ac:	466b      	mov	r3, sp
    43ae:	88da      	ldrh	r2, [r3, #6]
    43b0:	4b13      	ldr	r3, [pc, #76]	; (4400 <vAPI_CalcCell+0x158>)
    43b2:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
    43b4:	4b13      	ldr	r3, [pc, #76]	; (4404 <vAPI_CalcCell+0x15c>)
    43b6:	2200      	movs	r2, #0
    43b8:	5e9b      	ldrsh	r3, [r3, r2]
    43ba:	2b00      	cmp	r3, #0
    43bc:	da10      	bge.n	43e0 <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
    43be:	4a12      	ldr	r2, [pc, #72]	; (4408 <vAPI_CalcCell+0x160>)
    43c0:	7812      	ldrb	r2, [r2, #0]
    43c2:	3201      	adds	r2, #1
    43c4:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
    43c6:	2a03      	cmp	r2, #3
    43c8:	d802      	bhi.n	43d0 <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
    43ca:	490f      	ldr	r1, [pc, #60]	; (4408 <vAPI_CalcCell+0x160>)
    43cc:	700a      	strb	r2, [r1, #0]
    43ce:	e002      	b.n	43d6 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
    43d0:	2100      	movs	r1, #0
    43d2:	4a0d      	ldr	r2, [pc, #52]	; (4408 <vAPI_CalcCell+0x160>)
    43d4:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
    43d6:	4a0c      	ldr	r2, [pc, #48]	; (4408 <vAPI_CalcCell+0x160>)
    43d8:	7812      	ldrb	r2, [r2, #0]
    43da:	0052      	lsls	r2, r2, #1
    43dc:	490b      	ldr	r1, [pc, #44]	; (440c <vAPI_CalcCell+0x164>)
    43de:	5253      	strh	r3, [r2, r1]
    }
}
    43e0:	b009      	add	sp, #36	; 0x24
    43e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43e4:	2000002c 	.word	0x2000002c
    43e8:	200010c0 	.word	0x200010c0
    43ec:	20000d30 	.word	0x20000d30
    43f0:	20000031 	.word	0x20000031
    43f4:	00009615 	.word	0x00009615
    43f8:	20000ec8 	.word	0x20000ec8
    43fc:	20000f04 	.word	0x20000f04
    4400:	20000eca 	.word	0x20000eca
    4404:	20000f2a 	.word	0x20000f2a
    4408:	20000030 	.word	0x20000030
    440c:	20000f74 	.word	0x20000f74

00004410 <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
    4410:	4b2f      	ldr	r3, [pc, #188]	; (44d0 <vAPI_CalcTempture+0xc0>)
    4412:	2200      	movs	r2, #0
    4414:	569a      	ldrsb	r2, [r3, r2]
    4416:	4b2f      	ldr	r3, [pc, #188]	; (44d4 <vAPI_CalcTempture+0xc4>)
    4418:	781b      	ldrb	r3, [r3, #0]
    441a:	b25b      	sxtb	r3, r3
    441c:	429a      	cmp	r2, r3
    441e:	dd02      	ble.n	4426 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
    4420:	4b2d      	ldr	r3, [pc, #180]	; (44d8 <vAPI_CalcTempture+0xc8>)
    4422:	801a      	strh	r2, [r3, #0]
    4424:	e001      	b.n	442a <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
    4426:	4a2c      	ldr	r2, [pc, #176]	; (44d8 <vAPI_CalcTempture+0xc8>)
    4428:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
    442a:	4b2c      	ldr	r3, [pc, #176]	; (44dc <vAPI_CalcTempture+0xcc>)
    442c:	2200      	movs	r2, #0
    442e:	569a      	ldrsb	r2, [r3, r2]
    4430:	4b2b      	ldr	r3, [pc, #172]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4432:	781b      	ldrb	r3, [r3, #0]
    4434:	b25b      	sxtb	r3, r3
    4436:	429a      	cmp	r2, r3
    4438:	dd0a      	ble.n	4450 <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
    443a:	492a      	ldr	r1, [pc, #168]	; (44e4 <vAPI_CalcTempture+0xd4>)
    443c:	7809      	ldrb	r1, [r1, #0]
    443e:	b249      	sxtb	r1, r1
    4440:	428a      	cmp	r2, r1
    4442:	dd02      	ble.n	444a <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
    4444:	4928      	ldr	r1, [pc, #160]	; (44e8 <vAPI_CalcTempture+0xd8>)
    4446:	800a      	strh	r2, [r1, #0]
    4448:	e00c      	b.n	4464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    444a:	4827      	ldr	r0, [pc, #156]	; (44e8 <vAPI_CalcTempture+0xd8>)
    444c:	8001      	strh	r1, [r0, #0]
    444e:	e009      	b.n	4464 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
    4450:	4924      	ldr	r1, [pc, #144]	; (44e4 <vAPI_CalcTempture+0xd4>)
    4452:	7809      	ldrb	r1, [r1, #0]
    4454:	b249      	sxtb	r1, r1
    4456:	428b      	cmp	r3, r1
    4458:	dd02      	ble.n	4460 <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
    445a:	4923      	ldr	r1, [pc, #140]	; (44e8 <vAPI_CalcTempture+0xd8>)
    445c:	800b      	strh	r3, [r1, #0]
    445e:	e001      	b.n	4464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    4460:	4821      	ldr	r0, [pc, #132]	; (44e8 <vAPI_CalcTempture+0xd8>)
    4462:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
    4464:	321c      	adds	r2, #28
    4466:	da01      	bge.n	446c <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
    4468:	4a1c      	ldr	r2, [pc, #112]	; (44dc <vAPI_CalcTempture+0xcc>)
    446a:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
    446c:	331c      	adds	r3, #28
    446e:	da03      	bge.n	4478 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
    4470:	4b1c      	ldr	r3, [pc, #112]	; (44e4 <vAPI_CalcTempture+0xd4>)
    4472:	781a      	ldrb	r2, [r3, #0]
    4474:	4b1a      	ldr	r3, [pc, #104]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4476:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
    4478:	4b1a      	ldr	r3, [pc, #104]	; (44e4 <vAPI_CalcTempture+0xd4>)
    447a:	781b      	ldrb	r3, [r3, #0]
    447c:	b25b      	sxtb	r3, r3
    447e:	001a      	movs	r2, r3
    4480:	321c      	adds	r2, #28
    4482:	da0a      	bge.n	449a <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
    4484:	4b16      	ldr	r3, [pc, #88]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4486:	781b      	ldrb	r3, [r3, #0]
    4488:	b25b      	sxtb	r3, r3
    448a:	4a16      	ldr	r2, [pc, #88]	; (44e4 <vAPI_CalcTempture+0xd4>)
    448c:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
    448e:	4a13      	ldr	r2, [pc, #76]	; (44dc <vAPI_CalcTempture+0xcc>)
    4490:	7812      	ldrb	r2, [r2, #0]
    4492:	b252      	sxtb	r2, r2
    4494:	4293      	cmp	r3, r2
    4496:	dc0d      	bgt.n	44b4 <vAPI_CalcTempture+0xa4>
    4498:	e017      	b.n	44ca <vAPI_CalcTempture+0xba>
    449a:	4a10      	ldr	r2, [pc, #64]	; (44dc <vAPI_CalcTempture+0xcc>)
    449c:	7812      	ldrb	r2, [r2, #0]
    449e:	b252      	sxtb	r2, r2
    44a0:	490f      	ldr	r1, [pc, #60]	; (44e0 <vAPI_CalcTempture+0xd0>)
    44a2:	7809      	ldrb	r1, [r1, #0]
    44a4:	b249      	sxtb	r1, r1
    44a6:	428a      	cmp	r2, r1
    44a8:	da0a      	bge.n	44c0 <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
    44aa:	4b0e      	ldr	r3, [pc, #56]	; (44e4 <vAPI_CalcTempture+0xd4>)
    44ac:	781b      	ldrb	r3, [r3, #0]
    44ae:	b25b      	sxtb	r3, r3
    44b0:	429a      	cmp	r2, r3
    44b2:	da02      	bge.n	44ba <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
    44b4:	4b0d      	ldr	r3, [pc, #52]	; (44ec <vAPI_CalcTempture+0xdc>)
    44b6:	801a      	strh	r2, [r3, #0]
    44b8:	e009      	b.n	44ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    44ba:	4a0c      	ldr	r2, [pc, #48]	; (44ec <vAPI_CalcTempture+0xdc>)
    44bc:	8013      	strh	r3, [r2, #0]
    44be:	e006      	b.n	44ce <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
    44c0:	428b      	cmp	r3, r1
    44c2:	dd02      	ble.n	44ca <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
    44c4:	4b09      	ldr	r3, [pc, #36]	; (44ec <vAPI_CalcTempture+0xdc>)
    44c6:	8019      	strh	r1, [r3, #0]
    44c8:	e001      	b.n	44ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    44ca:	4a08      	ldr	r2, [pc, #32]	; (44ec <vAPI_CalcTempture+0xdc>)
    44cc:	8013      	strh	r3, [r2, #0]
        }
    }
}
    44ce:	4770      	bx	lr
    44d0:	20000e0e 	.word	0x20000e0e
    44d4:	20000ecd 	.word	0x20000ecd
    44d8:	2000109c 	.word	0x2000109c
    44dc:	20000efe 	.word	0x20000efe
    44e0:	20000ec6 	.word	0x20000ec6
    44e4:	20000ec4 	.word	0x20000ec4
    44e8:	20001090 	.word	0x20001090
    44ec:	20000e0c 	.word	0x20000e0c

000044f0 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
    44f0:	b510      	push	{r4, lr}
    44f2:	4a0a      	ldr	r2, [pc, #40]	; (451c <vAPI_ADC_Read_Data_bal_2+0x2c>)
    44f4:	490a      	ldr	r1, [pc, #40]	; (4520 <vAPI_ADC_Read_Data_bal_2+0x30>)
    44f6:	0014      	movs	r4, r2
    44f8:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    44fa:	7813      	ldrb	r3, [r2, #0]
    44fc:	021b      	lsls	r3, r3, #8
    44fe:	7850      	ldrb	r0, [r2, #1]
    4500:	18c3      	adds	r3, r0, r3
    4502:	800b      	strh	r3, [r1, #0]
    4504:	3202      	adds	r2, #2
    4506:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
    4508:	42a2      	cmp	r2, r4
    450a:	d1f6      	bne.n	44fa <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
    450c:	4b05      	ldr	r3, [pc, #20]	; (4524 <vAPI_ADC_Read_Data_bal_2+0x34>)
    450e:	4798      	blx	r3
    vAPI_CalcTempture();
    4510:	4b05      	ldr	r3, [pc, #20]	; (4528 <vAPI_ADC_Read_Data_bal_2+0x38>)
    4512:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    4514:	4b05      	ldr	r3, [pc, #20]	; (452c <vAPI_ADC_Read_Data_bal_2+0x3c>)
    4516:	4798      	blx	r3
}
    4518:	bd10      	pop	{r4, pc}
    451a:	46c0      	nop			; (mov r8, r8)
    451c:	20000e76 	.word	0x20000e76
    4520:	200010c0 	.word	0x200010c0
    4524:	000042a9 	.word	0x000042a9
    4528:	00004411 	.word	0x00004411
    452c:	000059bd 	.word	0x000059bd

00004530 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
    4530:	b570      	push	{r4, r5, r6, lr}
    4532:	4a2e      	ldr	r2, [pc, #184]	; (45ec <vAPI_ADC_Read_Data+0xbc>)
    4534:	492e      	ldr	r1, [pc, #184]	; (45f0 <vAPI_ADC_Read_Data+0xc0>)
    4536:	0014      	movs	r4, r2
    4538:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    453a:	7813      	ldrb	r3, [r2, #0]
    453c:	021b      	lsls	r3, r3, #8
    453e:	7850      	ldrb	r0, [r2, #1]
    4540:	18c3      	adds	r3, r0, r3
    4542:	800b      	strh	r3, [r1, #0]
    4544:	3202      	adds	r2, #2
    4546:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
    4548:	42a2      	cmp	r2, r4
    454a:	d1f6      	bne.n	453a <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    454c:	4c29      	ldr	r4, [pc, #164]	; (45f4 <vAPI_ADC_Read_Data+0xc4>)
    454e:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4550:	5ce0      	ldrb	r0, [r4, r3]
    4552:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    4554:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4556:	5ce3      	ldrb	r3, [r4, r3]
    4558:	1818      	adds	r0, r3, r0
    455a:	b280      	uxth	r0, r0
    455c:	4d26      	ldr	r5, [pc, #152]	; (45f8 <vAPI_ADC_Read_Data+0xc8>)
    455e:	47a8      	blx	r5
    4560:	4b26      	ldr	r3, [pc, #152]	; (45fc <vAPI_ADC_Read_Data+0xcc>)
    4562:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    4564:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4566:	5ce0      	ldrb	r0, [r4, r3]
    4568:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    456a:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    456c:	5ce3      	ldrb	r3, [r4, r3]
    456e:	1818      	adds	r0, r3, r0
    4570:	b280      	uxth	r0, r0
    4572:	47a8      	blx	r5
    4574:	4b22      	ldr	r3, [pc, #136]	; (4600 <vAPI_ADC_Read_Data+0xd0>)
    4576:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    4578:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    457a:	5ce0      	ldrb	r0, [r4, r3]
    457c:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    457e:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4580:	5ce3      	ldrb	r3, [r4, r3]
    4582:	1818      	adds	r0, r3, r0
    4584:	b280      	uxth	r0, r0
    4586:	47a8      	blx	r5
    4588:	4b1e      	ldr	r3, [pc, #120]	; (4604 <vAPI_ADC_Read_Data+0xd4>)
    458a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    458c:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    458e:	5ce0      	ldrb	r0, [r4, r3]
    4590:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    4592:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4594:	5ce3      	ldrb	r3, [r4, r3]
    4596:	1818      	adds	r0, r3, r0
    4598:	b280      	uxth	r0, r0
    459a:	47a8      	blx	r5
    459c:	4b1a      	ldr	r3, [pc, #104]	; (4608 <vAPI_ADC_Read_Data+0xd8>)
    459e:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    45a0:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    45a2:	5ce0      	ldrb	r0, [r4, r3]
    45a4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    45a6:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    45a8:	5ce3      	ldrb	r3, [r4, r3]
    45aa:	1818      	adds	r0, r3, r0
    45ac:	b280      	uxth	r0, r0
    45ae:	47a8      	blx	r5
    45b0:	4b16      	ldr	r3, [pc, #88]	; (460c <vAPI_ADC_Read_Data+0xdc>)
    45b2:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    45b4:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    45b6:	5ce3      	ldrb	r3, [r4, r3]
    45b8:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    45ba:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    45bc:	5ca2      	ldrb	r2, [r4, r2]
    45be:	18d3      	adds	r3, r2, r3
    45c0:	4a13      	ldr	r2, [pc, #76]	; (4610 <vAPI_ADC_Read_Data+0xe0>)
    45c2:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    45c4:	2386      	movs	r3, #134	; 0x86
    45c6:	5ce3      	ldrb	r3, [r4, r3]
    45c8:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    45ca:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    45cc:	5ca2      	ldrb	r2, [r4, r2]
    45ce:	18d3      	adds	r3, r2, r3
    45d0:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    45d2:	4a10      	ldr	r2, [pc, #64]	; (4614 <vAPI_ADC_Read_Data+0xe4>)
    45d4:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    45d6:	4a10      	ldr	r2, [pc, #64]	; (4618 <vAPI_ADC_Read_Data+0xe8>)
    45d8:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    45da:	4a10      	ldr	r2, [pc, #64]	; (461c <vAPI_ADC_Read_Data+0xec>)
    45dc:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
    45de:	4b10      	ldr	r3, [pc, #64]	; (4620 <vAPI_ADC_Read_Data+0xf0>)
    45e0:	4798      	blx	r3
    vAPI_CalcTempture();
    45e2:	4b10      	ldr	r3, [pc, #64]	; (4624 <vAPI_ADC_Read_Data+0xf4>)
    45e4:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    45e6:	4b10      	ldr	r3, [pc, #64]	; (4628 <vAPI_ADC_Read_Data+0xf8>)
    45e8:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
    45ea:	bd70      	pop	{r4, r5, r6, pc}
    45ec:	20000e76 	.word	0x20000e76
    45f0:	200010c0 	.word	0x200010c0
    45f4:	20000e10 	.word	0x20000e10
    45f8:	000041b1 	.word	0x000041b1
    45fc:	20000e0e 	.word	0x20000e0e
    4600:	20000ecd 	.word	0x20000ecd
    4604:	20000efe 	.word	0x20000efe
    4608:	20000ec6 	.word	0x20000ec6
    460c:	20000ec4 	.word	0x20000ec4
    4610:	20000f2a 	.word	0x20000f2a
    4614:	20000efc 	.word	0x20000efc
    4618:	20000032 	.word	0x20000032
    461c:	2000002e 	.word	0x2000002e
    4620:	000042a9 	.word	0x000042a9
    4624:	00004411 	.word	0x00004411
    4628:	000059bd 	.word	0x000059bd

0000462c <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
    462c:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    462e:	4a42      	ldr	r2, [pc, #264]	; (4738 <AFE_HardwareProtection_Write+0x10c>)
    4630:	210b      	movs	r1, #11
    4632:	20e0      	movs	r0, #224	; 0xe0
    4634:	4c41      	ldr	r4, [pc, #260]	; (473c <AFE_HardwareProtection_Write+0x110>)
    4636:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
    4638:	220f      	movs	r2, #15
    463a:	2111      	movs	r1, #17
    463c:	20e0      	movs	r0, #224	; 0xe0
    463e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
    4640:	4a3f      	ldr	r2, [pc, #252]	; (4740 <AFE_HardwareProtection_Write+0x114>)
    4642:	2117      	movs	r1, #23
    4644:	20e0      	movs	r0, #224	; 0xe0
    4646:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
    4648:	4a3e      	ldr	r2, [pc, #248]	; (4744 <AFE_HardwareProtection_Write+0x118>)
    464a:	2112      	movs	r1, #18
    464c:	20e0      	movs	r0, #224	; 0xe0
    464e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
    4650:	22f0      	movs	r2, #240	; 0xf0
    4652:	32ff      	adds	r2, #255	; 0xff
    4654:	2113      	movs	r1, #19
    4656:	20e0      	movs	r0, #224	; 0xe0
    4658:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
    465a:	4a3b      	ldr	r2, [pc, #236]	; (4748 <AFE_HardwareProtection_Write+0x11c>)
    465c:	2106      	movs	r1, #6
    465e:	20e0      	movs	r0, #224	; 0xe0
    4660:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
    4662:	22c0      	movs	r2, #192	; 0xc0
    4664:	0092      	lsls	r2, r2, #2
    4666:	2107      	movs	r1, #7
    4668:	20e0      	movs	r0, #224	; 0xe0
    466a:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
    466c:	4a37      	ldr	r2, [pc, #220]	; (474c <AFE_HardwareProtection_Write+0x120>)
    466e:	2104      	movs	r1, #4
    4670:	20e0      	movs	r0, #224	; 0xe0
    4672:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4674:	25e0      	movs	r5, #224	; 0xe0
    4676:	006d      	lsls	r5, r5, #1
    4678:	002a      	movs	r2, r5
    467a:	2108      	movs	r1, #8
    467c:	20e0      	movs	r0, #224	; 0xe0
    467e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4680:	002a      	movs	r2, r5
    4682:	2109      	movs	r1, #9
    4684:	20e0      	movs	r0, #224	; 0xe0
    4686:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
    4688:	2280      	movs	r2, #128	; 0x80
    468a:	0212      	lsls	r2, r2, #8
    468c:	2103      	movs	r1, #3
    468e:	20e0      	movs	r0, #224	; 0xe0
    4690:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
    4692:	4d2f      	ldr	r5, [pc, #188]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    4694:	002a      	movs	r2, r5
    4696:	2101      	movs	r1, #1
    4698:	20e0      	movs	r0, #224	; 0xe0
    469a:	4e2e      	ldr	r6, [pc, #184]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    469c:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
    469e:	882b      	ldrh	r3, [r5, #0]
    46a0:	22d2      	movs	r2, #210	; 0xd2
    46a2:	0092      	lsls	r2, r2, #2
    46a4:	431a      	orrs	r2, r3
    46a6:	4b2c      	ldr	r3, [pc, #176]	; (4758 <AFE_HardwareProtection_Write+0x12c>)
    46a8:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
    46aa:	2101      	movs	r1, #1
    46ac:	20e0      	movs	r0, #224	; 0xe0
    46ae:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    46b0:	2200      	movs	r2, #0
    46b2:	210b      	movs	r1, #11
    46b4:	20e0      	movs	r0, #224	; 0xe0
    46b6:	47a0      	blx	r4
	
	delay_us(100);
    46b8:	2064      	movs	r0, #100	; 0x64
    46ba:	4b28      	ldr	r3, [pc, #160]	; (475c <AFE_HardwareProtection_Write+0x130>)
    46bc:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    46be:	002a      	movs	r2, r5
    46c0:	2103      	movs	r1, #3
    46c2:	20e0      	movs	r0, #224	; 0xe0
    46c4:	47b0      	blx	r6
    46c6:	2800      	cmp	r0, #0
    46c8:	d105      	bne.n	46d6 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    46ca:	4b21      	ldr	r3, [pc, #132]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46cc:	2200      	movs	r2, #0
    46ce:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
    46d0:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    46d2:	2b00      	cmp	r3, #0
    46d4:	da2e      	bge.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
    46d6:	4a1e      	ldr	r2, [pc, #120]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46d8:	2111      	movs	r1, #17
    46da:	20e0      	movs	r0, #224	; 0xe0
    46dc:	4b1d      	ldr	r3, [pc, #116]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    46de:	4798      	blx	r3
    46e0:	2800      	cmp	r0, #0
    46e2:	d104      	bne.n	46ee <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    46e4:	4b1a      	ldr	r3, [pc, #104]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46e6:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
    46e8:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    46ea:	071b      	lsls	r3, r3, #28
    46ec:	d022      	beq.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
    46ee:	4a18      	ldr	r2, [pc, #96]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46f0:	2101      	movs	r1, #1
    46f2:	20e0      	movs	r0, #224	; 0xe0
    46f4:	4b17      	ldr	r3, [pc, #92]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    46f6:	4798      	blx	r3
    46f8:	2800      	cmp	r0, #0
    46fa:	d106      	bne.n	470a <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    46fc:	4b14      	ldr	r3, [pc, #80]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46fe:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
    4700:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4702:	23d2      	movs	r3, #210	; 0xd2
    4704:	009b      	lsls	r3, r3, #2
    4706:	421a      	tst	r2, r3
    4708:	d014      	beq.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
    470a:	22d2      	movs	r2, #210	; 0xd2
    470c:	0092      	lsls	r2, r2, #2
    470e:	4b12      	ldr	r3, [pc, #72]	; (4758 <AFE_HardwareProtection_Write+0x12c>)
    4710:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4712:	4a0f      	ldr	r2, [pc, #60]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    4714:	2106      	movs	r1, #6
    4716:	20e0      	movs	r0, #224	; 0xe0
    4718:	4b0e      	ldr	r3, [pc, #56]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    471a:	4798      	blx	r3
    471c:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
    471e:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4720:	2b00      	cmp	r3, #0
    4722:	d107      	bne.n	4734 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
    4724:	4b0a      	ldr	r3, [pc, #40]	; (4750 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
    4726:	8818      	ldrh	r0, [r3, #0]
    4728:	4b0d      	ldr	r3, [pc, #52]	; (4760 <AFE_HardwareProtection_Write+0x134>)
    472a:	469c      	mov	ip, r3
    472c:	4460      	add	r0, ip
    472e:	1e43      	subs	r3, r0, #1
    4730:	4198      	sbcs	r0, r3
    4732:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
    4734:	bd70      	pop	{r4, r5, r6, pc}
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	0000e3b5 	.word	0x0000e3b5
    473c:	000071fd 	.word	0x000071fd
    4740:	00002442 	.word	0x00002442
    4744:	00000c43 	.word	0x00000c43
    4748:	00002e2d 	.word	0x00002e2d
    474c:	0000fe3f 	.word	0x0000fe3f
    4750:	20000f1c 	.word	0x20000f1c
    4754:	000072d9 	.word	0x000072d9
    4758:	2000109a 	.word	0x2000109a
    475c:	00007539 	.word	0x00007539
    4760:	ffffd1d3 	.word	0xffffd1d3

00004764 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    4764:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4766:	4a0d      	ldr	r2, [pc, #52]	; (479c <AFE_Init+0x38>)
    4768:	210b      	movs	r1, #11
    476a:	20e0      	movs	r0, #224	; 0xe0
    476c:	4c0c      	ldr	r4, [pc, #48]	; (47a0 <AFE_Init+0x3c>)
    476e:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    4770:	22f8      	movs	r2, #248	; 0xf8
    4772:	0152      	lsls	r2, r2, #5
    4774:	210f      	movs	r1, #15
    4776:	20e0      	movs	r0, #224	; 0xe0
    4778:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    477a:	4a0a      	ldr	r2, [pc, #40]	; (47a4 <AFE_Init+0x40>)
    477c:	2105      	movs	r1, #5
    477e:	20e0      	movs	r0, #224	; 0xe0
    4780:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    4782:	4a09      	ldr	r2, [pc, #36]	; (47a8 <AFE_Init+0x44>)
    4784:	210c      	movs	r1, #12
    4786:	20e0      	movs	r0, #224	; 0xe0
    4788:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    478a:	4a08      	ldr	r2, [pc, #32]	; (47ac <AFE_Init+0x48>)
    478c:	211a      	movs	r1, #26
    478e:	20e0      	movs	r0, #224	; 0xe0
    4790:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4792:	2200      	movs	r2, #0
    4794:	210b      	movs	r1, #11
    4796:	20e0      	movs	r0, #224	; 0xe0
    4798:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    479a:	bd10      	pop	{r4, pc}
    479c:	0000e3b5 	.word	0x0000e3b5
    47a0:	000071fd 	.word	0x000071fd
    47a4:	00000fff 	.word	0x00000fff
    47a8:	00000703 	.word	0x00000703
    47ac:	00001032 	.word	0x00001032

000047b0 <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
    47b0:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    47b2:	4a12      	ldr	r2, [pc, #72]	; (47fc <Cells_Bal_Close+0x4c>)
    47b4:	210b      	movs	r1, #11
    47b6:	20e0      	movs	r0, #224	; 0xe0
    47b8:	4c11      	ldr	r4, [pc, #68]	; (4800 <Cells_Bal_Close+0x50>)
    47ba:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
    47bc:	4a11      	ldr	r2, [pc, #68]	; (4804 <Cells_Bal_Close+0x54>)
    47be:	210a      	movs	r1, #10
    47c0:	20e0      	movs	r0, #224	; 0xe0
    47c2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
    47c4:	2200      	movs	r2, #0
    47c6:	2115      	movs	r1, #21
    47c8:	20e0      	movs	r0, #224	; 0xe0
    47ca:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
    47cc:	2201      	movs	r2, #1
    47ce:	2114      	movs	r1, #20
    47d0:	20e0      	movs	r0, #224	; 0xe0
    47d2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
    47d4:	25e0      	movs	r5, #224	; 0xe0
    47d6:	006d      	lsls	r5, r5, #1
    47d8:	002a      	movs	r2, r5
    47da:	2108      	movs	r1, #8
    47dc:	20e0      	movs	r0, #224	; 0xe0
    47de:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
    47e0:	002a      	movs	r2, r5
    47e2:	2109      	movs	r1, #9
    47e4:	20e0      	movs	r0, #224	; 0xe0
    47e6:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
    47e8:	4a07      	ldr	r2, [pc, #28]	; (4808 <Cells_Bal_Close+0x58>)
    47ea:	2118      	movs	r1, #24
    47ec:	20e0      	movs	r0, #224	; 0xe0
    47ee:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    47f0:	2200      	movs	r2, #0
    47f2:	210b      	movs	r1, #11
    47f4:	20e0      	movs	r0, #224	; 0xe0
    47f6:	47a0      	blx	r4
}
    47f8:	bd70      	pop	{r4, r5, r6, pc}
    47fa:	46c0      	nop			; (mov r8, r8)
    47fc:	0000e3b5 	.word	0x0000e3b5
    4800:	000071fd 	.word	0x000071fd
    4804:	00004007 	.word	0x00004007
    4808:	00000711 	.word	0x00000711

0000480c <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
    480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    480e:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4810:	4d12      	ldr	r5, [pc, #72]	; (485c <AFE_ONE_VPC_ADC+0x50>)
    4812:	4e13      	ldr	r6, [pc, #76]	; (4860 <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
    4814:	4f13      	ldr	r7, [pc, #76]	; (4864 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4816:	002a      	movs	r2, r5
    4818:	2130      	movs	r1, #48	; 0x30
    481a:	20e0      	movs	r0, #224	; 0xe0
    481c:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
    481e:	882b      	ldrh	r3, [r5, #0]
    4820:	07db      	lsls	r3, r3, #31
    4822:	d513      	bpl.n	484c <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
    4824:	2201      	movs	r2, #1
    4826:	2130      	movs	r1, #48	; 0x30
    4828:	20e0      	movs	r0, #224	; 0xe0
    482a:	4c0f      	ldr	r4, [pc, #60]	; (4868 <AFE_ONE_VPC_ADC+0x5c>)
    482c:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
    482e:	4a0f      	ldr	r2, [pc, #60]	; (486c <AFE_ONE_VPC_ADC+0x60>)
    4830:	210a      	movs	r1, #10
    4832:	20e0      	movs	r0, #224	; 0xe0
    4834:	47a0      	blx	r4
			delay_ms(10);
    4836:	200a      	movs	r0, #10
    4838:	4b0a      	ldr	r3, [pc, #40]	; (4864 <AFE_ONE_VPC_ADC+0x58>)
    483a:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
    483c:	4c07      	ldr	r4, [pc, #28]	; (485c <AFE_ONE_VPC_ADC+0x50>)
    483e:	0022      	movs	r2, r4
    4840:	214a      	movs	r1, #74	; 0x4a
    4842:	20e0      	movs	r0, #224	; 0xe0
    4844:	4b06      	ldr	r3, [pc, #24]	; (4860 <AFE_ONE_VPC_ADC+0x54>)
    4846:	4798      	blx	r3
			vpc = spi_read_value[0];
    4848:	8820      	ldrh	r0, [r4, #0]
			break;
    484a:	e006      	b.n	485a <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
    484c:	2001      	movs	r0, #1
    484e:	47b8      	blx	r7
    4850:	3c01      	subs	r4, #1
    4852:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
    4854:	2c00      	cmp	r4, #0
    4856:	d1de      	bne.n	4816 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
    4858:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
    485a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    485c:	20000f1c 	.word	0x20000f1c
    4860:	000072d9 	.word	0x000072d9
    4864:	00007565 	.word	0x00007565
    4868:	000071fd 	.word	0x000071fd
    486c:	00004001 	.word	0x00004001

00004870 <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
    4870:	b570      	push	{r4, r5, r6, lr}
    if(sys_flags.val.afe_adirq2_flag == 1)
    4872:	4b48      	ldr	r3, [pc, #288]	; (4994 <SPI_AllReg_WR+0x124>)
    4874:	785b      	ldrb	r3, [r3, #1]
    4876:	07db      	lsls	r3, r3, #31
    4878:	d400      	bmi.n	487c <SPI_AllReg_WR+0xc>
    487a:	e08a      	b.n	4992 <SPI_AllReg_WR+0x122>
		else printf("SOV 低. \r\n");
		uint16_t adc_value = 0;
		Adc_Read_AdcValue(&adc_value);
		printf("ADC = %d. \r\n",adc_value);
		#endif
		Time_update();
    487c:	4b46      	ldr	r3, [pc, #280]	; (4998 <SPI_AllReg_WR+0x128>)
    487e:	4798      	blx	r3
	    sys_flags.val.afe_adirq2_flag =0;
    4880:	4b44      	ldr	r3, [pc, #272]	; (4994 <SPI_AllReg_WR+0x124>)
    4882:	785a      	ldrb	r2, [r3, #1]
    4884:	2101      	movs	r1, #1
    4886:	438a      	bics	r2, r1
    4888:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
    488a:	781a      	ldrb	r2, [r3, #0]
    488c:	438a      	bics	r2, r1
    488e:	701a      	strb	r2, [r3, #0]
    4890:	2280      	movs	r2, #128	; 0x80
    4892:	00d2      	lsls	r2, r2, #3
    4894:	2382      	movs	r3, #130	; 0x82
    4896:	05db      	lsls	r3, r3, #23
    4898:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
    489a:	4b40      	ldr	r3, [pc, #256]	; (499c <SPI_AllReg_WR+0x12c>)
    489c:	4798      	blx	r3
	    delay_ms(3);
    489e:	2003      	movs	r0, #3
    48a0:	4b3f      	ldr	r3, [pc, #252]	; (49a0 <SPI_AllReg_WR+0x130>)
    48a2:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
    48a4:	4a3f      	ldr	r2, [pc, #252]	; (49a4 <SPI_AllReg_WR+0x134>)
    48a6:	7813      	ldrb	r3, [r2, #0]
    48a8:	3301      	adds	r3, #1
    48aa:	b2db      	uxtb	r3, r3
    48ac:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
    48ae:	4b3e      	ldr	r3, [pc, #248]	; (49a8 <SPI_AllReg_WR+0x138>)
    48b0:	785b      	ldrb	r3, [r3, #1]
    48b2:	065b      	lsls	r3, r3, #25
    48b4:	d533      	bpl.n	491e <SPI_AllReg_WR+0xae>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
    48b6:	4a3d      	ldr	r2, [pc, #244]	; (49ac <SPI_AllReg_WR+0x13c>)
    48b8:	210a      	movs	r1, #10
    48ba:	20e0      	movs	r0, #224	; 0xe0
    48bc:	4d3c      	ldr	r5, [pc, #240]	; (49b0 <SPI_AllReg_WR+0x140>)
    48be:	47a8      	blx	r5
		    Cells_Bal_Close();
    48c0:	4b3c      	ldr	r3, [pc, #240]	; (49b4 <SPI_AllReg_WR+0x144>)
    48c2:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    48c4:	4c3c      	ldr	r4, [pc, #240]	; (49b8 <SPI_AllReg_WR+0x148>)
    48c6:	0022      	movs	r2, r4
    48c8:	2130      	movs	r1, #48	; 0x30
    48ca:	20e0      	movs	r0, #224	; 0xe0
    48cc:	4b3b      	ldr	r3, [pc, #236]	; (49bc <SPI_AllReg_WR+0x14c>)
    48ce:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    48d0:	2207      	movs	r2, #7
    48d2:	2130      	movs	r1, #48	; 0x30
    48d4:	20e0      	movs	r0, #224	; 0xe0
    48d6:	47a8      	blx	r5
		    delay_us(100);
    48d8:	2064      	movs	r0, #100	; 0x64
    48da:	4b39      	ldr	r3, [pc, #228]	; (49c0 <SPI_AllReg_WR+0x150>)
    48dc:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
    48de:	8823      	ldrh	r3, [r4, #0]
    48e0:	2205      	movs	r2, #5
    48e2:	4013      	ands	r3, r2
    48e4:	2b05      	cmp	r3, #5
    48e6:	d106      	bne.n	48f6 <SPI_AllReg_WR+0x86>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    48e8:	3251      	adds	r2, #81	; 0x51
    48ea:	2101      	movs	r1, #1
    48ec:	20e0      	movs	r0, #224	; 0xe0
    48ee:	4b35      	ldr	r3, [pc, #212]	; (49c4 <SPI_AllReg_WR+0x154>)
    48f0:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
    48f2:	4b35      	ldr	r3, [pc, #212]	; (49c8 <SPI_AllReg_WR+0x158>)
    48f4:	4798      	blx	r3
		    }
		    delay_us(200);
    48f6:	20c8      	movs	r0, #200	; 0xc8
    48f8:	4b31      	ldr	r3, [pc, #196]	; (49c0 <SPI_AllReg_WR+0x150>)
    48fa:	4798      	blx	r3
		    delay_ms(1);
    48fc:	2001      	movs	r0, #1
    48fe:	4b28      	ldr	r3, [pc, #160]	; (49a0 <SPI_AllReg_WR+0x130>)
    4900:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
    4902:	4b32      	ldr	r3, [pc, #200]	; (49cc <SPI_AllReg_WR+0x15c>)
    4904:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
    4906:	4b2c      	ldr	r3, [pc, #176]	; (49b8 <SPI_AllReg_WR+0x148>)
    4908:	881b      	ldrh	r3, [r3, #0]
    490a:	07db      	lsls	r3, r3, #31
    490c:	d525      	bpl.n	495a <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    490e:	2256      	movs	r2, #86	; 0x56
    4910:	2101      	movs	r1, #1
    4912:	20e0      	movs	r0, #224	; 0xe0
    4914:	4b2b      	ldr	r3, [pc, #172]	; (49c4 <SPI_AllReg_WR+0x154>)
    4916:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
    4918:	4b2d      	ldr	r3, [pc, #180]	; (49d0 <SPI_AllReg_WR+0x160>)
    491a:	4798      	blx	r3
    491c:	e01d      	b.n	495a <SPI_AllReg_WR+0xea>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    491e:	4a2d      	ldr	r2, [pc, #180]	; (49d4 <SPI_AllReg_WR+0x164>)
    4920:	210a      	movs	r1, #10
    4922:	20e0      	movs	r0, #224	; 0xe0
    4924:	4d22      	ldr	r5, [pc, #136]	; (49b0 <SPI_AllReg_WR+0x140>)
    4926:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4928:	4c23      	ldr	r4, [pc, #140]	; (49b8 <SPI_AllReg_WR+0x148>)
    492a:	0022      	movs	r2, r4
    492c:	2130      	movs	r1, #48	; 0x30
    492e:	20e0      	movs	r0, #224	; 0xe0
    4930:	4b22      	ldr	r3, [pc, #136]	; (49bc <SPI_AllReg_WR+0x14c>)
    4932:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4934:	2207      	movs	r2, #7
    4936:	2130      	movs	r1, #48	; 0x30
    4938:	20e0      	movs	r0, #224	; 0xe0
    493a:	47a8      	blx	r5
		    delay_us(100);
    493c:	2064      	movs	r0, #100	; 0x64
    493e:	4b20      	ldr	r3, [pc, #128]	; (49c0 <SPI_AllReg_WR+0x150>)
    4940:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
    4942:	8823      	ldrh	r3, [r4, #0]
    4944:	2205      	movs	r2, #5
    4946:	4013      	ands	r3, r2
    4948:	2b05      	cmp	r3, #5
    494a:	d106      	bne.n	495a <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    494c:	3251      	adds	r2, #81	; 0x51
    494e:	2101      	movs	r1, #1
    4950:	20e0      	movs	r0, #224	; 0xe0
    4952:	4b1c      	ldr	r3, [pc, #112]	; (49c4 <SPI_AllReg_WR+0x154>)
    4954:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
    4956:	4b20      	ldr	r3, [pc, #128]	; (49d8 <SPI_AllReg_WR+0x168>)
    4958:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
    495a:	4b20      	ldr	r3, [pc, #128]	; (49dc <SPI_AllReg_WR+0x16c>)
    495c:	4798      	blx	r3
	    AFE_Control();
    495e:	4b20      	ldr	r3, [pc, #128]	; (49e0 <SPI_AllReg_WR+0x170>)
    4960:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
    4962:	4b11      	ldr	r3, [pc, #68]	; (49a8 <SPI_AllReg_WR+0x138>)
    4964:	785b      	ldrb	r3, [r3, #1]
    4966:	065b      	lsls	r3, r3, #25
    4968:	d505      	bpl.n	4976 <SPI_AllReg_WR+0x106>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    496a:	4a1e      	ldr	r2, [pc, #120]	; (49e4 <SPI_AllReg_WR+0x174>)
    496c:	2118      	movs	r1, #24
    496e:	20e0      	movs	r0, #224	; 0xe0
    4970:	4b0f      	ldr	r3, [pc, #60]	; (49b0 <SPI_AllReg_WR+0x140>)
    4972:	4798      	blx	r3
    4974:	e004      	b.n	4980 <SPI_AllReg_WR+0x110>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4976:	4a1c      	ldr	r2, [pc, #112]	; (49e8 <SPI_AllReg_WR+0x178>)
    4978:	2118      	movs	r1, #24
    497a:	20e0      	movs	r0, #224	; 0xe0
    497c:	4b0c      	ldr	r3, [pc, #48]	; (49b0 <SPI_AllReg_WR+0x140>)
    497e:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
    4980:	4b1a      	ldr	r3, [pc, #104]	; (49ec <SPI_AllReg_WR+0x17c>)
    4982:	4798      	blx	r3
	    delay_ms(3);
    4984:	2003      	movs	r0, #3
    4986:	4b06      	ldr	r3, [pc, #24]	; (49a0 <SPI_AllReg_WR+0x130>)
    4988:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
    498a:	4b19      	ldr	r3, [pc, #100]	; (49f0 <SPI_AllReg_WR+0x180>)
    498c:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
    498e:	4b19      	ldr	r3, [pc, #100]	; (49f4 <SPI_AllReg_WR+0x184>)
    4990:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
    4992:	bd70      	pop	{r4, r5, r6, pc}
    4994:	20000f2c 	.word	0x20000f2c
    4998:	00005ea1 	.word	0x00005ea1
    499c:	00007189 	.word	0x00007189
    49a0:	00007565 	.word	0x00007565
    49a4:	20000f28 	.word	0x20000f28
    49a8:	20001098 	.word	0x20001098
    49ac:	00004107 	.word	0x00004107
    49b0:	000071fd 	.word	0x000071fd
    49b4:	000047b1 	.word	0x000047b1
    49b8:	20000f1c 	.word	0x20000f1c
    49bc:	000072d9 	.word	0x000072d9
    49c0:	00007539 	.word	0x00007539
    49c4:	000073d1 	.word	0x000073d1
    49c8:	000041e5 	.word	0x000041e5
    49cc:	0000480d 	.word	0x0000480d
    49d0:	000044f1 	.word	0x000044f1
    49d4:	00004007 	.word	0x00004007
    49d8:	00004531 	.word	0x00004531
    49dc:	00004765 	.word	0x00004765
    49e0:	00006499 	.word	0x00006499
    49e4:	00000701 	.word	0x00000701
    49e8:	00000711 	.word	0x00000711
    49ec:	0000700d 	.word	0x0000700d
    49f0:	00006e6d 	.word	0x00006e6d
    49f4:	00006599 	.word	0x00006599

000049f8 <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
    49f8:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
    49fa:	4b01      	ldr	r3, [pc, #4]	; (4a00 <AFE_Reg_Read+0x8>)
    49fc:	4798      	blx	r3
}
    49fe:	bd10      	pop	{r4, pc}
    4a00:	00004871 	.word	0x00004871

00004a04 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
    4a04:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
    4a06:	4a7c      	ldr	r2, [pc, #496]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4a08:	7853      	ldrb	r3, [r2, #1]
    4a0a:	2104      	movs	r1, #4
    4a0c:	438b      	bics	r3, r1
    4a0e:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
    4a10:	4a7a      	ldr	r2, [pc, #488]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4a12:	312c      	adds	r1, #44	; 0x2c
    4a14:	20e0      	movs	r0, #224	; 0xe0
    4a16:	4b7a      	ldr	r3, [pc, #488]	; (4c00 <AFE_HardwareProtection_Read+0x1fc>)
    4a18:	4798      	blx	r3
    4a1a:	2800      	cmp	r0, #0
    4a1c:	d123      	bne.n	4a66 <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4a1e:	4c76      	ldr	r4, [pc, #472]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
    4a20:	4b76      	ldr	r3, [pc, #472]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4a22:	8819      	ldrh	r1, [r3, #0]
    4a24:	23dc      	movs	r3, #220	; 0xdc
    4a26:	009b      	lsls	r3, r3, #2
    4a28:	4019      	ands	r1, r3
    4a2a:	8823      	ldrh	r3, [r4, #0]
    4a2c:	4a75      	ldr	r2, [pc, #468]	; (4c04 <AFE_HardwareProtection_Read+0x200>)
    4a2e:	4013      	ands	r3, r2
    4a30:	430b      	orrs	r3, r1
    4a32:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
    4a34:	2200      	movs	r2, #0
    4a36:	2152      	movs	r1, #82	; 0x52
    4a38:	30e0      	adds	r0, #224	; 0xe0
    4a3a:	4d73      	ldr	r5, [pc, #460]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4a3c:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
    4a3e:	2200      	movs	r2, #0
    4a40:	2153      	movs	r1, #83	; 0x53
    4a42:	20e0      	movs	r0, #224	; 0xe0
    4a44:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    4a46:	7863      	ldrb	r3, [r4, #1]
    4a48:	079b      	lsls	r3, r3, #30
    4a4a:	d100      	bne.n	4a4e <AFE_HardwareProtection_Read+0x4a>
    4a4c:	e0cc      	b.n	4be8 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
    4a4e:	4a6f      	ldr	r2, [pc, #444]	; (4c0c <AFE_HardwareProtection_Read+0x208>)
    4a50:	7851      	ldrb	r1, [r2, #1]
    4a52:	2308      	movs	r3, #8
    4a54:	430b      	orrs	r3, r1
    4a56:	7053      	strb	r3, [r2, #1]
    4a58:	e00a      	b.n	4a70 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
    4a5a:	4a6c      	ldr	r2, [pc, #432]	; (4c0c <AFE_HardwareProtection_Read+0x208>)
    4a5c:	7853      	ldrb	r3, [r2, #1]
    4a5e:	2108      	movs	r1, #8
    4a60:	438b      	bics	r3, r1
    4a62:	7053      	strb	r3, [r2, #1]
    4a64:	e004      	b.n	4a70 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4a66:	4a64      	ldr	r2, [pc, #400]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4a68:	7851      	ldrb	r1, [r2, #1]
    4a6a:	2304      	movs	r3, #4
    4a6c:	430b      	orrs	r3, r1
    4a6e:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
    4a70:	4b61      	ldr	r3, [pc, #388]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4a72:	881b      	ldrh	r3, [r3, #0]
    4a74:	2270      	movs	r2, #112	; 0x70
    4a76:	421a      	tst	r2, r3
    4a78:	d100      	bne.n	4a7c <AFE_HardwareProtection_Read+0x78>
    4a7a:	e080      	b.n	4b7e <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
    4a7c:	4b64      	ldr	r3, [pc, #400]	; (4c10 <AFE_HardwareProtection_Read+0x20c>)
    4a7e:	781b      	ldrb	r3, [r3, #0]
    4a80:	b2db      	uxtb	r3, r3
    4a82:	2b28      	cmp	r3, #40	; 0x28
    4a84:	d925      	bls.n	4ad2 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
    4a86:	4b63      	ldr	r3, [pc, #396]	; (4c14 <AFE_HardwareProtection_Read+0x210>)
    4a88:	781b      	ldrb	r3, [r3, #0]
    4a8a:	b2db      	uxtb	r3, r3
    4a8c:	2b05      	cmp	r3, #5
    4a8e:	d81d      	bhi.n	4acc <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
    4a90:	4a60      	ldr	r2, [pc, #384]	; (4c14 <AFE_HardwareProtection_Read+0x210>)
    4a92:	7813      	ldrb	r3, [r2, #0]
    4a94:	3301      	adds	r3, #1
    4a96:	b2db      	uxtb	r3, r3
    4a98:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
    4a9a:	2200      	movs	r2, #0
    4a9c:	4b5c      	ldr	r3, [pc, #368]	; (4c10 <AFE_HardwareProtection_Read+0x20c>)
    4a9e:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4aa0:	22a0      	movs	r2, #160	; 0xa0
    4aa2:	0212      	lsls	r2, r2, #8
    4aa4:	2103      	movs	r1, #3
    4aa6:	20e0      	movs	r0, #224	; 0xe0
    4aa8:	4c57      	ldr	r4, [pc, #348]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4aaa:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4aac:	22dc      	movs	r2, #220	; 0xdc
    4aae:	0092      	lsls	r2, r2, #2
    4ab0:	2130      	movs	r1, #48	; 0x30
    4ab2:	20e0      	movs	r0, #224	; 0xe0
    4ab4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ab6:	2580      	movs	r5, #128	; 0x80
    4ab8:	022d      	lsls	r5, r5, #8
    4aba:	002a      	movs	r2, r5
    4abc:	2103      	movs	r1, #3
    4abe:	20e0      	movs	r0, #224	; 0xe0
    4ac0:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ac2:	002a      	movs	r2, r5
    4ac4:	2103      	movs	r1, #3
    4ac6:	20e0      	movs	r0, #224	; 0xe0
    4ac8:	47a0      	blx	r4
    4aca:	e002      	b.n	4ad2 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
    4acc:	2229      	movs	r2, #41	; 0x29
    4ace:	4b50      	ldr	r3, [pc, #320]	; (4c10 <AFE_HardwareProtection_Read+0x20c>)
    4ad0:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
    4ad2:	4b51      	ldr	r3, [pc, #324]	; (4c18 <AFE_HardwareProtection_Read+0x214>)
    4ad4:	781b      	ldrb	r3, [r3, #0]
    4ad6:	b2db      	uxtb	r3, r3
    4ad8:	2b50      	cmp	r3, #80	; 0x50
    4ada:	d925      	bls.n	4b28 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
    4adc:	4b4f      	ldr	r3, [pc, #316]	; (4c1c <AFE_HardwareProtection_Read+0x218>)
    4ade:	781b      	ldrb	r3, [r3, #0]
    4ae0:	b2db      	uxtb	r3, r3
    4ae2:	2b05      	cmp	r3, #5
    4ae4:	d81d      	bhi.n	4b22 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
    4ae6:	4a4d      	ldr	r2, [pc, #308]	; (4c1c <AFE_HardwareProtection_Read+0x218>)
    4ae8:	7813      	ldrb	r3, [r2, #0]
    4aea:	3301      	adds	r3, #1
    4aec:	b2db      	uxtb	r3, r3
    4aee:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
    4af0:	2200      	movs	r2, #0
    4af2:	4b49      	ldr	r3, [pc, #292]	; (4c18 <AFE_HardwareProtection_Read+0x214>)
    4af4:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4af6:	22a0      	movs	r2, #160	; 0xa0
    4af8:	0212      	lsls	r2, r2, #8
    4afa:	2103      	movs	r1, #3
    4afc:	20e0      	movs	r0, #224	; 0xe0
    4afe:	4c42      	ldr	r4, [pc, #264]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4b00:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4b02:	22dc      	movs	r2, #220	; 0xdc
    4b04:	0092      	lsls	r2, r2, #2
    4b06:	2130      	movs	r1, #48	; 0x30
    4b08:	20e0      	movs	r0, #224	; 0xe0
    4b0a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b0c:	2580      	movs	r5, #128	; 0x80
    4b0e:	022d      	lsls	r5, r5, #8
    4b10:	002a      	movs	r2, r5
    4b12:	2103      	movs	r1, #3
    4b14:	20e0      	movs	r0, #224	; 0xe0
    4b16:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b18:	002a      	movs	r2, r5
    4b1a:	2103      	movs	r1, #3
    4b1c:	20e0      	movs	r0, #224	; 0xe0
    4b1e:	47a0      	blx	r4
    4b20:	e002      	b.n	4b28 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
    4b22:	2229      	movs	r2, #41	; 0x29
    4b24:	4b3c      	ldr	r3, [pc, #240]	; (4c18 <AFE_HardwareProtection_Read+0x214>)
    4b26:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
    4b28:	4b3d      	ldr	r3, [pc, #244]	; (4c20 <AFE_HardwareProtection_Read+0x21c>)
    4b2a:	781b      	ldrb	r3, [r3, #0]
    4b2c:	b2db      	uxtb	r3, r3
    4b2e:	2b28      	cmp	r3, #40	; 0x28
    4b30:	d925      	bls.n	4b7e <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
    4b32:	4b3c      	ldr	r3, [pc, #240]	; (4c24 <AFE_HardwareProtection_Read+0x220>)
    4b34:	781b      	ldrb	r3, [r3, #0]
    4b36:	b2db      	uxtb	r3, r3
    4b38:	2b05      	cmp	r3, #5
    4b3a:	d81d      	bhi.n	4b78 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
    4b3c:	4a39      	ldr	r2, [pc, #228]	; (4c24 <AFE_HardwareProtection_Read+0x220>)
    4b3e:	7813      	ldrb	r3, [r2, #0]
    4b40:	3301      	adds	r3, #1
    4b42:	b2db      	uxtb	r3, r3
    4b44:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
    4b46:	2200      	movs	r2, #0
    4b48:	4b35      	ldr	r3, [pc, #212]	; (4c20 <AFE_HardwareProtection_Read+0x21c>)
    4b4a:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4b4c:	22a0      	movs	r2, #160	; 0xa0
    4b4e:	0212      	lsls	r2, r2, #8
    4b50:	2103      	movs	r1, #3
    4b52:	20e0      	movs	r0, #224	; 0xe0
    4b54:	4c2c      	ldr	r4, [pc, #176]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4b56:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4b58:	22dc      	movs	r2, #220	; 0xdc
    4b5a:	0092      	lsls	r2, r2, #2
    4b5c:	2130      	movs	r1, #48	; 0x30
    4b5e:	20e0      	movs	r0, #224	; 0xe0
    4b60:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b62:	2580      	movs	r5, #128	; 0x80
    4b64:	022d      	lsls	r5, r5, #8
    4b66:	002a      	movs	r2, r5
    4b68:	2103      	movs	r1, #3
    4b6a:	20e0      	movs	r0, #224	; 0xe0
    4b6c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
    4b6e:	002a      	movs	r2, r5
    4b70:	2103      	movs	r1, #3
    4b72:	20e0      	movs	r0, #224	; 0xe0
    4b74:	47a0      	blx	r4
    4b76:	e002      	b.n	4b7e <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
    4b78:	2229      	movs	r2, #41	; 0x29
    4b7a:	4b29      	ldr	r3, [pc, #164]	; (4c20 <AFE_HardwareProtection_Read+0x21c>)
    4b7c:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4b7e:	4a1f      	ldr	r2, [pc, #124]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4b80:	2103      	movs	r1, #3
    4b82:	20e0      	movs	r0, #224	; 0xe0
    4b84:	4b1e      	ldr	r3, [pc, #120]	; (4c00 <AFE_HardwareProtection_Read+0x1fc>)
    4b86:	4798      	blx	r3
    4b88:	2800      	cmp	r0, #0
    4b8a:	d115      	bne.n	4bb8 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
    4b8c:	4b1b      	ldr	r3, [pc, #108]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4b8e:	881b      	ldrh	r3, [r3, #0]
    4b90:	049b      	lsls	r3, r3, #18
    4b92:	d405      	bmi.n	4ba0 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
    4b94:	4a18      	ldr	r2, [pc, #96]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4b96:	7853      	ldrb	r3, [r2, #1]
    4b98:	217f      	movs	r1, #127	; 0x7f
    4b9a:	400b      	ands	r3, r1
    4b9c:	7053      	strb	r3, [r2, #1]
    4b9e:	e00b      	b.n	4bb8 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
    4ba0:	4a15      	ldr	r2, [pc, #84]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4ba2:	7853      	ldrb	r3, [r2, #1]
    4ba4:	2180      	movs	r1, #128	; 0x80
    4ba6:	4249      	negs	r1, r1
    4ba8:	430b      	orrs	r3, r1
    4baa:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4bac:	2280      	movs	r2, #128	; 0x80
    4bae:	0212      	lsls	r2, r2, #8
    4bb0:	3183      	adds	r1, #131	; 0x83
    4bb2:	20e0      	movs	r0, #224	; 0xe0
    4bb4:	4b14      	ldr	r3, [pc, #80]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4bb6:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
    4bb8:	4a10      	ldr	r2, [pc, #64]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4bba:	2155      	movs	r1, #85	; 0x55
    4bbc:	20e0      	movs	r0, #224	; 0xe0
    4bbe:	4b10      	ldr	r3, [pc, #64]	; (4c00 <AFE_HardwareProtection_Read+0x1fc>)
    4bc0:	4798      	blx	r3
    4bc2:	2800      	cmp	r0, #0
    4bc4:	d10a      	bne.n	4bdc <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4bc6:	490c      	ldr	r1, [pc, #48]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
    4bc8:	4b0c      	ldr	r3, [pc, #48]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4bca:	881b      	ldrh	r3, [r3, #0]
    4bcc:	071b      	lsls	r3, r3, #28
    4bce:	0f9b      	lsrs	r3, r3, #30
    4bd0:	880a      	ldrh	r2, [r1, #0]
    4bd2:	3003      	adds	r0, #3
    4bd4:	4382      	bics	r2, r0
    4bd6:	4313      	orrs	r3, r2
    4bd8:	800b      	strh	r3, [r1, #0]
    4bda:	e00b      	b.n	4bf4 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4bdc:	4a06      	ldr	r2, [pc, #24]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4bde:	7851      	ldrb	r1, [r2, #1]
    4be0:	2304      	movs	r3, #4
    4be2:	430b      	orrs	r3, r1
    4be4:	7053      	strb	r3, [r2, #1]
	}
}
    4be6:	e005      	b.n	4bf4 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
    4be8:	4b08      	ldr	r3, [pc, #32]	; (4c0c <AFE_HardwareProtection_Read+0x208>)
    4bea:	785b      	ldrb	r3, [r3, #1]
    4bec:	071b      	lsls	r3, r3, #28
    4bee:	d500      	bpl.n	4bf2 <AFE_HardwareProtection_Read+0x1ee>
    4bf0:	e733      	b.n	4a5a <AFE_HardwareProtection_Read+0x56>
    4bf2:	e73d      	b.n	4a70 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
    4bf4:	bd70      	pop	{r4, r5, r6, pc}
    4bf6:	46c0      	nop			; (mov r8, r8)
    4bf8:	20001098 	.word	0x20001098
    4bfc:	20000f1c 	.word	0x20000f1c
    4c00:	000072d9 	.word	0x000072d9
    4c04:	fffffc8f 	.word	0xfffffc8f
    4c08:	000071fd 	.word	0x000071fd
    4c0c:	20000f2c 	.word	0x20000f2c
    4c10:	200010bf 	.word	0x200010bf
    4c14:	20000036 	.word	0x20000036
    4c18:	200010be 	.word	0x200010be
    4c1c:	20000035 	.word	0x20000035
    4c20:	20001096 	.word	0x20001096
    4c24:	20000034 	.word	0x20000034

00004c28 <configure_can>:
	
uint8_t address_assign_flag = 1;
uint8_t address_conflict = 0;

void configure_can(void)
{
    4c28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c2a:	4647      	mov	r7, r8
    4c2c:	b480      	push	{r7}
    4c2e:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4c30:	ae09      	add	r6, sp, #36	; 0x24
    4c32:	2400      	movs	r4, #0
    4c34:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4c36:	2501      	movs	r5, #1
    4c38:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    4c3a:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    4c3c:	2306      	movs	r3, #6
    4c3e:	4698      	mov	r8, r3
    4c40:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    4c42:	0031      	movs	r1, r6
    4c44:	2018      	movs	r0, #24
    4c46:	4f20      	ldr	r7, [pc, #128]	; (4cc8 <configure_can+0xa0>)
    4c48:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    4c4a:	4643      	mov	r3, r8
    4c4c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    4c4e:	0031      	movs	r1, r6
    4c50:	2019      	movs	r0, #25
    4c52:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    4c54:	2308      	movs	r3, #8
    4c56:	466a      	mov	r2, sp
    4c58:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    4c5a:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    4c5c:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    4c5e:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    4c60:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    4c62:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    4c64:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    4c66:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    4c68:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    4c6a:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    4c6c:	2301      	movs	r3, #1
    4c6e:	425b      	negs	r3, r3
    4c70:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    4c72:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    4c74:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    4c76:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    4c78:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    4c7a:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    4c7c:	2302      	movs	r3, #2
    4c7e:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    4c80:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    4c82:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    4c84:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    4c86:	4b11      	ldr	r3, [pc, #68]	; (4ccc <configure_can+0xa4>)
    4c88:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    4c8a:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    4c8c:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    4c8e:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    4c90:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    4c92:	2320      	movs	r3, #32
    4c94:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    4c96:	3301      	adds	r3, #1
    4c98:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    4c9a:	4c0d      	ldr	r4, [pc, #52]	; (4cd0 <configure_can+0xa8>)
    4c9c:	490d      	ldr	r1, [pc, #52]	; (4cd4 <configure_can+0xac>)
    4c9e:	0020      	movs	r0, r4
    4ca0:	4b0d      	ldr	r3, [pc, #52]	; (4cd8 <configure_can+0xb0>)
    4ca2:	4798      	blx	r3

	can_start(&can_instance);
    4ca4:	0020      	movs	r0, r4
    4ca6:	4b0d      	ldr	r3, [pc, #52]	; (4cdc <configure_can+0xb4>)
    4ca8:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4caa:	2280      	movs	r2, #128	; 0x80
    4cac:	0212      	lsls	r2, r2, #8
    4cae:	4b0c      	ldr	r3, [pc, #48]	; (4ce0 <configure_can+0xb8>)
    4cb0:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4cb2:	6822      	ldr	r2, [r4, #0]
    4cb4:	6d53      	ldr	r3, [r2, #84]	; 0x54
    4cb6:	21c0      	movs	r1, #192	; 0xc0
    4cb8:	0549      	lsls	r1, r1, #21
    4cba:	430b      	orrs	r3, r1
    4cbc:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    4cbe:	b00a      	add	sp, #40	; 0x28
    4cc0:	bc04      	pop	{r2}
    4cc2:	4690      	mov	r8, r2
    4cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cc6:	46c0      	nop			; (mov r8, r8)
    4cc8:	00009425 	.word	0x00009425
    4ccc:	1fffffff 	.word	0x1fffffff
    4cd0:	2000010c 	.word	0x2000010c
    4cd4:	42001c00 	.word	0x42001c00
    4cd8:	00007b05 	.word	0x00007b05
    4cdc:	00007e05 	.word	0x00007e05
    4ce0:	e000e100 	.word	0xe000e100

00004ce4 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    4ce4:	b510      	push	{r4, lr}
    4ce6:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    4ce8:	4b0a      	ldr	r3, [pc, #40]	; (4d14 <can_set_standard_filter_1+0x30>)
    4cea:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    4cec:	9a01      	ldr	r2, [sp, #4]
    4cee:	4b0a      	ldr	r3, [pc, #40]	; (4d18 <can_set_standard_filter_1+0x34>)
    4cf0:	4013      	ands	r3, r2
    4cf2:	2280      	movs	r2, #128	; 0x80
    4cf4:	0252      	lsls	r2, r2, #9
    4cf6:	4313      	orrs	r3, r2
    4cf8:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    4cfa:	4c08      	ldr	r4, [pc, #32]	; (4d1c <can_set_standard_filter_1+0x38>)
    4cfc:	2201      	movs	r2, #1
    4cfe:	a901      	add	r1, sp, #4
    4d00:	0020      	movs	r0, r4
    4d02:	4b07      	ldr	r3, [pc, #28]	; (4d20 <can_set_standard_filter_1+0x3c>)
    4d04:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4d06:	6822      	ldr	r2, [r4, #0]
    4d08:	6d51      	ldr	r1, [r2, #84]	; 0x54
    4d0a:	2301      	movs	r3, #1
    4d0c:	430b      	orrs	r3, r1
    4d0e:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    4d10:	b002      	add	sp, #8
    4d12:	bd10      	pop	{r4, pc}
    4d14:	880007ff 	.word	0x880007ff
    4d18:	f800ffff 	.word	0xf800ffff
    4d1c:	2000010c 	.word	0x2000010c
    4d20:	00007e1d 	.word	0x00007e1d

00004d24 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
    4d24:	b510      	push	{r4, lr}
    4d26:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    4d28:	2300      	movs	r3, #0
    4d2a:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    4d2c:	2388      	movs	r3, #136	; 0x88
    4d2e:	041b      	lsls	r3, r3, #16
    4d30:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    4d32:	9b00      	ldr	r3, [sp, #0]
    4d34:	0480      	lsls	r0, r0, #18
    4d36:	4c12      	ldr	r4, [pc, #72]	; (4d80 <can_send_standard_message+0x5c>)
    4d38:	4020      	ands	r0, r4
    4d3a:	4318      	orrs	r0, r3
    4d3c:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    4d3e:	9c01      	ldr	r4, [sp, #4]
    4d40:	200f      	movs	r0, #15
    4d42:	4010      	ands	r0, r2
    4d44:	0400      	lsls	r0, r0, #16
    4d46:	4b0f      	ldr	r3, [pc, #60]	; (4d84 <can_send_standard_message+0x60>)
    4d48:	4023      	ands	r3, r4
    4d4a:	4303      	orrs	r3, r0
    4d4c:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    4d4e:	2a00      	cmp	r2, #0
    4d50:	d007      	beq.n	4d62 <can_send_standard_message+0x3e>
    4d52:	ab02      	add	r3, sp, #8
    4d54:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
    4d56:	7808      	ldrb	r0, [r1, #0]
    4d58:	7018      	strb	r0, [r3, #0]
		data++;
    4d5a:	3101      	adds	r1, #1
    4d5c:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
    4d5e:	4291      	cmp	r1, r2
    4d60:	d1f9      	bne.n	4d56 <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    4d62:	4c09      	ldr	r4, [pc, #36]	; (4d88 <can_send_standard_message+0x64>)
    4d64:	2200      	movs	r2, #0
    4d66:	4669      	mov	r1, sp
    4d68:	0020      	movs	r0, r4
    4d6a:	4b08      	ldr	r3, [pc, #32]	; (4d8c <can_send_standard_message+0x68>)
    4d6c:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    4d6e:	6823      	ldr	r3, [r4, #0]
    4d70:	699a      	ldr	r2, [r3, #24]
    4d72:	0792      	lsls	r2, r2, #30
    4d74:	d402      	bmi.n	4d7c <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
    4d76:	2101      	movs	r1, #1
    4d78:	22d0      	movs	r2, #208	; 0xd0
    4d7a:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    4d7c:	b004      	add	sp, #16
    4d7e:	bd10      	pop	{r4, pc}
    4d80:	1ffc0000 	.word	0x1ffc0000
    4d84:	fff0ffff 	.word	0xfff0ffff
    4d88:	2000010c 	.word	0x2000010c
    4d8c:	00007ea5 	.word	0x00007ea5

00004d90 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    4d90:	2300      	movs	r3, #0
    4d92:	4a02      	ldr	r2, [pc, #8]	; (4d9c <buff_init+0xc>)
    4d94:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    4d96:	4a02      	ldr	r2, [pc, #8]	; (4da0 <buff_init+0x10>)
    4d98:	6013      	str	r3, [r2, #0]
}
    4d9a:	4770      	bx	lr
    4d9c:	20000048 	.word	0x20000048
    4da0:	20000110 	.word	0x20000110

00004da4 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    4da4:	4b05      	ldr	r3, [pc, #20]	; (4dbc <write_byte+0x18>)
    4da6:	681a      	ldr	r2, [r3, #0]
    4da8:	1c51      	adds	r1, r2, #1
    4daa:	6019      	str	r1, [r3, #0]
    4dac:	4904      	ldr	r1, [pc, #16]	; (4dc0 <write_byte+0x1c>)
    4dae:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    4db0:	681a      	ldr	r2, [r3, #0]
    4db2:	21ff      	movs	r1, #255	; 0xff
    4db4:	400a      	ands	r2, r1
    4db6:	601a      	str	r2, [r3, #0]
}
    4db8:	4770      	bx	lr
    4dba:	46c0      	nop			; (mov r8, r8)
    4dbc:	20000110 	.word	0x20000110
    4dc0:	20000118 	.word	0x20000118

00004dc4 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    4dc4:	b530      	push	{r4, r5, lr}
    4dc6:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    4dc8:	4b24      	ldr	r3, [pc, #144]	; (4e5c <CAN0_Handler+0x98>)
    4dca:	681b      	ldr	r3, [r3, #0]
    4dcc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
    4dce:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    4dd0:	9a01      	ldr	r2, [sp, #4]
    4dd2:	07d2      	lsls	r2, r2, #31
    4dd4:	d52f      	bpl.n	4e36 <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4dd6:	2201      	movs	r2, #1
    4dd8:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    4dda:	4c21      	ldr	r4, [pc, #132]	; (4e60 <CAN0_Handler+0x9c>)
    4ddc:	6822      	ldr	r2, [r4, #0]
    4dde:	4d1f      	ldr	r5, [pc, #124]	; (4e5c <CAN0_Handler+0x98>)
    4de0:	4920      	ldr	r1, [pc, #128]	; (4e64 <CAN0_Handler+0xa0>)
    4de2:	0028      	movs	r0, r5
    4de4:	4b20      	ldr	r3, [pc, #128]	; (4e68 <CAN0_Handler+0xa4>)
    4de6:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    4de8:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    4dea:	6829      	ldr	r1, [r5, #0]
    4dec:	223f      	movs	r2, #63	; 0x3f
    4dee:	4013      	ands	r3, r2
    4df0:	3269      	adds	r2, #105	; 0x69
    4df2:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    4df4:	6823      	ldr	r3, [r4, #0]
    4df6:	3301      	adds	r3, #1
    4df8:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    4dfa:	6823      	ldr	r3, [r4, #0]
    4dfc:	2b20      	cmp	r3, #32
    4dfe:	d102      	bne.n	4e06 <CAN0_Handler+0x42>
			standard_receive_index = 0;
    4e00:	2200      	movs	r2, #0
    4e02:	4b17      	ldr	r3, [pc, #92]	; (4e60 <CAN0_Handler+0x9c>)
    4e04:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4e06:	2300      	movs	r3, #0
    4e08:	9300      	str	r3, [sp, #0]
    4e0a:	4b16      	ldr	r3, [pc, #88]	; (4e64 <CAN0_Handler+0xa0>)
    4e0c:	685b      	ldr	r3, [r3, #4]
    4e0e:	031b      	lsls	r3, r3, #12
    4e10:	0f1b      	lsrs	r3, r3, #28
    4e12:	9a00      	ldr	r2, [sp, #0]
    4e14:	4293      	cmp	r3, r2
    4e16:	d90e      	bls.n	4e36 <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    4e18:	4c12      	ldr	r4, [pc, #72]	; (4e64 <CAN0_Handler+0xa0>)
    4e1a:	4d14      	ldr	r5, [pc, #80]	; (4e6c <CAN0_Handler+0xa8>)
    4e1c:	9b00      	ldr	r3, [sp, #0]
    4e1e:	18e3      	adds	r3, r4, r3
    4e20:	7a18      	ldrb	r0, [r3, #8]
    4e22:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4e24:	9b00      	ldr	r3, [sp, #0]
    4e26:	3301      	adds	r3, #1
    4e28:	9300      	str	r3, [sp, #0]
    4e2a:	6863      	ldr	r3, [r4, #4]
    4e2c:	031b      	lsls	r3, r3, #12
    4e2e:	0f1b      	lsrs	r3, r3, #28
    4e30:	9a00      	ldr	r2, [sp, #0]
    4e32:	4293      	cmp	r3, r2
    4e34:	d8f2      	bhi.n	4e1c <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    4e36:	9b01      	ldr	r3, [sp, #4]
    4e38:	011b      	lsls	r3, r3, #4
    4e3a:	d402      	bmi.n	4e42 <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    4e3c:	9b01      	ldr	r3, [sp, #4]
    4e3e:	00db      	lsls	r3, r3, #3
    4e40:	d509      	bpl.n	4e56 <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4e42:	4b06      	ldr	r3, [pc, #24]	; (4e5c <CAN0_Handler+0x98>)
    4e44:	681b      	ldr	r3, [r3, #0]
    4e46:	22c0      	movs	r2, #192	; 0xc0
    4e48:	0552      	lsls	r2, r2, #21
    4e4a:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    4e4c:	2280      	movs	r2, #128	; 0x80
    4e4e:	0512      	lsls	r2, r2, #20
    4e50:	2382      	movs	r3, #130	; 0x82
    4e52:	05db      	lsls	r3, r3, #23
    4e54:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    4e56:	b003      	add	sp, #12
    4e58:	bd30      	pop	{r4, r5, pc}
    4e5a:	46c0      	nop			; (mov r8, r8)
    4e5c:	2000010c 	.word	0x2000010c
    4e60:	20000218 	.word	0x20000218
    4e64:	20000038 	.word	0x20000038
    4e68:	00007e59 	.word	0x00007e59
    4e6c:	00004da5 	.word	0x00004da5

00004e70 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    4e70:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e72:	4657      	mov	r7, sl
    4e74:	464e      	mov	r6, r9
    4e76:	4645      	mov	r5, r8
    4e78:	b4e0      	push	{r5, r6, r7}
    4e7a:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4e7c:	2900      	cmp	r1, #0
    4e7e:	d104      	bne.n	4e8a <read_bytes+0x1a>
    4e80:	e01e      	b.n	4ec0 <read_bytes+0x50>
    4e82:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    4e84:	2c00      	cmp	r4, #0
    4e86:	d109      	bne.n	4e9c <read_bytes+0x2c>
    4e88:	e01a      	b.n	4ec0 <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4e8a:	4c10      	ldr	r4, [pc, #64]	; (4ecc <read_bytes+0x5c>)
    4e8c:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4e8e:	4f10      	ldr	r7, [pc, #64]	; (4ed0 <read_bytes+0x60>)
    4e90:	4e10      	ldr	r6, [pc, #64]	; (4ed4 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4e92:	003a      	movs	r2, r7
    4e94:	4810      	ldr	r0, [pc, #64]	; (4ed8 <read_bytes+0x68>)
    4e96:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    4e98:	20ff      	movs	r0, #255	; 0xff
    4e9a:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4e9c:	6838      	ldr	r0, [r7, #0]
    4e9e:	6835      	ldr	r5, [r6, #0]
    4ea0:	42a8      	cmp	r0, r5
    4ea2:	d00b      	beq.n	4ebc <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4ea4:	6815      	ldr	r5, [r2, #0]
    4ea6:	1c68      	adds	r0, r5, #1
    4ea8:	6010      	str	r0, [r2, #0]
    4eaa:	4640      	mov	r0, r8
    4eac:	5d45      	ldrb	r5, [r0, r5]
    4eae:	4650      	mov	r0, sl
    4eb0:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    4eb2:	6815      	ldr	r5, [r2, #0]
    4eb4:	4660      	mov	r0, ip
    4eb6:	4005      	ands	r5, r0
    4eb8:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4eba:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4ebc:	428b      	cmp	r3, r1
    4ebe:	d1e0      	bne.n	4e82 <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    4ec0:	bc1c      	pop	{r2, r3, r4}
    4ec2:	4690      	mov	r8, r2
    4ec4:	4699      	mov	r9, r3
    4ec6:	46a2      	mov	sl, r4
    4ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4eca:	46c0      	nop			; (mov r8, r8)
    4ecc:	0000270f 	.word	0x0000270f
    4ed0:	20000048 	.word	0x20000048
    4ed4:	20000110 	.word	0x20000110
    4ed8:	20000118 	.word	0x20000118

00004edc <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    4edc:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4ede:	3901      	subs	r1, #1
    4ee0:	2900      	cmp	r1, #0
    4ee2:	dd09      	ble.n	4ef8 <check_sum+0x1c>
    4ee4:	2200      	movs	r2, #0
    4ee6:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    4ee8:	5cc4      	ldrb	r4, [r0, r3]
    4eea:	1912      	adds	r2, r2, r4
    4eec:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4eee:	3301      	adds	r3, #1
    4ef0:	b2db      	uxtb	r3, r3
    4ef2:	428b      	cmp	r3, r1
    4ef4:	dbf8      	blt.n	4ee8 <check_sum+0xc>
    4ef6:	e000      	b.n	4efa <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    4ef8:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    4efa:	4250      	negs	r0, r2
    4efc:	b2c0      	uxtb	r0, r0
}
    4efe:	bd10      	pop	{r4, pc}

00004f00 <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    4f00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f02:	4657      	mov	r7, sl
    4f04:	464e      	mov	r6, r9
    4f06:	4645      	mov	r5, r8
    4f08:	b4e0      	push	{r5, r6, r7}
    4f0a:	0007      	movs	r7, r0
    4f0c:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    4f0e:	1e4e      	subs	r6, r1, #1
    4f10:	10f6      	asrs	r6, r6, #3
    4f12:	3601      	adds	r6, #1
    4f14:	2e00      	cmp	r6, #0
    4f16:	dd1d      	ble.n	4f54 <send_message+0x54>
    4f18:	2100      	movs	r1, #0
    4f1a:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    4f1c:	4b10      	ldr	r3, [pc, #64]	; (4f60 <send_message+0x60>)
    4f1e:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    4f20:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    4f22:	4b10      	ldr	r3, [pc, #64]	; (4f64 <send_message+0x64>)
    4f24:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    4f26:	2d08      	cmp	r5, #8
    4f28:	d907      	bls.n	4f3a <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    4f2a:	00c9      	lsls	r1, r1, #3
    4f2c:	1879      	adds	r1, r7, r1
    4f2e:	2208      	movs	r2, #8
    4f30:	2001      	movs	r0, #1
    4f32:	47c8      	blx	r9
			length = length - 8;
    4f34:	3d08      	subs	r5, #8
    4f36:	b2ed      	uxtb	r5, r5
    4f38:	e004      	b.n	4f44 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    4f3a:	00c9      	lsls	r1, r1, #3
    4f3c:	1879      	adds	r1, r7, r1
    4f3e:	002a      	movs	r2, r5
    4f40:	2001      	movs	r0, #1
    4f42:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    4f44:	20fa      	movs	r0, #250	; 0xfa
    4f46:	0040      	lsls	r0, r0, #1
    4f48:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    4f4a:	3401      	adds	r4, #1
    4f4c:	b2e4      	uxtb	r4, r4
    4f4e:	1e21      	subs	r1, r4, #0
    4f50:	42b1      	cmp	r1, r6
    4f52:	dbe8      	blt.n	4f26 <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    4f54:	bc1c      	pop	{r2, r3, r4}
    4f56:	4690      	mov	r8, r2
    4f58:	4699      	mov	r9, r3
    4f5a:	46a2      	mov	sl, r4
    4f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f5e:	46c0      	nop			; (mov r8, r8)
    4f60:	00004d25 	.word	0x00004d25
    4f64:	00007539 	.word	0x00007539

00004f68 <address_answer>:
		}
	}
}

void address_answer(void)
{
    4f68:	b510      	push	{r4, lr}
    4f6a:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    4f6c:	ac01      	add	r4, sp, #4
    4f6e:	2355      	movs	r3, #85	; 0x55
    4f70:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    4f72:	4b0b      	ldr	r3, [pc, #44]	; (4fa0 <address_answer+0x38>)
    4f74:	781b      	ldrb	r3, [r3, #0]
    4f76:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    4f78:	4a0a      	ldr	r2, [pc, #40]	; (4fa4 <address_answer+0x3c>)
    4f7a:	7812      	ldrb	r2, [r2, #0]
    4f7c:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    4f7e:	2201      	movs	r2, #1
    4f80:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    4f82:	3257      	adds	r2, #87	; 0x57
    4f84:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 数据开始
    4f86:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    4f88:	2104      	movs	r1, #4
    4f8a:	466b      	mov	r3, sp
    4f8c:	1dd8      	adds	r0, r3, #7
    4f8e:	4b06      	ldr	r3, [pc, #24]	; (4fa8 <address_answer+0x40>)
    4f90:	4798      	blx	r3
    4f92:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    4f94:	2107      	movs	r1, #7
    4f96:	0020      	movs	r0, r4
    4f98:	4b04      	ldr	r3, [pc, #16]	; (4fac <address_answer+0x44>)
    4f9a:	4798      	blx	r3
}
    4f9c:	b004      	add	sp, #16
    4f9e:	bd10      	pop	{r4, pc}
    4fa0:	20000ec5 	.word	0x20000ec5
    4fa4:	20000f20 	.word	0x20000f20
    4fa8:	00004edd 	.word	0x00004edd
    4fac:	00004f01 	.word	0x00004f01

00004fb0 <profile_answer>:

void profile_answer(void)
{
    4fb0:	b570      	push	{r4, r5, r6, lr}
	profile_data[0] = 0x55;
    4fb2:	4c5b      	ldr	r4, [pc, #364]	; (5120 <profile_answer+0x170>)
    4fb4:	2155      	movs	r1, #85	; 0x55
    4fb6:	7021      	strb	r1, [r4, #0]
	profile_data[1] = ID_address;
    4fb8:	4b5a      	ldr	r3, [pc, #360]	; (5124 <profile_answer+0x174>)
    4fba:	781b      	ldrb	r3, [r3, #0]
    4fbc:	7063      	strb	r3, [r4, #1]
	profile_data[2] = Sequence_ID;
    4fbe:	4b5a      	ldr	r3, [pc, #360]	; (5128 <profile_answer+0x178>)
    4fc0:	781b      	ldrb	r3, [r3, #0]
    4fc2:	70a3      	strb	r3, [r4, #2]
	profile_data[3] = 90;
    4fc4:	225a      	movs	r2, #90	; 0x5a
    4fc6:	70e2      	strb	r2, [r4, #3]
	profile_data[4] = 0xd6;
    4fc8:	23d6      	movs	r3, #214	; 0xd6
    4fca:	7123      	strb	r3, [r4, #4]
	profile_data[5] = 13;    //数据开始
    4fcc:	3bc9      	subs	r3, #201	; 0xc9
    4fce:	7163      	strb	r3, [r4, #5]
	profile_data[6] = 1;
    4fd0:	3b0c      	subs	r3, #12
    4fd2:	71a3      	strb	r3, [r4, #6]
	profile_data[7] = 6300;    //额定容量
    4fd4:	339b      	adds	r3, #155	; 0x9b
    4fd6:	71e3      	strb	r3, [r4, #7]
	profile_data[8] = 6300>>8;
    4fd8:	3b84      	subs	r3, #132	; 0x84
    4fda:	7223      	strb	r3, [r4, #8]
	profile_data[9] = 4800;    // 公称电压
    4fdc:	33a8      	adds	r3, #168	; 0xa8
    4fde:	7263      	strb	r3, [r4, #9]
	profile_data[10] = 4800>>8;
    4fe0:	3bae      	subs	r3, #174	; 0xae
    4fe2:	72a3      	strb	r3, [r4, #10]
	profile_data[11] = 45;    //充电最高温度
    4fe4:	202d      	movs	r0, #45	; 0x2d
    4fe6:	72e0      	strb	r0, [r4, #11]
	profile_data[12] = -10;    //充电最低温度
    4fe8:	33e4      	adds	r3, #228	; 0xe4
    4fea:	7323      	strb	r3, [r4, #12]
	
	profile_data[13] = 0;    //制造公司名
    4fec:	2300      	movs	r3, #0
    4fee:	7363      	strb	r3, [r4, #13]
	profile_data[14] = 0;
    4ff0:	73a3      	strb	r3, [r4, #14]
	profile_data[15] = 0;
    4ff2:	73e3      	strb	r3, [r4, #15]
	profile_data[16] = 0;
    4ff4:	7423      	strb	r3, [r4, #16]
	profile_data[17] = 0;
    4ff6:	7463      	strb	r3, [r4, #17]
	profile_data[18] = 0;
    4ff8:	74a3      	strb	r3, [r4, #18]
	profile_data[19] = 0;
    4ffa:	74e3      	strb	r3, [r4, #19]
	profile_data[20] = 0;
    4ffc:	7523      	strb	r3, [r4, #20]
	
	profile_data[21] = 0;    //模组名
    4ffe:	7563      	strb	r3, [r4, #21]
	profile_data[22] = 0;
    5000:	75a3      	strb	r3, [r4, #22]
	profile_data[23] = 0;
    5002:	75e3      	strb	r3, [r4, #23]
	profile_data[24] = 0;
    5004:	7623      	strb	r3, [r4, #24]
	profile_data[25] = 0;
    5006:	7663      	strb	r3, [r4, #25]
	profile_data[26] = 0;
    5008:	76a3      	strb	r3, [r4, #26]
	profile_data[27] = 0;
    500a:	76e3      	strb	r3, [r4, #27]
	profile_data[28] = 0;	
    500c:	7723      	strb	r3, [r4, #28]
	
	profile_data[29] = 0;    //制造日
    500e:	7763      	strb	r3, [r4, #29]
	profile_data[30] = 0;
    5010:	77a3      	strb	r3, [r4, #30]
	
	profile_data[31] = 0;    //制造S/N
    5012:	77e3      	strb	r3, [r4, #31]
	profile_data[32] = 0;
    5014:	2520      	movs	r5, #32
    5016:	5563      	strb	r3, [r4, r5]
	
	profile_data[33] = 0;    //通信协议
    5018:	3501      	adds	r5, #1
    501a:	5563      	strb	r3, [r4, r5]
	profile_data[34] = 0;    //F/W version
    501c:	3501      	adds	r5, #1
    501e:	5563      	strb	r3, [r4, r5]
	profile_data[35] = 0;    //数据 version
    5020:	3501      	adds	r5, #1
    5022:	5563      	strb	r3, [r4, r5]
	profile_data[36] = 0;    //保护板version
    5024:	3501      	adds	r5, #1
    5026:	5563      	strb	r3, [r4, r5]
	
	profile_data[37] = 0;    //满充电解除SOC
    5028:	3501      	adds	r5, #1
    502a:	5563      	strb	r3, [r4, r5]
	profile_data[38] = 0;	
    502c:	3501      	adds	r5, #1
    502e:	5563      	strb	r3, [r4, r5]
	
	profile_data[39] = 0;    //充电完成解除SOC
    5030:	3501      	adds	r5, #1
    5032:	5563      	strb	r3, [r4, r5]
	profile_data[40] = 0;
    5034:	3501      	adds	r5, #1
    5036:	5563      	strb	r3, [r4, r5]
		
	profile_data[41] = 0;    //CV控制开始电芯电压1
    5038:	3501      	adds	r5, #1
    503a:	5563      	strb	r3, [r4, r5]
	profile_data[42] = 0;
    503c:	3501      	adds	r5, #1
    503e:	5563      	strb	r3, [r4, r5]
		
	profile_data[43] = 0;    //CV控制开始电芯电压2
    5040:	3501      	adds	r5, #1
    5042:	5563      	strb	r3, [r4, r5]
	profile_data[44] = 0;		
    5044:	3501      	adds	r5, #1
    5046:	5563      	strb	r3, [r4, r5]

	profile_data[45] = 0;    //CV控制开始电芯电压3
    5048:	5423      	strb	r3, [r4, r0]
	profile_data[46] = 0;
    504a:	3001      	adds	r0, #1
    504c:	5423      	strb	r3, [r4, r0]

	profile_data[47] = 0;    //CV控制开始电芯电压4
    504e:	3001      	adds	r0, #1
    5050:	5423      	strb	r3, [r4, r0]
	profile_data[48] = 0;
    5052:	3001      	adds	r0, #1
    5054:	5423      	strb	r3, [r4, r0]

	profile_data[49] = 0;    //放电中止电压
    5056:	3001      	adds	r0, #1
    5058:	5423      	strb	r3, [r4, r0]
	profile_data[50] = 0;
    505a:	3001      	adds	r0, #1
    505c:	5423      	strb	r3, [r4, r0]
	
	profile_data[51] = 0;    //过充电保护电压1
    505e:	3001      	adds	r0, #1
    5060:	5423      	strb	r3, [r4, r0]
	profile_data[52] = 0;
    5062:	3001      	adds	r0, #1
    5064:	5423      	strb	r3, [r4, r0]
	
	profile_data[53] = 0;    //过放电保护电压1
    5066:	3001      	adds	r0, #1
    5068:	5423      	strb	r3, [r4, r0]
	profile_data[54] = 0;
    506a:	3001      	adds	r0, #1
    506c:	5423      	strb	r3, [r4, r0]

	profile_data[55] = 0;    //过充电保护电压2
    506e:	3001      	adds	r0, #1
    5070:	5423      	strb	r3, [r4, r0]
	profile_data[56] = 0;
    5072:	3001      	adds	r0, #1
    5074:	5423      	strb	r3, [r4, r0]
	
	profile_data[57] = 0;    //过放电保护电压2
    5076:	3001      	adds	r0, #1
    5078:	5423      	strb	r3, [r4, r0]
	profile_data[58] = 0;	
    507a:	3001      	adds	r0, #1
    507c:	5423      	strb	r3, [r4, r0]
	
	profile_data[59] = 0;    //最大充电电流限制值
    507e:	3001      	adds	r0, #1
    5080:	5423      	strb	r3, [r4, r0]
	profile_data[60] = 0;	
    5082:	3001      	adds	r0, #1
    5084:	5423      	strb	r3, [r4, r0]
	
	profile_data[61] = 0;    //最大放电电流限制值
    5086:	3001      	adds	r0, #1
    5088:	5423      	strb	r3, [r4, r0]
	profile_data[62] = 0;	
    508a:	3001      	adds	r0, #1
    508c:	5423      	strb	r3, [r4, r0]
	
	profile_data[63] = 0;    //充电过电流
    508e:	3001      	adds	r0, #1
    5090:	5423      	strb	r3, [r4, r0]
	profile_data[64] = 0;
    5092:	3001      	adds	r0, #1
    5094:	5423      	strb	r3, [r4, r0]
	
	profile_data[65] = 0;    //充电放电流
    5096:	3001      	adds	r0, #1
    5098:	5423      	strb	r3, [r4, r0]
	profile_data[66] = 0;
    509a:	3001      	adds	r0, #1
    509c:	5423      	strb	r3, [r4, r0]
	
	profile_data[67] = 0;    //过温升保护温度
    509e:	3001      	adds	r0, #1
    50a0:	5423      	strb	r3, [r4, r0]
	profile_data[68] = 0;	 //均衡控制开始电压差
    50a2:	3001      	adds	r0, #1
    50a4:	5423      	strb	r3, [r4, r0]
	profile_data[69] = 0;    //均衡控制开始电压差
    50a6:	3001      	adds	r0, #1
    50a8:	5423      	strb	r3, [r4, r0]
	profile_data[70] = 0;    //满充电容量测定终止SOC
    50aa:	3001      	adds	r0, #1
    50ac:	5423      	strb	r3, [r4, r0]
	
	profile_data[71] = 0;    //1C 充放电电流
    50ae:	3001      	adds	r0, #1
    50b0:	5423      	strb	r3, [r4, r0]
	profile_data[72] = 0;
    50b2:	3001      	adds	r0, #1
    50b4:	5423      	strb	r3, [r4, r0]
	
	profile_data[73] = 0;    //最大充电倍率设定1
    50b6:	3001      	adds	r0, #1
    50b8:	5423      	strb	r3, [r4, r0]
	profile_data[74] = 0;
    50ba:	3001      	adds	r0, #1
    50bc:	5423      	strb	r3, [r4, r0]

	profile_data[75] = 0;    //最大充电倍率设定2
    50be:	3001      	adds	r0, #1
    50c0:	5423      	strb	r3, [r4, r0]
	profile_data[76] = 0;
    50c2:	3001      	adds	r0, #1
    50c4:	5423      	strb	r3, [r4, r0]
	
	profile_data[77] = 0;    //最大充电倍率设定3
    50c6:	3001      	adds	r0, #1
    50c8:	5423      	strb	r3, [r4, r0]
	profile_data[78] = 0;
    50ca:	3001      	adds	r0, #1
    50cc:	5423      	strb	r3, [r4, r0]
	
	profile_data[79] = 0;    //最大充电倍率设定4
    50ce:	3001      	adds	r0, #1
    50d0:	5423      	strb	r3, [r4, r0]
	profile_data[80] = 0;
    50d2:	3001      	adds	r0, #1
    50d4:	5423      	strb	r3, [r4, r0]
	
	profile_data[81] = 0;    //最大放电倍率设定1
    50d6:	3001      	adds	r0, #1
    50d8:	5423      	strb	r3, [r4, r0]
	profile_data[82] = 0;
    50da:	3001      	adds	r0, #1
    50dc:	5423      	strb	r3, [r4, r0]

	profile_data[83] = 0;    //最大放电倍率设定2
    50de:	3001      	adds	r0, #1
    50e0:	5423      	strb	r3, [r4, r0]
	profile_data[84] = 0;
    50e2:	3001      	adds	r0, #1
    50e4:	5423      	strb	r3, [r4, r0]
	
	profile_data[85] = 0;    //最大放电倍率设定3
    50e6:	5463      	strb	r3, [r4, r1]
	profile_data[86] = 0;
    50e8:	3101      	adds	r1, #1
    50ea:	5463      	strb	r3, [r4, r1]
	
	profile_data[87] = 0;    //最大放电倍率设定4
    50ec:	3101      	adds	r1, #1
    50ee:	5463      	strb	r3, [r4, r1]
	profile_data[88] = 0;
    50f0:	3101      	adds	r1, #1
    50f2:	5463      	strb	r3, [r4, r1]
	
	profile_data[89] = 0;    //DOD设定1
    50f4:	3101      	adds	r1, #1
    50f6:	5463      	strb	r3, [r4, r1]
	profile_data[90] = 0;    //DOD设定2
    50f8:	54a3      	strb	r3, [r4, r2]
	profile_data[91] = 0;    //DOD设定3
    50fa:	3201      	adds	r2, #1
    50fc:	54a3      	strb	r3, [r4, r2]
	profile_data[92] = 0;    //DOD设定4
    50fe:	3201      	adds	r2, #1
    5100:	54a3      	strb	r3, [r4, r2]
	
	profile_data[93] = 0;    //电芯的lot rank
    5102:	3201      	adds	r2, #1
    5104:	54a3      	strb	r3, [r4, r2]
	profile_data[94] = 0;
    5106:	3201      	adds	r2, #1
    5108:	54a3      	strb	r3, [r4, r2]
	
	profile_data[95] = check_sum(profile_data+3,93);
    510a:	1ce0      	adds	r0, r4, #3
    510c:	3104      	adds	r1, #4
    510e:	4b07      	ldr	r3, [pc, #28]	; (512c <profile_answer+0x17c>)
    5110:	4798      	blx	r3
    5112:	235f      	movs	r3, #95	; 0x5f
    5114:	54e0      	strb	r0, [r4, r3]
	send_message(profile_data,96);
    5116:	2160      	movs	r1, #96	; 0x60
    5118:	0020      	movs	r0, r4
    511a:	4b05      	ldr	r3, [pc, #20]	; (5130 <profile_answer+0x180>)
    511c:	4798      	blx	r3
}
    511e:	bd70      	pop	{r4, r5, r6, pc}
    5120:	2000004c 	.word	0x2000004c
    5124:	20000ec5 	.word	0x20000ec5
    5128:	20000f20 	.word	0x20000f20
    512c:	00004edd 	.word	0x00004edd
    5130:	00004f01 	.word	0x00004f01

00005134 <battery_answer>:

void battery_answer(void)
{
    5134:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    5136:	2137      	movs	r1, #55	; 0x37
    5138:	4801      	ldr	r0, [pc, #4]	; (5140 <battery_answer+0xc>)
    513a:	4b02      	ldr	r3, [pc, #8]	; (5144 <battery_answer+0x10>)
    513c:	4798      	blx	r3
}
    513e:	bd10      	pop	{r4, pc}
    5140:	200000cc 	.word	0x200000cc
    5144:	00004f01 	.word	0x00004f01

00005148 <battery_load>:
{
	
}

void battery_load(void)
{
    5148:	b5f0      	push	{r4, r5, r6, r7, lr}
    514a:	4647      	mov	r7, r8
    514c:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	
	battery_data[0] = 0x55;
    514e:	4c5b      	ldr	r4, [pc, #364]	; (52bc <battery_load+0x174>)
    5150:	2355      	movs	r3, #85	; 0x55
    5152:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    5154:	4b5a      	ldr	r3, [pc, #360]	; (52c0 <battery_load+0x178>)
    5156:	781b      	ldrb	r3, [r3, #0]
    5158:	7063      	strb	r3, [r4, #1]
	battery_data[2] = Sequence_ID;
    515a:	4b5a      	ldr	r3, [pc, #360]	; (52c4 <battery_load+0x17c>)
    515c:	781b      	ldrb	r3, [r3, #0]
    515e:	70a3      	strb	r3, [r4, #2]
	battery_data[3] = 49;
    5160:	2631      	movs	r6, #49	; 0x31
    5162:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    5164:	23d5      	movs	r3, #213	; 0xd5
    5166:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; // 数据开始 latch id
    5168:	4b57      	ldr	r3, [pc, #348]	; (52c8 <battery_load+0x180>)
    516a:	781b      	ldrb	r3, [r3, #0]
    516c:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//满充电容量
    516e:	4b57      	ldr	r3, [pc, #348]	; (52cc <battery_load+0x184>)
    5170:	881a      	ldrh	r2, [r3, #0]
    5172:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    5174:	881a      	ldrh	r2, [r3, #0]
    5176:	0a12      	lsrs	r2, r2, #8
    5178:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//剩余容量
    517a:	685a      	ldr	r2, [r3, #4]
    517c:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    517e:	685a      	ldr	r2, [r3, #4]
    5180:	1212      	asrs	r2, r2, #8
    5182:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//循环次数
    5184:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    5186:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    5188:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    518a:	0a1b      	lsrs	r3, r3, #8
    518c:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//电流
    518e:	4b50      	ldr	r3, [pc, #320]	; (52d0 <battery_load+0x188>)
    5190:	2200      	movs	r2, #0
    5192:	5e9a      	ldrsh	r2, [r3, r2]
    5194:	23e1      	movs	r3, #225	; 0xe1
    5196:	00db      	lsls	r3, r3, #3
    5198:	435a      	muls	r2, r3
    519a:	17d3      	asrs	r3, r2, #31
    519c:	045b      	lsls	r3, r3, #17
    519e:	0c5b      	lsrs	r3, r3, #17
    51a0:	189b      	adds	r3, r3, r2
    51a2:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    51a4:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    51a6:	121b      	asrs	r3, r3, #8
    51a8:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//平均电池温度
    51aa:	4b4a      	ldr	r3, [pc, #296]	; (52d4 <battery_load+0x18c>)
    51ac:	2000      	movs	r0, #0
    51ae:	5618      	ldrsb	r0, [r3, r0]
    51b0:	4b49      	ldr	r3, [pc, #292]	; (52d8 <battery_load+0x190>)
    51b2:	781b      	ldrb	r3, [r3, #0]
    51b4:	b25b      	sxtb	r3, r3
    51b6:	18c0      	adds	r0, r0, r3
    51b8:	4b48      	ldr	r3, [pc, #288]	; (52dc <battery_load+0x194>)
    51ba:	781b      	ldrb	r3, [r3, #0]
    51bc:	b25b      	sxtb	r3, r3
    51be:	18c0      	adds	r0, r0, r3
    51c0:	4f47      	ldr	r7, [pc, #284]	; (52e0 <battery_load+0x198>)
    51c2:	2103      	movs	r1, #3
    51c4:	47b8      	blx	r7
    51c6:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//最低电池温度
    51c8:	4b46      	ldr	r3, [pc, #280]	; (52e4 <battery_load+0x19c>)
    51ca:	881b      	ldrh	r3, [r3, #0]
    51cc:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//最高电池温度
    51ce:	4b46      	ldr	r3, [pc, #280]	; (52e8 <battery_load+0x1a0>)
    51d0:	881b      	ldrh	r3, [r3, #0]
    51d2:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //检流电阻温度
    51d4:	2500      	movs	r5, #0
    51d6:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //连接部温度
    51d8:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    51da:	4b44      	ldr	r3, [pc, #272]	; (52ec <battery_load+0x1a4>)
    51dc:	8818      	ldrh	r0, [r3, #0]
    51de:	4b44      	ldr	r3, [pc, #272]	; (52f0 <battery_load+0x1a8>)
    51e0:	4358      	muls	r0, r3
    51e2:	4944      	ldr	r1, [pc, #272]	; (52f4 <battery_load+0x1ac>)
    51e4:	47b8      	blx	r7
	battery_data[19] = V_temp; // 电池组电压
    51e6:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    51e8:	0a00      	lsrs	r0, r0, #8
    51ea:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    51ec:	4b42      	ldr	r3, [pc, #264]	; (52f8 <battery_load+0x1b0>)
    51ee:	8818      	ldrh	r0, [r3, #0]
    51f0:	2332      	movs	r3, #50	; 0x32
    51f2:	33ff      	adds	r3, #255	; 0xff
    51f4:	4698      	mov	r8, r3
    51f6:	4358      	muls	r0, r3
    51f8:	493e      	ldr	r1, [pc, #248]	; (52f4 <battery_load+0x1ac>)
    51fa:	47b8      	blx	r7
	battery_data[21] = V_temp; // 平均电芯电压
    51fc:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    51fe:	0a00      	lsrs	r0, r0, #8
    5200:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    5202:	4b3e      	ldr	r3, [pc, #248]	; (52fc <battery_load+0x1b4>)
    5204:	8818      	ldrh	r0, [r3, #0]
    5206:	4643      	mov	r3, r8
    5208:	4358      	muls	r0, r3
    520a:	493a      	ldr	r1, [pc, #232]	; (52f4 <battery_load+0x1ac>)
    520c:	47b8      	blx	r7
	battery_data[23] = V_temp; // 最小电芯电压
    520e:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    5210:	0a00      	lsrs	r0, r0, #8
    5212:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    5214:	4b3a      	ldr	r3, [pc, #232]	; (5300 <battery_load+0x1b8>)
    5216:	8818      	ldrh	r0, [r3, #0]
    5218:	4643      	mov	r3, r8
    521a:	4358      	muls	r0, r3
    521c:	4935      	ldr	r1, [pc, #212]	; (52f4 <battery_load+0x1ac>)
    521e:	47b8      	blx	r7
	battery_data[25] = V_temp; // 最大电芯电压
    5220:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    5222:	0a00      	lsrs	r0, r0, #8
    5224:	76a0      	strb	r0, [r4, #26]
	
	battery_data[27] = DCH_Val;    //累积放电量
    5226:	4b37      	ldr	r3, [pc, #220]	; (5304 <battery_load+0x1bc>)
    5228:	681b      	ldr	r3, [r3, #0]
    522a:	76e3      	strb	r3, [r4, #27]
	battery_data[28] = DCH_Val>>8;
    522c:	0a1a      	lsrs	r2, r3, #8
    522e:	7722      	strb	r2, [r4, #28]
	battery_data[29] = DCH_Val>>16;
    5230:	0c1a      	lsrs	r2, r3, #16
    5232:	7762      	strb	r2, [r4, #29]
	battery_data[30] = DCH_Val>>24;
    5234:	0e1b      	lsrs	r3, r3, #24
    5236:	77a3      	strb	r3, [r4, #30]
	
	battery_data[31] = CHG_Val;    //累积充电量
    5238:	4b33      	ldr	r3, [pc, #204]	; (5308 <battery_load+0x1c0>)
    523a:	681b      	ldr	r3, [r3, #0]
    523c:	77e3      	strb	r3, [r4, #31]
	battery_data[32] = CHG_Val>>8;
    523e:	0a19      	lsrs	r1, r3, #8
    5240:	2220      	movs	r2, #32
    5242:	54a1      	strb	r1, [r4, r2]
	battery_data[33] = CHG_Val>>16;
    5244:	0c19      	lsrs	r1, r3, #16
    5246:	3201      	adds	r2, #1
    5248:	54a1      	strb	r1, [r4, r2]
	battery_data[34] = CHG_Val>>24;	
    524a:	0e1b      	lsrs	r3, r3, #24
    524c:	3201      	adds	r2, #1
    524e:	54a3      	strb	r3, [r4, r2]
	
	battery_data[35] = Time_Val;    //累积利用时间
    5250:	4b2e      	ldr	r3, [pc, #184]	; (530c <battery_load+0x1c4>)
    5252:	681b      	ldr	r3, [r3, #0]
    5254:	3201      	adds	r2, #1
    5256:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    5258:	0a19      	lsrs	r1, r3, #8
    525a:	3201      	adds	r2, #1
    525c:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    525e:	0c19      	lsrs	r1, r3, #16
    5260:	3201      	adds	r2, #1
    5262:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    5264:	0e1b      	lsrs	r3, r3, #24
    5266:	3201      	adds	r2, #1
    5268:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //电芯充电限制电压
    526a:	2327      	movs	r3, #39	; 0x27
    526c:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    526e:	3301      	adds	r3, #1
    5270:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //充电限制电流
    5272:	3301      	adds	r3, #1
    5274:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    5276:	3301      	adds	r3, #1
    5278:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //放电限制电流
    527a:	3301      	adds	r3, #1
    527c:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    527e:	3301      	adds	r3, #1
    5280:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    5282:	3301      	adds	r3, #1
    5284:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = 0;    //异常 Flag
    5286:	3301      	adds	r3, #1
    5288:	54e5      	strb	r5, [r4, r3]
	battery_data[47] = 0;    //异常 Flag
    528a:	3301      	adds	r3, #1
    528c:	54e5      	strb	r5, [r4, r3]
	battery_data[48] = 0;    //异常 Flag
    528e:	3301      	adds	r3, #1
    5290:	54e5      	strb	r5, [r4, r3]
	
	battery_data[49] = 0;    //电池状态
    5292:	55a5      	strb	r5, [r4, r6]
	
	battery_data[50] = 0;    //过冲电保护等级3电压
    5294:	3302      	adds	r3, #2
    5296:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    5298:	3301      	adds	r3, #1
    529a:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //电芯8%电压
    529c:	324f      	adds	r2, #79	; 0x4f
    529e:	3301      	adds	r3, #1
    52a0:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    52a2:	3a68      	subs	r2, #104	; 0x68
    52a4:	3301      	adds	r3, #1
    52a6:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    52a8:	1ce0      	adds	r0, r4, #3
    52aa:	2134      	movs	r1, #52	; 0x34
    52ac:	4b18      	ldr	r3, [pc, #96]	; (5310 <battery_load+0x1c8>)
    52ae:	4798      	blx	r3
    52b0:	2336      	movs	r3, #54	; 0x36
    52b2:	54e0      	strb	r0, [r4, r3]
}
    52b4:	bc04      	pop	{r2}
    52b6:	4690      	mov	r8, r2
    52b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52ba:	46c0      	nop			; (mov r8, r8)
    52bc:	200000cc 	.word	0x200000cc
    52c0:	20000ec5 	.word	0x20000ec5
    52c4:	20000f20 	.word	0x20000f20
    52c8:	20000ecc 	.word	0x20000ecc
    52cc:	20000ed0 	.word	0x20000ed0
    52d0:	20000f2a 	.word	0x20000f2a
    52d4:	20000efe 	.word	0x20000efe
    52d8:	20000ec6 	.word	0x20000ec6
    52dc:	20000ec4 	.word	0x20000ec4
    52e0:	00009729 	.word	0x00009729
    52e4:	20000e0c 	.word	0x20000e0c
    52e8:	20001090 	.word	0x20001090
    52ec:	20000efc 	.word	0x20000efc
    52f0:	000017d8 	.word	0x000017d8
    52f4:	00002710 	.word	0x00002710
    52f8:	20000ec8 	.word	0x20000ec8
    52fc:	20000eca 	.word	0x20000eca
    5300:	20000f04 	.word	0x20000f04
    5304:	20000f24 	.word	0x20000f24
    5308:	20000f00 	.word	0x20000f00
    530c:	20000f18 	.word	0x20000f18
    5310:	00004edd 	.word	0x00004edd

00005314 <can_process>:
	}
}


void can_process(void)
{
    5314:	b530      	push	{r4, r5, lr}
    5316:	b0c3      	sub	sp, #268	; 0x10c
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	if (readOffset != writeOffset)
    5318:	4b59      	ldr	r3, [pc, #356]	; (5480 <can_process+0x16c>)
    531a:	681a      	ldr	r2, [r3, #0]
    531c:	4b59      	ldr	r3, [pc, #356]	; (5484 <can_process+0x170>)
    531e:	681b      	ldr	r3, [r3, #0]
    5320:	429a      	cmp	r2, r3
    5322:	d100      	bne.n	5326 <can_process+0x12>
    5324:	e0a9      	b.n	547a <can_process+0x166>
	{
		CanTxBuffer[0] = 0x55;
    5326:	2255      	movs	r2, #85	; 0x55
    5328:	4b57      	ldr	r3, [pc, #348]	; (5488 <can_process+0x174>)
    532a:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    532c:	2101      	movs	r1, #1
    532e:	466b      	mov	r3, sp
    5330:	1dd8      	adds	r0, r3, #7
    5332:	4b56      	ldr	r3, [pc, #344]	; (548c <can_process+0x178>)
    5334:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    5336:	466b      	mov	r3, sp
    5338:	3307      	adds	r3, #7
    533a:	781b      	ldrb	r3, [r3, #0]
    533c:	2b55      	cmp	r3, #85	; 0x55
    533e:	d000      	beq.n	5342 <can_process+0x2e>
    5340:	e09b      	b.n	547a <can_process+0x166>
		{
			read_bytes(&ch,1);
    5342:	2101      	movs	r1, #1
    5344:	466b      	mov	r3, sp
    5346:	1dd8      	adds	r0, r3, #7
    5348:	4b50      	ldr	r3, [pc, #320]	; (548c <can_process+0x178>)
    534a:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    534c:	466b      	mov	r3, sp
    534e:	3307      	adds	r3, #7
    5350:	781b      	ldrb	r3, [r3, #0]
    5352:	2b00      	cmp	r3, #0
    5354:	d133      	bne.n	53be <can_process+0xaa>
			{
				read_bytes(&ch,1);
    5356:	2101      	movs	r1, #1
    5358:	466b      	mov	r3, sp
    535a:	1dd8      	adds	r0, r3, #7
    535c:	4b4b      	ldr	r3, [pc, #300]	; (548c <can_process+0x178>)
    535e:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    5360:	466b      	mov	r3, sp
    5362:	3307      	adds	r3, #7
    5364:	781b      	ldrb	r3, [r3, #0]
    5366:	2b00      	cmp	r3, #0
    5368:	d000      	beq.n	536c <can_process+0x58>
    536a:	e086      	b.n	547a <can_process+0x166>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    536c:	2101      	movs	r1, #1
    536e:	466b      	mov	r3, sp
    5370:	1dd8      	adds	r0, r3, #7
    5372:	4b46      	ldr	r3, [pc, #280]	; (548c <can_process+0x178>)
    5374:	4798      	blx	r3
					if(ch == 0x00)
    5376:	466b      	mov	r3, sp
    5378:	3307      	adds	r3, #7
    537a:	781b      	ldrb	r3, [r3, #0]
    537c:	2b00      	cmp	r3, #0
    537e:	d17c      	bne.n	547a <can_process+0x166>
					{
						read_bytes(&ch,1); 
    5380:	2101      	movs	r1, #1
    5382:	466b      	mov	r3, sp
    5384:	1dd8      	adds	r0, r3, #7
    5386:	4b41      	ldr	r3, [pc, #260]	; (548c <can_process+0x178>)
    5388:	4798      	blx	r3
						if(ch == 0x01)
    538a:	466b      	mov	r3, sp
    538c:	3307      	adds	r3, #7
    538e:	781b      	ldrb	r3, [r3, #0]
    5390:	2b01      	cmp	r3, #1
    5392:	d172      	bne.n	547a <can_process+0x166>
						{
							read_bytes(&ch,1); 
    5394:	2101      	movs	r1, #1
    5396:	466b      	mov	r3, sp
    5398:	1dd8      	adds	r0, r3, #7
    539a:	4b3c      	ldr	r3, [pc, #240]	; (548c <can_process+0x178>)
    539c:	4798      	blx	r3
							if(ch == 0xff)
    539e:	466b      	mov	r3, sp
    53a0:	3307      	adds	r3, #7
    53a2:	781b      	ldrb	r3, [r3, #0]
    53a4:	2bff      	cmp	r3, #255	; 0xff
    53a6:	d168      	bne.n	547a <can_process+0x166>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    53a8:	4839      	ldr	r0, [pc, #228]	; (5490 <can_process+0x17c>)
    53aa:	4b3a      	ldr	r3, [pc, #232]	; (5494 <can_process+0x180>)
    53ac:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    53ae:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    53b2:	4a39      	ldr	r2, [pc, #228]	; (5498 <can_process+0x184>)
    53b4:	4b39      	ldr	r3, [pc, #228]	; (549c <can_process+0x188>)
    53b6:	60da      	str	r2, [r3, #12]
    53b8:	f3bf 8f4f 	dsb	sy
    53bc:	e7fe      	b.n	53bc <can_process+0xa8>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //地址
    53be:	4a38      	ldr	r2, [pc, #224]	; (54a0 <can_process+0x18c>)
    53c0:	7812      	ldrb	r2, [r2, #0]
    53c2:	429a      	cmp	r2, r3
    53c4:	d001      	beq.n	53ca <can_process+0xb6>
    53c6:	2bff      	cmp	r3, #255	; 0xff
    53c8:	d157      	bne.n	547a <can_process+0x166>
			{
				read_bytes(&Sequence_ID,1);   //取出定序ID
    53ca:	2101      	movs	r1, #1
    53cc:	4835      	ldr	r0, [pc, #212]	; (54a4 <can_process+0x190>)
    53ce:	4c2f      	ldr	r4, [pc, #188]	; (548c <can_process+0x178>)
    53d0:	47a0      	blx	r4
				read_bytes(buffer,1);   //第四个字节 数据长
    53d2:	2101      	movs	r1, #1
    53d4:	a802      	add	r0, sp, #8
    53d6:	47a0      	blx	r4

				if(buffer[0] <= 4)
    53d8:	ab02      	add	r3, sp, #8
    53da:	7819      	ldrb	r1, [r3, #0]
    53dc:	2904      	cmp	r1, #4
    53de:	d84c      	bhi.n	547a <can_process+0x166>
				{
					read_bytes(buffer+1,buffer[0]+2);
    53e0:	3102      	adds	r1, #2
    53e2:	2009      	movs	r0, #9
    53e4:	4468      	add	r0, sp
    53e6:	4b29      	ldr	r3, [pc, #164]	; (548c <can_process+0x178>)
    53e8:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    53ea:	ad02      	add	r5, sp, #8
    53ec:	782c      	ldrb	r4, [r5, #0]
    53ee:	1ce1      	adds	r1, r4, #3
    53f0:	b2c9      	uxtb	r1, r1
    53f2:	0028      	movs	r0, r5
    53f4:	4b2c      	ldr	r3, [pc, #176]	; (54a8 <can_process+0x194>)
    53f6:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    53f8:	192c      	adds	r4, r5, r4
    53fa:	78a3      	ldrb	r3, [r4, #2]
    53fc:	4283      	cmp	r3, r0
    53fe:	d13c      	bne.n	547a <can_process+0x166>
					{
						switch(buffer[1])
    5400:	ab02      	add	r3, sp, #8
    5402:	785b      	ldrb	r3, [r3, #1]
    5404:	b2da      	uxtb	r2, r3
    5406:	2ac5      	cmp	r2, #197	; 0xc5
    5408:	d015      	beq.n	5436 <can_process+0x122>
    540a:	d804      	bhi.n	5416 <can_process+0x102>
    540c:	2b48      	cmp	r3, #72	; 0x48
    540e:	d020      	beq.n	5452 <can_process+0x13e>
    5410:	2b58      	cmp	r3, #88	; 0x58
    5412:	d025      	beq.n	5460 <can_process+0x14c>
    5414:	e031      	b.n	547a <can_process+0x166>
    5416:	b2da      	uxtb	r2, r3
    5418:	2ac6      	cmp	r2, #198	; 0xc6
    541a:	d013      	beq.n	5444 <can_process+0x130>
    541c:	2ace      	cmp	r2, #206	; 0xce
    541e:	d12c      	bne.n	547a <can_process+0x166>
						{
							case 0xCE:
								if (address_assign_flag == 0)
    5420:	4b22      	ldr	r3, [pc, #136]	; (54ac <can_process+0x198>)
    5422:	781b      	ldrb	r3, [r3, #0]
    5424:	2b00      	cmp	r3, #0
    5426:	d128      	bne.n	547a <can_process+0x166>
								{
									Latch_id = buffer[2];
    5428:	ab02      	add	r3, sp, #8
    542a:	789a      	ldrb	r2, [r3, #2]
    542c:	4b20      	ldr	r3, [pc, #128]	; (54b0 <can_process+0x19c>)
    542e:	701a      	strb	r2, [r3, #0]
									battery_load();
    5430:	4b20      	ldr	r3, [pc, #128]	; (54b4 <can_process+0x1a0>)
    5432:	4798      	blx	r3
    5434:	e021      	b.n	547a <can_process+0x166>
									latch_answer();
								}
								break;
							case 0xC5:
								if (address_assign_flag == 0)
    5436:	4b1d      	ldr	r3, [pc, #116]	; (54ac <can_process+0x198>)
    5438:	781b      	ldrb	r3, [r3, #0]
    543a:	2b00      	cmp	r3, #0
    543c:	d11d      	bne.n	547a <can_process+0x166>
								{
									battery_answer();
    543e:	4b1e      	ldr	r3, [pc, #120]	; (54b8 <can_process+0x1a4>)
    5440:	4798      	blx	r3
    5442:	e01a      	b.n	547a <can_process+0x166>
								}
								break;
							case 0xC6:
								if (address_assign_flag == 0)
    5444:	4b19      	ldr	r3, [pc, #100]	; (54ac <can_process+0x198>)
    5446:	781b      	ldrb	r3, [r3, #0]
    5448:	2b00      	cmp	r3, #0
    544a:	d116      	bne.n	547a <can_process+0x166>
								{
									profile_answer();
    544c:	4b1b      	ldr	r3, [pc, #108]	; (54bc <can_process+0x1a8>)
    544e:	4798      	blx	r3
    5450:	e013      	b.n	547a <can_process+0x166>
								}
								break;
							case 0x48:
								if (address_assign_flag == 0)
    5452:	4b16      	ldr	r3, [pc, #88]	; (54ac <can_process+0x198>)
    5454:	781b      	ldrb	r3, [r3, #0]
    5456:	2b00      	cmp	r3, #0
    5458:	d10f      	bne.n	547a <can_process+0x166>
								{
									address_answer();
    545a:	4b19      	ldr	r3, [pc, #100]	; (54c0 <can_process+0x1ac>)
    545c:	4798      	blx	r3
    545e:	e00c      	b.n	547a <can_process+0x166>
								}
								break;
							case 0x58:
								if ( buffer[2] == ID_address && address_assign_flag == 1)
    5460:	ab02      	add	r3, sp, #8
    5462:	789a      	ldrb	r2, [r3, #2]
    5464:	4b0e      	ldr	r3, [pc, #56]	; (54a0 <can_process+0x18c>)
    5466:	781b      	ldrb	r3, [r3, #0]
    5468:	429a      	cmp	r2, r3
    546a:	d106      	bne.n	547a <can_process+0x166>
    546c:	4b0f      	ldr	r3, [pc, #60]	; (54ac <can_process+0x198>)
    546e:	781b      	ldrb	r3, [r3, #0]
    5470:	2b01      	cmp	r3, #1
    5472:	d102      	bne.n	547a <can_process+0x166>
								{
									address_conflict = 1;
    5474:	2201      	movs	r2, #1
    5476:	4b13      	ldr	r3, [pc, #76]	; (54c4 <can_process+0x1b0>)
    5478:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
    547a:	b043      	add	sp, #268	; 0x10c
    547c:	bd30      	pop	{r4, r5, pc}
    547e:	46c0      	nop			; (mov r8, r8)
    5480:	20000048 	.word	0x20000048
    5484:	20000110 	.word	0x20000110
    5488:	20000f90 	.word	0x20000f90
    548c:	00004e71 	.word	0x00004e71
    5490:	0003fd00 	.word	0x0003fd00
    5494:	000083b5 	.word	0x000083b5
    5498:	05fa0004 	.word	0x05fa0004
    549c:	e000ed00 	.word	0xe000ed00
    54a0:	20000ec5 	.word	0x20000ec5
    54a4:	20000f20 	.word	0x20000f20
    54a8:	00004edd 	.word	0x00004edd
    54ac:	20000000 	.word	0x20000000
    54b0:	20000ecc 	.word	0x20000ecc
    54b4:	00005149 	.word	0x00005149
    54b8:	00005135 	.word	0x00005135
    54bc:	00004fb1 	.word	0x00004fb1
    54c0:	00004f69 	.word	0x00004f69
    54c4:	2000021c 	.word	0x2000021c

000054c8 <Address_Send>:
		
	}
}

void Address_Send(void)
{
    54c8:	b510      	push	{r4, lr}
    54ca:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    54cc:	ac01      	add	r4, sp, #4
    54ce:	2355      	movs	r3, #85	; 0x55
    54d0:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    54d2:	4b0a      	ldr	r3, [pc, #40]	; (54fc <Address_Send+0x34>)
    54d4:	781b      	ldrb	r3, [r3, #0]
    54d6:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = 0x00;
    54d8:	2300      	movs	r3, #0
    54da:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x00;
    54dc:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x48;
    54de:	3348      	adds	r3, #72	; 0x48
    54e0:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = check_sum(Send_buffer+3,3);
    54e2:	2103      	movs	r1, #3
    54e4:	466b      	mov	r3, sp
    54e6:	1dd8      	adds	r0, r3, #7
    54e8:	4b05      	ldr	r3, [pc, #20]	; (5500 <Address_Send+0x38>)
    54ea:	4798      	blx	r3
    54ec:	7160      	strb	r0, [r4, #5]
	send_message(Send_buffer,6);
    54ee:	2106      	movs	r1, #6
    54f0:	0020      	movs	r0, r4
    54f2:	4b04      	ldr	r3, [pc, #16]	; (5504 <Address_Send+0x3c>)
    54f4:	4798      	blx	r3
    54f6:	b004      	add	sp, #16
    54f8:	bd10      	pop	{r4, pc}
    54fa:	46c0      	nop			; (mov r8, r8)
    54fc:	20000ec5 	.word	0x20000ec5
    5500:	00004edd 	.word	0x00004edd
    5504:	00004f01 	.word	0x00004f01

00005508 <Address_Init>:
	
	battery_data[54] = check_sum(battery_data+3,52);
}

void Address_Init(void)
{
    5508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    550a:	464f      	mov	r7, r9
    550c:	4646      	mov	r6, r8
    550e:	b4c0      	push	{r6, r7}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    5510:	2382      	movs	r3, #130	; 0x82
    5512:	05db      	lsls	r3, r3, #23
    5514:	6a1b      	ldr	r3, [r3, #32]
	static uint32_t time_count = 0;
	if (ID_END_Read() == false)
    5516:	065b      	lsls	r3, r3, #25
    5518:	d40d      	bmi.n	5536 <Address_Init+0x2e>
	{
		ID_address = 0x01;
    551a:	2201      	movs	r2, #1
    551c:	4b28      	ldr	r3, [pc, #160]	; (55c0 <Address_Init+0xb8>)
    551e:	701a      	strb	r2, [r3, #0]
		address_assign_flag = 0;
    5520:	2200      	movs	r2, #0
    5522:	4b28      	ldr	r3, [pc, #160]	; (55c4 <Address_Init+0xbc>)
    5524:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5526:	2382      	movs	r3, #130	; 0x82
    5528:	05db      	lsls	r3, r3, #23
    552a:	3220      	adds	r2, #32
    552c:	615a      	str	r2, [r3, #20]
    552e:	2280      	movs	r2, #128	; 0x80
    5530:	0112      	lsls	r2, r2, #4
    5532:	615a      	str	r2, [r3, #20]
    5534:	e040      	b.n	55b8 <Address_Init+0xb0>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    5536:	2182      	movs	r1, #130	; 0x82
    5538:	05c9      	lsls	r1, r1, #23
		ID_OUT_Low();
		COM_RES_Low();
	}
	else
	{
		while(ID_IN_Read() == true);//等待ID_IN 为低
    553a:	2210      	movs	r2, #16
    553c:	6a0b      	ldr	r3, [r1, #32]
    553e:	421a      	tst	r2, r3
    5540:	d1fc      	bne.n	553c <Address_Init+0x34>
		delay_ms(10);
    5542:	200a      	movs	r0, #10
    5544:	4b20      	ldr	r3, [pc, #128]	; (55c8 <Address_Init+0xc0>)
    5546:	4798      	blx	r3
    5548:	2182      	movs	r1, #130	; 0x82
    554a:	05c9      	lsls	r1, r1, #23
		while(ID_IN_Read() == true);//确认ID_IN 为低
    554c:	2210      	movs	r2, #16
    554e:	6a0b      	ldr	r3, [r1, #32]
    5550:	421a      	tst	r2, r3
    5552:	d1fc      	bne.n	554e <Address_Init+0x46>
		
		ID_address = 0x01;
    5554:	2201      	movs	r2, #1
    5556:	4b1a      	ldr	r3, [pc, #104]	; (55c0 <Address_Init+0xb8>)
    5558:	701a      	strb	r2, [r3, #0]
		while( address_assign_flag == 1)
    555a:	4f1a      	ldr	r7, [pc, #104]	; (55c4 <Address_Init+0xbc>)
		{
			Address_Send();
    555c:	4b1b      	ldr	r3, [pc, #108]	; (55cc <Address_Init+0xc4>)
    555e:	4699      	mov	r9, r3
			time_count = 0;
    5560:	4b1b      	ldr	r3, [pc, #108]	; (55d0 <Address_Init+0xc8>)
    5562:	4698      	mov	r8, r3
		while(ID_IN_Read() == true);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == true);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5564:	e025      	b.n	55b2 <Address_Init+0xaa>
		{
			Address_Send();
    5566:	47c8      	blx	r9
			time_count = 0;
    5568:	2300      	movs	r3, #0
    556a:	4642      	mov	r2, r8
    556c:	6013      	str	r3, [r2, #0]
			address_conflict = 0;
    556e:	4a19      	ldr	r2, [pc, #100]	; (55d4 <Address_Init+0xcc>)
    5570:	7013      	strb	r3, [r2, #0]
			while(address_conflict == 0)
			{
				can_process();
    5572:	4e19      	ldr	r6, [pc, #100]	; (55d8 <Address_Init+0xd0>)
				time_count++;
    5574:	4c16      	ldr	r4, [pc, #88]	; (55d0 <Address_Init+0xc8>)
				delay_ms(1);
    5576:	4d14      	ldr	r5, [pc, #80]	; (55c8 <Address_Init+0xc0>)
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
			{
				can_process();
    5578:	47b0      	blx	r6
				time_count++;
    557a:	6823      	ldr	r3, [r4, #0]
    557c:	3301      	adds	r3, #1
    557e:	6023      	str	r3, [r4, #0]
				delay_ms(1);
    5580:	2001      	movs	r0, #1
    5582:	47a8      	blx	r5
				if (time_count >= 50)
    5584:	6823      	ldr	r3, [r4, #0]
    5586:	2b31      	cmp	r3, #49	; 0x31
    5588:	d907      	bls.n	559a <Address_Init+0x92>
				{
					address_assign_flag = 0;
    558a:	2200      	movs	r2, #0
    558c:	4b0d      	ldr	r3, [pc, #52]	; (55c4 <Address_Init+0xbc>)
    558e:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5590:	3220      	adds	r2, #32
    5592:	2382      	movs	r3, #130	; 0x82
    5594:	05db      	lsls	r3, r3, #23
    5596:	615a      	str	r2, [r3, #20]
    5598:	e00b      	b.n	55b2 <Address_Init+0xaa>
		while( address_assign_flag == 1)
		{
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
    559a:	4b0e      	ldr	r3, [pc, #56]	; (55d4 <Address_Init+0xcc>)
    559c:	781b      	ldrb	r3, [r3, #0]
    559e:	2b00      	cmp	r3, #0
    55a0:	d0ea      	beq.n	5578 <Address_Init+0x70>
					address_assign_flag = 0;
					ID_OUT_Low();
					break;
				}
			}
			if (address_assign_flag == 1)
    55a2:	4b08      	ldr	r3, [pc, #32]	; (55c4 <Address_Init+0xbc>)
    55a4:	781b      	ldrb	r3, [r3, #0]
    55a6:	2b01      	cmp	r3, #1
    55a8:	d103      	bne.n	55b2 <Address_Init+0xaa>
			{
				ID_address++;
    55aa:	4a05      	ldr	r2, [pc, #20]	; (55c0 <Address_Init+0xb8>)
    55ac:	7813      	ldrb	r3, [r2, #0]
    55ae:	3301      	adds	r3, #1
    55b0:	7013      	strb	r3, [r2, #0]
		while(ID_IN_Read() == true);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == true);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    55b2:	783b      	ldrb	r3, [r7, #0]
    55b4:	2b01      	cmp	r3, #1
    55b6:	d0d6      	beq.n	5566 <Address_Init+0x5e>
				ID_address++;
			}
		}
		
	}
}
    55b8:	bc0c      	pop	{r2, r3}
    55ba:	4690      	mov	r8, r2
    55bc:	4699      	mov	r9, r3
    55be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55c0:	20000ec5 	.word	0x20000ec5
    55c4:	20000000 	.word	0x20000000
    55c8:	00007565 	.word	0x00007565
    55cc:	000054c9 	.word	0x000054c9
    55d0:	20000114 	.word	0x20000114
    55d4:	2000021c 	.word	0x2000021c
    55d8:	00005315 	.word	0x00005315

000055dc <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    55dc:	b500      	push	{lr}
    55de:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    55e0:	2300      	movs	r3, #0
    55e2:	466a      	mov	r2, sp
    55e4:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    55e6:	4a07      	ldr	r2, [pc, #28]	; (5604 <Configure_Flash+0x28>)
    55e8:	6852      	ldr	r2, [r2, #4]
    55ea:	06d2      	lsls	r2, r2, #27
    55ec:	0f12      	lsrs	r2, r2, #28
    55ee:	4669      	mov	r1, sp
    55f0:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    55f2:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    55f4:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    55f6:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    55f8:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    55fa:	4668      	mov	r0, sp
    55fc:	4b02      	ldr	r3, [pc, #8]	; (5608 <Configure_Flash+0x2c>)
    55fe:	4798      	blx	r3
}
    5600:	b003      	add	sp, #12
    5602:	bd00      	pop	{pc}
    5604:	41004000 	.word	0x41004000
    5608:	0000812d 	.word	0x0000812d

0000560c <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    560c:	b570      	push	{r4, r5, r6, lr}
    560e:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    5610:	4c02      	ldr	r4, [pc, #8]	; (561c <Bsp_Erase_Row+0x10>)
    5612:	0028      	movs	r0, r5
    5614:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    5616:	2805      	cmp	r0, #5
    5618:	d0fb      	beq.n	5612 <Bsp_Erase_Row+0x6>
}
    561a:	bd70      	pop	{r4, r5, r6, pc}
    561c:	000083b5 	.word	0x000083b5

00005620 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5622:	0006      	movs	r6, r0
    5624:	000d      	movs	r5, r1
    5626:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    5628:	4f03      	ldr	r7, [pc, #12]	; (5638 <Bsp_Write_Buffer+0x18>)
    562a:	0022      	movs	r2, r4
    562c:	0029      	movs	r1, r5
    562e:	0030      	movs	r0, r6
    5630:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    5632:	2805      	cmp	r0, #5
    5634:	d0f9      	beq.n	562a <Bsp_Write_Buffer+0xa>
}
    5636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5638:	00008275 	.word	0x00008275

0000563c <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    563c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    563e:	0006      	movs	r6, r0
    5640:	000d      	movs	r5, r1
    5642:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    5644:	4f03      	ldr	r7, [pc, #12]	; (5654 <Bsp_Read_Buffer+0x18>)
    5646:	0022      	movs	r2, r4
    5648:	0029      	movs	r1, r5
    564a:	0030      	movs	r0, r6
    564c:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    564e:	2805      	cmp	r0, #5
    5650:	d0f9      	beq.n	5646 <Bsp_Read_Buffer+0xa>
}
    5652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5654:	0000833d 	.word	0x0000833d

00005658 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    5658:	4a34      	ldr	r2, [pc, #208]	; (572c <EEPROM_To_RAM+0xd4>)
    565a:	7851      	ldrb	r1, [r2, #1]
    565c:	4b34      	ldr	r3, [pc, #208]	; (5730 <EEPROM_To_RAM+0xd8>)
    565e:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    5660:	7c99      	ldrb	r1, [r3, #18]
    5662:	b2c9      	uxtb	r1, r1
    5664:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    5666:	7c99      	ldrb	r1, [r3, #18]
    5668:	b2c9      	uxtb	r1, r1
    566a:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    566c:	7911      	ldrb	r1, [r2, #4]
    566e:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    5670:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    5672:	0209      	lsls	r1, r1, #8
    5674:	b289      	uxth	r1, r1
    5676:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    5678:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    567a:	7951      	ldrb	r1, [r2, #5]
    567c:	4301      	orrs	r1, r0
    567e:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    5680:	7991      	ldrb	r1, [r2, #6]
    5682:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    5684:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    5686:	0209      	lsls	r1, r1, #8
    5688:	b289      	uxth	r1, r1
    568a:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    568c:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    568e:	79d1      	ldrb	r1, [r2, #7]
    5690:	4301      	orrs	r1, r0
    5692:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    5694:	7a11      	ldrb	r1, [r2, #8]
    5696:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    5698:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    569a:	0209      	lsls	r1, r1, #8
    569c:	b289      	uxth	r1, r1
    569e:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    56a0:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    56a2:	7a51      	ldrb	r1, [r2, #9]
    56a4:	4301      	orrs	r1, r0
    56a6:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    56a8:	7ad1      	ldrb	r1, [r2, #11]
    56aa:	4b22      	ldr	r3, [pc, #136]	; (5734 <EEPROM_To_RAM+0xdc>)
    56ac:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    56ae:	7b11      	ldrb	r1, [r2, #12]
    56b0:	4b21      	ldr	r3, [pc, #132]	; (5738 <EEPROM_To_RAM+0xe0>)
    56b2:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    56b4:	8819      	ldrh	r1, [r3, #0]
    56b6:	0209      	lsls	r1, r1, #8
    56b8:	b289      	uxth	r1, r1
    56ba:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    56bc:	8818      	ldrh	r0, [r3, #0]
    56be:	7b51      	ldrb	r1, [r2, #13]
    56c0:	4301      	orrs	r1, r0
    56c2:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    56c4:	7b91      	ldrb	r1, [r2, #14]
    56c6:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    56c8:	8859      	ldrh	r1, [r3, #2]
    56ca:	0209      	lsls	r1, r1, #8
    56cc:	b289      	uxth	r1, r1
    56ce:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    56d0:	8858      	ldrh	r0, [r3, #2]
    56d2:	7bd1      	ldrb	r1, [r2, #15]
    56d4:	4301      	orrs	r1, r0
    56d6:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    56d8:	2110      	movs	r1, #16
    56da:	5651      	ldrsb	r1, [r2, r1]
    56dc:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    56de:	2111      	movs	r1, #17
    56e0:	5651      	ldrsb	r1, [r2, r1]
    56e2:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    56e4:	7c91      	ldrb	r1, [r2, #18]
    56e6:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    56e8:	88d9      	ldrh	r1, [r3, #6]
    56ea:	b249      	sxtb	r1, r1
    56ec:	0209      	lsls	r1, r1, #8
    56ee:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    56f0:	88d9      	ldrh	r1, [r3, #6]
    56f2:	b209      	sxth	r1, r1
    56f4:	7cd0      	ldrb	r0, [r2, #19]
    56f6:	4301      	orrs	r1, r0
    56f8:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    56fa:	7d11      	ldrb	r1, [r2, #20]
    56fc:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    56fe:	8919      	ldrh	r1, [r3, #8]
    5700:	b249      	sxtb	r1, r1
    5702:	0209      	lsls	r1, r1, #8
    5704:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    5706:	8919      	ldrh	r1, [r3, #8]
    5708:	b209      	sxth	r1, r1
    570a:	7d50      	ldrb	r0, [r2, #21]
    570c:	4301      	orrs	r1, r0
    570e:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    5710:	7d91      	ldrb	r1, [r2, #22]
    5712:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    5714:	8959      	ldrh	r1, [r3, #10]
    5716:	0209      	lsls	r1, r1, #8
    5718:	b289      	uxth	r1, r1
    571a:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    571c:	8958      	ldrh	r0, [r3, #10]
    571e:	7dd1      	ldrb	r1, [r2, #23]
    5720:	4301      	orrs	r1, r0
    5722:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    5724:	7e12      	ldrb	r2, [r2, #24]
    5726:	b252      	sxtb	r2, r2
    5728:	731a      	strb	r2, [r3, #12]
}
    572a:	4770      	bx	lr
    572c:	200010a0 	.word	0x200010a0
    5730:	20000ed0 	.word	0x20000ed0
    5734:	20000f8c 	.word	0x20000f8c
    5738:	20000f7c 	.word	0x20000f7c

0000573c <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    573c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    573e:	4b2e      	ldr	r3, [pc, #184]	; (57f8 <EEPROM_Init+0xbc>)
    5740:	22b3      	movs	r2, #179	; 0xb3
    5742:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    5744:	492d      	ldr	r1, [pc, #180]	; (57fc <EEPROM_Init+0xc0>)
    5746:	880a      	ldrh	r2, [r1, #0]
    5748:	0a12      	lsrs	r2, r2, #8
    574a:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    574c:	880a      	ldrh	r2, [r1, #0]
    574e:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    5750:	4a2b      	ldr	r2, [pc, #172]	; (5800 <EEPROM_Init+0xc4>)
    5752:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5754:	0a09      	lsrs	r1, r1, #8
    5756:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    5758:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    575a:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    575c:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    575e:	0a09      	lsrs	r1, r1, #8
    5760:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    5762:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5764:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    5766:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    5768:	0a09      	lsrs	r1, r1, #8
    576a:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    576c:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    576e:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    5770:	4a24      	ldr	r2, [pc, #144]	; (5804 <EEPROM_Init+0xc8>)
    5772:	8812      	ldrh	r2, [r2, #0]
    5774:	0a11      	lsrs	r1, r2, #8
    5776:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    5778:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    577a:	4a23      	ldr	r2, [pc, #140]	; (5808 <EEPROM_Init+0xcc>)
    577c:	8811      	ldrh	r1, [r2, #0]
    577e:	0a09      	lsrs	r1, r1, #8
    5780:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    5782:	8811      	ldrh	r1, [r2, #0]
    5784:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    5786:	8851      	ldrh	r1, [r2, #2]
    5788:	0a09      	lsrs	r1, r1, #8
    578a:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    578c:	8851      	ldrh	r1, [r2, #2]
    578e:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    5790:	7911      	ldrb	r1, [r2, #4]
    5792:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    5794:	7951      	ldrb	r1, [r2, #5]
    5796:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    5798:	88d1      	ldrh	r1, [r2, #6]
    579a:	0a09      	lsrs	r1, r1, #8
    579c:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    579e:	88d1      	ldrh	r1, [r2, #6]
    57a0:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    57a2:	8911      	ldrh	r1, [r2, #8]
    57a4:	0a09      	lsrs	r1, r1, #8
    57a6:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    57a8:	8911      	ldrh	r1, [r2, #8]
    57aa:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    57ac:	8951      	ldrh	r1, [r2, #10]
    57ae:	0a09      	lsrs	r1, r1, #8
    57b0:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    57b2:	8951      	ldrh	r1, [r2, #10]
    57b4:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    57b6:	7b12      	ldrb	r2, [r2, #12]
    57b8:	b252      	sxtb	r2, r2
    57ba:	1212      	asrs	r2, r2, #8
    57bc:	761a      	strb	r2, [r3, #24]
    57be:	001a      	movs	r2, r3
    57c0:	3319      	adds	r3, #25
    57c2:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    57c4:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    57c6:	7810      	ldrb	r0, [r2, #0]
    57c8:	181b      	adds	r3, r3, r0
    57ca:	b2db      	uxtb	r3, r3
    57cc:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    57ce:	428a      	cmp	r2, r1
    57d0:	d1f9      	bne.n	57c6 <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    57d2:	4c09      	ldr	r4, [pc, #36]	; (57f8 <EEPROM_Init+0xbc>)
    57d4:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    57d6:	4d0d      	ldr	r5, [pc, #52]	; (580c <EEPROM_Init+0xd0>)
    57d8:	0028      	movs	r0, r5
    57da:	4f0d      	ldr	r7, [pc, #52]	; (5810 <EEPROM_Init+0xd4>)
    57dc:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    57de:	4e0d      	ldr	r6, [pc, #52]	; (5814 <EEPROM_Init+0xd8>)
    57e0:	0030      	movs	r0, r6
    57e2:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    57e4:	221a      	movs	r2, #26
    57e6:	0021      	movs	r1, r4
    57e8:	0028      	movs	r0, r5
    57ea:	4d0b      	ldr	r5, [pc, #44]	; (5818 <EEPROM_Init+0xdc>)
    57ec:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    57ee:	221a      	movs	r2, #26
    57f0:	0021      	movs	r1, r4
    57f2:	0030      	movs	r0, r6
    57f4:	47a8      	blx	r5

    57f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    57f8:	200010a0 	.word	0x200010a0
    57fc:	20000f06 	.word	0x20000f06
    5800:	20000ed0 	.word	0x20000ed0
    5804:	20000f8c 	.word	0x20000f8c
    5808:	20000f7c 	.word	0x20000f7c
    580c:	0003fe00 	.word	0x0003fe00
    5810:	0000560d 	.word	0x0000560d
    5814:	0003ff00 	.word	0x0003ff00
    5818:	00005621 	.word	0x00005621

0000581c <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    581c:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    581e:	4c10      	ldr	r4, [pc, #64]	; (5860 <EEPROM_BACKUP_READ+0x44>)
    5820:	221a      	movs	r2, #26
    5822:	0021      	movs	r1, r4
    5824:	480f      	ldr	r0, [pc, #60]	; (5864 <EEPROM_BACKUP_READ+0x48>)
    5826:	4b10      	ldr	r3, [pc, #64]	; (5868 <EEPROM_BACKUP_READ+0x4c>)
    5828:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    582a:	7823      	ldrb	r3, [r4, #0]
    582c:	2bb3      	cmp	r3, #179	; 0xb3
    582e:	d113      	bne.n	5858 <EEPROM_BACKUP_READ+0x3c>
    5830:	4a0b      	ldr	r2, [pc, #44]	; (5860 <EEPROM_BACKUP_READ+0x44>)
    5832:	0010      	movs	r0, r2
    5834:	3019      	adds	r0, #25
    5836:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    5838:	7811      	ldrb	r1, [r2, #0]
    583a:	185b      	adds	r3, r3, r1
    583c:	b2db      	uxtb	r3, r3
    583e:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    5840:	4282      	cmp	r2, r0
    5842:	d1f9      	bne.n	5838 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5844:	4a06      	ldr	r2, [pc, #24]	; (5860 <EEPROM_BACKUP_READ+0x44>)
    5846:	7e52      	ldrb	r2, [r2, #25]
    5848:	429a      	cmp	r2, r3
    584a:	d102      	bne.n	5852 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    584c:	4b07      	ldr	r3, [pc, #28]	; (586c <EEPROM_BACKUP_READ+0x50>)
    584e:	4798      	blx	r3
    5850:	e004      	b.n	585c <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    5852:	4b07      	ldr	r3, [pc, #28]	; (5870 <EEPROM_BACKUP_READ+0x54>)
    5854:	4798      	blx	r3
    5856:	e001      	b.n	585c <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    5858:	4b05      	ldr	r3, [pc, #20]	; (5870 <EEPROM_BACKUP_READ+0x54>)
    585a:	4798      	blx	r3
   }
}
    585c:	bd10      	pop	{r4, pc}
    585e:	46c0      	nop			; (mov r8, r8)
    5860:	200010a0 	.word	0x200010a0
    5864:	0003ff00 	.word	0x0003ff00
    5868:	0000563d 	.word	0x0000563d
    586c:	00005659 	.word	0x00005659
    5870:	0000573d 	.word	0x0000573d

00005874 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    5874:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5876:	4c10      	ldr	r4, [pc, #64]	; (58b8 <SYS_EEPROM_Init+0x44>)
    5878:	221a      	movs	r2, #26
    587a:	0021      	movs	r1, r4
    587c:	480f      	ldr	r0, [pc, #60]	; (58bc <SYS_EEPROM_Init+0x48>)
    587e:	4b10      	ldr	r3, [pc, #64]	; (58c0 <SYS_EEPROM_Init+0x4c>)
    5880:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    5882:	7823      	ldrb	r3, [r4, #0]
    5884:	2bb3      	cmp	r3, #179	; 0xb3
    5886:	d113      	bne.n	58b0 <SYS_EEPROM_Init+0x3c>
    5888:	4a0b      	ldr	r2, [pc, #44]	; (58b8 <SYS_EEPROM_Init+0x44>)
    588a:	0010      	movs	r0, r2
    588c:	3019      	adds	r0, #25
    588e:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    5890:	7811      	ldrb	r1, [r2, #0]
    5892:	185b      	adds	r3, r3, r1
    5894:	b2db      	uxtb	r3, r3
    5896:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5898:	4282      	cmp	r2, r0
    589a:	d1f9      	bne.n	5890 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    589c:	4a06      	ldr	r2, [pc, #24]	; (58b8 <SYS_EEPROM_Init+0x44>)
    589e:	7e52      	ldrb	r2, [r2, #25]
    58a0:	429a      	cmp	r2, r3
    58a2:	d102      	bne.n	58aa <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    58a4:	4b07      	ldr	r3, [pc, #28]	; (58c4 <SYS_EEPROM_Init+0x50>)
    58a6:	4798      	blx	r3
    58a8:	e004      	b.n	58b4 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    58aa:	4b07      	ldr	r3, [pc, #28]	; (58c8 <SYS_EEPROM_Init+0x54>)
    58ac:	4798      	blx	r3
    58ae:	e001      	b.n	58b4 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    58b0:	4b05      	ldr	r3, [pc, #20]	; (58c8 <SYS_EEPROM_Init+0x54>)
    58b2:	4798      	blx	r3
	}
}
    58b4:	bd10      	pop	{r4, pc}
    58b6:	46c0      	nop			; (mov r8, r8)
    58b8:	200010a0 	.word	0x200010a0
    58bc:	0003fe00 	.word	0x0003fe00
    58c0:	0000563d 	.word	0x0000563d
    58c4:	00005659 	.word	0x00005659
    58c8:	0000581d 	.word	0x0000581d

000058cc <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    58cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    58ce:	4647      	mov	r7, r8
    58d0:	b480      	push	{r7}
    58d2:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    58d4:	ac01      	add	r4, sp, #4
    58d6:	2701      	movs	r7, #1
    58d8:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    58da:	2600      	movs	r6, #0
    58dc:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    58de:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    58e0:	0021      	movs	r1, r4
    58e2:	2029      	movs	r0, #41	; 0x29
    58e4:	4d13      	ldr	r5, [pc, #76]	; (5934 <Configure_GPIO+0x68>)
    58e6:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    58e8:	2382      	movs	r3, #130	; 0x82
    58ea:	05db      	lsls	r3, r3, #23
    58ec:	4698      	mov	r8, r3
    58ee:	3380      	adds	r3, #128	; 0x80
    58f0:	2280      	movs	r2, #128	; 0x80
    58f2:	0092      	lsls	r2, r2, #2
    58f4:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MCU_STOP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    58f6:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    58f8:	0021      	movs	r1, r4
    58fa:	2005      	movs	r0, #5
    58fc:	47a8      	blx	r5
    58fe:	2320      	movs	r3, #32
    5900:	4642      	mov	r2, r8
    5902:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(ID_OUT_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5904:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    5906:	0021      	movs	r1, r4
    5908:	200b      	movs	r0, #11
    590a:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    590c:	2380      	movs	r3, #128	; 0x80
    590e:	011b      	lsls	r3, r3, #4
    5910:	4642      	mov	r2, r8
    5912:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(COM_RES_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5914:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    5916:	0021      	movs	r1, r4
    5918:	2004      	movs	r0, #4
    591a:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    591c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    591e:	0021      	movs	r1, r4
    5920:	2006      	movs	r0, #6
    5922:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5924:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    5926:	0021      	movs	r1, r4
    5928:	2024      	movs	r0, #36	; 0x24
    592a:	47a8      	blx	r5
	
    592c:	b002      	add	sp, #8
    592e:	bc04      	pop	{r2}
    5930:	4690      	mov	r8, r2
    5932:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5934:	00008439 	.word	0x00008439

00005938 <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    5938:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    593a:	2a01      	cmp	r2, #1
    593c:	d11b      	bne.n	5976 <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    593e:	4b1a      	ldr	r3, [pc, #104]	; (59a8 <EEPROM_Write_DATA+0x70>)
    5940:	0a0a      	lsrs	r2, r1, #8
    5942:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    5944:	1818      	adds	r0, r3, r0
    5946:	7041      	strb	r1, [r0, #1]
    5948:	2319      	movs	r3, #25
    594a:	3b01      	subs	r3, #1
    594c:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    594e:	2b00      	cmp	r3, #0
    5950:	d1fb      	bne.n	594a <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5952:	4c16      	ldr	r4, [pc, #88]	; (59ac <EEPROM_Write_DATA+0x74>)
    5954:	0020      	movs	r0, r4
    5956:	4e16      	ldr	r6, [pc, #88]	; (59b0 <EEPROM_Write_DATA+0x78>)
    5958:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    595a:	4d16      	ldr	r5, [pc, #88]	; (59b4 <EEPROM_Write_DATA+0x7c>)
    595c:	0028      	movs	r0, r5
    595e:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5960:	4e11      	ldr	r6, [pc, #68]	; (59a8 <EEPROM_Write_DATA+0x70>)
    5962:	221a      	movs	r2, #26
    5964:	0031      	movs	r1, r6
    5966:	0020      	movs	r0, r4
    5968:	4c13      	ldr	r4, [pc, #76]	; (59b8 <EEPROM_Write_DATA+0x80>)
    596a:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    596c:	221a      	movs	r2, #26
    596e:	0031      	movs	r1, r6
    5970:	0028      	movs	r0, r5
    5972:	47a0      	blx	r4
    5974:	e017      	b.n	59a6 <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    5976:	4b0c      	ldr	r3, [pc, #48]	; (59a8 <EEPROM_Write_DATA+0x70>)
    5978:	5419      	strb	r1, [r3, r0]
    597a:	2319      	movs	r3, #25
    597c:	3b01      	subs	r3, #1
    597e:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5980:	2b00      	cmp	r3, #0
    5982:	d1fb      	bne.n	597c <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5984:	4c09      	ldr	r4, [pc, #36]	; (59ac <EEPROM_Write_DATA+0x74>)
    5986:	0020      	movs	r0, r4
    5988:	4e09      	ldr	r6, [pc, #36]	; (59b0 <EEPROM_Write_DATA+0x78>)
    598a:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    598c:	4d09      	ldr	r5, [pc, #36]	; (59b4 <EEPROM_Write_DATA+0x7c>)
    598e:	0028      	movs	r0, r5
    5990:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5992:	4e05      	ldr	r6, [pc, #20]	; (59a8 <EEPROM_Write_DATA+0x70>)
    5994:	221a      	movs	r2, #26
    5996:	0031      	movs	r1, r6
    5998:	0020      	movs	r0, r4
    599a:	4c07      	ldr	r4, [pc, #28]	; (59b8 <EEPROM_Write_DATA+0x80>)
    599c:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    599e:	221a      	movs	r2, #26
    59a0:	0031      	movs	r1, r6
    59a2:	0028      	movs	r0, r5
    59a4:	47a0      	blx	r4
	}
}
    59a6:	bd70      	pop	{r4, r5, r6, pc}
    59a8:	200010a0 	.word	0x200010a0
    59ac:	0003fe00 	.word	0x0003fe00
    59b0:	0000560d 	.word	0x0000560d
    59b4:	0003ff00 	.word	0x0003ff00
    59b8:	00005621 	.word	0x00005621

000059bc <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    59bc:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    59be:	4b7f      	ldr	r3, [pc, #508]	; (5bbc <His_Data_Save+0x200>)
    59c0:	881b      	ldrh	r3, [r3, #0]
    59c2:	b29b      	uxth	r3, r3
    59c4:	4a7e      	ldr	r2, [pc, #504]	; (5bc0 <His_Data_Save+0x204>)
    59c6:	8811      	ldrh	r1, [r2, #0]
    59c8:	428b      	cmp	r3, r1
    59ca:	d910      	bls.n	59ee <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    59cc:	4b7d      	ldr	r3, [pc, #500]	; (5bc4 <His_Data_Save+0x208>)
    59ce:	781b      	ldrb	r3, [r3, #0]
    59d0:	3301      	adds	r3, #1
    59d2:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    59d4:	2b0a      	cmp	r3, #10
    59d6:	d802      	bhi.n	59de <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    59d8:	4a7a      	ldr	r2, [pc, #488]	; (5bc4 <His_Data_Save+0x208>)
    59da:	7013      	strb	r3, [r2, #0]
    59dc:	e00a      	b.n	59f4 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    59de:	2200      	movs	r2, #0
    59e0:	4b78      	ldr	r3, [pc, #480]	; (5bc4 <His_Data_Save+0x208>)
    59e2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    59e4:	3201      	adds	r2, #1
    59e6:	200c      	movs	r0, #12
    59e8:	4b77      	ldr	r3, [pc, #476]	; (5bc8 <His_Data_Save+0x20c>)
    59ea:	4798      	blx	r3
    59ec:	e002      	b.n	59f4 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    59ee:	2200      	movs	r2, #0
    59f0:	4b74      	ldr	r3, [pc, #464]	; (5bc4 <His_Data_Save+0x208>)
    59f2:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    59f4:	4b71      	ldr	r3, [pc, #452]	; (5bbc <His_Data_Save+0x200>)
    59f6:	885b      	ldrh	r3, [r3, #2]
    59f8:	b29b      	uxth	r3, r3
    59fa:	4a74      	ldr	r2, [pc, #464]	; (5bcc <His_Data_Save+0x210>)
    59fc:	8811      	ldrh	r1, [r2, #0]
    59fe:	428b      	cmp	r3, r1
    5a00:	d210      	bcs.n	5a24 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    5a02:	4b73      	ldr	r3, [pc, #460]	; (5bd0 <His_Data_Save+0x214>)
    5a04:	781b      	ldrb	r3, [r3, #0]
    5a06:	3301      	adds	r3, #1
    5a08:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    5a0a:	2b0a      	cmp	r3, #10
    5a0c:	d802      	bhi.n	5a14 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    5a0e:	4a70      	ldr	r2, [pc, #448]	; (5bd0 <His_Data_Save+0x214>)
    5a10:	7013      	strb	r3, [r2, #0]
    5a12:	e00a      	b.n	5a2a <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    5a14:	2200      	movs	r2, #0
    5a16:	4b6e      	ldr	r3, [pc, #440]	; (5bd0 <His_Data_Save+0x214>)
    5a18:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    5a1a:	3201      	adds	r2, #1
    5a1c:	200e      	movs	r0, #14
    5a1e:	4b6a      	ldr	r3, [pc, #424]	; (5bc8 <His_Data_Save+0x20c>)
    5a20:	4798      	blx	r3
    5a22:	e002      	b.n	5a2a <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    5a24:	2200      	movs	r2, #0
    5a26:	4b6a      	ldr	r3, [pc, #424]	; (5bd0 <His_Data_Save+0x214>)
    5a28:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    5a2a:	4b6a      	ldr	r3, [pc, #424]	; (5bd4 <His_Data_Save+0x218>)
    5a2c:	8819      	ldrh	r1, [r3, #0]
    5a2e:	4b63      	ldr	r3, [pc, #396]	; (5bbc <His_Data_Save+0x200>)
    5a30:	791b      	ldrb	r3, [r3, #4]
    5a32:	b25b      	sxtb	r3, r3
    5a34:	4299      	cmp	r1, r3
    5a36:	da0f      	bge.n	5a58 <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    5a38:	4b67      	ldr	r3, [pc, #412]	; (5bd8 <His_Data_Save+0x21c>)
    5a3a:	781b      	ldrb	r3, [r3, #0]
    5a3c:	3301      	adds	r3, #1
    5a3e:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    5a40:	2b0a      	cmp	r3, #10
    5a42:	d802      	bhi.n	5a4a <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    5a44:	4a64      	ldr	r2, [pc, #400]	; (5bd8 <His_Data_Save+0x21c>)
    5a46:	7013      	strb	r3, [r2, #0]
    5a48:	e009      	b.n	5a5e <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    5a4a:	2200      	movs	r2, #0
    5a4c:	4b62      	ldr	r3, [pc, #392]	; (5bd8 <His_Data_Save+0x21c>)
    5a4e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    5a50:	2010      	movs	r0, #16
    5a52:	4b5d      	ldr	r3, [pc, #372]	; (5bc8 <His_Data_Save+0x20c>)
    5a54:	4798      	blx	r3
    5a56:	e002      	b.n	5a5e <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    5a58:	2200      	movs	r2, #0
    5a5a:	4b5f      	ldr	r3, [pc, #380]	; (5bd8 <His_Data_Save+0x21c>)
    5a5c:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    5a5e:	4b5f      	ldr	r3, [pc, #380]	; (5bdc <His_Data_Save+0x220>)
    5a60:	8819      	ldrh	r1, [r3, #0]
    5a62:	4b56      	ldr	r3, [pc, #344]	; (5bbc <His_Data_Save+0x200>)
    5a64:	795b      	ldrb	r3, [r3, #5]
    5a66:	b25b      	sxtb	r3, r3
    5a68:	4299      	cmp	r1, r3
    5a6a:	dd0f      	ble.n	5a8c <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    5a6c:	4b5c      	ldr	r3, [pc, #368]	; (5be0 <His_Data_Save+0x224>)
    5a6e:	781b      	ldrb	r3, [r3, #0]
    5a70:	3301      	adds	r3, #1
    5a72:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    5a74:	2b0a      	cmp	r3, #10
    5a76:	d802      	bhi.n	5a7e <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    5a78:	4a59      	ldr	r2, [pc, #356]	; (5be0 <His_Data_Save+0x224>)
    5a7a:	7013      	strb	r3, [r2, #0]
    5a7c:	e009      	b.n	5a92 <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    5a7e:	2200      	movs	r2, #0
    5a80:	4b57      	ldr	r3, [pc, #348]	; (5be0 <His_Data_Save+0x224>)
    5a82:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    5a84:	2011      	movs	r0, #17
    5a86:	4b50      	ldr	r3, [pc, #320]	; (5bc8 <His_Data_Save+0x20c>)
    5a88:	4798      	blx	r3
    5a8a:	e002      	b.n	5a92 <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    5a8c:	2200      	movs	r2, #0
    5a8e:	4b54      	ldr	r3, [pc, #336]	; (5be0 <His_Data_Save+0x224>)
    5a90:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    5a92:	4b4a      	ldr	r3, [pc, #296]	; (5bbc <His_Data_Save+0x200>)
    5a94:	88db      	ldrh	r3, [r3, #6]
    5a96:	b21b      	sxth	r3, r3
    5a98:	4a52      	ldr	r2, [pc, #328]	; (5be4 <His_Data_Save+0x228>)
    5a9a:	2100      	movs	r1, #0
    5a9c:	5e51      	ldrsh	r1, [r2, r1]
    5a9e:	428b      	cmp	r3, r1
    5aa0:	dd13      	ble.n	5aca <His_Data_Save+0x10e>
    5aa2:	2900      	cmp	r1, #0
    5aa4:	da11      	bge.n	5aca <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    5aa6:	4b50      	ldr	r3, [pc, #320]	; (5be8 <His_Data_Save+0x22c>)
    5aa8:	781b      	ldrb	r3, [r3, #0]
    5aaa:	3301      	adds	r3, #1
    5aac:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    5aae:	2b0a      	cmp	r3, #10
    5ab0:	d802      	bhi.n	5ab8 <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    5ab2:	4a4d      	ldr	r2, [pc, #308]	; (5be8 <His_Data_Save+0x22c>)
    5ab4:	7013      	strb	r3, [r2, #0]
    5ab6:	e00b      	b.n	5ad0 <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    5ab8:	2200      	movs	r2, #0
    5aba:	4b4b      	ldr	r3, [pc, #300]	; (5be8 <His_Data_Save+0x22c>)
    5abc:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    5abe:	b289      	uxth	r1, r1
    5ac0:	3201      	adds	r2, #1
    5ac2:	2012      	movs	r0, #18
    5ac4:	4b40      	ldr	r3, [pc, #256]	; (5bc8 <His_Data_Save+0x20c>)
    5ac6:	4798      	blx	r3
    5ac8:	e002      	b.n	5ad0 <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    5aca:	2200      	movs	r2, #0
    5acc:	4b46      	ldr	r3, [pc, #280]	; (5be8 <His_Data_Save+0x22c>)
    5ace:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    5ad0:	4b3a      	ldr	r3, [pc, #232]	; (5bbc <His_Data_Save+0x200>)
    5ad2:	891b      	ldrh	r3, [r3, #8]
    5ad4:	b21b      	sxth	r3, r3
    5ad6:	4a43      	ldr	r2, [pc, #268]	; (5be4 <His_Data_Save+0x228>)
    5ad8:	2100      	movs	r1, #0
    5ada:	5e51      	ldrsh	r1, [r2, r1]
    5adc:	428b      	cmp	r3, r1
    5ade:	da13      	bge.n	5b08 <His_Data_Save+0x14c>
    5ae0:	2900      	cmp	r1, #0
    5ae2:	dd11      	ble.n	5b08 <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    5ae4:	4b41      	ldr	r3, [pc, #260]	; (5bec <His_Data_Save+0x230>)
    5ae6:	781b      	ldrb	r3, [r3, #0]
    5ae8:	3301      	adds	r3, #1
    5aea:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    5aec:	2b0a      	cmp	r3, #10
    5aee:	d802      	bhi.n	5af6 <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    5af0:	4a3e      	ldr	r2, [pc, #248]	; (5bec <His_Data_Save+0x230>)
    5af2:	7013      	strb	r3, [r2, #0]
    5af4:	e00b      	b.n	5b0e <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    5af6:	2200      	movs	r2, #0
    5af8:	4b3c      	ldr	r3, [pc, #240]	; (5bec <His_Data_Save+0x230>)
    5afa:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    5afc:	b289      	uxth	r1, r1
    5afe:	3201      	adds	r2, #1
    5b00:	2014      	movs	r0, #20
    5b02:	4b31      	ldr	r3, [pc, #196]	; (5bc8 <His_Data_Save+0x20c>)
    5b04:	4798      	blx	r3
    5b06:	e002      	b.n	5b0e <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    5b08:	2200      	movs	r2, #0
    5b0a:	4b38      	ldr	r3, [pc, #224]	; (5bec <His_Data_Save+0x230>)
    5b0c:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    5b0e:	4b38      	ldr	r3, [pc, #224]	; (5bf0 <His_Data_Save+0x234>)
    5b10:	881b      	ldrh	r3, [r3, #0]
    5b12:	4a2a      	ldr	r2, [pc, #168]	; (5bbc <His_Data_Save+0x200>)
    5b14:	8952      	ldrh	r2, [r2, #10]
    5b16:	b29b      	uxth	r3, r3
    5b18:	4293      	cmp	r3, r2
    5b1a:	d913      	bls.n	5b44 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    5b1c:	4b35      	ldr	r3, [pc, #212]	; (5bf4 <His_Data_Save+0x238>)
    5b1e:	781b      	ldrb	r3, [r3, #0]
    5b20:	3301      	adds	r3, #1
    5b22:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    5b24:	2b0a      	cmp	r3, #10
    5b26:	d802      	bhi.n	5b2e <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    5b28:	4a32      	ldr	r2, [pc, #200]	; (5bf4 <His_Data_Save+0x238>)
    5b2a:	7013      	strb	r3, [r2, #0]
    5b2c:	e00d      	b.n	5b4a <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    5b2e:	2200      	movs	r2, #0
    5b30:	4b30      	ldr	r3, [pc, #192]	; (5bf4 <His_Data_Save+0x238>)
    5b32:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    5b34:	4b2e      	ldr	r3, [pc, #184]	; (5bf0 <His_Data_Save+0x234>)
    5b36:	8819      	ldrh	r1, [r3, #0]
    5b38:	b289      	uxth	r1, r1
    5b3a:	3201      	adds	r2, #1
    5b3c:	2016      	movs	r0, #22
    5b3e:	4b22      	ldr	r3, [pc, #136]	; (5bc8 <His_Data_Save+0x20c>)
    5b40:	4798      	blx	r3
    5b42:	e002      	b.n	5b4a <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    5b44:	2200      	movs	r2, #0
    5b46:	4b2b      	ldr	r3, [pc, #172]	; (5bf4 <His_Data_Save+0x238>)
    5b48:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    5b4a:	4b2b      	ldr	r3, [pc, #172]	; (5bf8 <His_Data_Save+0x23c>)
    5b4c:	8819      	ldrh	r1, [r3, #0]
    5b4e:	4b1b      	ldr	r3, [pc, #108]	; (5bbc <His_Data_Save+0x200>)
    5b50:	7b1b      	ldrb	r3, [r3, #12]
    5b52:	b25b      	sxtb	r3, r3
    5b54:	4299      	cmp	r1, r3
    5b56:	dd10      	ble.n	5b7a <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    5b58:	4b28      	ldr	r3, [pc, #160]	; (5bfc <His_Data_Save+0x240>)
    5b5a:	781b      	ldrb	r3, [r3, #0]
    5b5c:	3301      	adds	r3, #1
    5b5e:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    5b60:	2b0a      	cmp	r3, #10
    5b62:	d802      	bhi.n	5b6a <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    5b64:	4a25      	ldr	r2, [pc, #148]	; (5bfc <His_Data_Save+0x240>)
    5b66:	7013      	strb	r3, [r2, #0]
    5b68:	e00a      	b.n	5b80 <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    5b6a:	2200      	movs	r2, #0
    5b6c:	4b23      	ldr	r3, [pc, #140]	; (5bfc <His_Data_Save+0x240>)
    5b6e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    5b70:	3201      	adds	r2, #1
    5b72:	2018      	movs	r0, #24
    5b74:	4b14      	ldr	r3, [pc, #80]	; (5bc8 <His_Data_Save+0x20c>)
    5b76:	4798      	blx	r3
    5b78:	e002      	b.n	5b80 <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    5b7a:	2200      	movs	r2, #0
    5b7c:	4b1f      	ldr	r3, [pc, #124]	; (5bfc <His_Data_Save+0x240>)
    5b7e:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    5b80:	4b1f      	ldr	r3, [pc, #124]	; (5c00 <His_Data_Save+0x244>)
    5b82:	8819      	ldrh	r1, [r3, #0]
    5b84:	4b1f      	ldr	r3, [pc, #124]	; (5c04 <His_Data_Save+0x248>)
    5b86:	881b      	ldrh	r3, [r3, #0]
    5b88:	428b      	cmp	r3, r1
    5b8a:	d012      	beq.n	5bb2 <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    5b8c:	4b1e      	ldr	r3, [pc, #120]	; (5c08 <His_Data_Save+0x24c>)
    5b8e:	781b      	ldrb	r3, [r3, #0]
    5b90:	3301      	adds	r3, #1
    5b92:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    5b94:	2b0a      	cmp	r3, #10
    5b96:	d802      	bhi.n	5b9e <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    5b98:	4a1b      	ldr	r2, [pc, #108]	; (5c08 <His_Data_Save+0x24c>)
    5b9a:	7013      	strb	r3, [r2, #0]
    5b9c:	e00c      	b.n	5bb8 <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    5b9e:	2200      	movs	r2, #0
    5ba0:	4b19      	ldr	r3, [pc, #100]	; (5c08 <His_Data_Save+0x24c>)
    5ba2:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    5ba4:	4b17      	ldr	r3, [pc, #92]	; (5c04 <His_Data_Save+0x248>)
    5ba6:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    5ba8:	3201      	adds	r2, #1
    5baa:	200a      	movs	r0, #10
    5bac:	4b06      	ldr	r3, [pc, #24]	; (5bc8 <His_Data_Save+0x20c>)
    5bae:	4798      	blx	r3
    5bb0:	e002      	b.n	5bb8 <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    5bb2:	2200      	movs	r2, #0
    5bb4:	4b14      	ldr	r3, [pc, #80]	; (5c08 <His_Data_Save+0x24c>)
    5bb6:	701a      	strb	r2, [r3, #0]
	}
}
    5bb8:	bd10      	pop	{r4, pc}
    5bba:	46c0      	nop			; (mov r8, r8)
    5bbc:	20000f7c 	.word	0x20000f7c
    5bc0:	20000eca 	.word	0x20000eca
    5bc4:	2000022e 	.word	0x2000022e
    5bc8:	00005939 	.word	0x00005939
    5bcc:	20000f04 	.word	0x20000f04
    5bd0:	2000021f 	.word	0x2000021f
    5bd4:	20000e0c 	.word	0x20000e0c
    5bd8:	2000022c 	.word	0x2000022c
    5bdc:	20001090 	.word	0x20001090
    5be0:	2000021e 	.word	0x2000021e
    5be4:	20000f2a 	.word	0x20000f2a
    5be8:	2000021d 	.word	0x2000021d
    5bec:	2000022d 	.word	0x2000022d
    5bf0:	20000ed0 	.word	0x20000ed0
    5bf4:	20000220 	.word	0x20000220
    5bf8:	2000109c 	.word	0x2000109c
    5bfc:	20000224 	.word	0x20000224
    5c00:	20000f8c 	.word	0x20000f8c
    5c04:	20000222 	.word	0x20000222
    5c08:	20000225 	.word	0x20000225

00005c0c <Write_Time_or_mAh>:
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
	}
}

void Write_Time_or_mAh(uint32_t value,uint8_t type)
{
    5c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c0e:	4657      	mov	r7, sl
    5c10:	464e      	mov	r6, r9
    5c12:	4645      	mov	r5, r8
    5c14:	b4e0      	push	{r5, r6, r7}
    5c16:	b082      	sub	sp, #8
    5c18:	4682      	mov	sl, r0
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
    5c1a:	2902      	cmp	r1, #2
    5c1c:	d002      	beq.n	5c24 <Write_Time_or_mAh+0x18>
    5c1e:	2903      	cmp	r1, #3
    5c20:	d003      	beq.n	5c2a <Write_Time_or_mAh+0x1e>
    5c22:	e005      	b.n	5c30 <Write_Time_or_mAh+0x24>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    5c24:	4b57      	ldr	r3, [pc, #348]	; (5d84 <Write_Time_or_mAh+0x178>)
    5c26:	4698      	mov	r8, r3
    5c28:	e004      	b.n	5c34 <Write_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    5c2a:	4b57      	ldr	r3, [pc, #348]	; (5d88 <Write_Time_or_mAh+0x17c>)
    5c2c:	4698      	mov	r8, r3
    5c2e:	e001      	b.n	5c34 <Write_Time_or_mAh+0x28>
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5c30:	4b56      	ldr	r3, [pc, #344]	; (5d8c <Write_Time_or_mAh+0x180>)
    5c32:	4698      	mov	r8, r3
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
    5c34:	4643      	mov	r3, r8
    5c36:	1c5f      	adds	r7, r3, #1
    5c38:	37ff      	adds	r7, #255	; 0xff
    5c3a:	2208      	movs	r2, #8
    5c3c:	4669      	mov	r1, sp
    5c3e:	0038      	movs	r0, r7
    5c40:	4b53      	ldr	r3, [pc, #332]	; (5d90 <Write_Time_or_mAh+0x184>)
    5c42:	4798      	blx	r3
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
    5c44:	466b      	mov	r3, sp
    5c46:	781b      	ldrb	r3, [r3, #0]
    5c48:	2bff      	cmp	r3, #255	; 0xff
    5c4a:	d130      	bne.n	5cae <Write_Time_or_mAh+0xa2>
    5c4c:	2400      	movs	r4, #0
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5c4e:	4e50      	ldr	r6, [pc, #320]	; (5d90 <Write_Time_or_mAh+0x184>)
    5c50:	b2e3      	uxtb	r3, r4
    5c52:	4699      	mov	r9, r3
    5c54:	00e5      	lsls	r5, r4, #3
    5c56:	4445      	add	r5, r8
    5c58:	2208      	movs	r2, #8
    5c5a:	4669      	mov	r1, sp
    5c5c:	0028      	movs	r0, r5
    5c5e:	47b0      	blx	r6
			if (buff[0] == 0xff)
    5c60:	466b      	mov	r3, sp
    5c62:	781b      	ldrb	r3, [r3, #0]
    5c64:	2bff      	cmp	r3, #255	; 0xff
    5c66:	d11e      	bne.n	5ca6 <Write_Time_or_mAh+0x9a>
			{
				buff[0] = 0x00;
    5c68:	2300      	movs	r3, #0
    5c6a:	466a      	mov	r2, sp
    5c6c:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    5c6e:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    5c70:	4652      	mov	r2, sl
    5c72:	0e12      	lsrs	r2, r2, #24
    5c74:	4669      	mov	r1, sp
    5c76:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    5c78:	4652      	mov	r2, sl
    5c7a:	0c12      	lsrs	r2, r2, #16
    5c7c:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    5c7e:	4652      	mov	r2, sl
    5c80:	0a12      	lsrs	r2, r2, #8
    5c82:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    5c84:	466a      	mov	r2, sp
    5c86:	4651      	mov	r1, sl
    5c88:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    5c8a:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    5c8c:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+(i<<3),buff,8);
    5c8e:	2208      	movs	r2, #8
    5c90:	4669      	mov	r1, sp
    5c92:	0028      	movs	r0, r5
    5c94:	4b3f      	ldr	r3, [pc, #252]	; (5d94 <Write_Time_or_mAh+0x188>)
    5c96:	4798      	blx	r3
				if (i == 16)
    5c98:	464b      	mov	r3, r9
    5c9a:	2b10      	cmp	r3, #16
    5c9c:	d16b      	bne.n	5d76 <Write_Time_or_mAh+0x16a>
				{
					Bsp_Erase_Row(address+256);
    5c9e:	0038      	movs	r0, r7
    5ca0:	4b3d      	ldr	r3, [pc, #244]	; (5d98 <Write_Time_or_mAh+0x18c>)
    5ca2:	4798      	blx	r3
    5ca4:	e067      	b.n	5d76 <Write_Time_or_mAh+0x16a>
    5ca6:	3401      	adds	r4, #1
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
	{
		for (i=0;i<64;i++)
    5ca8:	2c40      	cmp	r4, #64	; 0x40
    5caa:	d1d1      	bne.n	5c50 <Write_Time_or_mAh+0x44>
    5cac:	e063      	b.n	5d76 <Write_Time_or_mAh+0x16a>
    5cae:	2600      	movs	r6, #0
    5cb0:	2400      	movs	r4, #0
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
		{
			Bsp_Read_Buffer(address+256+(i<<3),buff,8);
    5cb2:	4b37      	ldr	r3, [pc, #220]	; (5d90 <Write_Time_or_mAh+0x184>)
    5cb4:	4699      	mov	r9, r3
    5cb6:	00f5      	lsls	r5, r6, #3
    5cb8:	19ed      	adds	r5, r5, r7
    5cba:	2208      	movs	r2, #8
    5cbc:	4669      	mov	r1, sp
    5cbe:	0028      	movs	r0, r5
    5cc0:	47c8      	blx	r9
			if (buff[0] == 0xff)
    5cc2:	466b      	mov	r3, sp
    5cc4:	781b      	ldrb	r3, [r3, #0]
    5cc6:	2bff      	cmp	r3, #255	; 0xff
    5cc8:	d11d      	bne.n	5d06 <Write_Time_or_mAh+0xfa>
			{
				buff[0] = 0x00;
    5cca:	2300      	movs	r3, #0
    5ccc:	466a      	mov	r2, sp
    5cce:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    5cd0:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    5cd2:	4652      	mov	r2, sl
    5cd4:	0e12      	lsrs	r2, r2, #24
    5cd6:	4669      	mov	r1, sp
    5cd8:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    5cda:	4652      	mov	r2, sl
    5cdc:	0c12      	lsrs	r2, r2, #16
    5cde:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    5ce0:	4652      	mov	r2, sl
    5ce2:	0a12      	lsrs	r2, r2, #8
    5ce4:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    5ce6:	466a      	mov	r2, sp
    5ce8:	4651      	mov	r1, sl
    5cea:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    5cec:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    5cee:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+256+(i<<3),buff,8);
    5cf0:	2208      	movs	r2, #8
    5cf2:	4669      	mov	r1, sp
    5cf4:	0028      	movs	r0, r5
    5cf6:	4b27      	ldr	r3, [pc, #156]	; (5d94 <Write_Time_or_mAh+0x188>)
    5cf8:	4798      	blx	r3
				if (i == 16)
    5cfa:	2c10      	cmp	r4, #16
    5cfc:	d109      	bne.n	5d12 <Write_Time_or_mAh+0x106>
				{
					Bsp_Erase_Row(address);
    5cfe:	4640      	mov	r0, r8
    5d00:	4b25      	ldr	r3, [pc, #148]	; (5d98 <Write_Time_or_mAh+0x18c>)
    5d02:	4798      	blx	r3
    5d04:	e037      	b.n	5d76 <Write_Time_or_mAh+0x16a>
			}
		}
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
    5d06:	3401      	adds	r4, #1
    5d08:	b2e4      	uxtb	r4, r4
    5d0a:	3601      	adds	r6, #1
    5d0c:	2c20      	cmp	r4, #32
    5d0e:	d1d2      	bne.n	5cb6 <Write_Time_or_mAh+0xaa>
    5d10:	e001      	b.n	5d16 <Write_Time_or_mAh+0x10a>
					Bsp_Erase_Row(address);
				}
				break;
			}
		}
		if (i == 32)
    5d12:	2c20      	cmp	r4, #32
    5d14:	d12f      	bne.n	5d76 <Write_Time_or_mAh+0x16a>
    5d16:	2500      	movs	r5, #0
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    5d18:	4e1d      	ldr	r6, [pc, #116]	; (5d90 <Write_Time_or_mAh+0x184>)
    5d1a:	b2eb      	uxtb	r3, r5
    5d1c:	4699      	mov	r9, r3
    5d1e:	00ec      	lsls	r4, r5, #3
    5d20:	4444      	add	r4, r8
    5d22:	2208      	movs	r2, #8
    5d24:	4669      	mov	r1, sp
    5d26:	0020      	movs	r0, r4
    5d28:	47b0      	blx	r6
				if (buff[0] == 0xff)
    5d2a:	466b      	mov	r3, sp
    5d2c:	781b      	ldrb	r3, [r3, #0]
    5d2e:	2bff      	cmp	r3, #255	; 0xff
    5d30:	d11e      	bne.n	5d70 <Write_Time_or_mAh+0x164>
				{
					buff[0] = 0x00;
    5d32:	2300      	movs	r3, #0
    5d34:	466a      	mov	r2, sp
    5d36:	7013      	strb	r3, [r2, #0]
					buff[1] = 0x00;
    5d38:	7053      	strb	r3, [r2, #1]
					buff[2] = value>>24;
    5d3a:	4652      	mov	r2, sl
    5d3c:	0e12      	lsrs	r2, r2, #24
    5d3e:	4669      	mov	r1, sp
    5d40:	708a      	strb	r2, [r1, #2]
					buff[3] = value>>16;
    5d42:	4652      	mov	r2, sl
    5d44:	0c12      	lsrs	r2, r2, #16
    5d46:	70ca      	strb	r2, [r1, #3]
					buff[4] = value>>8;
    5d48:	4652      	mov	r2, sl
    5d4a:	0a12      	lsrs	r2, r2, #8
    5d4c:	710a      	strb	r2, [r1, #4]
					buff[5] = value;
    5d4e:	466a      	mov	r2, sp
    5d50:	4651      	mov	r1, sl
    5d52:	7151      	strb	r1, [r2, #5]
					buff[6] = 0x00;
    5d54:	7193      	strb	r3, [r2, #6]
					buff[7] = 0x00;
    5d56:	71d3      	strb	r3, [r2, #7]
					Bsp_Write_Buffer(address+(i<<3),buff,8);
    5d58:	2208      	movs	r2, #8
    5d5a:	4669      	mov	r1, sp
    5d5c:	0020      	movs	r0, r4
    5d5e:	4b0d      	ldr	r3, [pc, #52]	; (5d94 <Write_Time_or_mAh+0x188>)
    5d60:	4798      	blx	r3
					if (i == 16)
    5d62:	464b      	mov	r3, r9
    5d64:	2b10      	cmp	r3, #16
    5d66:	d106      	bne.n	5d76 <Write_Time_or_mAh+0x16a>
					{
						Bsp_Erase_Row(address+256);
    5d68:	0038      	movs	r0, r7
    5d6a:	4b0b      	ldr	r3, [pc, #44]	; (5d98 <Write_Time_or_mAh+0x18c>)
    5d6c:	4798      	blx	r3
    5d6e:	e002      	b.n	5d76 <Write_Time_or_mAh+0x16a>
    5d70:	3501      	adds	r5, #1
				break;
			}
		}
		if (i == 32)
		{
			for (i=0;i<32;i++)
    5d72:	2d20      	cmp	r5, #32
    5d74:	d1d1      	bne.n	5d1a <Write_Time_or_mAh+0x10e>
					break;
				}
			}
		}
	}
}
    5d76:	b002      	add	sp, #8
    5d78:	bc1c      	pop	{r2, r3, r4}
    5d7a:	4690      	mov	r8, r2
    5d7c:	4699      	mov	r9, r3
    5d7e:	46a2      	mov	sl, r4
    5d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d82:	46c0      	nop			; (mov r8, r8)
    5d84:	0003f900 	.word	0x0003f900
    5d88:	0003fb00 	.word	0x0003fb00
    5d8c:	0003f700 	.word	0x0003f700
    5d90:	0000563d 	.word	0x0000563d
    5d94:	00005621 	.word	0x00005621
    5d98:	0000560d 	.word	0x0000560d

00005d9c <Read_Time_or_mAh>:

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    5d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d9e:	464f      	mov	r7, r9
    5da0:	b480      	push	{r7}
    5da2:	b084      	sub	sp, #16
    5da4:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    5da6:	2208      	movs	r2, #8
    5da8:	2100      	movs	r1, #0
    5daa:	a802      	add	r0, sp, #8
    5dac:	4b37      	ldr	r3, [pc, #220]	; (5e8c <Read_Time_or_mAh+0xf0>)
    5dae:	4798      	blx	r3
	switch(type)    //根据类型区分地址
    5db0:	2c02      	cmp	r4, #2
    5db2:	d002      	beq.n	5dba <Read_Time_or_mAh+0x1e>
    5db4:	2c03      	cmp	r4, #3
    5db6:	d002      	beq.n	5dbe <Read_Time_or_mAh+0x22>
    5db8:	e003      	b.n	5dc2 <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    5dba:	4e35      	ldr	r6, [pc, #212]	; (5e90 <Read_Time_or_mAh+0xf4>)
    5dbc:	e002      	b.n	5dc4 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    5dbe:	4e35      	ldr	r6, [pc, #212]	; (5e94 <Read_Time_or_mAh+0xf8>)
    5dc0:	e000      	b.n	5dc4 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5dc2:	4e35      	ldr	r6, [pc, #212]	; (5e98 <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// 第一字节为FF表示无数据  第二字节无效  第 3 4 5 6 为32位数据 7 8 字节无效
    5dc4:	2208      	movs	r2, #8
    5dc6:	a902      	add	r1, sp, #8
    5dc8:	0030      	movs	r0, r6
    5dca:	4b34      	ldr	r3, [pc, #208]	; (5e9c <Read_Time_or_mAh+0x100>)
    5dcc:	4798      	blx	r3
	if (buff[0] == 0xff)
    5dce:	ab02      	add	r3, sp, #8
    5dd0:	781b      	ldrb	r3, [r3, #0]
    5dd2:	2400      	movs	r4, #0
    5dd4:	2bff      	cmp	r3, #255	; 0xff
    5dd6:	d12f      	bne.n	5e38 <Read_Time_or_mAh+0x9c>
	{
		address = address + 256;
    5dd8:	1c75      	adds	r5, r6, #1
    5dda:	35ff      	adds	r5, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    5ddc:	2208      	movs	r2, #8
    5dde:	a902      	add	r1, sp, #8
    5de0:	0028      	movs	r0, r5
    5de2:	4b2e      	ldr	r3, [pc, #184]	; (5e9c <Read_Time_or_mAh+0x100>)
    5de4:	4798      	blx	r3
		if (buff[0] == 0xff)
    5de6:	ab02      	add	r3, sp, #8
    5de8:	781b      	ldrb	r3, [r3, #0]
    5dea:	2bff      	cmp	r3, #255	; 0xff
    5dec:	d039      	beq.n	5e62 <Read_Time_or_mAh+0xc6>
    5dee:	2700      	movs	r7, #0
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    5df0:	4b2a      	ldr	r3, [pc, #168]	; (5e9c <Read_Time_or_mAh+0x100>)
    5df2:	4699      	mov	r9, r3
    5df4:	9701      	str	r7, [sp, #4]
    5df6:	00f8      	lsls	r0, r7, #3
    5df8:	1940      	adds	r0, r0, r5
    5dfa:	2208      	movs	r2, #8
    5dfc:	a902      	add	r1, sp, #8
    5dfe:	47c8      	blx	r9
				if (buff[0] == 0xff)
    5e00:	ab02      	add	r3, sp, #8
    5e02:	781b      	ldrb	r3, [r3, #0]
    5e04:	2bff      	cmp	r3, #255	; 0xff
    5e06:	d10a      	bne.n	5e1e <Read_Time_or_mAh+0x82>
				{
					Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5e08:	9801      	ldr	r0, [sp, #4]
    5e0a:	3801      	subs	r0, #1
    5e0c:	00c0      	lsls	r0, r0, #3
    5e0e:	1940      	adds	r0, r0, r5
    5e10:	2208      	movs	r2, #8
    5e12:	a902      	add	r1, sp, #8
    5e14:	4b21      	ldr	r3, [pc, #132]	; (5e9c <Read_Time_or_mAh+0x100>)
    5e16:	4798      	blx	r3
					break;
				}
			}
			if (i == 32)
    5e18:	2c20      	cmp	r4, #32
    5e1a:	d122      	bne.n	5e62 <Read_Time_or_mAh+0xc6>
    5e1c:	e004      	b.n	5e28 <Read_Time_or_mAh+0x8c>
		{
			//flash没数据 重新初始化
		}
		else
		{
			for (i=0;i<32;i++)
    5e1e:	3401      	adds	r4, #1
    5e20:	b2e4      	uxtb	r4, r4
    5e22:	3701      	adds	r7, #1
    5e24:	2c20      	cmp	r4, #32
    5e26:	d1e5      	bne.n	5df4 <Read_Time_or_mAh+0x58>
					break;
				}
			}
			if (i == 32)
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5e28:	0030      	movs	r0, r6
    5e2a:	30f9      	adds	r0, #249	; 0xf9
    5e2c:	30ff      	adds	r0, #255	; 0xff
    5e2e:	2208      	movs	r2, #8
    5e30:	a902      	add	r1, sp, #8
    5e32:	4b1a      	ldr	r3, [pc, #104]	; (5e9c <Read_Time_or_mAh+0x100>)
    5e34:	4798      	blx	r3
    5e36:	e014      	b.n	5e62 <Read_Time_or_mAh+0xc6>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5e38:	4f18      	ldr	r7, [pc, #96]	; (5e9c <Read_Time_or_mAh+0x100>)
    5e3a:	00e0      	lsls	r0, r4, #3
    5e3c:	1980      	adds	r0, r0, r6
    5e3e:	2208      	movs	r2, #8
    5e40:	a902      	add	r1, sp, #8
    5e42:	47b8      	blx	r7
			if (buff[0] == 0xff)
    5e44:	ab02      	add	r3, sp, #8
    5e46:	781b      	ldrb	r3, [r3, #0]
    5e48:	2bff      	cmp	r3, #255	; 0xff
    5e4a:	d107      	bne.n	5e5c <Read_Time_or_mAh+0xc0>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5e4c:	1e60      	subs	r0, r4, #1
    5e4e:	00c0      	lsls	r0, r0, #3
    5e50:	1980      	adds	r0, r0, r6
    5e52:	2208      	movs	r2, #8
    5e54:	a902      	add	r1, sp, #8
    5e56:	4b11      	ldr	r3, [pc, #68]	; (5e9c <Read_Time_or_mAh+0x100>)
    5e58:	4798      	blx	r3
				break;
    5e5a:	e002      	b.n	5e62 <Read_Time_or_mAh+0xc6>
    5e5c:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    5e5e:	2c40      	cmp	r4, #64	; 0x40
    5e60:	d1eb      	bne.n	5e3a <Read_Time_or_mAh+0x9e>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    5e62:	ab02      	add	r3, sp, #8
    5e64:	7898      	ldrb	r0, [r3, #2]
    5e66:	0600      	lsls	r0, r0, #24
    5e68:	78db      	ldrb	r3, [r3, #3]
    5e6a:	041b      	lsls	r3, r3, #16
    5e6c:	4318      	orrs	r0, r3
    5e6e:	ab02      	add	r3, sp, #8
    5e70:	795b      	ldrb	r3, [r3, #5]
    5e72:	4318      	orrs	r0, r3
    5e74:	ab02      	add	r3, sp, #8
    5e76:	791b      	ldrb	r3, [r3, #4]
    5e78:	021b      	lsls	r3, r3, #8
    5e7a:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    5e7c:	1c43      	adds	r3, r0, #1
    5e7e:	d100      	bne.n	5e82 <Read_Time_or_mAh+0xe6>
    5e80:	2000      	movs	r0, #0
	
	return val_temp;
}
    5e82:	b004      	add	sp, #16
    5e84:	bc04      	pop	{r2}
    5e86:	4691      	mov	r9, r2
    5e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e8a:	46c0      	nop			; (mov r8, r8)
    5e8c:	0000995f 	.word	0x0000995f
    5e90:	0003f900 	.word	0x0003f900
    5e94:	0003fb00 	.word	0x0003fb00
    5e98:	0003f700 	.word	0x0003f700
    5e9c:	0000563d 	.word	0x0000563d

00005ea0 <Time_update>:

void Time_update(void)
{
    5ea0:	b510      	push	{r4, lr}
	static cal_ms = 0;
	cal_ms++;
    5ea2:	4b0e      	ldr	r3, [pc, #56]	; (5edc <Time_update+0x3c>)
    5ea4:	681b      	ldr	r3, [r3, #0]
    5ea6:	3301      	adds	r3, #1
	if (cal_ms >= 4)
    5ea8:	2b03      	cmp	r3, #3
    5eaa:	dc02      	bgt.n	5eb2 <Time_update+0x12>
}

void Time_update(void)
{
	static cal_ms = 0;
	cal_ms++;
    5eac:	4a0b      	ldr	r2, [pc, #44]	; (5edc <Time_update+0x3c>)
    5eae:	6013      	str	r3, [r2, #0]
    5eb0:	e012      	b.n	5ed8 <Time_update+0x38>
	if (cal_ms >= 4)
	{
		cal_ms = 0;
    5eb2:	2200      	movs	r2, #0
    5eb4:	4b09      	ldr	r3, [pc, #36]	; (5edc <Time_update+0x3c>)
    5eb6:	601a      	str	r2, [r3, #0]
		Time_Val++;
    5eb8:	4b09      	ldr	r3, [pc, #36]	; (5ee0 <Time_update+0x40>)
    5eba:	681a      	ldr	r2, [r3, #0]
    5ebc:	1c50      	adds	r0, r2, #1
    5ebe:	6018      	str	r0, [r3, #0]
		if (Time_Val - Time_Val_Bak >= 60)
    5ec0:	4b08      	ldr	r3, [pc, #32]	; (5ee4 <Time_update+0x44>)
    5ec2:	681b      	ldr	r3, [r3, #0]
    5ec4:	1ac3      	subs	r3, r0, r3
    5ec6:	2b3b      	cmp	r3, #59	; 0x3b
    5ec8:	d906      	bls.n	5ed8 <Time_update+0x38>
		{
			Write_Time_or_mAh(Time_Val,TIME_FLAG);
    5eca:	2103      	movs	r1, #3
    5ecc:	4b06      	ldr	r3, [pc, #24]	; (5ee8 <Time_update+0x48>)
    5ece:	4798      	blx	r3
			Time_Val_Bak = Time_Val;
    5ed0:	4b03      	ldr	r3, [pc, #12]	; (5ee0 <Time_update+0x40>)
    5ed2:	681a      	ldr	r2, [r3, #0]
    5ed4:	4b03      	ldr	r3, [pc, #12]	; (5ee4 <Time_update+0x44>)
    5ed6:	601a      	str	r2, [r3, #0]
		}
	}
}
    5ed8:	bd10      	pop	{r4, pc}
    5eda:	46c0      	nop			; (mov r8, r8)
    5edc:	20000228 	.word	0x20000228
    5ee0:	20000f18 	.word	0x20000f18
    5ee4:	20000ec0 	.word	0x20000ec0
    5ee8:	00005c0d 	.word	0x00005c0d

00005eec <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    5eec:	b5f0      	push	{r4, r5, r6, r7, lr}
    5eee:	4657      	mov	r7, sl
    5ef0:	464e      	mov	r6, r9
    5ef2:	4645      	mov	r5, r8
    5ef4:	b4e0      	push	{r5, r6, r7}
    5ef6:	2482      	movs	r4, #130	; 0x82
    5ef8:	05e4      	lsls	r4, r4, #23
    5efa:	2380      	movs	r3, #128	; 0x80
    5efc:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5efe:	2680      	movs	r6, #128	; 0x80
    5f00:	0536      	lsls	r6, r6, #20
    5f02:	61a6      	str	r6, [r4, #24]
    5f04:	2580      	movs	r5, #128	; 0x80
    5f06:	056d      	lsls	r5, r5, #21
    5f08:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    5f0a:	20fa      	movs	r0, #250	; 0xfa
    5f0c:	0040      	lsls	r0, r0, #1
    5f0e:	4b34      	ldr	r3, [pc, #208]	; (5fe0 <PowerOn_Init+0xf4>)
    5f10:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5f12:	6166      	str	r6, [r4, #20]
    5f14:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    5f16:	4e33      	ldr	r6, [pc, #204]	; (5fe4 <PowerOn_Init+0xf8>)
    5f18:	2400      	movs	r4, #0
    5f1a:	2500      	movs	r5, #0
    5f1c:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    5f1e:	4f32      	ldr	r7, [pc, #200]	; (5fe8 <PowerOn_Init+0xfc>)
    5f20:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    5f22:	4b32      	ldr	r3, [pc, #200]	; (5fec <PowerOn_Init+0x100>)
    5f24:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    5f26:	4b32      	ldr	r3, [pc, #200]	; (5ff0 <PowerOn_Init+0x104>)
    5f28:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    5f2a:	4b32      	ldr	r3, [pc, #200]	; (5ff4 <PowerOn_Init+0x108>)
    5f2c:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    5f2e:	4a32      	ldr	r2, [pc, #200]	; (5ff8 <PowerOn_Init+0x10c>)
    5f30:	4b32      	ldr	r3, [pc, #200]	; (5ffc <PowerOn_Init+0x110>)
    5f32:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    5f34:	4b32      	ldr	r3, [pc, #200]	; (6000 <PowerOn_Init+0x114>)
    5f36:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    5f38:	4b32      	ldr	r3, [pc, #200]	; (6004 <PowerOn_Init+0x118>)
    5f3a:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    5f3c:	4b32      	ldr	r3, [pc, #200]	; (6008 <PowerOn_Init+0x11c>)
    5f3e:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    5f40:	4b32      	ldr	r3, [pc, #200]	; (600c <PowerOn_Init+0x120>)
    5f42:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    5f44:	4b32      	ldr	r3, [pc, #200]	; (6010 <PowerOn_Init+0x124>)
    5f46:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    5f48:	4b32      	ldr	r3, [pc, #200]	; (6014 <PowerOn_Init+0x128>)
    5f4a:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    5f4c:	4b32      	ldr	r3, [pc, #200]	; (6018 <PowerOn_Init+0x12c>)
    5f4e:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    5f50:	4b32      	ldr	r3, [pc, #200]	; (601c <PowerOn_Init+0x130>)
    5f52:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    5f54:	4b32      	ldr	r3, [pc, #200]	; (6020 <PowerOn_Init+0x134>)
    5f56:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    5f58:	22ff      	movs	r2, #255	; 0xff
    5f5a:	4b32      	ldr	r3, [pc, #200]	; (6024 <PowerOn_Init+0x138>)
    5f5c:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    5f5e:	2001      	movs	r0, #1
    5f60:	4b31      	ldr	r3, [pc, #196]	; (6028 <PowerOn_Init+0x13c>)
    5f62:	4698      	mov	r8, r3
    5f64:	4798      	blx	r3
    5f66:	4b31      	ldr	r3, [pc, #196]	; (602c <PowerOn_Init+0x140>)
    5f68:	469a      	mov	sl, r3
    5f6a:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    5f6c:	2002      	movs	r0, #2
    5f6e:	47c0      	blx	r8
    5f70:	4b2f      	ldr	r3, [pc, #188]	; (6030 <PowerOn_Init+0x144>)
    5f72:	4699      	mov	r9, r3
    5f74:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    5f76:	2003      	movs	r0, #3
    5f78:	47c0      	blx	r8
    5f7a:	4b2e      	ldr	r3, [pc, #184]	; (6034 <PowerOn_Init+0x148>)
    5f7c:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    5f7e:	4653      	mov	r3, sl
    5f80:	681a      	ldr	r2, [r3, #0]
    5f82:	4b2d      	ldr	r3, [pc, #180]	; (6038 <PowerOn_Init+0x14c>)
    5f84:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    5f86:	464b      	mov	r3, r9
    5f88:	681a      	ldr	r2, [r3, #0]
    5f8a:	4b2c      	ldr	r3, [pc, #176]	; (603c <PowerOn_Init+0x150>)
    5f8c:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    5f8e:	4b2c      	ldr	r3, [pc, #176]	; (6040 <PowerOn_Init+0x154>)
    5f90:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    5f92:	787a      	ldrb	r2, [r7, #1]
    5f94:	2340      	movs	r3, #64	; 0x40
    5f96:	4313      	orrs	r3, r2
    5f98:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    5f9a:	4b2a      	ldr	r3, [pc, #168]	; (6044 <PowerOn_Init+0x158>)
    5f9c:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    5f9e:	7832      	ldrb	r2, [r6, #0]
    5fa0:	2101      	movs	r1, #1
    5fa2:	430a      	orrs	r2, r1
    5fa4:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    5fa6:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    5fa8:	2001      	movs	r0, #1
    5faa:	4382      	bics	r2, r0
    5fac:	3001      	adds	r0, #1
    5fae:	4382      	bics	r2, r0
    5fb0:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    5fb2:	7872      	ldrb	r2, [r6, #1]
    5fb4:	4311      	orrs	r1, r2
    5fb6:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    5fb8:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    5fba:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    5fbc:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    5fbe:	769d      	strb	r5, [r3, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    5fc0:	4b21      	ldr	r3, [pc, #132]	; (6048 <PowerOn_Init+0x15c>)
    5fc2:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    5fc4:	2264      	movs	r2, #100	; 0x64
    5fc6:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    5fc8:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    5fca:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    5fcc:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    5fce:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    5fd0:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    5fd2:	3a65      	subs	r2, #101	; 0x65
    5fd4:	801a      	strh	r2, [r3, #0]
}
    5fd6:	bc1c      	pop	{r2, r3, r4}
    5fd8:	4690      	mov	r8, r2
    5fda:	4699      	mov	r9, r3
    5fdc:	46a2      	mov	sl, r4
    5fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5fe0:	00007565 	.word	0x00007565
    5fe4:	20000f2c 	.word	0x20000f2c
    5fe8:	200010bc 	.word	0x200010bc
    5fec:	20001098 	.word	0x20001098
    5ff0:	20001094 	.word	0x20001094
    5ff4:	20000f8c 	.word	0x20000f8c
    5ff8:	fffff618 	.word	0xfffff618
    5ffc:	20000f06 	.word	0x20000f06
    6000:	20000f2a 	.word	0x20000f2a
    6004:	20000f0c 	.word	0x20000f0c
    6008:	20000f14 	.word	0x20000f14
    600c:	2000109a 	.word	0x2000109a
    6010:	20000ec8 	.word	0x20000ec8
    6014:	200010bf 	.word	0x200010bf
    6018:	200010be 	.word	0x200010be
    601c:	20001096 	.word	0x20001096
    6020:	20000ecc 	.word	0x20000ecc
    6024:	20000ec5 	.word	0x20000ec5
    6028:	00005d9d 	.word	0x00005d9d
    602c:	20000f24 	.word	0x20000f24
    6030:	20000f00 	.word	0x20000f00
    6034:	20000f18 	.word	0x20000f18
    6038:	20000f10 	.word	0x20000f10
    603c:	20000f08 	.word	0x20000f08
    6040:	20000ec0 	.word	0x20000ec0
    6044:	20000ed0 	.word	0x20000ed0
    6048:	20000f7c 	.word	0x20000f7c

0000604c <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    604c:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    604e:	4b26      	ldr	r3, [pc, #152]	; (60e8 <HardwareProtection+0x9c>)
    6050:	781b      	ldrb	r3, [r3, #0]
    6052:	075b      	lsls	r3, r3, #29
    6054:	d414      	bmi.n	6080 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    6056:	4b25      	ldr	r3, [pc, #148]	; (60ec <HardwareProtection+0xa0>)
    6058:	4798      	blx	r3
    605a:	2800      	cmp	r0, #0
    605c:	d10a      	bne.n	6074 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    605e:	4a22      	ldr	r2, [pc, #136]	; (60e8 <HardwareProtection+0x9c>)
    6060:	7811      	ldrb	r1, [r2, #0]
    6062:	2304      	movs	r3, #4
    6064:	430b      	orrs	r3, r1
    6066:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    6068:	4a21      	ldr	r2, [pc, #132]	; (60f0 <HardwareProtection+0xa4>)
    606a:	7813      	ldrb	r3, [r2, #0]
    606c:	217f      	movs	r1, #127	; 0x7f
    606e:	400b      	ands	r3, r1
    6070:	7013      	strb	r3, [r2, #0]
    6072:	e005      	b.n	6080 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    6074:	4a1e      	ldr	r2, [pc, #120]	; (60f0 <HardwareProtection+0xa4>)
    6076:	7813      	ldrb	r3, [r2, #0]
    6078:	2180      	movs	r1, #128	; 0x80
    607a:	4249      	negs	r1, r1
    607c:	430b      	orrs	r3, r1
    607e:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    6080:	4b1c      	ldr	r3, [pc, #112]	; (60f4 <HardwareProtection+0xa8>)
    6082:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    6084:	4b1a      	ldr	r3, [pc, #104]	; (60f0 <HardwareProtection+0xa4>)
    6086:	881b      	ldrh	r3, [r3, #0]
    6088:	2284      	movs	r2, #132	; 0x84
    608a:	0092      	lsls	r2, r2, #2
    608c:	4213      	tst	r3, r2
    608e:	d005      	beq.n	609c <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    6090:	4919      	ldr	r1, [pc, #100]	; (60f8 <HardwareProtection+0xac>)
    6092:	780a      	ldrb	r2, [r1, #0]
    6094:	2002      	movs	r0, #2
    6096:	4382      	bics	r2, r0
    6098:	700a      	strb	r2, [r1, #0]
    609a:	e004      	b.n	60a6 <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    609c:	4916      	ldr	r1, [pc, #88]	; (60f8 <HardwareProtection+0xac>)
    609e:	7808      	ldrb	r0, [r1, #0]
    60a0:	2202      	movs	r2, #2
    60a2:	4302      	orrs	r2, r0
    60a4:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    60a6:	22b0      	movs	r2, #176	; 0xb0
    60a8:	0052      	lsls	r2, r2, #1
    60aa:	4213      	tst	r3, r2
    60ac:	d010      	beq.n	60d0 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    60ae:	4a12      	ldr	r2, [pc, #72]	; (60f8 <HardwareProtection+0xac>)
    60b0:	7813      	ldrb	r3, [r2, #0]
    60b2:	2101      	movs	r1, #1
    60b4:	438b      	bics	r3, r1
    60b6:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    60b8:	4a0d      	ldr	r2, [pc, #52]	; (60f0 <HardwareProtection+0xa4>)
    60ba:	7851      	ldrb	r1, [r2, #1]
    60bc:	2320      	movs	r3, #32
    60be:	430b      	orrs	r3, r1
    60c0:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    60c2:	07db      	lsls	r3, r3, #31
    60c4:	d50e      	bpl.n	60e4 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    60c6:	7851      	ldrb	r1, [r2, #1]
    60c8:	2310      	movs	r3, #16
    60ca:	430b      	orrs	r3, r1
    60cc:	7053      	strb	r3, [r2, #1]
    60ce:	e009      	b.n	60e4 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    60d0:	4a07      	ldr	r2, [pc, #28]	; (60f0 <HardwareProtection+0xa4>)
    60d2:	7853      	ldrb	r3, [r2, #1]
    60d4:	2120      	movs	r1, #32
    60d6:	438b      	bics	r3, r1
    60d8:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    60da:	4a07      	ldr	r2, [pc, #28]	; (60f8 <HardwareProtection+0xac>)
    60dc:	7811      	ldrb	r1, [r2, #0]
    60de:	2301      	movs	r3, #1
    60e0:	430b      	orrs	r3, r1
    60e2:	7013      	strb	r3, [r2, #0]
	}
}
    60e4:	bd10      	pop	{r4, pc}
    60e6:	46c0      	nop			; (mov r8, r8)
    60e8:	20000f2c 	.word	0x20000f2c
    60ec:	0000462d 	.word	0x0000462d
    60f0:	20001098 	.word	0x20001098
    60f4:	00004a05 	.word	0x00004a05
    60f8:	200010bc 	.word	0x200010bc

000060fc <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    60fc:	4b78      	ldr	r3, [pc, #480]	; (62e0 <SoftwareProtection+0x1e4>)
    60fe:	785b      	ldrb	r3, [r3, #1]
    6100:	07db      	lsls	r3, r3, #31
    6102:	d45a      	bmi.n	61ba <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    6104:	4b76      	ldr	r3, [pc, #472]	; (62e0 <SoftwareProtection+0x1e4>)
    6106:	781b      	ldrb	r3, [r3, #0]
    6108:	079b      	lsls	r3, r3, #30
    610a:	d57a      	bpl.n	6202 <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    610c:	4b75      	ldr	r3, [pc, #468]	; (62e4 <SoftwareProtection+0x1e8>)
    610e:	881b      	ldrh	r3, [r3, #0]
    6110:	2b32      	cmp	r3, #50	; 0x32
    6112:	d913      	bls.n	613c <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    6114:	4b74      	ldr	r3, [pc, #464]	; (62e8 <SoftwareProtection+0x1ec>)
    6116:	781b      	ldrb	r3, [r3, #0]
    6118:	3301      	adds	r3, #1
    611a:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    611c:	2b08      	cmp	r3, #8
    611e:	d802      	bhi.n	6126 <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    6120:	4a71      	ldr	r2, [pc, #452]	; (62e8 <SoftwareProtection+0x1ec>)
    6122:	7013      	strb	r3, [r2, #0]
    6124:	e06d      	b.n	6202 <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    6126:	2200      	movs	r2, #0
    6128:	4b6f      	ldr	r3, [pc, #444]	; (62e8 <SoftwareProtection+0x1ec>)
    612a:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    612c:	496c      	ldr	r1, [pc, #432]	; (62e0 <SoftwareProtection+0x1e4>)
    612e:	784a      	ldrb	r2, [r1, #1]
    6130:	2301      	movs	r3, #1
    6132:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    6134:	2204      	movs	r2, #4
    6136:	4313      	orrs	r3, r2
    6138:	704b      	strb	r3, [r1, #1]
    613a:	e062      	b.n	6202 <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    613c:	2200      	movs	r2, #0
    613e:	4b6a      	ldr	r3, [pc, #424]	; (62e8 <SoftwareProtection+0x1ec>)
    6140:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    6142:	4b6a      	ldr	r3, [pc, #424]	; (62ec <SoftwareProtection+0x1f0>)
    6144:	2200      	movs	r2, #0
    6146:	5e9b      	ldrsh	r3, [r3, r2]
    6148:	2b00      	cmp	r3, #0
    614a:	dd30      	ble.n	61ae <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    614c:	2b14      	cmp	r3, #20
    614e:	dd25      	ble.n	619c <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    6150:	4a67      	ldr	r2, [pc, #412]	; (62f0 <SoftwareProtection+0x1f4>)
    6152:	4293      	cmp	r3, r2
    6154:	dd17      	ble.n	6186 <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    6156:	4b67      	ldr	r3, [pc, #412]	; (62f4 <SoftwareProtection+0x1f8>)
    6158:	781b      	ldrb	r3, [r3, #0]
    615a:	3301      	adds	r3, #1
    615c:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    615e:	2b04      	cmp	r3, #4
    6160:	d802      	bhi.n	6168 <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    6162:	4a64      	ldr	r2, [pc, #400]	; (62f4 <SoftwareProtection+0x1f8>)
    6164:	7013      	strb	r3, [r2, #0]
    6166:	e011      	b.n	618c <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    6168:	2300      	movs	r3, #0
    616a:	4a62      	ldr	r2, [pc, #392]	; (62f4 <SoftwareProtection+0x1f8>)
    616c:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    616e:	4a62      	ldr	r2, [pc, #392]	; (62f8 <SoftwareProtection+0x1fc>)
    6170:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    6172:	4b5b      	ldr	r3, [pc, #364]	; (62e0 <SoftwareProtection+0x1e4>)
    6174:	7819      	ldrb	r1, [r3, #0]
    6176:	2210      	movs	r2, #16
    6178:	430a      	orrs	r2, r1
    617a:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    617c:	7859      	ldrb	r1, [r3, #1]
    617e:	2201      	movs	r2, #1
    6180:	430a      	orrs	r2, r1
    6182:	705a      	strb	r2, [r3, #1]
    6184:	e002      	b.n	618c <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    6186:	2200      	movs	r2, #0
    6188:	4b5a      	ldr	r3, [pc, #360]	; (62f4 <SoftwareProtection+0x1f8>)
    618a:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    618c:	4954      	ldr	r1, [pc, #336]	; (62e0 <SoftwareProtection+0x1e4>)
    618e:	780a      	ldrb	r2, [r1, #0]
    6190:	2304      	movs	r3, #4
    6192:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    6194:	22f7      	movs	r2, #247	; 0xf7
    6196:	4013      	ands	r3, r2
    6198:	700b      	strb	r3, [r1, #0]
    619a:	e032      	b.n	6202 <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    619c:	2200      	movs	r2, #0
    619e:	4b55      	ldr	r3, [pc, #340]	; (62f4 <SoftwareProtection+0x1f8>)
    61a0:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    61a2:	4a4f      	ldr	r2, [pc, #316]	; (62e0 <SoftwareProtection+0x1e4>)
    61a4:	7813      	ldrb	r3, [r2, #0]
    61a6:	2104      	movs	r1, #4
    61a8:	438b      	bics	r3, r1
    61aa:	7013      	strb	r3, [r2, #0]
    61ac:	e029      	b.n	6202 <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    61ae:	4a4c      	ldr	r2, [pc, #304]	; (62e0 <SoftwareProtection+0x1e4>)
    61b0:	7813      	ldrb	r3, [r2, #0]
    61b2:	2104      	movs	r1, #4
    61b4:	438b      	bics	r3, r1
    61b6:	7013      	strb	r3, [r2, #0]
    61b8:	e023      	b.n	6202 <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    61ba:	4b49      	ldr	r3, [pc, #292]	; (62e0 <SoftwareProtection+0x1e4>)
    61bc:	781b      	ldrb	r3, [r3, #0]
    61be:	06db      	lsls	r3, r3, #27
    61c0:	d510      	bpl.n	61e4 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    61c2:	4b4d      	ldr	r3, [pc, #308]	; (62f8 <SoftwareProtection+0x1fc>)
    61c4:	881b      	ldrh	r3, [r3, #0]
    61c6:	2b14      	cmp	r3, #20
    61c8:	d91b      	bls.n	6202 <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    61ca:	2200      	movs	r2, #0
    61cc:	4b4a      	ldr	r3, [pc, #296]	; (62f8 <SoftwareProtection+0x1fc>)
    61ce:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    61d0:	4b43      	ldr	r3, [pc, #268]	; (62e0 <SoftwareProtection+0x1e4>)
    61d2:	781a      	ldrb	r2, [r3, #0]
    61d4:	2110      	movs	r1, #16
    61d6:	438a      	bics	r2, r1
    61d8:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    61da:	785a      	ldrb	r2, [r3, #1]
    61dc:	390f      	subs	r1, #15
    61de:	438a      	bics	r2, r1
    61e0:	705a      	strb	r2, [r3, #1]
    61e2:	e00e      	b.n	6202 <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    61e4:	4b3f      	ldr	r3, [pc, #252]	; (62e4 <SoftwareProtection+0x1e8>)
    61e6:	881b      	ldrh	r3, [r3, #0]
    61e8:	2b27      	cmp	r3, #39	; 0x27
    61ea:	d80a      	bhi.n	6202 <SoftwareProtection+0x106>
    61ec:	4b43      	ldr	r3, [pc, #268]	; (62fc <SoftwareProtection+0x200>)
    61ee:	881b      	ldrh	r3, [r3, #0]
    61f0:	2b05      	cmp	r3, #5
    61f2:	d906      	bls.n	6202 <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    61f4:	4a3a      	ldr	r2, [pc, #232]	; (62e0 <SoftwareProtection+0x1e4>)
    61f6:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    61f8:	2101      	movs	r1, #1
    61fa:	438b      	bics	r3, r1
    61fc:	3103      	adds	r1, #3
    61fe:	438b      	bics	r3, r1
    6200:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    6202:	4b37      	ldr	r3, [pc, #220]	; (62e0 <SoftwareProtection+0x1e4>)
    6204:	785b      	ldrb	r3, [r3, #1]
    6206:	079b      	lsls	r3, r3, #30
    6208:	d448      	bmi.n	629c <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    620a:	4b35      	ldr	r3, [pc, #212]	; (62e0 <SoftwareProtection+0x1e4>)
    620c:	781b      	ldrb	r3, [r3, #0]
    620e:	07db      	lsls	r3, r3, #31
    6210:	d564      	bpl.n	62dc <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    6212:	4b34      	ldr	r3, [pc, #208]	; (62e4 <SoftwareProtection+0x1e8>)
    6214:	881b      	ldrh	r3, [r3, #0]
    6216:	2b41      	cmp	r3, #65	; 0x41
    6218:	d913      	bls.n	6242 <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    621a:	4b39      	ldr	r3, [pc, #228]	; (6300 <SoftwareProtection+0x204>)
    621c:	781b      	ldrb	r3, [r3, #0]
    621e:	3301      	adds	r3, #1
    6220:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    6222:	2b08      	cmp	r3, #8
    6224:	d802      	bhi.n	622c <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    6226:	4a36      	ldr	r2, [pc, #216]	; (6300 <SoftwareProtection+0x204>)
    6228:	7013      	strb	r3, [r2, #0]
    622a:	e057      	b.n	62dc <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    622c:	2200      	movs	r2, #0
    622e:	4b34      	ldr	r3, [pc, #208]	; (6300 <SoftwareProtection+0x204>)
    6230:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    6232:	492b      	ldr	r1, [pc, #172]	; (62e0 <SoftwareProtection+0x1e4>)
    6234:	784a      	ldrb	r2, [r1, #1]
    6236:	2302      	movs	r3, #2
    6238:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    623a:	2208      	movs	r2, #8
    623c:	4313      	orrs	r3, r2
    623e:	704b      	strb	r3, [r1, #1]
    6240:	e04c      	b.n	62dc <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    6242:	2200      	movs	r2, #0
    6244:	4b2e      	ldr	r3, [pc, #184]	; (6300 <SoftwareProtection+0x204>)
    6246:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    6248:	4b28      	ldr	r3, [pc, #160]	; (62ec <SoftwareProtection+0x1f0>)
    624a:	2200      	movs	r2, #0
    624c:	5e9b      	ldrsh	r3, [r3, r2]
    624e:	2b00      	cmp	r3, #0
    6250:	da1e      	bge.n	6290 <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    6252:	4923      	ldr	r1, [pc, #140]	; (62e0 <SoftwareProtection+0x1e4>)
    6254:	780a      	ldrb	r2, [r1, #0]
    6256:	2308      	movs	r3, #8
    6258:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    625a:	22fb      	movs	r2, #251	; 0xfb
    625c:	4013      	ands	r3, r2
    625e:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    6260:	4b28      	ldr	r3, [pc, #160]	; (6304 <SoftwareProtection+0x208>)
    6262:	781b      	ldrb	r3, [r3, #0]
    6264:	3301      	adds	r3, #1
    6266:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    6268:	2b04      	cmp	r3, #4
    626a:	d802      	bhi.n	6272 <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    626c:	4a25      	ldr	r2, [pc, #148]	; (6304 <SoftwareProtection+0x208>)
    626e:	7013      	strb	r3, [r2, #0]
    6270:	e034      	b.n	62dc <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    6272:	2300      	movs	r3, #0
    6274:	4a23      	ldr	r2, [pc, #140]	; (6304 <SoftwareProtection+0x208>)
    6276:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    6278:	4a23      	ldr	r2, [pc, #140]	; (6308 <SoftwareProtection+0x20c>)
    627a:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    627c:	4b18      	ldr	r3, [pc, #96]	; (62e0 <SoftwareProtection+0x1e4>)
    627e:	7819      	ldrb	r1, [r3, #0]
    6280:	2220      	movs	r2, #32
    6282:	430a      	orrs	r2, r1
    6284:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    6286:	7859      	ldrb	r1, [r3, #1]
    6288:	2202      	movs	r2, #2
    628a:	430a      	orrs	r2, r1
    628c:	705a      	strb	r2, [r3, #1]
    628e:	e025      	b.n	62dc <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    6290:	4a13      	ldr	r2, [pc, #76]	; (62e0 <SoftwareProtection+0x1e4>)
    6292:	7813      	ldrb	r3, [r2, #0]
    6294:	2108      	movs	r1, #8
    6296:	438b      	bics	r3, r1
    6298:	7013      	strb	r3, [r2, #0]
    629a:	e01f      	b.n	62dc <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    629c:	4b10      	ldr	r3, [pc, #64]	; (62e0 <SoftwareProtection+0x1e4>)
    629e:	781b      	ldrb	r3, [r3, #0]
    62a0:	069b      	lsls	r3, r3, #26
    62a2:	d510      	bpl.n	62c6 <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    62a4:	4b18      	ldr	r3, [pc, #96]	; (6308 <SoftwareProtection+0x20c>)
    62a6:	881b      	ldrh	r3, [r3, #0]
    62a8:	2b14      	cmp	r3, #20
    62aa:	d917      	bls.n	62dc <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    62ac:	2200      	movs	r2, #0
    62ae:	4b16      	ldr	r3, [pc, #88]	; (6308 <SoftwareProtection+0x20c>)
    62b0:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    62b2:	4b0b      	ldr	r3, [pc, #44]	; (62e0 <SoftwareProtection+0x1e4>)
    62b4:	785a      	ldrb	r2, [r3, #1]
    62b6:	2102      	movs	r1, #2
    62b8:	438a      	bics	r2, r1
    62ba:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    62bc:	781a      	ldrb	r2, [r3, #0]
    62be:	311e      	adds	r1, #30
    62c0:	438a      	bics	r2, r1
    62c2:	701a      	strb	r2, [r3, #0]
    62c4:	e00a      	b.n	62dc <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    62c6:	4b07      	ldr	r3, [pc, #28]	; (62e4 <SoftwareProtection+0x1e8>)
    62c8:	881b      	ldrh	r3, [r3, #0]
    62ca:	2b36      	cmp	r3, #54	; 0x36
    62cc:	d806      	bhi.n	62dc <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    62ce:	4a04      	ldr	r2, [pc, #16]	; (62e0 <SoftwareProtection+0x1e4>)
    62d0:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    62d2:	2102      	movs	r1, #2
    62d4:	438b      	bics	r3, r1
    62d6:	3106      	adds	r1, #6
    62d8:	438b      	bics	r3, r1
    62da:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    62dc:	4770      	bx	lr
    62de:	46c0      	nop			; (mov r8, r8)
    62e0:	200010bc 	.word	0x200010bc
    62e4:	20001090 	.word	0x20001090
    62e8:	20000242 	.word	0x20000242
    62ec:	20000f2a 	.word	0x20000f2a
    62f0:	000013e9 	.word	0x000013e9
    62f4:	20000234 	.word	0x20000234
    62f8:	20000238 	.word	0x20000238
    62fc:	20000e0c 	.word	0x20000e0c
    6300:	20000235 	.word	0x20000235
    6304:	20000236 	.word	0x20000236
    6308:	20000246 	.word	0x20000246

0000630c <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    630c:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    630e:	4b3c      	ldr	r3, [pc, #240]	; (6400 <SoftMeansureControl+0xf4>)
    6310:	881a      	ldrh	r2, [r3, #0]
    6312:	4b3c      	ldr	r3, [pc, #240]	; (6404 <SoftMeansureControl+0xf8>)
    6314:	881b      	ldrh	r3, [r3, #0]
    6316:	1ad0      	subs	r0, r2, r3
    6318:	493b      	ldr	r1, [pc, #236]	; (6408 <SoftMeansureControl+0xfc>)
    631a:	4288      	cmp	r0, r1
    631c:	dd02      	ble.n	6324 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    631e:	493b      	ldr	r1, [pc, #236]	; (640c <SoftMeansureControl+0x100>)
    6320:	8809      	ldrh	r1, [r1, #0]
    6322:	e003      	b.n	632c <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    6324:	4939      	ldr	r1, [pc, #228]	; (640c <SoftMeansureControl+0x100>)
    6326:	8808      	ldrh	r0, [r1, #0]
    6328:	4939      	ldr	r1, [pc, #228]	; (6410 <SoftMeansureControl+0x104>)
    632a:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    632c:	4939      	ldr	r1, [pc, #228]	; (6414 <SoftMeansureControl+0x108>)
    632e:	428b      	cmp	r3, r1
    6330:	d80d      	bhi.n	634e <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    6332:	4936      	ldr	r1, [pc, #216]	; (640c <SoftMeansureControl+0x100>)
    6334:	8809      	ldrh	r1, [r1, #0]
    6336:	4838      	ldr	r0, [pc, #224]	; (6418 <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    6338:	8800      	ldrh	r0, [r0, #0]
    633a:	1a09      	subs	r1, r1, r0
    633c:	b289      	uxth	r1, r1
    633e:	2978      	cmp	r1, #120	; 0x78
    6340:	d909      	bls.n	6356 <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    6342:	4836      	ldr	r0, [pc, #216]	; (641c <SoftMeansureControl+0x110>)
    6344:	7804      	ldrb	r4, [r0, #0]
    6346:	2102      	movs	r1, #2
    6348:	4321      	orrs	r1, r4
    634a:	7001      	strb	r1, [r0, #0]
    634c:	e003      	b.n	6356 <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    634e:	492f      	ldr	r1, [pc, #188]	; (640c <SoftMeansureControl+0x100>)
    6350:	8808      	ldrh	r0, [r1, #0]
    6352:	4931      	ldr	r1, [pc, #196]	; (6418 <SoftMeansureControl+0x10c>)
    6354:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    6356:	4932      	ldr	r1, [pc, #200]	; (6420 <SoftMeansureControl+0x114>)
    6358:	428a      	cmp	r2, r1
    635a:	d90d      	bls.n	6378 <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    635c:	492b      	ldr	r1, [pc, #172]	; (640c <SoftMeansureControl+0x100>)
    635e:	8809      	ldrh	r1, [r1, #0]
    6360:	4830      	ldr	r0, [pc, #192]	; (6424 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    6362:	8800      	ldrh	r0, [r0, #0]
    6364:	1a09      	subs	r1, r1, r0
    6366:	b289      	uxth	r1, r1
    6368:	2978      	cmp	r1, #120	; 0x78
    636a:	d909      	bls.n	6380 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    636c:	482b      	ldr	r0, [pc, #172]	; (641c <SoftMeansureControl+0x110>)
    636e:	7804      	ldrb	r4, [r0, #0]
    6370:	2102      	movs	r1, #2
    6372:	4321      	orrs	r1, r4
    6374:	7001      	strb	r1, [r0, #0]
    6376:	e003      	b.n	6380 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    6378:	4924      	ldr	r1, [pc, #144]	; (640c <SoftMeansureControl+0x100>)
    637a:	8808      	ldrh	r0, [r1, #0]
    637c:	4929      	ldr	r1, [pc, #164]	; (6424 <SoftMeansureControl+0x118>)
    637e:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    6380:	4929      	ldr	r1, [pc, #164]	; (6428 <SoftMeansureControl+0x11c>)
    6382:	428b      	cmp	r3, r1
    6384:	d802      	bhi.n	638c <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    6386:	4921      	ldr	r1, [pc, #132]	; (640c <SoftMeansureControl+0x100>)
    6388:	8809      	ldrh	r1, [r1, #0]
    638a:	e003      	b.n	6394 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    638c:	491f      	ldr	r1, [pc, #124]	; (640c <SoftMeansureControl+0x100>)
    638e:	8808      	ldrh	r0, [r1, #0]
    6390:	4926      	ldr	r1, [pc, #152]	; (642c <SoftMeansureControl+0x120>)
    6392:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    6394:	4926      	ldr	r1, [pc, #152]	; (6430 <SoftMeansureControl+0x124>)
    6396:	428b      	cmp	r3, r1
    6398:	d80d      	bhi.n	63b6 <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    639a:	4b1c      	ldr	r3, [pc, #112]	; (640c <SoftMeansureControl+0x100>)
    639c:	881b      	ldrh	r3, [r3, #0]
    639e:	4925      	ldr	r1, [pc, #148]	; (6434 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    63a0:	8809      	ldrh	r1, [r1, #0]
    63a2:	1a5b      	subs	r3, r3, r1
    63a4:	b29b      	uxth	r3, r3
    63a6:	2b08      	cmp	r3, #8
    63a8:	d90e      	bls.n	63c8 <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    63aa:	4923      	ldr	r1, [pc, #140]	; (6438 <SoftMeansureControl+0x12c>)
    63ac:	7808      	ldrb	r0, [r1, #0]
    63ae:	2340      	movs	r3, #64	; 0x40
    63b0:	4303      	orrs	r3, r0
    63b2:	700b      	strb	r3, [r1, #0]
    63b4:	e008      	b.n	63c8 <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    63b6:	4b15      	ldr	r3, [pc, #84]	; (640c <SoftMeansureControl+0x100>)
    63b8:	8819      	ldrh	r1, [r3, #0]
    63ba:	4b1e      	ldr	r3, [pc, #120]	; (6434 <SoftMeansureControl+0x128>)
    63bc:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    63be:	491e      	ldr	r1, [pc, #120]	; (6438 <SoftMeansureControl+0x12c>)
    63c0:	780b      	ldrb	r3, [r1, #0]
    63c2:	2040      	movs	r0, #64	; 0x40
    63c4:	4383      	bics	r3, r0
    63c6:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    63c8:	4b1c      	ldr	r3, [pc, #112]	; (643c <SoftMeansureControl+0x130>)
    63ca:	429a      	cmp	r2, r3
    63cc:	d90e      	bls.n	63ec <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    63ce:	4b0f      	ldr	r3, [pc, #60]	; (640c <SoftMeansureControl+0x100>)
    63d0:	881b      	ldrh	r3, [r3, #0]
    63d2:	4a18      	ldr	r2, [pc, #96]	; (6434 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    63d4:	8812      	ldrh	r2, [r2, #0]
    63d6:	1a9b      	subs	r3, r3, r2
    63d8:	b29b      	uxth	r3, r3
    63da:	2b08      	cmp	r3, #8
    63dc:	d90f      	bls.n	63fe <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    63de:	4a16      	ldr	r2, [pc, #88]	; (6438 <SoftMeansureControl+0x12c>)
    63e0:	7813      	ldrb	r3, [r2, #0]
    63e2:	2180      	movs	r1, #128	; 0x80
    63e4:	4249      	negs	r1, r1
    63e6:	430b      	orrs	r3, r1
    63e8:	7013      	strb	r3, [r2, #0]
    63ea:	e008      	b.n	63fe <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    63ec:	4a12      	ldr	r2, [pc, #72]	; (6438 <SoftMeansureControl+0x12c>)
    63ee:	7813      	ldrb	r3, [r2, #0]
    63f0:	217f      	movs	r1, #127	; 0x7f
    63f2:	400b      	ands	r3, r1
    63f4:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    63f6:	4b05      	ldr	r3, [pc, #20]	; (640c <SoftMeansureControl+0x100>)
    63f8:	881a      	ldrh	r2, [r3, #0]
    63fa:	4b0e      	ldr	r3, [pc, #56]	; (6434 <SoftMeansureControl+0x128>)
    63fc:	801a      	strh	r2, [r3, #0]
	}

}
    63fe:	bd10      	pop	{r4, pc}
    6400:	20000f04 	.word	0x20000f04
    6404:	20000eca 	.word	0x20000eca
    6408:	00000666 	.word	0x00000666
    640c:	20000232 	.word	0x20000232
    6410:	2000023a 	.word	0x2000023a
    6414:	00001332 	.word	0x00001332
    6418:	20000244 	.word	0x20000244
    641c:	20000f8c 	.word	0x20000f8c
    6420:	0000370a 	.word	0x0000370a
    6424:	20000230 	.word	0x20000230
    6428:	00001d6f 	.word	0x00001d6f
    642c:	20000240 	.word	0x20000240
    6430:	00002665 	.word	0x00002665
    6434:	2000023e 	.word	0x2000023e
    6438:	20000f2c 	.word	0x20000f2c
    643c:	00003624 	.word	0x00003624

00006440 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    6440:	4b12      	ldr	r3, [pc, #72]	; (648c <PCB_Protect+0x4c>)
    6442:	881b      	ldrh	r3, [r3, #0]
    6444:	2b6e      	cmp	r3, #110	; 0x6e
    6446:	d911      	bls.n	646c <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    6448:	4b11      	ldr	r3, [pc, #68]	; (6490 <PCB_Protect+0x50>)
    644a:	781b      	ldrb	r3, [r3, #0]
    644c:	3301      	adds	r3, #1
    644e:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    6450:	2b08      	cmp	r3, #8
    6452:	d802      	bhi.n	645a <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    6454:	4a0e      	ldr	r2, [pc, #56]	; (6490 <PCB_Protect+0x50>)
    6456:	7013      	strb	r3, [r2, #0]
    6458:	e017      	b.n	648a <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    645a:	2209      	movs	r2, #9
    645c:	4b0c      	ldr	r3, [pc, #48]	; (6490 <PCB_Protect+0x50>)
    645e:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    6460:	4a0c      	ldr	r2, [pc, #48]	; (6494 <PCB_Protect+0x54>)
    6462:	7851      	ldrb	r1, [r2, #1]
    6464:	2320      	movs	r3, #32
    6466:	430b      	orrs	r3, r1
    6468:	7053      	strb	r3, [r2, #1]
    646a:	e00e      	b.n	648a <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    646c:	2b54      	cmp	r3, #84	; 0x54
    646e:	d80c      	bhi.n	648a <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    6470:	4b07      	ldr	r3, [pc, #28]	; (6490 <PCB_Protect+0x50>)
    6472:	781b      	ldrb	r3, [r3, #0]
    6474:	2b00      	cmp	r3, #0
    6476:	d003      	beq.n	6480 <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    6478:	3b01      	subs	r3, #1
    647a:	4a05      	ldr	r2, [pc, #20]	; (6490 <PCB_Protect+0x50>)
    647c:	7013      	strb	r3, [r2, #0]
    647e:	e004      	b.n	648a <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    6480:	4a04      	ldr	r2, [pc, #16]	; (6494 <PCB_Protect+0x54>)
    6482:	7853      	ldrb	r3, [r2, #1]
    6484:	2120      	movs	r1, #32
    6486:	438b      	bics	r3, r1
    6488:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    648a:	4770      	bx	lr
    648c:	2000109c 	.word	0x2000109c
    6490:	2000023d 	.word	0x2000023d
    6494:	200010bc 	.word	0x200010bc

00006498 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    6498:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    649a:	4b04      	ldr	r3, [pc, #16]	; (64ac <AFE_Control+0x14>)
    649c:	4798      	blx	r3
	SoftwareProtection();//软件保护
    649e:	4b04      	ldr	r3, [pc, #16]	; (64b0 <AFE_Control+0x18>)
    64a0:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    64a2:	4b04      	ldr	r3, [pc, #16]	; (64b4 <AFE_Control+0x1c>)
    64a4:	4798      	blx	r3

	//Cell_Balance(); //均衡
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    64a6:	4b04      	ldr	r3, [pc, #16]	; (64b8 <AFE_Control+0x20>)
    64a8:	4798      	blx	r3
}
    64aa:	bd10      	pop	{r4, pc}
    64ac:	0000604d 	.word	0x0000604d
    64b0:	000060fd 	.word	0x000060fd
    64b4:	0000630d 	.word	0x0000630d
    64b8:	00006441 	.word	0x00006441

000064bc <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    64bc:	b570      	push	{r4, r5, r6, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    64be:	4b2b      	ldr	r3, [pc, #172]	; (656c <SOC+0xb0>)
    64c0:	2200      	movs	r2, #0
    64c2:	5e9a      	ldrsh	r2, [r3, r2]
    64c4:	4b2a      	ldr	r3, [pc, #168]	; (6570 <SOC+0xb4>)
    64c6:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    64c8:	4c2a      	ldr	r4, [pc, #168]	; (6574 <SOC+0xb8>)
    64ca:	6a22      	ldr	r2, [r4, #32]
    64cc:	13db      	asrs	r3, r3, #15
    64ce:	189b      	adds	r3, r3, r2
    64d0:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    64d2:	6a20      	ldr	r0, [r4, #32]
    64d4:	21e1      	movs	r1, #225	; 0xe1
    64d6:	0189      	lsls	r1, r1, #6
    64d8:	4b27      	ldr	r3, [pc, #156]	; (6578 <SOC+0xbc>)
    64da:	4798      	blx	r3
    64dc:	0005      	movs	r5, r0
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    64de:	6a22      	ldr	r2, [r4, #32]
    64e0:	4b26      	ldr	r3, [pc, #152]	; (657c <SOC+0xc0>)
    64e2:	4343      	muls	r3, r0
    64e4:	189b      	adds	r3, r3, r2
    64e6:	6223      	str	r3, [r4, #32]
	
    //添加计算累积充电量和累积放电量
	if (tmp_cap >= 0)
    64e8:	2800      	cmp	r0, #0
    64ea:	db10      	blt.n	650e <SOC+0x52>
	{
		CHG_Val = CHG_Val + tmp_cap;
    64ec:	4b24      	ldr	r3, [pc, #144]	; (6580 <SOC+0xc4>)
    64ee:	681a      	ldr	r2, [r3, #0]
    64f0:	1880      	adds	r0, r0, r2
    64f2:	6018      	str	r0, [r3, #0]
		if (CHG_Val - CHG_Val_Bak >= 100 )
    64f4:	4b23      	ldr	r3, [pc, #140]	; (6584 <SOC+0xc8>)
    64f6:	681b      	ldr	r3, [r3, #0]
    64f8:	1ac3      	subs	r3, r0, r3
    64fa:	2b63      	cmp	r3, #99	; 0x63
    64fc:	d917      	bls.n	652e <SOC+0x72>
		{
			Write_Time_or_mAh(CHG_Val,CHG_FLAG);
    64fe:	2102      	movs	r1, #2
    6500:	4b21      	ldr	r3, [pc, #132]	; (6588 <SOC+0xcc>)
    6502:	4798      	blx	r3
			CHG_Val_Bak = CHG_Val;
    6504:	4b1e      	ldr	r3, [pc, #120]	; (6580 <SOC+0xc4>)
    6506:	681a      	ldr	r2, [r3, #0]
    6508:	4b1e      	ldr	r3, [pc, #120]	; (6584 <SOC+0xc8>)
    650a:	601a      	str	r2, [r3, #0]
    650c:	e00f      	b.n	652e <SOC+0x72>
		}
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    650e:	4b1f      	ldr	r3, [pc, #124]	; (658c <SOC+0xd0>)
    6510:	681a      	ldr	r2, [r3, #0]
    6512:	1a10      	subs	r0, r2, r0
    6514:	6018      	str	r0, [r3, #0]
		if (DCH_Val - DCH_Val_Bak >=100 )
    6516:	4b1e      	ldr	r3, [pc, #120]	; (6590 <SOC+0xd4>)
    6518:	681b      	ldr	r3, [r3, #0]
    651a:	1ac3      	subs	r3, r0, r3
    651c:	2b63      	cmp	r3, #99	; 0x63
    651e:	d906      	bls.n	652e <SOC+0x72>
		{
			Write_Time_or_mAh(DCH_Val,DCH_FLAG);
    6520:	2101      	movs	r1, #1
    6522:	4b19      	ldr	r3, [pc, #100]	; (6588 <SOC+0xcc>)
    6524:	4798      	blx	r3
			DCH_Val_Bak = DCH_Val;
    6526:	4b19      	ldr	r3, [pc, #100]	; (658c <SOC+0xd0>)
    6528:	681a      	ldr	r2, [r3, #0]
    652a:	4b19      	ldr	r3, [pc, #100]	; (6590 <SOC+0xd4>)
    652c:	601a      	str	r2, [r3, #0]
		}
	}
	
	if(tmp_cap>-30)
    652e:	002b      	movs	r3, r5
    6530:	331d      	adds	r3, #29
    6532:	db03      	blt.n	653c <SOC+0x80>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    6534:	4a0f      	ldr	r2, [pc, #60]	; (6574 <SOC+0xb8>)
    6536:	6853      	ldr	r3, [r2, #4]
    6538:	18ed      	adds	r5, r5, r3
    653a:	6055      	str	r5, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    653c:	4b0d      	ldr	r3, [pc, #52]	; (6574 <SOC+0xb8>)
    653e:	685b      	ldr	r3, [r3, #4]
    6540:	2b00      	cmp	r3, #0
    6542:	dd03      	ble.n	654c <SOC+0x90>
	{
		g_sys_cap.val.cap_val3 = 0;
    6544:	2200      	movs	r2, #0
    6546:	4b0b      	ldr	r3, [pc, #44]	; (6574 <SOC+0xb8>)
    6548:	60da      	str	r2, [r3, #12]
    654a:	e00d      	b.n	6568 <SOC+0xac>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    654c:	4b09      	ldr	r3, [pc, #36]	; (6574 <SOC+0xb8>)
    654e:	6859      	ldr	r1, [r3, #4]
    6550:	68da      	ldr	r2, [r3, #12]
    6552:	188a      	adds	r2, r1, r2
    6554:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    6556:	2200      	movs	r2, #0
    6558:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    655a:	68da      	ldr	r2, [r3, #12]
    655c:	4b0d      	ldr	r3, [pc, #52]	; (6594 <SOC+0xd8>)
    655e:	429a      	cmp	r2, r3
    6560:	da02      	bge.n	6568 <SOC+0xac>
		{
			g_sys_cap.val.cap_val3  = -1200;
    6562:	001a      	movs	r2, r3
    6564:	4b03      	ldr	r3, [pc, #12]	; (6574 <SOC+0xb8>)
    6566:	60da      	str	r2, [r3, #12]
		}
	}
    6568:	bd70      	pop	{r4, r5, r6, pc}
    656a:	46c0      	nop			; (mov r8, r8)
    656c:	20000f2a 	.word	0x20000f2a
    6570:	0002bf20 	.word	0x0002bf20
    6574:	20000ed0 	.word	0x20000ed0
    6578:	00009729 	.word	0x00009729
    657c:	ffffc7c0 	.word	0xffffc7c0
    6580:	20000f00 	.word	0x20000f00
    6584:	20000f08 	.word	0x20000f08
    6588:	00005c0d 	.word	0x00005c0d
    658c:	20000f24 	.word	0x20000f24
    6590:	20000f10 	.word	0x20000f10
    6594:	fffffb50 	.word	0xfffffb50

00006598 <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    6598:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    659a:	4a29      	ldr	r2, [pc, #164]	; (6640 <Sys_250ms_tick+0xa8>)
    659c:	8813      	ldrh	r3, [r2, #0]
    659e:	3301      	adds	r3, #1
    65a0:	b29b      	uxth	r3, r3
    65a2:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    65a4:	4a27      	ldr	r2, [pc, #156]	; (6644 <Sys_250ms_tick+0xac>)
    65a6:	7813      	ldrb	r3, [r2, #0]
    65a8:	3301      	adds	r3, #1
    65aa:	7013      	strb	r3, [r2, #0]

	SOC();
    65ac:	4b26      	ldr	r3, [pc, #152]	; (6648 <Sys_250ms_tick+0xb0>)
    65ae:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    65b0:	4b26      	ldr	r3, [pc, #152]	; (664c <Sys_250ms_tick+0xb4>)
    65b2:	781b      	ldrb	r3, [r3, #0]
    65b4:	069a      	lsls	r2, r3, #26
    65b6:	d505      	bpl.n	65c4 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    65b8:	4925      	ldr	r1, [pc, #148]	; (6650 <Sys_250ms_tick+0xb8>)
    65ba:	780a      	ldrb	r2, [r1, #0]
    65bc:	3201      	adds	r2, #1
    65be:	b2d2      	uxtb	r2, r2
    65c0:	700a      	strb	r2, [r1, #0]
    65c2:	e006      	b.n	65d2 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    65c4:	4a22      	ldr	r2, [pc, #136]	; (6650 <Sys_250ms_tick+0xb8>)
    65c6:	7812      	ldrb	r2, [r2, #0]
    65c8:	2a2d      	cmp	r2, #45	; 0x2d
    65ca:	d002      	beq.n	65d2 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    65cc:	2100      	movs	r1, #0
    65ce:	4a20      	ldr	r2, [pc, #128]	; (6650 <Sys_250ms_tick+0xb8>)
    65d0:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    65d2:	065a      	lsls	r2, r3, #25
    65d4:	d505      	bpl.n	65e2 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    65d6:	491f      	ldr	r1, [pc, #124]	; (6654 <Sys_250ms_tick+0xbc>)
    65d8:	780a      	ldrb	r2, [r1, #0]
    65da:	3201      	adds	r2, #1
    65dc:	b2d2      	uxtb	r2, r2
    65de:	700a      	strb	r2, [r1, #0]
    65e0:	e006      	b.n	65f0 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    65e2:	4a1c      	ldr	r2, [pc, #112]	; (6654 <Sys_250ms_tick+0xbc>)
    65e4:	7812      	ldrb	r2, [r2, #0]
    65e6:	2a2d      	cmp	r2, #45	; 0x2d
    65e8:	d002      	beq.n	65f0 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    65ea:	2100      	movs	r1, #0
    65ec:	4a19      	ldr	r2, [pc, #100]	; (6654 <Sys_250ms_tick+0xbc>)
    65ee:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    65f0:	06db      	lsls	r3, r3, #27
    65f2:	d505      	bpl.n	6600 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    65f4:	4a18      	ldr	r2, [pc, #96]	; (6658 <Sys_250ms_tick+0xc0>)
    65f6:	7813      	ldrb	r3, [r2, #0]
    65f8:	3301      	adds	r3, #1
    65fa:	b2db      	uxtb	r3, r3
    65fc:	7013      	strb	r3, [r2, #0]
    65fe:	e006      	b.n	660e <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    6600:	4b15      	ldr	r3, [pc, #84]	; (6658 <Sys_250ms_tick+0xc0>)
    6602:	781b      	ldrb	r3, [r3, #0]
    6604:	2b2d      	cmp	r3, #45	; 0x2d
    6606:	d002      	beq.n	660e <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    6608:	2200      	movs	r2, #0
    660a:	4b13      	ldr	r3, [pc, #76]	; (6658 <Sys_250ms_tick+0xc0>)
    660c:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    660e:	4b13      	ldr	r3, [pc, #76]	; (665c <Sys_250ms_tick+0xc4>)
    6610:	781b      	ldrb	r3, [r3, #0]
    6612:	069a      	lsls	r2, r3, #26
    6614:	d504      	bpl.n	6620 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    6616:	4912      	ldr	r1, [pc, #72]	; (6660 <Sys_250ms_tick+0xc8>)
    6618:	880a      	ldrh	r2, [r1, #0]
    661a:	3201      	adds	r2, #1
    661c:	800a      	strh	r2, [r1, #0]
    661e:	e002      	b.n	6626 <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    6620:	2100      	movs	r1, #0
    6622:	4a0f      	ldr	r2, [pc, #60]	; (6660 <Sys_250ms_tick+0xc8>)
    6624:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    6626:	06db      	lsls	r3, r3, #27
    6628:	d504      	bpl.n	6634 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    662a:	4a0e      	ldr	r2, [pc, #56]	; (6664 <Sys_250ms_tick+0xcc>)
    662c:	8813      	ldrh	r3, [r2, #0]
    662e:	3301      	adds	r3, #1
    6630:	8013      	strh	r3, [r2, #0]
    6632:	e002      	b.n	663a <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    6634:	2200      	movs	r2, #0
    6636:	4b0b      	ldr	r3, [pc, #44]	; (6664 <Sys_250ms_tick+0xcc>)
    6638:	801a      	strh	r2, [r3, #0]
	}
	
	SysLED_Display();
    663a:	4b0b      	ldr	r3, [pc, #44]	; (6668 <Sys_250ms_tick+0xd0>)
    663c:	4798      	blx	r3
}
    663e:	bd10      	pop	{r4, pc}
    6640:	20000232 	.word	0x20000232
    6644:	2000023c 	.word	0x2000023c
    6648:	000064bd 	.word	0x000064bd
    664c:	20001098 	.word	0x20001098
    6650:	200010bf 	.word	0x200010bf
    6654:	200010be 	.word	0x200010be
    6658:	20001096 	.word	0x20001096
    665c:	200010bc 	.word	0x200010bc
    6660:	20000246 	.word	0x20000246
    6664:	20000238 	.word	0x20000238
    6668:	00008f29 	.word	0x00008f29

0000666c <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    666c:	b5f0      	push	{r4, r5, r6, r7, lr}
    666e:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    6670:	4b10      	ldr	r3, [pc, #64]	; (66b4 <VbatToSoc+0x48>)
    6672:	429c      	cmp	r4, r3
    6674:	d01a      	beq.n	66ac <VbatToSoc+0x40>
    6676:	2032      	movs	r0, #50	; 0x32
    6678:	2165      	movs	r1, #101	; 0x65
    667a:	2200      	movs	r2, #0
    667c:	4e0e      	ldr	r6, [pc, #56]	; (66b8 <VbatToSoc+0x4c>)
    667e:	25ff      	movs	r5, #255	; 0xff
    6680:	e00c      	b.n	669c <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    6682:	1853      	adds	r3, r2, r1
    6684:	0fd8      	lsrs	r0, r3, #31
    6686:	18c3      	adds	r3, r0, r3
    6688:	105b      	asrs	r3, r3, #1
    668a:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    668c:	402b      	ands	r3, r5
    668e:	005b      	lsls	r3, r3, #1
    6690:	5b9b      	ldrh	r3, [r3, r6]
    6692:	42a3      	cmp	r3, r4
    6694:	d00d      	beq.n	66b2 <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    6696:	1a8f      	subs	r7, r1, r2
    6698:	2f01      	cmp	r7, #1
    669a:	d009      	beq.n	66b0 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    669c:	429c      	cmp	r4, r3
    669e:	d301      	bcc.n	66a4 <VbatToSoc+0x38>
    66a0:	0002      	movs	r2, r0
    66a2:	e000      	b.n	66a6 <VbatToSoc+0x3a>
    66a4:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    66a6:	4291      	cmp	r1, r2
    66a8:	d8eb      	bhi.n	6682 <VbatToSoc+0x16>
    66aa:	e002      	b.n	66b2 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    66ac:	2032      	movs	r0, #50	; 0x32
    66ae:	e000      	b.n	66b2 <VbatToSoc+0x46>
    66b0:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    66b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66b4:	00000e66 	.word	0x00000e66
    66b8:	00009b1c 	.word	0x00009b1c

000066bc <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    66bc:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    66be:	4bbc      	ldr	r3, [pc, #752]	; (69b0 <Cap_Update_Check+0x2f4>)
    66c0:	881b      	ldrh	r3, [r3, #0]
    66c2:	33b5      	adds	r3, #181	; 0xb5
    66c4:	b29b      	uxth	r3, r3
    66c6:	22b5      	movs	r2, #181	; 0xb5
    66c8:	0052      	lsls	r2, r2, #1
    66ca:	4293      	cmp	r3, r2
    66cc:	d85b      	bhi.n	6786 <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    66ce:	4ab9      	ldr	r2, [pc, #740]	; (69b4 <Cap_Update_Check+0x2f8>)
    66d0:	7853      	ldrb	r3, [r2, #1]
    66d2:	2110      	movs	r1, #16
    66d4:	438b      	bics	r3, r1
    66d6:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    66d8:	2200      	movs	r2, #0
    66da:	4bb7      	ldr	r3, [pc, #732]	; (69b8 <Cap_Update_Check+0x2fc>)
    66dc:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    66de:	4bb7      	ldr	r3, [pc, #732]	; (69bc <Cap_Update_Check+0x300>)
    66e0:	881b      	ldrh	r3, [r3, #0]
    66e2:	2b00      	cmp	r3, #0
    66e4:	d12c      	bne.n	6740 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    66e6:	4bb6      	ldr	r3, [pc, #728]	; (69c0 <Cap_Update_Check+0x304>)
    66e8:	8818      	ldrh	r0, [r3, #0]
    66ea:	4bb6      	ldr	r3, [pc, #728]	; (69c4 <Cap_Update_Check+0x308>)
    66ec:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    66ee:	3201      	adds	r2, #1
    66f0:	4bb2      	ldr	r3, [pc, #712]	; (69bc <Cap_Update_Check+0x300>)
    66f2:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    66f4:	4bb4      	ldr	r3, [pc, #720]	; (69c8 <Cap_Update_Check+0x30c>)
    66f6:	4358      	muls	r0, r3
    66f8:	0b80      	lsrs	r0, r0, #14
    66fa:	4bb4      	ldr	r3, [pc, #720]	; (69cc <Cap_Update_Check+0x310>)
    66fc:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    66fe:	4bb4      	ldr	r3, [pc, #720]	; (69d0 <Cap_Update_Check+0x314>)
    6700:	7c9b      	ldrb	r3, [r3, #18]
    6702:	b2db      	uxtb	r3, r3
    6704:	4298      	cmp	r0, r3
    6706:	d905      	bls.n	6714 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    6708:	4bb1      	ldr	r3, [pc, #708]	; (69d0 <Cap_Update_Check+0x314>)
    670a:	7c9b      	ldrb	r3, [r3, #18]
    670c:	1ac0      	subs	r0, r0, r3
    670e:	4bb1      	ldr	r3, [pc, #708]	; (69d4 <Cap_Update_Check+0x318>)
    6710:	8018      	strh	r0, [r3, #0]
    6712:	e004      	b.n	671e <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    6714:	4bae      	ldr	r3, [pc, #696]	; (69d0 <Cap_Update_Check+0x314>)
    6716:	7c9b      	ldrb	r3, [r3, #18]
    6718:	1a18      	subs	r0, r3, r0
    671a:	4bae      	ldr	r3, [pc, #696]	; (69d4 <Cap_Update_Check+0x318>)
    671c:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    671e:	4bad      	ldr	r3, [pc, #692]	; (69d4 <Cap_Update_Check+0x318>)
    6720:	8819      	ldrh	r1, [r3, #0]
    6722:	2900      	cmp	r1, #0
    6724:	d008      	beq.n	6738 <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    6726:	4349      	muls	r1, r1
    6728:	b289      	uxth	r1, r1
    672a:	2096      	movs	r0, #150	; 0x96
    672c:	0100      	lsls	r0, r0, #4
    672e:	4baa      	ldr	r3, [pc, #680]	; (69d8 <Cap_Update_Check+0x31c>)
    6730:	4798      	blx	r3
    6732:	4ba8      	ldr	r3, [pc, #672]	; (69d4 <Cap_Update_Check+0x318>)
    6734:	8018      	strh	r0, [r3, #0]
    6736:	e039      	b.n	67ac <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    6738:	2278      	movs	r2, #120	; 0x78
    673a:	4ba6      	ldr	r3, [pc, #664]	; (69d4 <Cap_Update_Check+0x318>)
    673c:	801a      	strh	r2, [r3, #0]
    673e:	e035      	b.n	67ac <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    6740:	3301      	adds	r3, #1
    6742:	b29b      	uxth	r3, r3
    6744:	4a9d      	ldr	r2, [pc, #628]	; (69bc <Cap_Update_Check+0x300>)
    6746:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    6748:	4aa2      	ldr	r2, [pc, #648]	; (69d4 <Cap_Update_Check+0x318>)
    674a:	8812      	ldrh	r2, [r2, #0]
    674c:	429a      	cmp	r2, r3
    674e:	d22d      	bcs.n	67ac <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    6750:	4b9b      	ldr	r3, [pc, #620]	; (69c0 <Cap_Update_Check+0x304>)
    6752:	881a      	ldrh	r2, [r3, #0]
    6754:	4b9b      	ldr	r3, [pc, #620]	; (69c4 <Cap_Update_Check+0x308>)
    6756:	881b      	ldrh	r3, [r3, #0]
    6758:	429a      	cmp	r2, r3
    675a:	d902      	bls.n	6762 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    675c:	1ad3      	subs	r3, r2, r3
    675e:	b29b      	uxth	r3, r3
    6760:	e001      	b.n	6766 <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    6762:	1a9b      	subs	r3, r3, r2
    6764:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    6766:	22f4      	movs	r2, #244	; 0xf4
    6768:	32ff      	adds	r2, #255	; 0xff
    676a:	4293      	cmp	r3, r2
    676c:	d807      	bhi.n	677e <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    676e:	4a91      	ldr	r2, [pc, #580]	; (69b4 <Cap_Update_Check+0x2f8>)
    6770:	7851      	ldrb	r1, [r2, #1]
    6772:	2302      	movs	r3, #2
    6774:	430b      	orrs	r3, r1
    6776:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    6778:	2201      	movs	r2, #1
    677a:	4b98      	ldr	r3, [pc, #608]	; (69dc <Cap_Update_Check+0x320>)
    677c:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    677e:	2200      	movs	r2, #0
    6780:	4b8e      	ldr	r3, [pc, #568]	; (69bc <Cap_Update_Check+0x300>)
    6782:	801a      	strh	r2, [r3, #0]
    6784:	e012      	b.n	67ac <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    6786:	4b8c      	ldr	r3, [pc, #560]	; (69b8 <Cap_Update_Check+0x2fc>)
    6788:	781b      	ldrb	r3, [r3, #0]
    678a:	3301      	adds	r3, #1
    678c:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    678e:	2b03      	cmp	r3, #3
    6790:	d802      	bhi.n	6798 <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    6792:	4a89      	ldr	r2, [pc, #548]	; (69b8 <Cap_Update_Check+0x2fc>)
    6794:	7013      	strb	r3, [r2, #0]
    6796:	e009      	b.n	67ac <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    6798:	2300      	movs	r3, #0
    679a:	4a87      	ldr	r2, [pc, #540]	; (69b8 <Cap_Update_Check+0x2fc>)
    679c:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    679e:	4a87      	ldr	r2, [pc, #540]	; (69bc <Cap_Update_Check+0x300>)
    67a0:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    67a2:	4a84      	ldr	r2, [pc, #528]	; (69b4 <Cap_Update_Check+0x2f8>)
    67a4:	7851      	ldrb	r1, [r2, #1]
    67a6:	2310      	movs	r3, #16
    67a8:	430b      	orrs	r3, r1
    67aa:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    67ac:	4b8c      	ldr	r3, [pc, #560]	; (69e0 <Cap_Update_Check+0x324>)
    67ae:	881b      	ldrh	r3, [r3, #0]
    67b0:	2b0a      	cmp	r3, #10
    67b2:	d800      	bhi.n	67b6 <Cap_Update_Check+0xfa>
    67b4:	e09d      	b.n	68f2 <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    67b6:	4b7e      	ldr	r3, [pc, #504]	; (69b0 <Cap_Update_Check+0x2f4>)
    67b8:	881c      	ldrh	r4, [r3, #0]
    67ba:	4b8a      	ldr	r3, [pc, #552]	; (69e4 <Cap_Update_Check+0x328>)
    67bc:	18e3      	adds	r3, r4, r3
    67be:	b29b      	uxth	r3, r3
    67c0:	229f      	movs	r2, #159	; 0x9f
    67c2:	00d2      	lsls	r2, r2, #3
    67c4:	4293      	cmp	r3, r2
    67c6:	d84f      	bhi.n	6868 <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    67c8:	4b87      	ldr	r3, [pc, #540]	; (69e8 <Cap_Update_Check+0x32c>)
    67ca:	781b      	ldrb	r3, [r3, #0]
    67cc:	2b00      	cmp	r3, #0
    67ce:	d107      	bne.n	67e0 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    67d0:	4b7b      	ldr	r3, [pc, #492]	; (69c0 <Cap_Update_Check+0x304>)
    67d2:	881a      	ldrh	r2, [r3, #0]
    67d4:	4b85      	ldr	r3, [pc, #532]	; (69ec <Cap_Update_Check+0x330>)
    67d6:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    67d8:	2201      	movs	r2, #1
    67da:	4b83      	ldr	r3, [pc, #524]	; (69e8 <Cap_Update_Check+0x32c>)
    67dc:	701a      	strb	r2, [r3, #0]
    67de:	e046      	b.n	686e <Cap_Update_Check+0x1b2>
    67e0:	3301      	adds	r3, #1
    67e2:	b2db      	uxtb	r3, r3
    67e4:	4a80      	ldr	r2, [pc, #512]	; (69e8 <Cap_Update_Check+0x32c>)
    67e6:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    67e8:	2b28      	cmp	r3, #40	; 0x28
    67ea:	d940      	bls.n	686e <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    67ec:	4b7f      	ldr	r3, [pc, #508]	; (69ec <Cap_Update_Check+0x330>)
    67ee:	881b      	ldrh	r3, [r3, #0]
    67f0:	4a73      	ldr	r2, [pc, #460]	; (69c0 <Cap_Update_Check+0x304>)
    67f2:	8812      	ldrh	r2, [r2, #0]
    67f4:	4293      	cmp	r3, r2
    67f6:	d933      	bls.n	6860 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    67f8:	1a9b      	subs	r3, r3, r2
    67fa:	b29b      	uxth	r3, r3
    67fc:	21f4      	movs	r1, #244	; 0xf4
    67fe:	31ff      	adds	r1, #255	; 0xff
    6800:	428b      	cmp	r3, r1
    6802:	d82d      	bhi.n	6860 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    6804:	4d70      	ldr	r5, [pc, #448]	; (69c8 <Cap_Update_Check+0x30c>)
    6806:	436a      	muls	r2, r5
    6808:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    680a:	b2a8      	uxth	r0, r5
    680c:	4b6f      	ldr	r3, [pc, #444]	; (69cc <Cap_Update_Check+0x310>)
    680e:	4798      	blx	r3
						if(capacity_volt<3200)
    6810:	4b77      	ldr	r3, [pc, #476]	; (69f0 <Cap_Update_Check+0x334>)
    6812:	429d      	cmp	r5, r3
    6814:	d812      	bhi.n	683c <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    6816:	4b6e      	ldr	r3, [pc, #440]	; (69d0 <Cap_Update_Check+0x314>)
    6818:	7c9b      	ldrb	r3, [r3, #18]
    681a:	3b05      	subs	r3, #5
    681c:	4298      	cmp	r0, r3
    681e:	d21f      	bcs.n	6860 <Cap_Update_Check+0x1a4>
    6820:	4b6b      	ldr	r3, [pc, #428]	; (69d0 <Cap_Update_Check+0x314>)
    6822:	7c9b      	ldrb	r3, [r3, #18]
    6824:	b2db      	uxtb	r3, r3
    6826:	2b05      	cmp	r3, #5
    6828:	d91a      	bls.n	6860 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    682a:	4a62      	ldr	r2, [pc, #392]	; (69b4 <Cap_Update_Check+0x2f8>)
    682c:	7851      	ldrb	r1, [r2, #1]
    682e:	2302      	movs	r3, #2
    6830:	430b      	orrs	r3, r1
    6832:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    6834:	2205      	movs	r2, #5
    6836:	4b69      	ldr	r3, [pc, #420]	; (69dc <Cap_Update_Check+0x320>)
    6838:	701a      	strb	r2, [r3, #0]
    683a:	e011      	b.n	6860 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    683c:	4b64      	ldr	r3, [pc, #400]	; (69d0 <Cap_Update_Check+0x314>)
    683e:	7c9b      	ldrb	r3, [r3, #18]
    6840:	3b0f      	subs	r3, #15
    6842:	4298      	cmp	r0, r3
    6844:	d20c      	bcs.n	6860 <Cap_Update_Check+0x1a4>
    6846:	4b62      	ldr	r3, [pc, #392]	; (69d0 <Cap_Update_Check+0x314>)
    6848:	7c9b      	ldrb	r3, [r3, #18]
    684a:	b2db      	uxtb	r3, r3
    684c:	2b0f      	cmp	r3, #15
    684e:	d907      	bls.n	6860 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    6850:	4a58      	ldr	r2, [pc, #352]	; (69b4 <Cap_Update_Check+0x2f8>)
    6852:	7851      	ldrb	r1, [r2, #1]
    6854:	2302      	movs	r3, #2
    6856:	430b      	orrs	r3, r1
    6858:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    685a:	220f      	movs	r2, #15
    685c:	4b5f      	ldr	r3, [pc, #380]	; (69dc <Cap_Update_Check+0x320>)
    685e:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    6860:	2200      	movs	r2, #0
    6862:	4b61      	ldr	r3, [pc, #388]	; (69e8 <Cap_Update_Check+0x32c>)
    6864:	701a      	strb	r2, [r3, #0]
    6866:	e002      	b.n	686e <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    6868:	2200      	movs	r2, #0
    686a:	4b5f      	ldr	r3, [pc, #380]	; (69e8 <Cap_Update_Check+0x32c>)
    686c:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    686e:	3cb7      	subs	r4, #183	; 0xb7
    6870:	b2a4      	uxth	r4, r4
    6872:	239f      	movs	r3, #159	; 0x9f
    6874:	00db      	lsls	r3, r3, #3
    6876:	429c      	cmp	r4, r3
    6878:	d838      	bhi.n	68ec <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    687a:	4b5e      	ldr	r3, [pc, #376]	; (69f4 <Cap_Update_Check+0x338>)
    687c:	781b      	ldrb	r3, [r3, #0]
    687e:	2b00      	cmp	r3, #0
    6880:	d107      	bne.n	6892 <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    6882:	4b4f      	ldr	r3, [pc, #316]	; (69c0 <Cap_Update_Check+0x304>)
    6884:	881a      	ldrh	r2, [r3, #0]
    6886:	4b59      	ldr	r3, [pc, #356]	; (69ec <Cap_Update_Check+0x330>)
    6888:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    688a:	2201      	movs	r2, #1
    688c:	4b59      	ldr	r3, [pc, #356]	; (69f4 <Cap_Update_Check+0x338>)
    688e:	701a      	strb	r2, [r3, #0]
    6890:	e02f      	b.n	68f2 <Cap_Update_Check+0x236>
    6892:	3301      	adds	r3, #1
    6894:	b2db      	uxtb	r3, r3
    6896:	4a57      	ldr	r2, [pc, #348]	; (69f4 <Cap_Update_Check+0x338>)
    6898:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    689a:	2b28      	cmp	r3, #40	; 0x28
    689c:	d929      	bls.n	68f2 <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    689e:	4b53      	ldr	r3, [pc, #332]	; (69ec <Cap_Update_Check+0x330>)
    68a0:	881b      	ldrh	r3, [r3, #0]
    68a2:	4a47      	ldr	r2, [pc, #284]	; (69c0 <Cap_Update_Check+0x304>)
    68a4:	8812      	ldrh	r2, [r2, #0]
    68a6:	4293      	cmp	r3, r2
    68a8:	d21c      	bcs.n	68e4 <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    68aa:	1ad3      	subs	r3, r2, r3
    68ac:	b29b      	uxth	r3, r3
    68ae:	21f4      	movs	r1, #244	; 0xf4
    68b0:	31ff      	adds	r1, #255	; 0xff
    68b2:	428b      	cmp	r3, r1
    68b4:	d816      	bhi.n	68e4 <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    68b6:	4844      	ldr	r0, [pc, #272]	; (69c8 <Cap_Update_Check+0x30c>)
    68b8:	4350      	muls	r0, r2
    68ba:	0b80      	lsrs	r0, r0, #14
    68bc:	4b43      	ldr	r3, [pc, #268]	; (69cc <Cap_Update_Check+0x310>)
    68be:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    68c0:	4b43      	ldr	r3, [pc, #268]	; (69d0 <Cap_Update_Check+0x314>)
    68c2:	7c9b      	ldrb	r3, [r3, #18]
    68c4:	3b0f      	subs	r3, #15
    68c6:	4298      	cmp	r0, r3
    68c8:	d20c      	bcs.n	68e4 <Cap_Update_Check+0x228>
    68ca:	4b41      	ldr	r3, [pc, #260]	; (69d0 <Cap_Update_Check+0x314>)
    68cc:	7c9b      	ldrb	r3, [r3, #18]
    68ce:	b2db      	uxtb	r3, r3
    68d0:	2b0f      	cmp	r3, #15
    68d2:	d907      	bls.n	68e4 <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    68d4:	4a37      	ldr	r2, [pc, #220]	; (69b4 <Cap_Update_Check+0x2f8>)
    68d6:	7851      	ldrb	r1, [r2, #1]
    68d8:	2302      	movs	r3, #2
    68da:	430b      	orrs	r3, r1
    68dc:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    68de:	220f      	movs	r2, #15
    68e0:	4b3e      	ldr	r3, [pc, #248]	; (69dc <Cap_Update_Check+0x320>)
    68e2:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    68e4:	2200      	movs	r2, #0
    68e6:	4b43      	ldr	r3, [pc, #268]	; (69f4 <Cap_Update_Check+0x338>)
    68e8:	701a      	strb	r2, [r3, #0]
    68ea:	e002      	b.n	68f2 <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    68ec:	2200      	movs	r2, #0
    68ee:	4b41      	ldr	r3, [pc, #260]	; (69f4 <Cap_Update_Check+0x338>)
    68f0:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    68f2:	4b30      	ldr	r3, [pc, #192]	; (69b4 <Cap_Update_Check+0x2f8>)
    68f4:	785b      	ldrb	r3, [r3, #1]
    68f6:	079b      	lsls	r3, r3, #30
    68f8:	d558      	bpl.n	69ac <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    68fa:	4b31      	ldr	r3, [pc, #196]	; (69c0 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    68fc:	8818      	ldrh	r0, [r3, #0]
    68fe:	4b32      	ldr	r3, [pc, #200]	; (69c8 <Cap_Update_Check+0x30c>)
    6900:	4358      	muls	r0, r3
    6902:	0b80      	lsrs	r0, r0, #14
    6904:	4b31      	ldr	r3, [pc, #196]	; (69cc <Cap_Update_Check+0x310>)
    6906:	4798      	blx	r3
    6908:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    690a:	492a      	ldr	r1, [pc, #168]	; (69b4 <Cap_Update_Check+0x2f8>)
    690c:	784c      	ldrb	r4, [r1, #1]
    690e:	2310      	movs	r3, #16
    6910:	4323      	orrs	r3, r4
    6912:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    6914:	4b2e      	ldr	r3, [pc, #184]	; (69d0 <Cap_Update_Check+0x314>)
    6916:	7c9b      	ldrb	r3, [r3, #18]
    6918:	4930      	ldr	r1, [pc, #192]	; (69dc <Cap_Update_Check+0x320>)
    691a:	7809      	ldrb	r1, [r1, #0]
    691c:	1ac3      	subs	r3, r0, r3
    691e:	428b      	cmp	r3, r1
    6920:	dd1a      	ble.n	6958 <Cap_Update_Check+0x29c>
    6922:	4b2b      	ldr	r3, [pc, #172]	; (69d0 <Cap_Update_Check+0x314>)
    6924:	7c9b      	ldrb	r3, [r3, #18]
    6926:	b2db      	uxtb	r3, r3
    6928:	4298      	cmp	r0, r3
    692a:	d915      	bls.n	6958 <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    692c:	4b28      	ldr	r3, [pc, #160]	; (69d0 <Cap_Update_Check+0x314>)
    692e:	7c9b      	ldrb	r3, [r3, #18]
    6930:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    6932:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    6934:	d005      	beq.n	6942 <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    6936:	4d1f      	ldr	r5, [pc, #124]	; (69b4 <Cap_Update_Check+0x2f8>)
    6938:	786c      	ldrb	r4, [r5, #1]
    693a:	2610      	movs	r6, #16
    693c:	43b4      	bics	r4, r6
    693e:	706c      	strb	r4, [r5, #1]
    6940:	e000      	b.n	6944 <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    6942:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    6944:	4d22      	ldr	r5, [pc, #136]	; (69d0 <Cap_Update_Check+0x314>)
    6946:	7dec      	ldrb	r4, [r5, #23]
    6948:	b2db      	uxtb	r3, r3
    694a:	1ae4      	subs	r4, r4, r3
    694c:	b264      	sxtb	r4, r4
    694e:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    6950:	7cac      	ldrb	r4, [r5, #18]
    6952:	18e3      	adds	r3, r4, r3
    6954:	b2db      	uxtb	r3, r3
    6956:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    6958:	4b1d      	ldr	r3, [pc, #116]	; (69d0 <Cap_Update_Check+0x314>)
    695a:	7c9b      	ldrb	r3, [r3, #18]
    695c:	1a1b      	subs	r3, r3, r0
    695e:	4299      	cmp	r1, r3
    6960:	da1f      	bge.n	69a2 <Cap_Update_Check+0x2e6>
    6962:	4b1b      	ldr	r3, [pc, #108]	; (69d0 <Cap_Update_Check+0x314>)
    6964:	7c9b      	ldrb	r3, [r3, #18]
    6966:	b2db      	uxtb	r3, r3
    6968:	429a      	cmp	r2, r3
    696a:	d21a      	bcs.n	69a2 <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    696c:	4b18      	ldr	r3, [pc, #96]	; (69d0 <Cap_Update_Check+0x314>)
    696e:	7c9b      	ldrb	r3, [r3, #18]
    6970:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    6972:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    6974:	d005      	beq.n	6982 <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    6976:	4a0f      	ldr	r2, [pc, #60]	; (69b4 <Cap_Update_Check+0x2f8>)
    6978:	7853      	ldrb	r3, [r2, #1]
    697a:	2110      	movs	r1, #16
    697c:	438b      	bics	r3, r1
    697e:	7053      	strb	r3, [r2, #1]
    6980:	e005      	b.n	698e <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    6982:	4a0c      	ldr	r2, [pc, #48]	; (69b4 <Cap_Update_Check+0x2f8>)
    6984:	7851      	ldrb	r1, [r2, #1]
    6986:	2310      	movs	r3, #16
    6988:	430b      	orrs	r3, r1
    698a:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    698c:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    698e:	4a10      	ldr	r2, [pc, #64]	; (69d0 <Cap_Update_Check+0x314>)
    6990:	7dd3      	ldrb	r3, [r2, #23]
    6992:	b2c0      	uxtb	r0, r0
    6994:	181b      	adds	r3, r3, r0
    6996:	b25b      	sxtb	r3, r3
    6998:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    699a:	7c93      	ldrb	r3, [r2, #18]
    699c:	1a18      	subs	r0, r3, r0
    699e:	b2c0      	uxtb	r0, r0
    69a0:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    69a2:	4a04      	ldr	r2, [pc, #16]	; (69b4 <Cap_Update_Check+0x2f8>)
    69a4:	7853      	ldrb	r3, [r2, #1]
    69a6:	2102      	movs	r1, #2
    69a8:	438b      	bics	r3, r1
    69aa:	7053      	strb	r3, [r2, #1]
	}
}
    69ac:	bd70      	pop	{r4, r5, r6, pc}
    69ae:	46c0      	nop			; (mov r8, r8)
    69b0:	20000f2a 	.word	0x20000f2a
    69b4:	20000f2c 	.word	0x20000f2c
    69b8:	2000025a 	.word	0x2000025a
    69bc:	2000024c 	.word	0x2000024c
    69c0:	20000ec8 	.word	0x20000ec8
    69c4:	20000250 	.word	0x20000250
    69c8:	00001388 	.word	0x00001388
    69cc:	0000666d 	.word	0x0000666d
    69d0:	20000ed0 	.word	0x20000ed0
    69d4:	20000db0 	.word	0x20000db0
    69d8:	00009729 	.word	0x00009729
    69dc:	2000024a 	.word	0x2000024a
    69e0:	20000e0c 	.word	0x20000e0c
    69e4:	000005af 	.word	0x000005af
    69e8:	2000024e 	.word	0x2000024e
    69ec:	20000258 	.word	0x20000258
    69f0:	00000c7f 	.word	0x00000c7f
    69f4:	20000249 	.word	0x20000249

000069f8 <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    69f8:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    69fa:	4b57      	ldr	r3, [pc, #348]	; (6b58 <FullCap_Update+0x160>)
    69fc:	2200      	movs	r2, #0
    69fe:	5e9b      	ldrsh	r3, [r3, r2]
    6a00:	001a      	movs	r2, r3
    6a02:	32b6      	adds	r2, #182	; 0xb6
    6a04:	da3a      	bge.n	6a7c <FullCap_Update+0x84>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    6a06:	4b55      	ldr	r3, [pc, #340]	; (6b5c <FullCap_Update+0x164>)
    6a08:	881b      	ldrh	r3, [r3, #0]
    6a0a:	2b27      	cmp	r3, #39	; 0x27
    6a0c:	d827      	bhi.n	6a5e <FullCap_Update+0x66>
    6a0e:	4b54      	ldr	r3, [pc, #336]	; (6b60 <FullCap_Update+0x168>)
    6a10:	881b      	ldrh	r3, [r3, #0]
    6a12:	2b0a      	cmp	r3, #10
    6a14:	d923      	bls.n	6a5e <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    6a16:	2200      	movs	r2, #0
    6a18:	4b52      	ldr	r3, [pc, #328]	; (6b64 <FullCap_Update+0x16c>)
    6a1a:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    6a1c:	4b52      	ldr	r3, [pc, #328]	; (6b68 <FullCap_Update+0x170>)
    6a1e:	785b      	ldrb	r3, [r3, #1]
    6a20:	06db      	lsls	r3, r3, #27
    6a22:	d400      	bmi.n	6a26 <FullCap_Update+0x2e>
    6a24:	e097      	b.n	6b56 <FullCap_Update+0x15e>
			{
				
				if(soc_fcc_save ==0)
    6a26:	4b51      	ldr	r3, [pc, #324]	; (6b6c <FullCap_Update+0x174>)
    6a28:	781b      	ldrb	r3, [r3, #0]
    6a2a:	2b00      	cmp	r3, #0
    6a2c:	d10e      	bne.n	6a4c <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    6a2e:	3201      	adds	r2, #1
    6a30:	4b4e      	ldr	r3, [pc, #312]	; (6b6c <FullCap_Update+0x174>)
    6a32:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    6a34:	2300      	movs	r3, #0
    6a36:	4a4e      	ldr	r2, [pc, #312]	; (6b70 <FullCap_Update+0x178>)
    6a38:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    6a3a:	4a4e      	ldr	r2, [pc, #312]	; (6b74 <FullCap_Update+0x17c>)
    6a3c:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    6a3e:	4b4e      	ldr	r3, [pc, #312]	; (6b78 <FullCap_Update+0x180>)
    6a40:	685a      	ldr	r2, [r3, #4]
    6a42:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    6a44:	7c9a      	ldrb	r2, [r3, #18]
    6a46:	b2d2      	uxtb	r2, r2
    6a48:	74da      	strb	r2, [r3, #19]
    6a4a:	e084      	b.n	6b56 <FullCap_Update+0x15e>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    6a4c:	4b48      	ldr	r3, [pc, #288]	; (6b70 <FullCap_Update+0x178>)
    6a4e:	781b      	ldrb	r3, [r3, #0]
    6a50:	2b01      	cmp	r3, #1
    6a52:	d000      	beq.n	6a56 <FullCap_Update+0x5e>
    6a54:	e07f      	b.n	6b56 <FullCap_Update+0x15e>
					{
						soc_fcc_save = 0;
    6a56:	2200      	movs	r2, #0
    6a58:	4b44      	ldr	r3, [pc, #272]	; (6b6c <FullCap_Update+0x174>)
    6a5a:	701a      	strb	r2, [r3, #0]
    6a5c:	e07b      	b.n	6b56 <FullCap_Update+0x15e>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    6a5e:	4b41      	ldr	r3, [pc, #260]	; (6b64 <FullCap_Update+0x16c>)
    6a60:	781b      	ldrb	r3, [r3, #0]
    6a62:	3301      	adds	r3, #1
    6a64:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    6a66:	2b03      	cmp	r3, #3
    6a68:	d802      	bhi.n	6a70 <FullCap_Update+0x78>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    6a6a:	4a3e      	ldr	r2, [pc, #248]	; (6b64 <FullCap_Update+0x16c>)
    6a6c:	7013      	strb	r3, [r2, #0]
    6a6e:	e072      	b.n	6b56 <FullCap_Update+0x15e>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    6a70:	2300      	movs	r3, #0
    6a72:	4a3c      	ldr	r2, [pc, #240]	; (6b64 <FullCap_Update+0x16c>)
    6a74:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    6a76:	4a3d      	ldr	r2, [pc, #244]	; (6b6c <FullCap_Update+0x174>)
    6a78:	7013      	strb	r3, [r2, #0]
    6a7a:	e06c      	b.n	6b56 <FullCap_Update+0x15e>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    6a7c:	2bb5      	cmp	r3, #181	; 0xb5
    6a7e:	dc65      	bgt.n	6b4c <FullCap_Update+0x154>
		{
			if(soc_fcc_save == 1)
    6a80:	4b3a      	ldr	r3, [pc, #232]	; (6b6c <FullCap_Update+0x174>)
    6a82:	781b      	ldrb	r3, [r3, #0]
    6a84:	2b01      	cmp	r3, #1
    6a86:	d166      	bne.n	6b56 <FullCap_Update+0x15e>
			{
				soc_fcc_reload = 1;
    6a88:	2201      	movs	r2, #1
    6a8a:	4b39      	ldr	r3, [pc, #228]	; (6b70 <FullCap_Update+0x178>)
    6a8c:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    6a8e:	4b36      	ldr	r3, [pc, #216]	; (6b68 <FullCap_Update+0x170>)
    6a90:	785b      	ldrb	r3, [r3, #1]
    6a92:	06db      	lsls	r3, r3, #27
    6a94:	d55f      	bpl.n	6b56 <FullCap_Update+0x15e>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    6a96:	4938      	ldr	r1, [pc, #224]	; (6b78 <FullCap_Update+0x180>)
    6a98:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    6a9a:	688b      	ldr	r3, [r1, #8]
    6a9c:	6849      	ldr	r1, [r1, #4]
    6a9e:	08d2      	lsrs	r2, r2, #3
    6aa0:	1a5b      	subs	r3, r3, r1
    6aa2:	429a      	cmp	r2, r3
    6aa4:	d243      	bcs.n	6b2e <FullCap_Update+0x136>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    6aa6:	2200      	movs	r2, #0
    6aa8:	4b30      	ldr	r3, [pc, #192]	; (6b6c <FullCap_Update+0x174>)
    6aaa:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    6aac:	4b33      	ldr	r3, [pc, #204]	; (6b7c <FullCap_Update+0x184>)
    6aae:	785b      	ldrb	r3, [r3, #1]
    6ab0:	07db      	lsls	r3, r3, #31
    6ab2:	d406      	bmi.n	6ac2 <FullCap_Update+0xca>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    6ab4:	4b30      	ldr	r3, [pc, #192]	; (6b78 <FullCap_Update+0x180>)
    6ab6:	6859      	ldr	r1, [r3, #4]
    6ab8:	4a31      	ldr	r2, [pc, #196]	; (6b80 <FullCap_Update+0x188>)
    6aba:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    6abc:	7c9a      	ldrb	r2, [r3, #18]
    6abe:	4b31      	ldr	r3, [pc, #196]	; (6b84 <FullCap_Update+0x18c>)
    6ac0:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    6ac2:	4c2d      	ldr	r4, [pc, #180]	; (6b78 <FullCap_Update+0x180>)
    6ac4:	68a2      	ldr	r2, [r4, #8]
    6ac6:	68e0      	ldr	r0, [r4, #12]
    6ac8:	4b2d      	ldr	r3, [pc, #180]	; (6b80 <FullCap_Update+0x188>)
    6aca:	681b      	ldr	r3, [r3, #0]
    6acc:	1ad3      	subs	r3, r2, r3
    6ace:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    6ad0:	2064      	movs	r0, #100	; 0x64
    6ad2:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    6ad4:	7ce3      	ldrb	r3, [r4, #19]
    6ad6:	4a2b      	ldr	r2, [pc, #172]	; (6b84 <FullCap_Update+0x18c>)
    6ad8:	7811      	ldrb	r1, [r2, #0]
    6ada:	1a59      	subs	r1, r3, r1
    6adc:	4b2a      	ldr	r3, [pc, #168]	; (6b88 <FullCap_Update+0x190>)
    6ade:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    6ae0:	8823      	ldrh	r3, [r4, #0]
    6ae2:	b29b      	uxth	r3, r3
    6ae4:	4298      	cmp	r0, r3
    6ae6:	d910      	bls.n	6b0a <FullCap_Update+0x112>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    6ae8:	8823      	ldrh	r3, [r4, #0]
    6aea:	1ac3      	subs	r3, r0, r3
    6aec:	4a27      	ldr	r2, [pc, #156]	; (6b8c <FullCap_Update+0x194>)
    6aee:	4293      	cmp	r3, r2
    6af0:	d808      	bhi.n	6b04 <FullCap_Update+0x10c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    6af2:	b280      	uxth	r0, r0
    6af4:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    6af6:	8821      	ldrh	r1, [r4, #0]
    6af8:	b289      	uxth	r1, r1
    6afa:	2201      	movs	r2, #1
    6afc:	2002      	movs	r0, #2
    6afe:	4b24      	ldr	r3, [pc, #144]	; (6b90 <FullCap_Update+0x198>)
    6b00:	4798      	blx	r3
    6b02:	e014      	b.n	6b2e <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    6b04:	4b1c      	ldr	r3, [pc, #112]	; (6b78 <FullCap_Update+0x180>)
    6b06:	881b      	ldrh	r3, [r3, #0]
    6b08:	e011      	b.n	6b2e <FullCap_Update+0x136>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    6b0a:	4b1b      	ldr	r3, [pc, #108]	; (6b78 <FullCap_Update+0x180>)
    6b0c:	881b      	ldrh	r3, [r3, #0]
    6b0e:	1a1b      	subs	r3, r3, r0
    6b10:	4a1e      	ldr	r2, [pc, #120]	; (6b8c <FullCap_Update+0x194>)
    6b12:	4293      	cmp	r3, r2
    6b14:	d809      	bhi.n	6b2a <FullCap_Update+0x132>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    6b16:	b280      	uxth	r0, r0
    6b18:	4b17      	ldr	r3, [pc, #92]	; (6b78 <FullCap_Update+0x180>)
    6b1a:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    6b1c:	8819      	ldrh	r1, [r3, #0]
    6b1e:	b289      	uxth	r1, r1
    6b20:	2201      	movs	r2, #1
    6b22:	2002      	movs	r0, #2
    6b24:	4b1a      	ldr	r3, [pc, #104]	; (6b90 <FullCap_Update+0x198>)
    6b26:	4798      	blx	r3
    6b28:	e001      	b.n	6b2e <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    6b2a:	4b13      	ldr	r3, [pc, #76]	; (6b78 <FullCap_Update+0x180>)
    6b2c:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    6b2e:	4b11      	ldr	r3, [pc, #68]	; (6b74 <FullCap_Update+0x17c>)
    6b30:	781b      	ldrb	r3, [r3, #0]
    6b32:	3301      	adds	r3, #1
    6b34:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    6b36:	2b14      	cmp	r3, #20
    6b38:	d802      	bhi.n	6b40 <FullCap_Update+0x148>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    6b3a:	4a0e      	ldr	r2, [pc, #56]	; (6b74 <FullCap_Update+0x17c>)
    6b3c:	7013      	strb	r3, [r2, #0]
    6b3e:	e00a      	b.n	6b56 <FullCap_Update+0x15e>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    6b40:	2300      	movs	r3, #0
    6b42:	4a0c      	ldr	r2, [pc, #48]	; (6b74 <FullCap_Update+0x17c>)
    6b44:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    6b46:	4a09      	ldr	r2, [pc, #36]	; (6b6c <FullCap_Update+0x174>)
    6b48:	7013      	strb	r3, [r2, #0]
    6b4a:	e004      	b.n	6b56 <FullCap_Update+0x15e>

			}
		}
		else
		{
			soc_fcc_save = 0;
    6b4c:	2300      	movs	r3, #0
    6b4e:	4a07      	ldr	r2, [pc, #28]	; (6b6c <FullCap_Update+0x174>)
    6b50:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    6b52:	4a07      	ldr	r2, [pc, #28]	; (6b70 <FullCap_Update+0x178>)
    6b54:	7013      	strb	r3, [r2, #0]
		}
	}
}
    6b56:	bd10      	pop	{r4, pc}
    6b58:	20000f2a 	.word	0x20000f2a
    6b5c:	20001090 	.word	0x20001090
    6b60:	20000e0c 	.word	0x20000e0c
    6b64:	20000257 	.word	0x20000257
    6b68:	20000f2c 	.word	0x20000f2c
    6b6c:	20000248 	.word	0x20000248
    6b70:	2000024b 	.word	0x2000024b
    6b74:	20000252 	.word	0x20000252
    6b78:	20000ed0 	.word	0x20000ed0
    6b7c:	20001098 	.word	0x20001098
    6b80:	2000025c 	.word	0x2000025c
    6b84:	20000256 	.word	0x20000256
    6b88:	00009615 	.word	0x00009615
    6b8c:	000004af 	.word	0x000004af
    6b90:	00005939 	.word	0x00005939

00006b94 <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    6b94:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    6b96:	4a21      	ldr	r2, [pc, #132]	; (6c1c <SOC_FLASH_Save+0x88>)
    6b98:	7c93      	ldrb	r3, [r2, #18]
    6b9a:	7d12      	ldrb	r2, [r2, #20]
    6b9c:	b2db      	uxtb	r3, r3
    6b9e:	4293      	cmp	r3, r2
    6ba0:	d91a      	bls.n	6bd8 <SOC_FLASH_Save+0x44>
    6ba2:	4a1e      	ldr	r2, [pc, #120]	; (6c1c <SOC_FLASH_Save+0x88>)
    6ba4:	7c93      	ldrb	r3, [r2, #18]
    6ba6:	7d12      	ldrb	r2, [r2, #20]
    6ba8:	1a9b      	subs	r3, r3, r2
    6baa:	2b00      	cmp	r3, #0
    6bac:	dd14      	ble.n	6bd8 <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    6bae:	4b1c      	ldr	r3, [pc, #112]	; (6c20 <SOC_FLASH_Save+0x8c>)
    6bb0:	781b      	ldrb	r3, [r3, #0]
    6bb2:	3301      	adds	r3, #1
    6bb4:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    6bb6:	2b0a      	cmp	r3, #10
    6bb8:	d802      	bhi.n	6bc0 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    6bba:	4a19      	ldr	r2, [pc, #100]	; (6c20 <SOC_FLASH_Save+0x8c>)
    6bbc:	7013      	strb	r3, [r2, #0]
    6bbe:	e00b      	b.n	6bd8 <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    6bc0:	2200      	movs	r2, #0
    6bc2:	4b17      	ldr	r3, [pc, #92]	; (6c20 <SOC_FLASH_Save+0x8c>)
    6bc4:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6bc6:	4b15      	ldr	r3, [pc, #84]	; (6c1c <SOC_FLASH_Save+0x88>)
    6bc8:	7c9a      	ldrb	r2, [r3, #18]
    6bca:	b2d2      	uxtb	r2, r2
    6bcc:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    6bce:	7c99      	ldrb	r1, [r3, #18]
    6bd0:	2200      	movs	r2, #0
    6bd2:	2001      	movs	r0, #1
    6bd4:	4b13      	ldr	r3, [pc, #76]	; (6c24 <SOC_FLASH_Save+0x90>)
    6bd6:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    6bd8:	4a10      	ldr	r2, [pc, #64]	; (6c1c <SOC_FLASH_Save+0x88>)
    6bda:	7c93      	ldrb	r3, [r2, #18]
    6bdc:	7d12      	ldrb	r2, [r2, #20]
    6bde:	b2db      	uxtb	r3, r3
    6be0:	4293      	cmp	r3, r2
    6be2:	d21a      	bcs.n	6c1a <SOC_FLASH_Save+0x86>
    6be4:	4a0d      	ldr	r2, [pc, #52]	; (6c1c <SOC_FLASH_Save+0x88>)
    6be6:	7d13      	ldrb	r3, [r2, #20]
    6be8:	7c92      	ldrb	r2, [r2, #18]
    6bea:	1a9b      	subs	r3, r3, r2
    6bec:	2b00      	cmp	r3, #0
    6bee:	dd14      	ble.n	6c1a <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    6bf0:	4b0b      	ldr	r3, [pc, #44]	; (6c20 <SOC_FLASH_Save+0x8c>)
    6bf2:	781b      	ldrb	r3, [r3, #0]
    6bf4:	3301      	adds	r3, #1
    6bf6:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    6bf8:	2b0a      	cmp	r3, #10
    6bfa:	d802      	bhi.n	6c02 <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    6bfc:	4a08      	ldr	r2, [pc, #32]	; (6c20 <SOC_FLASH_Save+0x8c>)
    6bfe:	7013      	strb	r3, [r2, #0]
    6c00:	e00b      	b.n	6c1a <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    6c02:	2200      	movs	r2, #0
    6c04:	4b06      	ldr	r3, [pc, #24]	; (6c20 <SOC_FLASH_Save+0x8c>)
    6c06:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6c08:	4b04      	ldr	r3, [pc, #16]	; (6c1c <SOC_FLASH_Save+0x88>)
    6c0a:	7c9a      	ldrb	r2, [r3, #18]
    6c0c:	b2d2      	uxtb	r2, r2
    6c0e:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    6c10:	7c99      	ldrb	r1, [r3, #18]
    6c12:	2200      	movs	r2, #0
    6c14:	2001      	movs	r0, #1
    6c16:	4b03      	ldr	r3, [pc, #12]	; (6c24 <SOC_FLASH_Save+0x90>)
    6c18:	4798      	blx	r3
		}
	}
}
    6c1a:	bd10      	pop	{r4, pc}
    6c1c:	20000ed0 	.word	0x20000ed0
    6c20:	2000024f 	.word	0x2000024f
    6c24:	00005939 	.word	0x00005939

00006c28 <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    6c28:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    6c2a:	4b86      	ldr	r3, [pc, #536]	; (6e44 <BatCycleProc+0x21c>)
    6c2c:	7e1b      	ldrb	r3, [r3, #24]
    6c2e:	2b00      	cmp	r3, #0
    6c30:	d131      	bne.n	6c96 <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    6c32:	4a84      	ldr	r2, [pc, #528]	; (6e44 <BatCycleProc+0x21c>)
    6c34:	7d93      	ldrb	r3, [r2, #22]
    6c36:	7c92      	ldrb	r2, [r2, #18]
    6c38:	b2db      	uxtb	r3, r3
    6c3a:	4293      	cmp	r3, r2
    6c3c:	d204      	bcs.n	6c48 <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    6c3e:	4a81      	ldr	r2, [pc, #516]	; (6e44 <BatCycleProc+0x21c>)
    6c40:	7c93      	ldrb	r3, [r2, #18]
    6c42:	b2db      	uxtb	r3, r3
    6c44:	7593      	strb	r3, [r2, #22]
    6c46:	e029      	b.n	6c9c <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    6c48:	497e      	ldr	r1, [pc, #504]	; (6e44 <BatCycleProc+0x21c>)
    6c4a:	7d88      	ldrb	r0, [r1, #22]
    6c4c:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    6c4e:	7dca      	ldrb	r2, [r1, #23]
    6c50:	b252      	sxtb	r2, r2
    6c52:	1ad3      	subs	r3, r2, r3
    6c54:	18c3      	adds	r3, r0, r3
    6c56:	b25b      	sxtb	r3, r3
    6c58:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    6c5a:	7c8b      	ldrb	r3, [r1, #18]
    6c5c:	b2db      	uxtb	r3, r3
    6c5e:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    6c60:	7dcb      	ldrb	r3, [r1, #23]
    6c62:	b25b      	sxtb	r3, r3
    6c64:	2b06      	cmp	r3, #6
    6c66:	dd19      	ble.n	6c9c <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    6c68:	7dcb      	ldrb	r3, [r1, #23]
    6c6a:	b25b      	sxtb	r3, r3
    6c6c:	2b64      	cmp	r3, #100	; 0x64
    6c6e:	dd01      	ble.n	6c74 <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    6c70:	2200      	movs	r2, #0
    6c72:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    6c74:	4c73      	ldr	r4, [pc, #460]	; (6e44 <BatCycleProc+0x21c>)
    6c76:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    6c78:	3301      	adds	r3, #1
    6c7a:	b29b      	uxth	r3, r3
    6c7c:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    6c7e:	2300      	movs	r3, #0
    6c80:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    6c82:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    6c84:	b289      	uxth	r1, r1
    6c86:	2201      	movs	r2, #1
    6c88:	2004      	movs	r0, #4
    6c8a:	4b6f      	ldr	r3, [pc, #444]	; (6e48 <BatCycleProc+0x220>)
    6c8c:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    6c8e:	7ca3      	ldrb	r3, [r4, #18]
    6c90:	b2db      	uxtb	r3, r3
    6c92:	7623      	strb	r3, [r4, #24]
    6c94:	e002      	b.n	6c9c <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    6c96:	2200      	movs	r2, #0
    6c98:	4b6a      	ldr	r3, [pc, #424]	; (6e44 <BatCycleProc+0x21c>)
    6c9a:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    6c9c:	4b6b      	ldr	r3, [pc, #428]	; (6e4c <BatCycleProc+0x224>)
    6c9e:	2200      	movs	r2, #0
    6ca0:	5e9b      	ldrsh	r3, [r3, r2]
    6ca2:	2bb6      	cmp	r3, #182	; 0xb6
    6ca4:	dd11      	ble.n	6cca <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    6ca6:	4b67      	ldr	r3, [pc, #412]	; (6e44 <BatCycleProc+0x21c>)
    6ca8:	7e1b      	ldrb	r3, [r3, #24]
    6caa:	2b00      	cmp	r3, #0
    6cac:	d00d      	beq.n	6cca <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    6cae:	4a68      	ldr	r2, [pc, #416]	; (6e50 <BatCycleProc+0x228>)
    6cb0:	8813      	ldrh	r3, [r2, #0]
    6cb2:	3301      	adds	r3, #1
    6cb4:	b29b      	uxth	r3, r3
    6cb6:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    6cb8:	2296      	movs	r2, #150	; 0x96
    6cba:	0112      	lsls	r2, r2, #4
    6cbc:	4293      	cmp	r3, r2
    6cbe:	d904      	bls.n	6cca <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    6cc0:	2300      	movs	r3, #0
    6cc2:	4a60      	ldr	r2, [pc, #384]	; (6e44 <BatCycleProc+0x21c>)
    6cc4:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    6cc6:	4a62      	ldr	r2, [pc, #392]	; (6e50 <BatCycleProc+0x228>)
    6cc8:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    6cca:	4a5e      	ldr	r2, [pc, #376]	; (6e44 <BatCycleProc+0x21c>)
    6ccc:	7e53      	ldrb	r3, [r2, #25]
    6cce:	7c92      	ldrb	r2, [r2, #18]
    6cd0:	b2db      	uxtb	r3, r3
    6cd2:	4293      	cmp	r3, r2
    6cd4:	d203      	bcs.n	6cde <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    6cd6:	4a5b      	ldr	r2, [pc, #364]	; (6e44 <BatCycleProc+0x21c>)
    6cd8:	7c93      	ldrb	r3, [r2, #18]
    6cda:	b2db      	uxtb	r3, r3
    6cdc:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    6cde:	4959      	ldr	r1, [pc, #356]	; (6e44 <BatCycleProc+0x21c>)
    6ce0:	7e4a      	ldrb	r2, [r1, #25]
    6ce2:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    6ce4:	7e8b      	ldrb	r3, [r1, #26]
    6ce6:	189b      	adds	r3, r3, r2
    6ce8:	1a1b      	subs	r3, r3, r0
    6cea:	b2db      	uxtb	r3, r3
    6cec:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    6cee:	7e8b      	ldrb	r3, [r1, #26]
    6cf0:	b2db      	uxtb	r3, r3
    6cf2:	2b32      	cmp	r3, #50	; 0x32
    6cf4:	d90b      	bls.n	6d0e <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    6cf6:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    6cf8:	3301      	adds	r3, #1
    6cfa:	b29b      	uxth	r3, r3
    6cfc:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    6cfe:	2300      	movs	r3, #0
    6d00:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    6d02:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    6d04:	b289      	uxth	r1, r1
    6d06:	2201      	movs	r2, #1
    6d08:	2006      	movs	r0, #6
    6d0a:	4b4f      	ldr	r3, [pc, #316]	; (6e48 <BatCycleProc+0x220>)
    6d0c:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    6d0e:	4b51      	ldr	r3, [pc, #324]	; (6e54 <BatCycleProc+0x22c>)
    6d10:	881b      	ldrh	r3, [r3, #0]
    6d12:	4a51      	ldr	r2, [pc, #324]	; (6e58 <BatCycleProc+0x230>)
    6d14:	4293      	cmp	r3, r2
    6d16:	d821      	bhi.n	6d5c <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    6d18:	4b4a      	ldr	r3, [pc, #296]	; (6e44 <BatCycleProc+0x21c>)
    6d1a:	7edb      	ldrb	r3, [r3, #27]
    6d1c:	b2db      	uxtb	r3, r3
    6d1e:	2bc7      	cmp	r3, #199	; 0xc7
    6d20:	d804      	bhi.n	6d2c <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    6d22:	4a48      	ldr	r2, [pc, #288]	; (6e44 <BatCycleProc+0x21c>)
    6d24:	7ed3      	ldrb	r3, [r2, #27]
    6d26:	3301      	adds	r3, #1
    6d28:	b2db      	uxtb	r3, r3
    6d2a:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    6d2c:	4b45      	ldr	r3, [pc, #276]	; (6e44 <BatCycleProc+0x21c>)
    6d2e:	7edb      	ldrb	r3, [r3, #27]
    6d30:	b2db      	uxtb	r3, r3
    6d32:	2b32      	cmp	r3, #50	; 0x32
    6d34:	d921      	bls.n	6d7a <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    6d36:	4b43      	ldr	r3, [pc, #268]	; (6e44 <BatCycleProc+0x21c>)
    6d38:	7edb      	ldrb	r3, [r3, #27]
    6d3a:	b2db      	uxtb	r3, r3
    6d3c:	2b63      	cmp	r3, #99	; 0x63
    6d3e:	d81c      	bhi.n	6d7a <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    6d40:	4a40      	ldr	r2, [pc, #256]	; (6e44 <BatCycleProc+0x21c>)
    6d42:	23c8      	movs	r3, #200	; 0xc8
    6d44:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    6d46:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    6d48:	3301      	adds	r3, #1
    6d4a:	b29b      	uxth	r3, r3
    6d4c:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    6d4e:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    6d50:	b289      	uxth	r1, r1
    6d52:	2201      	movs	r2, #1
    6d54:	2006      	movs	r0, #6
    6d56:	4b3c      	ldr	r3, [pc, #240]	; (6e48 <BatCycleProc+0x220>)
    6d58:	4798      	blx	r3
    6d5a:	e00e      	b.n	6d7a <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    6d5c:	4a3f      	ldr	r2, [pc, #252]	; (6e5c <BatCycleProc+0x234>)
    6d5e:	4293      	cmp	r3, r2
    6d60:	d903      	bls.n	6d6a <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    6d62:	2200      	movs	r2, #0
    6d64:	4b37      	ldr	r3, [pc, #220]	; (6e44 <BatCycleProc+0x21c>)
    6d66:	76da      	strb	r2, [r3, #27]
    6d68:	e007      	b.n	6d7a <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    6d6a:	4b36      	ldr	r3, [pc, #216]	; (6e44 <BatCycleProc+0x21c>)
    6d6c:	7edb      	ldrb	r3, [r3, #27]
    6d6e:	b2db      	uxtb	r3, r3
    6d70:	2bc7      	cmp	r3, #199	; 0xc7
    6d72:	d802      	bhi.n	6d7a <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    6d74:	2200      	movs	r2, #0
    6d76:	4b33      	ldr	r3, [pc, #204]	; (6e44 <BatCycleProc+0x21c>)
    6d78:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    6d7a:	4b34      	ldr	r3, [pc, #208]	; (6e4c <BatCycleProc+0x224>)
    6d7c:	2200      	movs	r2, #0
    6d7e:	5e9b      	ldrsh	r3, [r3, r2]
    6d80:	2bb6      	cmp	r3, #182	; 0xb6
    6d82:	dd22      	ble.n	6dca <BatCycleProc+0x1a2>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    6d84:	4a2f      	ldr	r2, [pc, #188]	; (6e44 <BatCycleProc+0x21c>)
    6d86:	7f13      	ldrb	r3, [r2, #28]
    6d88:	7c92      	ldrb	r2, [r2, #18]
    6d8a:	b2db      	uxtb	r3, r3
    6d8c:	4293      	cmp	r3, r2
    6d8e:	d903      	bls.n	6d98 <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    6d90:	4a2c      	ldr	r2, [pc, #176]	; (6e44 <BatCycleProc+0x21c>)
    6d92:	7c93      	ldrb	r3, [r2, #18]
    6d94:	b2db      	uxtb	r3, r3
    6d96:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    6d98:	492a      	ldr	r1, [pc, #168]	; (6e44 <BatCycleProc+0x21c>)
    6d9a:	7c8a      	ldrb	r2, [r1, #18]
    6d9c:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    6d9e:	7f4b      	ldrb	r3, [r1, #29]
    6da0:	189b      	adds	r3, r3, r2
    6da2:	1a1b      	subs	r3, r3, r0
    6da4:	b2db      	uxtb	r3, r3
    6da6:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    6da8:	7f4b      	ldrb	r3, [r1, #29]
    6daa:	b2db      	uxtb	r3, r3
    6dac:	2b32      	cmp	r3, #50	; 0x32
    6dae:	d911      	bls.n	6dd4 <BatCycleProc+0x1ac>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    6db0:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    6db2:	3301      	adds	r3, #1
    6db4:	b29b      	uxth	r3, r3
    6db6:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    6db8:	2300      	movs	r3, #0
    6dba:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    6dbc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    6dbe:	b289      	uxth	r1, r1
    6dc0:	2201      	movs	r2, #1
    6dc2:	2008      	movs	r0, #8
    6dc4:	4b20      	ldr	r3, [pc, #128]	; (6e48 <BatCycleProc+0x220>)
    6dc6:	4798      	blx	r3
    6dc8:	e004      	b.n	6dd4 <BatCycleProc+0x1ac>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    6dca:	4b1e      	ldr	r3, [pc, #120]	; (6e44 <BatCycleProc+0x21c>)
    6dcc:	2264      	movs	r2, #100	; 0x64
    6dce:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    6dd0:	2200      	movs	r2, #0
    6dd2:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    6dd4:	4b22      	ldr	r3, [pc, #136]	; (6e60 <BatCycleProc+0x238>)
    6dd6:	881b      	ldrh	r3, [r3, #0]
    6dd8:	4a22      	ldr	r2, [pc, #136]	; (6e64 <BatCycleProc+0x23c>)
    6dda:	4293      	cmp	r3, r2
    6ddc:	d921      	bls.n	6e22 <BatCycleProc+0x1fa>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    6dde:	4b19      	ldr	r3, [pc, #100]	; (6e44 <BatCycleProc+0x21c>)
    6de0:	7f9b      	ldrb	r3, [r3, #30]
    6de2:	b2db      	uxtb	r3, r3
    6de4:	2bc7      	cmp	r3, #199	; 0xc7
    6de6:	d804      	bhi.n	6df2 <BatCycleProc+0x1ca>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    6de8:	4a16      	ldr	r2, [pc, #88]	; (6e44 <BatCycleProc+0x21c>)
    6dea:	7f93      	ldrb	r3, [r2, #30]
    6dec:	3301      	adds	r3, #1
    6dee:	b2db      	uxtb	r3, r3
    6df0:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    6df2:	4b14      	ldr	r3, [pc, #80]	; (6e44 <BatCycleProc+0x21c>)
    6df4:	7f9b      	ldrb	r3, [r3, #30]
    6df6:	b2db      	uxtb	r3, r3
    6df8:	2b32      	cmp	r3, #50	; 0x32
    6dfa:	d921      	bls.n	6e40 <BatCycleProc+0x218>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    6dfc:	4b11      	ldr	r3, [pc, #68]	; (6e44 <BatCycleProc+0x21c>)
    6dfe:	7f9b      	ldrb	r3, [r3, #30]
    6e00:	b2db      	uxtb	r3, r3
    6e02:	2b63      	cmp	r3, #99	; 0x63
    6e04:	d81c      	bhi.n	6e40 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    6e06:	4a0f      	ldr	r2, [pc, #60]	; (6e44 <BatCycleProc+0x21c>)
    6e08:	23c8      	movs	r3, #200	; 0xc8
    6e0a:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    6e0c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    6e0e:	3301      	adds	r3, #1
    6e10:	b29b      	uxth	r3, r3
    6e12:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    6e14:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    6e16:	b289      	uxth	r1, r1
    6e18:	2201      	movs	r2, #1
    6e1a:	2008      	movs	r0, #8
    6e1c:	4b0a      	ldr	r3, [pc, #40]	; (6e48 <BatCycleProc+0x220>)
    6e1e:	4798      	blx	r3
    6e20:	e00e      	b.n	6e40 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    6e22:	4a11      	ldr	r2, [pc, #68]	; (6e68 <BatCycleProc+0x240>)
    6e24:	4293      	cmp	r3, r2
    6e26:	d803      	bhi.n	6e30 <BatCycleProc+0x208>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    6e28:	2200      	movs	r2, #0
    6e2a:	4b06      	ldr	r3, [pc, #24]	; (6e44 <BatCycleProc+0x21c>)
    6e2c:	779a      	strb	r2, [r3, #30]
    6e2e:	e007      	b.n	6e40 <BatCycleProc+0x218>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    6e30:	4b04      	ldr	r3, [pc, #16]	; (6e44 <BatCycleProc+0x21c>)
    6e32:	7f9b      	ldrb	r3, [r3, #30]
    6e34:	b2db      	uxtb	r3, r3
    6e36:	2bc7      	cmp	r3, #199	; 0xc7
    6e38:	d802      	bhi.n	6e40 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    6e3a:	2200      	movs	r2, #0
    6e3c:	4b01      	ldr	r3, [pc, #4]	; (6e44 <BatCycleProc+0x21c>)
    6e3e:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    6e40:	bd10      	pop	{r4, pc}
    6e42:	46c0      	nop			; (mov r8, r8)
    6e44:	20000ed0 	.word	0x20000ed0
    6e48:	00005939 	.word	0x00005939
    6e4c:	20000f2a 	.word	0x20000f2a
    6e50:	20000254 	.word	0x20000254
    6e54:	20000eca 	.word	0x20000eca
    6e58:	00002665 	.word	0x00002665
    6e5c:	00002cc9 	.word	0x00002cc9
    6e60:	20000f04 	.word	0x20000f04
    6e64:	00003479 	.word	0x00003479
    6e68:	00002f5b 	.word	0x00002f5b

00006e6c <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    6e6c:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    6e6e:	4b47      	ldr	r3, [pc, #284]	; (6f8c <NormalCapacityProc+0x120>)
    6e70:	881b      	ldrh	r3, [r3, #0]
    6e72:	4a47      	ldr	r2, [pc, #284]	; (6f90 <NormalCapacityProc+0x124>)
    6e74:	4293      	cmp	r3, r2
    6e76:	d92a      	bls.n	6ece <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    6e78:	4a46      	ldr	r2, [pc, #280]	; (6f94 <NormalCapacityProc+0x128>)
    6e7a:	7812      	ldrb	r2, [r2, #0]
    6e7c:	2a00      	cmp	r2, #0
    6e7e:	d126      	bne.n	6ece <NormalCapacityProc+0x62>
    6e80:	4a45      	ldr	r2, [pc, #276]	; (6f98 <NormalCapacityProc+0x12c>)
    6e82:	7852      	ldrb	r2, [r2, #1]
    6e84:	07d2      	lsls	r2, r2, #31
    6e86:	d422      	bmi.n	6ece <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    6e88:	4a44      	ldr	r2, [pc, #272]	; (6f9c <NormalCapacityProc+0x130>)
    6e8a:	7812      	ldrb	r2, [r2, #0]
    6e8c:	07d2      	lsls	r2, r2, #31
    6e8e:	d411      	bmi.n	6eb4 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    6e90:	4843      	ldr	r0, [pc, #268]	; (6fa0 <NormalCapacityProc+0x134>)
    6e92:	4358      	muls	r0, r3
    6e94:	0b80      	lsrs	r0, r0, #14
    6e96:	4b43      	ldr	r3, [pc, #268]	; (6fa4 <NormalCapacityProc+0x138>)
    6e98:	4798      	blx	r3
    6e9a:	4c43      	ldr	r4, [pc, #268]	; (6fa8 <NormalCapacityProc+0x13c>)
    6e9c:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    6e9e:	7ca1      	ldrb	r1, [r4, #18]
    6ea0:	2200      	movs	r2, #0
    6ea2:	2001      	movs	r0, #1
    6ea4:	4b41      	ldr	r3, [pc, #260]	; (6fac <NormalCapacityProc+0x140>)
    6ea6:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6ea8:	7ca3      	ldrb	r3, [r4, #18]
    6eaa:	b2db      	uxtb	r3, r3
    6eac:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    6eae:	7ca3      	ldrb	r3, [r4, #18]
    6eb0:	b2db      	uxtb	r3, r3
    6eb2:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    6eb4:	4c3c      	ldr	r4, [pc, #240]	; (6fa8 <NormalCapacityProc+0x13c>)
    6eb6:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    6eb8:	8823      	ldrh	r3, [r4, #0]
    6eba:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    6ebc:	2164      	movs	r1, #100	; 0x64
    6ebe:	4b3c      	ldr	r3, [pc, #240]	; (6fb0 <NormalCapacityProc+0x144>)
    6ec0:	4798      	blx	r3
    6ec2:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    6ec4:	2300      	movs	r3, #0
    6ec6:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    6ec8:	2201      	movs	r2, #1
    6eca:	4b32      	ldr	r3, [pc, #200]	; (6f94 <NormalCapacityProc+0x128>)
    6ecc:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    6ece:	4b39      	ldr	r3, [pc, #228]	; (6fb4 <NormalCapacityProc+0x148>)
    6ed0:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    6ed2:	4b39      	ldr	r3, [pc, #228]	; (6fb8 <NormalCapacityProc+0x14c>)
    6ed4:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    6ed6:	4b2d      	ldr	r3, [pc, #180]	; (6f8c <NormalCapacityProc+0x120>)
    6ed8:	881a      	ldrh	r2, [r3, #0]
    6eda:	4b2d      	ldr	r3, [pc, #180]	; (6f90 <NormalCapacityProc+0x124>)
    6edc:	429a      	cmp	r2, r3
    6ede:	d93c      	bls.n	6f5a <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    6ee0:	4b31      	ldr	r3, [pc, #196]	; (6fa8 <NormalCapacityProc+0x13c>)
    6ee2:	685a      	ldr	r2, [r3, #4]
    6ee4:	881b      	ldrh	r3, [r3, #0]
    6ee6:	b29b      	uxth	r3, r3
    6ee8:	429a      	cmp	r2, r3
    6eea:	dd03      	ble.n	6ef4 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    6eec:	4a2e      	ldr	r2, [pc, #184]	; (6fa8 <NormalCapacityProc+0x13c>)
    6eee:	8813      	ldrh	r3, [r2, #0]
    6ef0:	b29b      	uxth	r3, r3
    6ef2:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    6ef4:	4b28      	ldr	r3, [pc, #160]	; (6f98 <NormalCapacityProc+0x12c>)
    6ef6:	785b      	ldrb	r3, [r3, #1]
    6ef8:	07db      	lsls	r3, r3, #31
    6efa:	d50b      	bpl.n	6f14 <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    6efc:	4b2a      	ldr	r3, [pc, #168]	; (6fa8 <NormalCapacityProc+0x13c>)
    6efe:	6859      	ldr	r1, [r3, #4]
    6f00:	4a2e      	ldr	r2, [pc, #184]	; (6fbc <NormalCapacityProc+0x150>)
    6f02:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    6f04:	2200      	movs	r2, #0
    6f06:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    6f08:	7c9a      	ldrb	r2, [r3, #18]
    6f0a:	b2d2      	uxtb	r2, r2
    6f0c:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    6f0e:	7c9a      	ldrb	r2, [r3, #18]
    6f10:	4b2b      	ldr	r3, [pc, #172]	; (6fc0 <NormalCapacityProc+0x154>)
    6f12:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    6f14:	4d24      	ldr	r5, [pc, #144]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f16:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    6f18:	8829      	ldrh	r1, [r5, #0]
    6f1a:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    6f1c:	7cac      	ldrb	r4, [r5, #18]
    6f1e:	b2e4      	uxtb	r4, r4
    6f20:	2364      	movs	r3, #100	; 0x64
    6f22:	4358      	muls	r0, r3
    6f24:	4b22      	ldr	r3, [pc, #136]	; (6fb0 <NormalCapacityProc+0x144>)
    6f26:	4798      	blx	r3
    6f28:	b2c0      	uxtb	r0, r0
    6f2a:	7d6b      	ldrb	r3, [r5, #21]
    6f2c:	1ae4      	subs	r4, r4, r3
    6f2e:	1904      	adds	r4, r0, r4
    6f30:	b2e4      	uxtb	r4, r4
    6f32:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    6f34:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    6f36:	7cab      	ldrb	r3, [r5, #18]
    6f38:	b2db      	uxtb	r3, r3
    6f3a:	2bc8      	cmp	r3, #200	; 0xc8
    6f3c:	d802      	bhi.n	6f44 <NormalCapacityProc+0xd8>
    6f3e:	686b      	ldr	r3, [r5, #4]
    6f40:	2b00      	cmp	r3, #0
    6f42:	d102      	bne.n	6f4a <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    6f44:	2200      	movs	r2, #0
    6f46:	4b18      	ldr	r3, [pc, #96]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f48:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    6f4a:	4b17      	ldr	r3, [pc, #92]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f4c:	7c9b      	ldrb	r3, [r3, #18]
    6f4e:	b2db      	uxtb	r3, r3
    6f50:	2b64      	cmp	r3, #100	; 0x64
    6f52:	d902      	bls.n	6f5a <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    6f54:	2264      	movs	r2, #100	; 0x64
    6f56:	4b14      	ldr	r3, [pc, #80]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f58:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    6f5a:	4b13      	ldr	r3, [pc, #76]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f5c:	7e1b      	ldrb	r3, [r3, #24]
    6f5e:	2b00      	cmp	r3, #0
    6f60:	d00e      	beq.n	6f80 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    6f62:	4a11      	ldr	r2, [pc, #68]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f64:	7e13      	ldrb	r3, [r2, #24]
    6f66:	7c92      	ldrb	r2, [r2, #18]
    6f68:	b2db      	uxtb	r3, r3
    6f6a:	4293      	cmp	r3, r2
    6f6c:	d208      	bcs.n	6f80 <NormalCapacityProc+0x114>
    6f6e:	4a0e      	ldr	r2, [pc, #56]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f70:	7c93      	ldrb	r3, [r2, #18]
    6f72:	7e12      	ldrb	r2, [r2, #24]
    6f74:	1a9b      	subs	r3, r3, r2
    6f76:	2b07      	cmp	r3, #7
    6f78:	dd02      	ble.n	6f80 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    6f7a:	2200      	movs	r2, #0
    6f7c:	4b0a      	ldr	r3, [pc, #40]	; (6fa8 <NormalCapacityProc+0x13c>)
    6f7e:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    6f80:	4b10      	ldr	r3, [pc, #64]	; (6fc4 <NormalCapacityProc+0x158>)
    6f82:	4798      	blx	r3
	BatCycleProc();
    6f84:	4b10      	ldr	r3, [pc, #64]	; (6fc8 <NormalCapacityProc+0x15c>)
    6f86:	4798      	blx	r3
}
    6f88:	bd70      	pop	{r4, r5, r6, pc}
    6f8a:	46c0      	nop			; (mov r8, r8)
    6f8c:	20000ec8 	.word	0x20000ec8
    6f90:	00001999 	.word	0x00001999
    6f94:	2000025b 	.word	0x2000025b
    6f98:	20001098 	.word	0x20001098
    6f9c:	20001094 	.word	0x20001094
    6fa0:	00001388 	.word	0x00001388
    6fa4:	0000666d 	.word	0x0000666d
    6fa8:	20000ed0 	.word	0x20000ed0
    6fac:	00005939 	.word	0x00005939
    6fb0:	00009615 	.word	0x00009615
    6fb4:	000066bd 	.word	0x000066bd
    6fb8:	000069f9 	.word	0x000069f9
    6fbc:	2000025c 	.word	0x2000025c
    6fc0:	20000256 	.word	0x20000256
    6fc4:	00006b95 	.word	0x00006b95
    6fc8:	00006c29 	.word	0x00006c29

00006fcc <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    6fcc:	4a02      	ldr	r2, [pc, #8]	; (6fd8 <ADIRQ2_Extint_Callback+0xc>)
    6fce:	7851      	ldrb	r1, [r2, #1]
    6fd0:	2301      	movs	r3, #1
    6fd2:	430b      	orrs	r3, r1
    6fd4:	7053      	strb	r3, [r2, #1]
}
    6fd6:	4770      	bx	lr
    6fd8:	20000f2c 	.word	0x20000f2c

00006fdc <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    6fdc:	b510      	push	{r4, lr}
    6fde:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    6fe0:	0001      	movs	r1, r0
    6fe2:	4802      	ldr	r0, [pc, #8]	; (6fec <SPI_Write_Buff+0x10>)
    6fe4:	4b02      	ldr	r3, [pc, #8]	; (6ff0 <SPI_Write_Buff+0x14>)
    6fe6:	4798      	blx	r3
}
    6fe8:	bd10      	pop	{r4, pc}
    6fea:	46c0      	nop			; (mov r8, r8)
    6fec:	20000db4 	.word	0x20000db4
    6ff0:	00008c0d 	.word	0x00008c0d

00006ff4 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    6ff4:	b510      	push	{r4, lr}
    6ff6:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    6ff8:	2300      	movs	r3, #0
    6ffa:	0001      	movs	r1, r0
    6ffc:	4801      	ldr	r0, [pc, #4]	; (7004 <SPI_Read_Buff+0x10>)
    6ffe:	4c02      	ldr	r4, [pc, #8]	; (7008 <SPI_Read_Buff+0x14>)
    7000:	47a0      	blx	r4
}
    7002:	bd10      	pop	{r4, pc}
    7004:	20000db4 	.word	0x20000db4
    7008:	00008a21 	.word	0x00008a21

0000700c <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    700c:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    700e:	2201      	movs	r2, #1
    7010:	4902      	ldr	r1, [pc, #8]	; (701c <SPI_Slave_Low+0x10>)
    7012:	4803      	ldr	r0, [pc, #12]	; (7020 <SPI_Slave_Low+0x14>)
    7014:	4b03      	ldr	r3, [pc, #12]	; (7024 <SPI_Slave_Low+0x18>)
    7016:	4798      	blx	r3
}
    7018:	bd10      	pop	{r4, pc}
    701a:	46c0      	nop			; (mov r8, r8)
    701c:	20000dc0 	.word	0x20000dc0
    7020:	20000db4 	.word	0x20000db4
    7024:	00008b19 	.word	0x00008b19

00007028 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    7028:	b5f0      	push	{r4, r5, r6, r7, lr}
    702a:	4647      	mov	r7, r8
    702c:	b480      	push	{r7}
    702e:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    7030:	4c45      	ldr	r4, [pc, #276]	; (7148 <Configure_Spi_Master+0x120>)
    7032:	2311      	movs	r3, #17
    7034:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    7036:	2300      	movs	r3, #0
    7038:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    703a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    703c:	2201      	movs	r2, #1
    703e:	4669      	mov	r1, sp
    7040:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    7042:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    7044:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    7046:	2011      	movs	r0, #17
    7048:	4b40      	ldr	r3, [pc, #256]	; (714c <Configure_Spi_Master+0x124>)
    704a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    704c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    704e:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7050:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7052:	2a00      	cmp	r2, #0
    7054:	d105      	bne.n	7062 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    7056:	0959      	lsrs	r1, r3, #5
    7058:	01c9      	lsls	r1, r1, #7
    705a:	2282      	movs	r2, #130	; 0x82
    705c:	05d2      	lsls	r2, r2, #23
    705e:	4694      	mov	ip, r2
    7060:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7062:	221f      	movs	r2, #31
    7064:	4013      	ands	r3, r2
    7066:	3a1e      	subs	r2, #30
    7068:	0010      	movs	r0, r2
    706a:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    706c:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    706e:	ac04      	add	r4, sp, #16
    7070:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    7072:	2300      	movs	r3, #0
    7074:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    7076:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    7078:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    707a:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    707c:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    707e:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    7080:	3223      	adds	r2, #35	; 0x23
    7082:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    7084:	3a18      	subs	r2, #24
    7086:	2100      	movs	r1, #0
    7088:	a80a      	add	r0, sp, #40	; 0x28
    708a:	4b31      	ldr	r3, [pc, #196]	; (7150 <Configure_Spi_Master+0x128>)
    708c:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    708e:	4b31      	ldr	r3, [pc, #196]	; (7154 <Configure_Spi_Master+0x12c>)
    7090:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    7092:	2380      	movs	r3, #128	; 0x80
    7094:	055b      	lsls	r3, r3, #21
    7096:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    7098:	2380      	movs	r3, #128	; 0x80
    709a:	025b      	lsls	r3, r3, #9
    709c:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    709e:	4b2e      	ldr	r3, [pc, #184]	; (7158 <Configure_Spi_Master+0x130>)
    70a0:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    70a2:	2301      	movs	r3, #1
    70a4:	425b      	negs	r3, r3
    70a6:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    70a8:	4b2c      	ldr	r3, [pc, #176]	; (715c <Configure_Spi_Master+0x134>)
    70aa:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    70ac:	4b2c      	ldr	r3, [pc, #176]	; (7160 <Configure_Spi_Master+0x138>)
    70ae:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    70b0:	4d2c      	ldr	r5, [pc, #176]	; (7164 <Configure_Spi_Master+0x13c>)
    70b2:	0022      	movs	r2, r4
    70b4:	492c      	ldr	r1, [pc, #176]	; (7168 <Configure_Spi_Master+0x140>)
    70b6:	0028      	movs	r0, r5
    70b8:	4b2c      	ldr	r3, [pc, #176]	; (716c <Configure_Spi_Master+0x144>)
    70ba:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    70bc:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    70be:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    70c0:	2b00      	cmp	r3, #0
    70c2:	d1fc      	bne.n	70be <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    70c4:	6811      	ldr	r1, [r2, #0]
    70c6:	3302      	adds	r3, #2
    70c8:	430b      	orrs	r3, r1
    70ca:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    70cc:	4b28      	ldr	r3, [pc, #160]	; (7170 <Configure_Spi_Master+0x148>)
    70ce:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    70d0:	ac03      	add	r4, sp, #12
    70d2:	2500      	movs	r5, #0
    70d4:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    70d6:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    70d8:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    70da:	0021      	movs	r1, r4
    70dc:	2030      	movs	r0, #48	; 0x30
    70de:	4b1b      	ldr	r3, [pc, #108]	; (714c <Configure_Spi_Master+0x124>)
    70e0:	4698      	mov	r8, r3
    70e2:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    70e4:	2701      	movs	r7, #1
    70e6:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    70e8:	0021      	movs	r1, r4
    70ea:	2007      	movs	r0, #7
    70ec:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    70ee:	2682      	movs	r6, #130	; 0x82
    70f0:	05f6      	lsls	r6, r6, #23
    70f2:	2380      	movs	r3, #128	; 0x80
    70f4:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    70f6:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    70f8:	0021      	movs	r1, r4
    70fa:	200a      	movs	r0, #10
    70fc:	47c0      	blx	r8
    70fe:	2380      	movs	r3, #128	; 0x80
    7100:	00db      	lsls	r3, r3, #3
    7102:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    7104:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    7106:	0021      	movs	r1, r4
    7108:	2031      	movs	r0, #49	; 0x31
    710a:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    710c:	3680      	adds	r6, #128	; 0x80
    710e:	2380      	movs	r3, #128	; 0x80
    7110:	029b      	lsls	r3, r3, #10
    7112:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    7114:	4668      	mov	r0, sp
    7116:	4b17      	ldr	r3, [pc, #92]	; (7174 <Configure_Spi_Master+0x14c>)
    7118:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    711a:	230d      	movs	r3, #13
    711c:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    711e:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    7120:	466b      	mov	r3, sp
    7122:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    7124:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    7126:	4669      	mov	r1, sp
    7128:	200d      	movs	r0, #13
    712a:	4b13      	ldr	r3, [pc, #76]	; (7178 <Configure_Spi_Master+0x150>)
    712c:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    712e:	2200      	movs	r2, #0
    7130:	210d      	movs	r1, #13
    7132:	4812      	ldr	r0, [pc, #72]	; (717c <Configure_Spi_Master+0x154>)
    7134:	4b12      	ldr	r3, [pc, #72]	; (7180 <Configure_Spi_Master+0x158>)
    7136:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    7138:	2100      	movs	r1, #0
    713a:	200d      	movs	r0, #13
    713c:	4b11      	ldr	r3, [pc, #68]	; (7184 <Configure_Spi_Master+0x15c>)
    713e:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    7140:	b012      	add	sp, #72	; 0x48
    7142:	bc04      	pop	{r2}
    7144:	4690      	mov	r8, r2
    7146:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7148:	20000dc0 	.word	0x20000dc0
    714c:	00008439 	.word	0x00008439
    7150:	0000995f 	.word	0x0000995f
    7154:	000186a0 	.word	0x000186a0
    7158:	00100002 	.word	0x00100002
    715c:	00120002 	.word	0x00120002
    7160:	00130002 	.word	0x00130002
    7164:	20000db4 	.word	0x20000db4
    7168:	42000800 	.word	0x42000800
    716c:	000086f9 	.word	0x000086f9
    7170:	0000700d 	.word	0x0000700d
    7174:	00008091 	.word	0x00008091
    7178:	000080a5 	.word	0x000080a5
    717c:	00006fcd 	.word	0x00006fcd
    7180:	00007f19 	.word	0x00007f19
    7184:	00007f45 	.word	0x00007f45

00007188 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    7188:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    718a:	2200      	movs	r2, #0
    718c:	4902      	ldr	r1, [pc, #8]	; (7198 <SPI_Slave_High+0x10>)
    718e:	4803      	ldr	r0, [pc, #12]	; (719c <SPI_Slave_High+0x14>)
    7190:	4b03      	ldr	r3, [pc, #12]	; (71a0 <SPI_Slave_High+0x18>)
    7192:	4798      	blx	r3
}
    7194:	bd10      	pop	{r4, pc}
    7196:	46c0      	nop			; (mov r8, r8)
    7198:	20000dc0 	.word	0x20000dc0
    719c:	20000db4 	.word	0x20000db4
    71a0:	00008b19 	.word	0x00008b19

000071a4 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    71a4:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    71a6:	466b      	mov	r3, sp
    71a8:	2200      	movs	r2, #0
    71aa:	71da      	strb	r2, [r3, #7]
    71ac:	3307      	adds	r3, #7
    71ae:	781b      	ldrb	r3, [r3, #0]
    71b0:	b2db      	uxtb	r3, r3
    71b2:	2b07      	cmp	r3, #7
    71b4:	d809      	bhi.n	71ca <vSPI_Wait+0x26>
    71b6:	466b      	mov	r3, sp
    71b8:	1dda      	adds	r2, r3, #7
    71ba:	7813      	ldrb	r3, [r2, #0]
    71bc:	3301      	adds	r3, #1
    71be:	b2db      	uxtb	r3, r3
    71c0:	7013      	strb	r3, [r2, #0]
    71c2:	7813      	ldrb	r3, [r2, #0]
    71c4:	b2db      	uxtb	r3, r3
    71c6:	2b07      	cmp	r3, #7
    71c8:	d9f7      	bls.n	71ba <vSPI_Wait+0x16>
}
    71ca:	b002      	add	sp, #8
    71cc:	4770      	bx	lr
    71ce:	46c0      	nop			; (mov r8, r8)

000071d0 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    71d0:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    71d2:	2800      	cmp	r0, #0
    71d4:	d00d      	beq.n	71f2 <ucCRC_Calc+0x22>
    71d6:	000b      	movs	r3, r1
    71d8:	3801      	subs	r0, #1
    71da:	b2c0      	uxtb	r0, r0
    71dc:	3001      	adds	r0, #1
    71de:	1809      	adds	r1, r1, r0
    71e0:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    71e2:	4c05      	ldr	r4, [pc, #20]	; (71f8 <ucCRC_Calc+0x28>)
    71e4:	781a      	ldrb	r2, [r3, #0]
    71e6:	4050      	eors	r0, r2
    71e8:	5c20      	ldrb	r0, [r4, r0]
    71ea:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    71ec:	428b      	cmp	r3, r1
    71ee:	d1f9      	bne.n	71e4 <ucCRC_Calc+0x14>
    71f0:	e000      	b.n	71f4 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    71f2:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    71f4:	bd10      	pop	{r4, pc}
    71f6:	46c0      	nop			; (mov r8, r8)
    71f8:	00009be8 	.word	0x00009be8

000071fc <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    71fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    71fe:	465f      	mov	r7, fp
    7200:	4656      	mov	r6, sl
    7202:	464d      	mov	r5, r9
    7204:	4644      	mov	r4, r8
    7206:	b4f0      	push	{r4, r5, r6, r7}
    7208:	b083      	sub	sp, #12
    720a:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    720c:	0040      	lsls	r0, r0, #1
    720e:	271e      	movs	r7, #30
    7210:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7212:	004b      	lsls	r3, r1, #1
    7214:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    7216:	0a13      	lsrs	r3, r2, #8
    7218:	469b      	mov	fp, r3
    721a:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    721c:	4b25      	ldr	r3, [pc, #148]	; (72b4 <ucSPI_Write+0xb8>)
    721e:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    7220:	4d25      	ldr	r5, [pc, #148]	; (72b8 <ucSPI_Write+0xbc>)
    7222:	3f3e      	subs	r7, #62	; 0x3e
    7224:	4307      	orrs	r7, r0
    7226:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    7228:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    722a:	466b      	mov	r3, sp
    722c:	791b      	ldrb	r3, [r3, #4]
    722e:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    7230:	4643      	mov	r3, r8
    7232:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    7234:	465b      	mov	r3, fp
    7236:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    7238:	464b      	mov	r3, r9
    723a:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    723c:	0029      	movs	r1, r5
    723e:	2004      	movs	r0, #4
    7240:	4b1e      	ldr	r3, [pc, #120]	; (72bc <ucSPI_Write+0xc0>)
    7242:	4798      	blx	r3
    7244:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    7246:	2105      	movs	r1, #5
    7248:	0028      	movs	r0, r5
    724a:	4b1d      	ldr	r3, [pc, #116]	; (72c0 <ucSPI_Write+0xc4>)
    724c:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    724e:	4b1d      	ldr	r3, [pc, #116]	; (72c4 <ucSPI_Write+0xc8>)
    7250:	6a1c      	ldr	r4, [r3, #32]
    7252:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7254:	03e4      	lsls	r4, r4, #15
    7256:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    7258:	03db      	lsls	r3, r3, #15
    725a:	d40e      	bmi.n	727a <ucSPI_Write+0x7e>
    725c:	4b1a      	ldr	r3, [pc, #104]	; (72c8 <ucSPI_Write+0xcc>)
    725e:	4a19      	ldr	r2, [pc, #100]	; (72c4 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7260:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    7262:	2180      	movs	r1, #128	; 0x80
    7264:	0249      	lsls	r1, r1, #9
    7266:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7268:	0c24      	lsrs	r4, r4, #16
    726a:	4004      	ands	r4, r0
    726c:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    726e:	420f      	tst	r7, r1
    7270:	d103      	bne.n	727a <ucSPI_Write+0x7e>
    7272:	3b01      	subs	r3, #1
    7274:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    7276:	2b00      	cmp	r3, #0
    7278:	d1f5      	bne.n	7266 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    727a:	2064      	movs	r0, #100	; 0x64
    727c:	4b13      	ldr	r3, [pc, #76]	; (72cc <ucSPI_Write+0xd0>)
    727e:	4798      	blx	r3
		if(SDI_VAL ==1)
    7280:	2c01      	cmp	r4, #1
    7282:	d103      	bne.n	728c <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    7284:	4b12      	ldr	r3, [pc, #72]	; (72d0 <ucSPI_Write+0xd4>)
    7286:	4798      	blx	r3
			return 0;
    7288:	2000      	movs	r0, #0
    728a:	e00b      	b.n	72a4 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    728c:	2064      	movs	r0, #100	; 0x64
    728e:	4b0f      	ldr	r3, [pc, #60]	; (72cc <ucSPI_Write+0xd0>)
    7290:	4798      	blx	r3
		
		SPI_Slave_Low();
    7292:	4b0f      	ldr	r3, [pc, #60]	; (72d0 <ucSPI_Write+0xd4>)
    7294:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    7296:	4b0f      	ldr	r3, [pc, #60]	; (72d4 <ucSPI_Write+0xd8>)
    7298:	4798      	blx	r3
    729a:	3e01      	subs	r6, #1
    729c:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    729e:	2e00      	cmp	r6, #0
    72a0:	d1c2      	bne.n	7228 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    72a2:	2001      	movs	r0, #1
}
    72a4:	b003      	add	sp, #12
    72a6:	bc3c      	pop	{r2, r3, r4, r5}
    72a8:	4690      	mov	r8, r2
    72aa:	4699      	mov	r9, r3
    72ac:	46a2      	mov	sl, r4
    72ae:	46ab      	mov	fp, r5
    72b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    72b2:	46c0      	nop			; (mov r8, r8)
    72b4:	00007189 	.word	0x00007189
    72b8:	20000260 	.word	0x20000260
    72bc:	000071d1 	.word	0x000071d1
    72c0:	00006fdd 	.word	0x00006fdd
    72c4:	41000080 	.word	0x41000080
    72c8:	0000270f 	.word	0x0000270f
    72cc:	00007539 	.word	0x00007539
    72d0:	0000700d 	.word	0x0000700d
    72d4:	000071a5 	.word	0x000071a5

000072d8 <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    72d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    72da:	4657      	mov	r7, sl
    72dc:	464e      	mov	r6, r9
    72de:	4645      	mov	r5, r8
    72e0:	b4e0      	push	{r5, r6, r7}
    72e2:	b082      	sub	sp, #8
    72e4:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    72e6:	0040      	lsls	r0, r0, #1
    72e8:	271e      	movs	r7, #30
    72ea:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    72ec:	004b      	lsls	r3, r1, #1
    72ee:	4698      	mov	r8, r3
    72f0:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    72f2:	4b2c      	ldr	r3, [pc, #176]	; (73a4 <ucSPI_Read+0xcc>)
    72f4:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    72f6:	4c2c      	ldr	r4, [pc, #176]	; (73a8 <ucSPI_Read+0xd0>)
    72f8:	3f3d      	subs	r7, #61	; 0x3d
    72fa:	4307      	orrs	r7, r0
    72fc:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    72fe:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    7300:	464b      	mov	r3, r9
    7302:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    7304:	4643      	mov	r3, r8
    7306:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    7308:	0021      	movs	r1, r4
    730a:	2002      	movs	r0, #2
    730c:	4b27      	ldr	r3, [pc, #156]	; (73ac <ucSPI_Read+0xd4>)
    730e:	4798      	blx	r3
    7310:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    7312:	2103      	movs	r1, #3
    7314:	0020      	movs	r0, r4
    7316:	4b26      	ldr	r3, [pc, #152]	; (73b0 <ucSPI_Read+0xd8>)
    7318:	4798      	blx	r3
    731a:	4b26      	ldr	r3, [pc, #152]	; (73b4 <ucSPI_Read+0xdc>)
    731c:	6a1a      	ldr	r2, [r3, #32]
    731e:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7320:	03d2      	lsls	r2, r2, #15
    7322:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    7324:	03db      	lsls	r3, r3, #15
    7326:	d40f      	bmi.n	7348 <ucSPI_Read+0x70>
    7328:	4b23      	ldr	r3, [pc, #140]	; (73b8 <ucSPI_Read+0xe0>)
    732a:	4922      	ldr	r1, [pc, #136]	; (73b4 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    732c:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    732e:	2080      	movs	r0, #128	; 0x80
    7330:	0240      	lsls	r0, r0, #9
    7332:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7334:	0c12      	lsrs	r2, r2, #16
    7336:	403a      	ands	r2, r7
    7338:	0015      	movs	r5, r2
    733a:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    733c:	4202      	tst	r2, r0
    733e:	d103      	bne.n	7348 <ucSPI_Read+0x70>
    7340:	3b01      	subs	r3, #1
    7342:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    7344:	2b00      	cmp	r3, #0
    7346:	d1f4      	bne.n	7332 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    7348:	2064      	movs	r0, #100	; 0x64
    734a:	4b1c      	ldr	r3, [pc, #112]	; (73bc <ucSPI_Read+0xe4>)
    734c:	4798      	blx	r3
		if(SDI_VAL ==1)
    734e:	2d01      	cmp	r5, #1
    7350:	d118      	bne.n	7384 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    7352:	4c1b      	ldr	r4, [pc, #108]	; (73c0 <ucSPI_Read+0xe8>)
    7354:	2103      	movs	r1, #3
    7356:	0020      	movs	r0, r4
    7358:	4b1a      	ldr	r3, [pc, #104]	; (73c4 <ucSPI_Read+0xec>)
    735a:	4798      	blx	r3

			SPI_Slave_Low();
    735c:	4b1a      	ldr	r3, [pc, #104]	; (73c8 <ucSPI_Read+0xf0>)
    735e:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    7360:	0021      	movs	r1, r4
    7362:	2002      	movs	r0, #2
    7364:	4b11      	ldr	r3, [pc, #68]	; (73ac <ucSPI_Read+0xd4>)
    7366:	4798      	blx	r3
    7368:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    736a:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    736c:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    736e:	429a      	cmp	r2, r3
    7370:	d111      	bne.n	7396 <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    7372:	4a13      	ldr	r2, [pc, #76]	; (73c0 <ucSPI_Read+0xe8>)
    7374:	7813      	ldrb	r3, [r2, #0]
    7376:	021b      	lsls	r3, r3, #8
    7378:	7852      	ldrb	r2, [r2, #1]
    737a:	18d3      	adds	r3, r2, r3
    737c:	9a01      	ldr	r2, [sp, #4]
    737e:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    7380:	2000      	movs	r0, #0
    7382:	e008      	b.n	7396 <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    7384:	4b10      	ldr	r3, [pc, #64]	; (73c8 <ucSPI_Read+0xf0>)
    7386:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    7388:	4b10      	ldr	r3, [pc, #64]	; (73cc <ucSPI_Read+0xf4>)
    738a:	4798      	blx	r3
    738c:	3e01      	subs	r6, #1
    738e:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    7390:	2e00      	cmp	r6, #0
    7392:	d1b4      	bne.n	72fe <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    7394:	2001      	movs	r0, #1
}
    7396:	b002      	add	sp, #8
    7398:	bc1c      	pop	{r2, r3, r4}
    739a:	4690      	mov	r8, r2
    739c:	4699      	mov	r9, r3
    739e:	46a2      	mov	sl, r4
    73a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    73a2:	46c0      	nop			; (mov r8, r8)
    73a4:	00007189 	.word	0x00007189
    73a8:	20000260 	.word	0x20000260
    73ac:	000071d1 	.word	0x000071d1
    73b0:	00006fdd 	.word	0x00006fdd
    73b4:	41000080 	.word	0x41000080
    73b8:	0000270f 	.word	0x0000270f
    73bc:	00007539 	.word	0x00007539
    73c0:	20000268 	.word	0x20000268
    73c4:	00006ff5 	.word	0x00006ff5
    73c8:	0000700d 	.word	0x0000700d
    73cc:	000071a5 	.word	0x000071a5

000073d0 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    73d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    73d2:	465f      	mov	r7, fp
    73d4:	4656      	mov	r6, sl
    73d6:	464d      	mov	r5, r9
    73d8:	4644      	mov	r4, r8
    73da:	b4f0      	push	{r4, r5, r6, r7}
    73dc:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    73de:	0040      	lsls	r0, r0, #1
    73e0:	261e      	movs	r6, #30
    73e2:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    73e4:	004b      	lsls	r3, r1, #1
    73e6:	469b      	mov	fp, r3
    73e8:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    73ea:	4b36      	ldr	r3, [pc, #216]	; (74c4 <ucSPI_Continue_Read+0xf4>)
    73ec:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    73ee:	4c36      	ldr	r4, [pc, #216]	; (74c8 <ucSPI_Continue_Read+0xf8>)
    73f0:	3e3d      	subs	r6, #61	; 0x3d
    73f2:	4306      	orrs	r6, r0
    73f4:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    73f6:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    73f8:	4653      	mov	r3, sl
    73fa:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    73fc:	2301      	movs	r3, #1
    73fe:	465a      	mov	r2, fp
    7400:	4313      	orrs	r3, r2
    7402:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    7404:	237f      	movs	r3, #127	; 0x7f
    7406:	464a      	mov	r2, r9
    7408:	4013      	ands	r3, r2
    740a:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    740c:	0021      	movs	r1, r4
    740e:	2003      	movs	r0, #3
    7410:	4b2e      	ldr	r3, [pc, #184]	; (74cc <ucSPI_Continue_Read+0xfc>)
    7412:	4798      	blx	r3
    7414:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    7416:	2104      	movs	r1, #4
    7418:	0020      	movs	r0, r4
    741a:	4b2d      	ldr	r3, [pc, #180]	; (74d0 <ucSPI_Continue_Read+0x100>)
    741c:	4798      	blx	r3
    741e:	4b2d      	ldr	r3, [pc, #180]	; (74d4 <ucSPI_Continue_Read+0x104>)
    7420:	6a1a      	ldr	r2, [r3, #32]
    7422:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7424:	03d2      	lsls	r2, r2, #15
    7426:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    7428:	03db      	lsls	r3, r3, #15
    742a:	d40f      	bmi.n	744c <ucSPI_Continue_Read+0x7c>
    742c:	4b2a      	ldr	r3, [pc, #168]	; (74d8 <ucSPI_Continue_Read+0x108>)
    742e:	4929      	ldr	r1, [pc, #164]	; (74d4 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7430:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    7432:	2080      	movs	r0, #128	; 0x80
    7434:	0240      	lsls	r0, r0, #9
    7436:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7438:	0c12      	lsrs	r2, r2, #16
    743a:	403a      	ands	r2, r7
    743c:	0016      	movs	r6, r2
    743e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    7440:	4202      	tst	r2, r0
    7442:	d103      	bne.n	744c <ucSPI_Continue_Read+0x7c>
    7444:	3b01      	subs	r3, #1
    7446:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    7448:	2b00      	cmp	r3, #0
    744a:	d1f4      	bne.n	7436 <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    744c:	2064      	movs	r0, #100	; 0x64
    744e:	4b23      	ldr	r3, [pc, #140]	; (74dc <ucSPI_Continue_Read+0x10c>)
    7450:	4798      	blx	r3
		if(SDI_VAL ==1)
    7452:	2e01      	cmp	r6, #1
    7454:	d129      	bne.n	74aa <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    7456:	4c22      	ldr	r4, [pc, #136]	; (74e0 <ucSPI_Continue_Read+0x110>)
    7458:	21ad      	movs	r1, #173	; 0xad
    745a:	0020      	movs	r0, r4
    745c:	4b21      	ldr	r3, [pc, #132]	; (74e4 <ucSPI_Continue_Read+0x114>)
    745e:	4798      	blx	r3
			
			SPI_Slave_Low();
    7460:	4b21      	ldr	r3, [pc, #132]	; (74e8 <ucSPI_Continue_Read+0x118>)
    7462:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    7464:	4b21      	ldr	r3, [pc, #132]	; (74ec <ucSPI_Continue_Read+0x11c>)
    7466:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    7468:	78e3      	ldrb	r3, [r4, #3]
    746a:	2b3b      	cmp	r3, #59	; 0x3b
    746c:	d109      	bne.n	7482 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    746e:	2200      	movs	r2, #0
    7470:	4b1f      	ldr	r3, [pc, #124]	; (74f0 <ucSPI_Continue_Read+0x120>)
    7472:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    7474:	4a1f      	ldr	r2, [pc, #124]	; (74f4 <ucSPI_Continue_Read+0x124>)
    7476:	7811      	ldrb	r1, [r2, #0]
    7478:	2301      	movs	r3, #1
    747a:	430b      	orrs	r3, r1
    747c:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    747e:	2000      	movs	r0, #0
    7480:	e01a      	b.n	74b8 <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    7482:	4b1b      	ldr	r3, [pc, #108]	; (74f0 <ucSPI_Continue_Read+0x120>)
    7484:	781b      	ldrb	r3, [r3, #0]
    7486:	3301      	adds	r3, #1
    7488:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    748a:	2b08      	cmp	r3, #8
    748c:	d003      	beq.n	7496 <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    748e:	4a18      	ldr	r2, [pc, #96]	; (74f0 <ucSPI_Continue_Read+0x120>)
    7490:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    7492:	2000      	movs	r0, #0
    7494:	e010      	b.n	74b8 <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    7496:	2200      	movs	r2, #0
    7498:	4b15      	ldr	r3, [pc, #84]	; (74f0 <ucSPI_Continue_Read+0x120>)
    749a:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    749c:	4a15      	ldr	r2, [pc, #84]	; (74f4 <ucSPI_Continue_Read+0x124>)
    749e:	7813      	ldrb	r3, [r2, #0]
    74a0:	2101      	movs	r1, #1
    74a2:	438b      	bics	r3, r1
    74a4:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    74a6:	2000      	movs	r0, #0
    74a8:	e006      	b.n	74b8 <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    74aa:	4b0f      	ldr	r3, [pc, #60]	; (74e8 <ucSPI_Continue_Read+0x118>)
    74ac:	4798      	blx	r3
    74ae:	3d01      	subs	r5, #1
    74b0:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    74b2:	2d00      	cmp	r5, #0
    74b4:	d19f      	bne.n	73f6 <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    74b6:	2001      	movs	r0, #1
    74b8:	bc3c      	pop	{r2, r3, r4, r5}
    74ba:	4690      	mov	r8, r2
    74bc:	4699      	mov	r9, r3
    74be:	46a2      	mov	sl, r4
    74c0:	46ab      	mov	fp, r5
    74c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    74c4:	00007189 	.word	0x00007189
    74c8:	20000260 	.word	0x20000260
    74cc:	000071d1 	.word	0x000071d1
    74d0:	00006fdd 	.word	0x00006fdd
    74d4:	41000080 	.word	0x41000080
    74d8:	0000270f 	.word	0x0000270f
    74dc:	00007539 	.word	0x00007539
    74e0:	20000e12 	.word	0x20000e12
    74e4:	00006ff5 	.word	0x00006ff5
    74e8:	0000700d 	.word	0x0000700d
    74ec:	000071a5 	.word	0x000071a5
    74f0:	20000265 	.word	0x20000265
    74f4:	20000f2c 	.word	0x20000f2c

000074f8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    74f8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    74fa:	2000      	movs	r0, #0
    74fc:	4b08      	ldr	r3, [pc, #32]	; (7520 <delay_init+0x28>)
    74fe:	4798      	blx	r3
    7500:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    7502:	4c08      	ldr	r4, [pc, #32]	; (7524 <delay_init+0x2c>)
    7504:	21fa      	movs	r1, #250	; 0xfa
    7506:	0089      	lsls	r1, r1, #2
    7508:	47a0      	blx	r4
    750a:	4b07      	ldr	r3, [pc, #28]	; (7528 <delay_init+0x30>)
    750c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    750e:	4907      	ldr	r1, [pc, #28]	; (752c <delay_init+0x34>)
    7510:	0028      	movs	r0, r5
    7512:	47a0      	blx	r4
    7514:	4b06      	ldr	r3, [pc, #24]	; (7530 <delay_init+0x38>)
    7516:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    7518:	2205      	movs	r2, #5
    751a:	4b06      	ldr	r3, [pc, #24]	; (7534 <delay_init+0x3c>)
    751c:	601a      	str	r2, [r3, #0]
}
    751e:	bd70      	pop	{r4, r5, r6, pc}
    7520:	0000924d 	.word	0x0000924d
    7524:	00009615 	.word	0x00009615
    7528:	20000008 	.word	0x20000008
    752c:	000f4240 	.word	0x000f4240
    7530:	20000004 	.word	0x20000004
    7534:	e000e010 	.word	0xe000e010

00007538 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    7538:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    753a:	4b08      	ldr	r3, [pc, #32]	; (755c <delay_cycles_us+0x24>)
    753c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    753e:	4a08      	ldr	r2, [pc, #32]	; (7560 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    7540:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7542:	2180      	movs	r1, #128	; 0x80
    7544:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    7546:	e006      	b.n	7556 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    7548:	2c00      	cmp	r4, #0
    754a:	d004      	beq.n	7556 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    754c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    754e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7550:	6813      	ldr	r3, [r2, #0]
    7552:	420b      	tst	r3, r1
    7554:	d0fc      	beq.n	7550 <delay_cycles_us+0x18>
    7556:	3801      	subs	r0, #1
    7558:	d2f6      	bcs.n	7548 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    755a:	bd30      	pop	{r4, r5, pc}
    755c:	20000004 	.word	0x20000004
    7560:	e000e010 	.word	0xe000e010

00007564 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    7564:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    7566:	4b08      	ldr	r3, [pc, #32]	; (7588 <delay_cycles_ms+0x24>)
    7568:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    756a:	4a08      	ldr	r2, [pc, #32]	; (758c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    756c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    756e:	2180      	movs	r1, #128	; 0x80
    7570:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    7572:	e006      	b.n	7582 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    7574:	2c00      	cmp	r4, #0
    7576:	d004      	beq.n	7582 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    7578:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    757a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    757c:	6813      	ldr	r3, [r2, #0]
    757e:	420b      	tst	r3, r1
    7580:	d0fc      	beq.n	757c <delay_cycles_ms+0x18>
    7582:	3801      	subs	r0, #1
    7584:	d2f6      	bcs.n	7574 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    7586:	bd30      	pop	{r4, r5, pc}
    7588:	20000008 	.word	0x20000008
    758c:	e000e010 	.word	0xe000e010

00007590 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    7590:	b510      	push	{r4, lr}
    7592:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    7594:	466a      	mov	r2, sp
    7596:	4b08      	ldr	r3, [pc, #32]	; (75b8 <_adc_get_inst_index+0x28>)
    7598:	cb12      	ldmia	r3!, {r1, r4}
    759a:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    759c:	9b00      	ldr	r3, [sp, #0]
    759e:	4298      	cmp	r0, r3
    75a0:	d005      	beq.n	75ae <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    75a2:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    75a4:	9a01      	ldr	r2, [sp, #4]
    75a6:	4282      	cmp	r2, r0
    75a8:	d103      	bne.n	75b2 <_adc_get_inst_index+0x22>
    75aa:	3301      	adds	r3, #1
    75ac:	e000      	b.n	75b0 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    75ae:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    75b0:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    75b2:	0018      	movs	r0, r3
    75b4:	b002      	add	sp, #8
    75b6:	bd10      	pop	{r4, pc}
    75b8:	00009dbc 	.word	0x00009dbc

000075bc <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    75bc:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    75be:	2300      	movs	r3, #0
    75c0:	2200      	movs	r2, #0
    75c2:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    75c4:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    75c6:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    75c8:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    75ca:	2100      	movs	r1, #0
    75cc:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    75ce:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    75d0:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    75d2:	2401      	movs	r4, #1
    75d4:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    75d6:	24c0      	movs	r4, #192	; 0xc0
    75d8:	0164      	lsls	r4, r4, #5
    75da:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    75dc:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    75de:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    75e0:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    75e2:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    75e4:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    75e6:	242a      	movs	r4, #42	; 0x2a
    75e8:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    75ea:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    75ec:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    75ee:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    75f0:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    75f2:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    75f4:	3c06      	subs	r4, #6
    75f6:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    75f8:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    75fa:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    75fc:	7541      	strb	r1, [r0, #21]
}
    75fe:	bd10      	pop	{r4, pc}

00007600 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    7600:	b5f0      	push	{r4, r5, r6, r7, lr}
    7602:	465f      	mov	r7, fp
    7604:	4656      	mov	r6, sl
    7606:	464d      	mov	r5, r9
    7608:	4644      	mov	r4, r8
    760a:	b4f0      	push	{r4, r5, r6, r7}
    760c:	b09d      	sub	sp, #116	; 0x74
    760e:	0005      	movs	r5, r0
    7610:	000e      	movs	r6, r1
    7612:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    7614:	0008      	movs	r0, r1
    7616:	4bc6      	ldr	r3, [pc, #792]	; (7930 <adc_init+0x330>)
    7618:	4798      	blx	r3
    761a:	0004      	movs	r4, r0
    761c:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    761e:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    7620:	4ac4      	ldr	r2, [pc, #784]	; (7934 <adc_init+0x334>)
    7622:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    7624:	0080      	lsls	r0, r0, #2
    7626:	4bc4      	ldr	r3, [pc, #784]	; (7938 <adc_init+0x338>)
    7628:	58c3      	ldr	r3, [r0, r3]
    762a:	430b      	orrs	r3, r1
    762c:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    762e:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    7630:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    7632:	07db      	lsls	r3, r3, #31
    7634:	d500      	bpl.n	7638 <adc_init+0x38>
    7636:	e235      	b.n	7aa4 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7638:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    763a:	8c13      	ldrh	r3, [r2, #32]
    763c:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    763e:	2b00      	cmp	r3, #0
    7640:	d1fb      	bne.n	763a <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    7642:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    7644:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    7646:	079b      	lsls	r3, r3, #30
    7648:	d500      	bpl.n	764c <adc_init+0x4c>
    764a:	e22b      	b.n	7aa4 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    764c:	787b      	ldrb	r3, [r7, #1]
    764e:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    7650:	2b00      	cmp	r3, #0
    7652:	d104      	bne.n	765e <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    7654:	4ab9      	ldr	r2, [pc, #740]	; (793c <adc_init+0x33c>)
    7656:	69d1      	ldr	r1, [r2, #28]
    7658:	3304      	adds	r3, #4
    765a:	430b      	orrs	r3, r1
    765c:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    765e:	682b      	ldr	r3, [r5, #0]
    7660:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    7662:	783b      	ldrb	r3, [r7, #0]
    7664:	aa02      	add	r2, sp, #8
    7666:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    7668:	4bb5      	ldr	r3, [pc, #724]	; (7940 <adc_init+0x340>)
    766a:	5d1e      	ldrb	r6, [r3, r4]
    766c:	0011      	movs	r1, r2
    766e:	0030      	movs	r0, r6
    7670:	4bb4      	ldr	r3, [pc, #720]	; (7944 <adc_init+0x344>)
    7672:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    7674:	0030      	movs	r0, r6
    7676:	4bb4      	ldr	r3, [pc, #720]	; (7948 <adc_init+0x348>)
    7678:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    767a:	793b      	ldrb	r3, [r7, #4]
    767c:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    767e:	ae04      	add	r6, sp, #16
    7680:	4bb2      	ldr	r3, [pc, #712]	; (794c <adc_init+0x34c>)
    7682:	469c      	mov	ip, r3
    7684:	001a      	movs	r2, r3
    7686:	3208      	adds	r2, #8
    7688:	0031      	movs	r1, r6
    768a:	ca49      	ldmia	r2!, {r0, r3, r6}
    768c:	c149      	stmia	r1!, {r0, r3, r6}
    768e:	ca49      	ldmia	r2!, {r0, r3, r6}
    7690:	c149      	stmia	r1!, {r0, r3, r6}
    7692:	ca49      	ldmia	r2!, {r0, r3, r6}
    7694:	c149      	stmia	r1!, {r0, r3, r6}
    7696:	ca49      	ldmia	r2!, {r0, r3, r6}
    7698:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    769a:	a910      	add	r1, sp, #64	; 0x40
    769c:	4663      	mov	r3, ip
    769e:	3338      	adds	r3, #56	; 0x38
    76a0:	000a      	movs	r2, r1
    76a2:	cb43      	ldmia	r3!, {r0, r1, r6}
    76a4:	c243      	stmia	r2!, {r0, r1, r6}
    76a6:	cb43      	ldmia	r3!, {r0, r1, r6}
    76a8:	c243      	stmia	r2!, {r0, r1, r6}
    76aa:	cb43      	ldmia	r3!, {r0, r1, r6}
    76ac:	c243      	stmia	r2!, {r0, r1, r6}
    76ae:	cb43      	ldmia	r3!, {r0, r1, r6}
    76b0:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    76b2:	9b00      	ldr	r3, [sp, #0]
    76b4:	2b00      	cmp	r3, #0
    76b6:	d003      	beq.n	76c0 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    76b8:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    76ba:	2b01      	cmp	r3, #1
    76bc:	d003      	beq.n	76c6 <adc_init+0xc6>
    76be:	e001      	b.n	76c4 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    76c0:	a904      	add	r1, sp, #16
    76c2:	e000      	b.n	76c6 <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    76c4:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    76c6:	00a3      	lsls	r3, r4, #2
    76c8:	4aa1      	ldr	r2, [pc, #644]	; (7950 <adc_init+0x350>)
    76ca:	589b      	ldr	r3, [r3, r2]
    76cc:	4699      	mov	r9, r3
    76ce:	4598      	cmp	r8, r3
    76d0:	d80c      	bhi.n	76ec <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    76d2:	4643      	mov	r3, r8
    76d4:	0098      	lsls	r0, r3, #2
    76d6:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    76d8:	a903      	add	r1, sp, #12
    76da:	2300      	movs	r3, #0
    76dc:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    76de:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    76e0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    76e2:	3301      	adds	r3, #1
    76e4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    76e6:	b2c0      	uxtb	r0, r0
    76e8:	4b9a      	ldr	r3, [pc, #616]	; (7954 <adc_init+0x354>)
    76ea:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    76ec:	88fb      	ldrh	r3, [r7, #6]
    76ee:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    76f0:	ae04      	add	r6, sp, #16
    76f2:	4b96      	ldr	r3, [pc, #600]	; (794c <adc_init+0x34c>)
    76f4:	469c      	mov	ip, r3
    76f6:	001a      	movs	r2, r3
    76f8:	3208      	adds	r2, #8
    76fa:	0031      	movs	r1, r6
    76fc:	ca49      	ldmia	r2!, {r0, r3, r6}
    76fe:	c149      	stmia	r1!, {r0, r3, r6}
    7700:	ca49      	ldmia	r2!, {r0, r3, r6}
    7702:	c149      	stmia	r1!, {r0, r3, r6}
    7704:	ca49      	ldmia	r2!, {r0, r3, r6}
    7706:	c149      	stmia	r1!, {r0, r3, r6}
    7708:	ca49      	ldmia	r2!, {r0, r3, r6}
    770a:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    770c:	a910      	add	r1, sp, #64	; 0x40
    770e:	4663      	mov	r3, ip
    7710:	3338      	adds	r3, #56	; 0x38
    7712:	000a      	movs	r2, r1
    7714:	cb43      	ldmia	r3!, {r0, r1, r6}
    7716:	c243      	stmia	r2!, {r0, r1, r6}
    7718:	cb43      	ldmia	r3!, {r0, r1, r6}
    771a:	c243      	stmia	r2!, {r0, r1, r6}
    771c:	cb43      	ldmia	r3!, {r0, r1, r6}
    771e:	c243      	stmia	r2!, {r0, r1, r6}
    7720:	cb43      	ldmia	r3!, {r0, r1, r6}
    7722:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7724:	9a00      	ldr	r2, [sp, #0]
    7726:	2a00      	cmp	r2, #0
    7728:	d003      	beq.n	7732 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    772a:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    772c:	2a01      	cmp	r2, #1
    772e:	d003      	beq.n	7738 <adc_init+0x138>
    7730:	e001      	b.n	7736 <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    7732:	ab04      	add	r3, sp, #16
    7734:	e000      	b.n	7738 <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    7736:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    7738:	45c8      	cmp	r8, r9
    773a:	d900      	bls.n	773e <adc_init+0x13e>
    773c:	e1ac      	b.n	7a98 <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    773e:	4642      	mov	r2, r8
    7740:	0090      	lsls	r0, r2, #2
    7742:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7744:	a903      	add	r1, sp, #12
    7746:	2300      	movs	r3, #0
    7748:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    774a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    774c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    774e:	3301      	adds	r3, #1
    7750:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    7752:	b2c0      	uxtb	r0, r0
    7754:	4b7f      	ldr	r3, [pc, #508]	; (7954 <adc_init+0x354>)
    7756:	4798      	blx	r3
    7758:	e19e      	b.n	7a98 <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    775a:	465b      	mov	r3, fp
    775c:	4642      	mov	r2, r8
    775e:	4093      	lsls	r3, r2
    7760:	693a      	ldr	r2, [r7, #16]
    7762:	421a      	tst	r2, r3
    7764:	d030      	beq.n	77c8 <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    7766:	a804      	add	r0, sp, #16
    7768:	4b78      	ldr	r3, [pc, #480]	; (794c <adc_init+0x34c>)
    776a:	3308      	adds	r3, #8
    776c:	0002      	movs	r2, r0
    776e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7770:	c243      	stmia	r2!, {r0, r1, r6}
    7772:	cb43      	ldmia	r3!, {r0, r1, r6}
    7774:	c243      	stmia	r2!, {r0, r1, r6}
    7776:	cb43      	ldmia	r3!, {r0, r1, r6}
    7778:	c243      	stmia	r2!, {r0, r1, r6}
    777a:	cb43      	ldmia	r3!, {r0, r1, r6}
    777c:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    777e:	a810      	add	r0, sp, #64	; 0x40
    7780:	4b72      	ldr	r3, [pc, #456]	; (794c <adc_init+0x34c>)
    7782:	3338      	adds	r3, #56	; 0x38
    7784:	0002      	movs	r2, r0
    7786:	cb43      	ldmia	r3!, {r0, r1, r6}
    7788:	c243      	stmia	r2!, {r0, r1, r6}
    778a:	cb43      	ldmia	r3!, {r0, r1, r6}
    778c:	c243      	stmia	r2!, {r0, r1, r6}
    778e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7790:	c243      	stmia	r2!, {r0, r1, r6}
    7792:	cb43      	ldmia	r3!, {r0, r1, r6}
    7794:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7796:	9a00      	ldr	r2, [sp, #0]
    7798:	2a00      	cmp	r2, #0
    779a:	d003      	beq.n	77a4 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    779c:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    779e:	2a01      	cmp	r2, #1
    77a0:	d003      	beq.n	77aa <adc_init+0x1aa>
    77a2:	e001      	b.n	77a8 <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    77a4:	ab04      	add	r3, sp, #16
    77a6:	e000      	b.n	77aa <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    77a8:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    77aa:	9a01      	ldr	r2, [sp, #4]
    77ac:	454a      	cmp	r2, r9
    77ae:	d80b      	bhi.n	77c8 <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    77b0:	0091      	lsls	r1, r2, #2
    77b2:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    77b4:	a903      	add	r1, sp, #12
    77b6:	2300      	movs	r3, #0
    77b8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    77ba:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    77bc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    77be:	465b      	mov	r3, fp
    77c0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    77c2:	b2c0      	uxtb	r0, r0
    77c4:	4b63      	ldr	r3, [pc, #396]	; (7954 <adc_init+0x354>)
    77c6:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    77c8:	4646      	mov	r6, r8
    77ca:	3601      	adds	r6, #1
    77cc:	b2f3      	uxtb	r3, r6
    77ce:	4698      	mov	r8, r3
    77d0:	9301      	str	r3, [sp, #4]
    77d2:	454b      	cmp	r3, r9
    77d4:	d9c1      	bls.n	775a <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    77d6:	7b7b      	ldrb	r3, [r7, #13]
    77d8:	019a      	lsls	r2, r3, #6
    77da:	7bbb      	ldrb	r3, [r7, #14]
    77dc:	01db      	lsls	r3, r3, #7
    77de:	4313      	orrs	r3, r2
    77e0:	b2db      	uxtb	r3, r3
    77e2:	4652      	mov	r2, sl
    77e4:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    77e6:	7d3b      	ldrb	r3, [r7, #20]
    77e8:	01db      	lsls	r3, r3, #7
    77ea:	787a      	ldrb	r2, [r7, #1]
    77ec:	4313      	orrs	r3, r2
    77ee:	b2db      	uxtb	r3, r3
    77f0:	4652      	mov	r2, sl
    77f2:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    77f4:	78fb      	ldrb	r3, [r7, #3]
    77f6:	2b34      	cmp	r3, #52	; 0x34
    77f8:	d900      	bls.n	77fc <adc_init+0x1fc>
    77fa:	e14b      	b.n	7a94 <adc_init+0x494>
    77fc:	009b      	lsls	r3, r3, #2
    77fe:	4a56      	ldr	r2, [pc, #344]	; (7958 <adc_init+0x358>)
    7800:	58d3      	ldr	r3, [r2, r3]
    7802:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    7804:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    7806:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    7808:	2202      	movs	r2, #2
    780a:	e01a      	b.n	7842 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    780c:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    780e:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    7810:	2110      	movs	r1, #16
    7812:	e016      	b.n	7842 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    7814:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    7816:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    7818:	2201      	movs	r2, #1
    781a:	e012      	b.n	7842 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    781c:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    781e:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    7820:	2200      	movs	r2, #0
    7822:	e00e      	b.n	7842 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    7824:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    7826:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    7828:	2200      	movs	r2, #0
    782a:	e00a      	b.n	7842 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    782c:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    782e:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    7830:	2200      	movs	r2, #0
    7832:	e006      	b.n	7842 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    7834:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    7836:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    7838:	2200      	movs	r2, #0
    783a:	e002      	b.n	7842 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    783c:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    783e:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    7840:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    7842:	0112      	lsls	r2, r2, #4
    7844:	2370      	movs	r3, #112	; 0x70
    7846:	4013      	ands	r3, r2
    7848:	4303      	orrs	r3, r0
    784a:	4652      	mov	r2, sl
    784c:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    784e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7850:	8c13      	ldrh	r3, [r2, #32]
    7852:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7854:	2b00      	cmp	r3, #0
    7856:	d1fb      	bne.n	7850 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    7858:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    785a:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    785c:	2b3f      	cmp	r3, #63	; 0x3f
    785e:	d900      	bls.n	7862 <adc_init+0x262>
    7860:	e120      	b.n	7aa4 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    7862:	7bfa      	ldrb	r2, [r7, #15]
    7864:	01d2      	lsls	r2, r2, #7
    7866:	4313      	orrs	r3, r2
    7868:	b2db      	uxtb	r3, r3
    786a:	4652      	mov	r2, sl
    786c:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    786e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7870:	8c13      	ldrh	r3, [r2, #32]
    7872:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    7874:	2b00      	cmp	r3, #0
    7876:	d1fb      	bne.n	7870 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    7878:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    787a:	4652      	mov	r2, sl
    787c:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    787e:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    7880:	5cfa      	ldrb	r2, [r7, r3]
    7882:	00d2      	lsls	r2, r2, #3
    7884:	7b3b      	ldrb	r3, [r7, #12]
    7886:	009b      	lsls	r3, r3, #2
    7888:	4313      	orrs	r3, r2
    788a:	7afa      	ldrb	r2, [r7, #11]
    788c:	431a      	orrs	r2, r3
    788e:	7abb      	ldrb	r3, [r7, #10]
    7890:	005b      	lsls	r3, r3, #1
    7892:	4313      	orrs	r3, r2
    7894:	430b      	orrs	r3, r1
    7896:	4652      	mov	r2, sl
    7898:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    789a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    789c:	8c13      	ldrh	r3, [r2, #32]
    789e:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    78a0:	2b00      	cmp	r3, #0
    78a2:	d1fb      	bne.n	789c <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    78a4:	8b3b      	ldrh	r3, [r7, #24]
    78a6:	2b00      	cmp	r3, #0
    78a8:	d100      	bne.n	78ac <adc_init+0x2ac>
    78aa:	e091      	b.n	79d0 <adc_init+0x3d0>
		switch (resolution) {
    78ac:	2910      	cmp	r1, #16
    78ae:	d075      	beq.n	799c <adc_init+0x39c>
    78b0:	d802      	bhi.n	78b8 <adc_init+0x2b8>
    78b2:	2900      	cmp	r1, #0
    78b4:	d054      	beq.n	7960 <adc_init+0x360>
    78b6:	e08b      	b.n	79d0 <adc_init+0x3d0>
    78b8:	2920      	cmp	r1, #32
    78ba:	d01a      	beq.n	78f2 <adc_init+0x2f2>
    78bc:	2930      	cmp	r1, #48	; 0x30
    78be:	d000      	beq.n	78c2 <adc_init+0x2c2>
    78c0:	e086      	b.n	79d0 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    78c2:	7afa      	ldrb	r2, [r7, #11]
    78c4:	2a00      	cmp	r2, #0
    78c6:	d00a      	beq.n	78de <adc_init+0x2de>
    78c8:	69fa      	ldr	r2, [r7, #28]
    78ca:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    78cc:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    78ce:	2aff      	cmp	r2, #255	; 0xff
    78d0:	d900      	bls.n	78d4 <adc_init+0x2d4>
    78d2:	e0e7      	b.n	7aa4 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    78d4:	6a3a      	ldr	r2, [r7, #32]
    78d6:	3280      	adds	r2, #128	; 0x80
    78d8:	2aff      	cmp	r2, #255	; 0xff
    78da:	d900      	bls.n	78de <adc_init+0x2de>
    78dc:	e0e2      	b.n	7aa4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    78de:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    78e0:	69fa      	ldr	r2, [r7, #28]
    78e2:	2aff      	cmp	r2, #255	; 0xff
    78e4:	dd00      	ble.n	78e8 <adc_init+0x2e8>
    78e6:	e0dd      	b.n	7aa4 <adc_init+0x4a4>
    78e8:	6a3a      	ldr	r2, [r7, #32]
    78ea:	2aff      	cmp	r2, #255	; 0xff
    78ec:	dd00      	ble.n	78f0 <adc_init+0x2f0>
    78ee:	e0d9      	b.n	7aa4 <adc_init+0x4a4>
    78f0:	e06e      	b.n	79d0 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    78f2:	7afa      	ldrb	r2, [r7, #11]
    78f4:	2a00      	cmp	r2, #0
    78f6:	d00f      	beq.n	7918 <adc_init+0x318>
    78f8:	69fa      	ldr	r2, [r7, #28]
    78fa:	2180      	movs	r1, #128	; 0x80
    78fc:	0089      	lsls	r1, r1, #2
    78fe:	468c      	mov	ip, r1
    7900:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7902:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    7904:	4915      	ldr	r1, [pc, #84]	; (795c <adc_init+0x35c>)
    7906:	428a      	cmp	r2, r1
    7908:	d900      	bls.n	790c <adc_init+0x30c>
    790a:	e0cb      	b.n	7aa4 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    790c:	6a3a      	ldr	r2, [r7, #32]
    790e:	4462      	add	r2, ip
    7910:	4912      	ldr	r1, [pc, #72]	; (795c <adc_init+0x35c>)
    7912:	428a      	cmp	r2, r1
    7914:	d900      	bls.n	7918 <adc_init+0x318>
    7916:	e0c5      	b.n	7aa4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7918:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    791a:	4a10      	ldr	r2, [pc, #64]	; (795c <adc_init+0x35c>)
    791c:	69f9      	ldr	r1, [r7, #28]
    791e:	4291      	cmp	r1, r2
    7920:	dd00      	ble.n	7924 <adc_init+0x324>
    7922:	e0bf      	b.n	7aa4 <adc_init+0x4a4>
    7924:	6a39      	ldr	r1, [r7, #32]
    7926:	4291      	cmp	r1, r2
    7928:	dd00      	ble.n	792c <adc_init+0x32c>
    792a:	e0bb      	b.n	7aa4 <adc_init+0x4a4>
    792c:	e050      	b.n	79d0 <adc_init+0x3d0>
    792e:	46c0      	nop			; (mov r8, r8)
    7930:	00007591 	.word	0x00007591
    7934:	40000800 	.word	0x40000800
    7938:	00009e28 	.word	0x00009e28
    793c:	40001800 	.word	0x40001800
    7940:	00009e34 	.word	0x00009e34
    7944:	00009329 	.word	0x00009329
    7948:	000092b9 	.word	0x000092b9
    794c:	00009dbc 	.word	0x00009dbc
    7950:	00009e38 	.word	0x00009e38
    7954:	00009425 	.word	0x00009425
    7958:	00009ce8 	.word	0x00009ce8
    795c:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    7960:	7afa      	ldrb	r2, [r7, #11]
    7962:	2a00      	cmp	r2, #0
    7964:	d00f      	beq.n	7986 <adc_init+0x386>
    7966:	69fa      	ldr	r2, [r7, #28]
    7968:	2180      	movs	r1, #128	; 0x80
    796a:	0109      	lsls	r1, r1, #4
    796c:	468c      	mov	ip, r1
    796e:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7970:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    7972:	4950      	ldr	r1, [pc, #320]	; (7ab4 <adc_init+0x4b4>)
    7974:	428a      	cmp	r2, r1
    7976:	d900      	bls.n	797a <adc_init+0x37a>
    7978:	e094      	b.n	7aa4 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    797a:	6a3a      	ldr	r2, [r7, #32]
    797c:	4462      	add	r2, ip
    797e:	494d      	ldr	r1, [pc, #308]	; (7ab4 <adc_init+0x4b4>)
    7980:	428a      	cmp	r2, r1
    7982:	d900      	bls.n	7986 <adc_init+0x386>
    7984:	e08e      	b.n	7aa4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7986:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    7988:	4a4a      	ldr	r2, [pc, #296]	; (7ab4 <adc_init+0x4b4>)
    798a:	69f9      	ldr	r1, [r7, #28]
    798c:	4291      	cmp	r1, r2
    798e:	dd00      	ble.n	7992 <adc_init+0x392>
    7990:	e088      	b.n	7aa4 <adc_init+0x4a4>
    7992:	6a39      	ldr	r1, [r7, #32]
    7994:	4291      	cmp	r1, r2
    7996:	dd00      	ble.n	799a <adc_init+0x39a>
    7998:	e084      	b.n	7aa4 <adc_init+0x4a4>
    799a:	e019      	b.n	79d0 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    799c:	7afa      	ldrb	r2, [r7, #11]
    799e:	2a00      	cmp	r2, #0
    79a0:	d00e      	beq.n	79c0 <adc_init+0x3c0>
    79a2:	69fa      	ldr	r2, [r7, #28]
    79a4:	2180      	movs	r1, #128	; 0x80
    79a6:	0209      	lsls	r1, r1, #8
    79a8:	468c      	mov	ip, r1
    79aa:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    79ac:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    79ae:	4942      	ldr	r1, [pc, #264]	; (7ab8 <adc_init+0x4b8>)
    79b0:	428a      	cmp	r2, r1
    79b2:	d900      	bls.n	79b6 <adc_init+0x3b6>
    79b4:	e076      	b.n	7aa4 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    79b6:	6a3a      	ldr	r2, [r7, #32]
    79b8:	4462      	add	r2, ip
    79ba:	493f      	ldr	r1, [pc, #252]	; (7ab8 <adc_init+0x4b8>)
    79bc:	428a      	cmp	r2, r1
    79be:	d871      	bhi.n	7aa4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    79c0:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    79c2:	4a3d      	ldr	r2, [pc, #244]	; (7ab8 <adc_init+0x4b8>)
    79c4:	69f9      	ldr	r1, [r7, #28]
    79c6:	4291      	cmp	r1, r2
    79c8:	dc6c      	bgt.n	7aa4 <adc_init+0x4a4>
    79ca:	6a39      	ldr	r1, [r7, #32]
    79cc:	4291      	cmp	r1, r2
    79ce:	dc69      	bgt.n	7aa4 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    79d0:	4652      	mov	r2, sl
    79d2:	8952      	ldrh	r2, [r2, #10]
    79d4:	4313      	orrs	r3, r2
    79d6:	4652      	mov	r2, sl
    79d8:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    79da:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    79dc:	8c13      	ldrh	r3, [r2, #32]
    79de:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    79e0:	2b00      	cmp	r3, #0
    79e2:	d1fb      	bne.n	79dc <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    79e4:	8bbb      	ldrh	r3, [r7, #28]
    79e6:	4652      	mov	r2, sl
    79e8:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    79ea:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    79ec:	8c13      	ldrh	r3, [r2, #32]
    79ee:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    79f0:	2b00      	cmp	r3, #0
    79f2:	d1fb      	bne.n	79ec <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    79f4:	8c3b      	ldrh	r3, [r7, #32]
    79f6:	4652      	mov	r2, sl
    79f8:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    79fa:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    79fc:	8c13      	ldrh	r3, [r2, #32]
    79fe:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    7a00:	2b00      	cmp	r3, #0
    7a02:	d1fb      	bne.n	79fc <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    7a04:	793a      	ldrb	r2, [r7, #4]
    7a06:	88fb      	ldrh	r3, [r7, #6]
    7a08:	4313      	orrs	r3, r2
    7a0a:	4652      	mov	r2, sl
    7a0c:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7a0e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7a10:	8c13      	ldrh	r3, [r2, #32]
    7a12:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    7a14:	2b00      	cmp	r3, #0
    7a16:	d1fb      	bne.n	7a10 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    7a18:	332a      	adds	r3, #42	; 0x2a
    7a1a:	5cfb      	ldrb	r3, [r7, r3]
    7a1c:	4652      	mov	r2, sl
    7a1e:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    7a20:	2307      	movs	r3, #7
    7a22:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    7a24:	331d      	adds	r3, #29
    7a26:	5cfb      	ldrb	r3, [r7, r3]
    7a28:	2b00      	cmp	r3, #0
    7a2a:	d01b      	beq.n	7a64 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    7a2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    7a2e:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    7a30:	4a20      	ldr	r2, [pc, #128]	; (7ab4 <adc_init+0x4b4>)
    7a32:	4293      	cmp	r3, r2
    7a34:	d836      	bhi.n	7aa4 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    7a36:	4652      	mov	r2, sl
    7a38:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7a3a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7a3c:	8c13      	ldrh	r3, [r2, #32]
    7a3e:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    7a40:	2b00      	cmp	r3, #0
    7a42:	d1fb      	bne.n	7a3c <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    7a44:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    7a46:	2380      	movs	r3, #128	; 0x80
    7a48:	011b      	lsls	r3, r3, #4
    7a4a:	18d3      	adds	r3, r2, r3
    7a4c:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    7a4e:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    7a50:	4918      	ldr	r1, [pc, #96]	; (7ab4 <adc_init+0x4b4>)
    7a52:	428b      	cmp	r3, r1
    7a54:	d826      	bhi.n	7aa4 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    7a56:	4653      	mov	r3, sl
    7a58:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7a5a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7a5c:	8c13      	ldrh	r3, [r2, #32]
    7a5e:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    7a60:	2b00      	cmp	r3, #0
    7a62:	d1fb      	bne.n	7a5c <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    7a64:	00a2      	lsls	r2, r4, #2
    7a66:	4b15      	ldr	r3, [pc, #84]	; (7abc <adc_init+0x4bc>)
    7a68:	58d3      	ldr	r3, [r2, r3]
    7a6a:	4915      	ldr	r1, [pc, #84]	; (7ac0 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    7a6c:	5d09      	ldrb	r1, [r1, r4]
    7a6e:	681b      	ldr	r3, [r3, #0]
    7a70:	40cb      	lsrs	r3, r1
    7a72:	021b      	lsls	r3, r3, #8
    7a74:	21e0      	movs	r1, #224	; 0xe0
    7a76:	00c9      	lsls	r1, r1, #3
    7a78:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    7a7a:	4b12      	ldr	r3, [pc, #72]	; (7ac4 <adc_init+0x4c4>)
    7a7c:	58d3      	ldr	r3, [r2, r3]
    7a7e:	4a12      	ldr	r2, [pc, #72]	; (7ac8 <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    7a80:	5d12      	ldrb	r2, [r2, r4]
    7a82:	681b      	ldr	r3, [r3, #0]
    7a84:	40d3      	lsrs	r3, r2
    7a86:	2207      	movs	r2, #7
    7a88:	4013      	ands	r3, r2
    7a8a:	430b      	orrs	r3, r1
    7a8c:	4652      	mov	r2, sl
    7a8e:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    7a90:	2000      	movs	r0, #0
    7a92:	e007      	b.n	7aa4 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    7a94:	2017      	movs	r0, #23
    7a96:	e005      	b.n	7aa4 <adc_init+0x4a4>
    7a98:	2300      	movs	r3, #0
    7a9a:	9301      	str	r3, [sp, #4]
    7a9c:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    7a9e:	3301      	adds	r3, #1
    7aa0:	469b      	mov	fp, r3
    7aa2:	e65a      	b.n	775a <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    7aa4:	b01d      	add	sp, #116	; 0x74
    7aa6:	bc3c      	pop	{r2, r3, r4, r5}
    7aa8:	4690      	mov	r8, r2
    7aaa:	4699      	mov	r9, r3
    7aac:	46a2      	mov	sl, r4
    7aae:	46ab      	mov	fp, r5
    7ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7ab2:	46c0      	nop			; (mov r8, r8)
    7ab4:	00000fff 	.word	0x00000fff
    7ab8:	0000ffff 	.word	0x0000ffff
    7abc:	00009e48 	.word	0x00009e48
    7ac0:	00009e24 	.word	0x00009e24
    7ac4:	00009e40 	.word	0x00009e40
    7ac8:	00009e30 	.word	0x00009e30

00007acc <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    7acc:	6803      	ldr	r3, [r0, #0]
    7ace:	4a0a      	ldr	r2, [pc, #40]	; (7af8 <_can_enable_peripheral_clock+0x2c>)
    7ad0:	4293      	cmp	r3, r2
    7ad2:	d106      	bne.n	7ae2 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    7ad4:	4a09      	ldr	r2, [pc, #36]	; (7afc <_can_enable_peripheral_clock+0x30>)
    7ad6:	6913      	ldr	r3, [r2, #16]
    7ad8:	2180      	movs	r1, #128	; 0x80
    7ada:	0049      	lsls	r1, r1, #1
    7adc:	430b      	orrs	r3, r1
    7ade:	6113      	str	r3, [r2, #16]
    7ae0:	e008      	b.n	7af4 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    7ae2:	4a07      	ldr	r2, [pc, #28]	; (7b00 <_can_enable_peripheral_clock+0x34>)
    7ae4:	4293      	cmp	r3, r2
    7ae6:	d105      	bne.n	7af4 <_can_enable_peripheral_clock+0x28>
    7ae8:	4a04      	ldr	r2, [pc, #16]	; (7afc <_can_enable_peripheral_clock+0x30>)
    7aea:	6913      	ldr	r3, [r2, #16]
    7aec:	2180      	movs	r1, #128	; 0x80
    7aee:	0089      	lsls	r1, r1, #2
    7af0:	430b      	orrs	r3, r1
    7af2:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    7af4:	4770      	bx	lr
    7af6:	46c0      	nop			; (mov r8, r8)
    7af8:	42001c00 	.word	0x42001c00
    7afc:	40000800 	.word	0x40000800
    7b00:	42002000 	.word	0x42002000

00007b04 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    7b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7b06:	000c      	movs	r4, r1
    7b08:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    7b0a:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    7b0c:	4ba6      	ldr	r3, [pc, #664]	; (7da8 <can_init+0x2a4>)
    7b0e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    7b10:	4ba6      	ldr	r3, [pc, #664]	; (7dac <can_init+0x2a8>)
    7b12:	2200      	movs	r2, #0
    7b14:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    7b16:	782a      	ldrb	r2, [r5, #0]
    7b18:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    7b1a:	4ba5      	ldr	r3, [pc, #660]	; (7db0 <can_init+0x2ac>)
    7b1c:	429c      	cmp	r4, r3
    7b1e:	d13c      	bne.n	7b9a <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    7b20:	49a2      	ldr	r1, [pc, #648]	; (7dac <can_init+0x2a8>)
    7b22:	201a      	movs	r0, #26
    7b24:	4ba3      	ldr	r3, [pc, #652]	; (7db4 <can_init+0x2b0>)
    7b26:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    7b28:	201a      	movs	r0, #26
    7b2a:	4ba3      	ldr	r3, [pc, #652]	; (7db8 <can_init+0x2b4>)
    7b2c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7b2e:	4ba0      	ldr	r3, [pc, #640]	; (7db0 <can_init+0x2ac>)
    7b30:	6999      	ldr	r1, [r3, #24]
    7b32:	2202      	movs	r2, #2
    7b34:	430a      	orrs	r2, r1
    7b36:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    7b38:	4aa0      	ldr	r2, [pc, #640]	; (7dbc <can_init+0x2b8>)
    7b3a:	0412      	lsls	r2, r2, #16
    7b3c:	0c12      	lsrs	r2, r2, #16
    7b3e:	2780      	movs	r7, #128	; 0x80
    7b40:	03bf      	lsls	r7, r7, #14
    7b42:	433a      	orrs	r2, r7
    7b44:	2184      	movs	r1, #132	; 0x84
    7b46:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    7b48:	489d      	ldr	r0, [pc, #628]	; (7dc0 <can_init+0x2bc>)
    7b4a:	0400      	lsls	r0, r0, #16
    7b4c:	0c00      	lsrs	r0, r0, #16
    7b4e:	2680      	movs	r6, #128	; 0x80
    7b50:	0376      	lsls	r6, r6, #13
    7b52:	4330      	orrs	r0, r6
    7b54:	2288      	movs	r2, #136	; 0x88
    7b56:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    7b58:	499a      	ldr	r1, [pc, #616]	; (7dc4 <can_init+0x2c0>)
    7b5a:	0409      	lsls	r1, r1, #16
    7b5c:	0c09      	lsrs	r1, r1, #16
    7b5e:	4339      	orrs	r1, r7
    7b60:	3218      	adds	r2, #24
    7b62:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    7b64:	4a98      	ldr	r2, [pc, #608]	; (7dc8 <can_init+0x2c4>)
    7b66:	0412      	lsls	r2, r2, #16
    7b68:	0c12      	lsrs	r2, r2, #16
    7b6a:	4332      	orrs	r2, r6
    7b6c:	21b0      	movs	r1, #176	; 0xb0
    7b6e:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    7b70:	4a96      	ldr	r2, [pc, #600]	; (7dcc <can_init+0x2c8>)
    7b72:	0412      	lsls	r2, r2, #16
    7b74:	0c12      	lsrs	r2, r2, #16
    7b76:	3904      	subs	r1, #4
    7b78:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    7b7a:	4a95      	ldr	r2, [pc, #596]	; (7dd0 <can_init+0x2cc>)
    7b7c:	0412      	lsls	r2, r2, #16
    7b7e:	0c12      	lsrs	r2, r2, #16
    7b80:	4994      	ldr	r1, [pc, #592]	; (7dd4 <can_init+0x2d0>)
    7b82:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    7b84:	21c0      	movs	r1, #192	; 0xc0
    7b86:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    7b88:	4a93      	ldr	r2, [pc, #588]	; (7dd8 <can_init+0x2d4>)
    7b8a:	0412      	lsls	r2, r2, #16
    7b8c:	0c12      	lsrs	r2, r2, #16
    7b8e:	2180      	movs	r1, #128	; 0x80
    7b90:	0309      	lsls	r1, r1, #12
    7b92:	430a      	orrs	r2, r1
    7b94:	21f0      	movs	r1, #240	; 0xf0
    7b96:	505a      	str	r2, [r3, r1]
    7b98:	e03f      	b.n	7c1a <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    7b9a:	4b90      	ldr	r3, [pc, #576]	; (7ddc <can_init+0x2d8>)
    7b9c:	429c      	cmp	r4, r3
    7b9e:	d000      	beq.n	7ba2 <can_init+0x9e>
    7ba0:	e0fc      	b.n	7d9c <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    7ba2:	4982      	ldr	r1, [pc, #520]	; (7dac <can_init+0x2a8>)
    7ba4:	201b      	movs	r0, #27
    7ba6:	4b83      	ldr	r3, [pc, #524]	; (7db4 <can_init+0x2b0>)
    7ba8:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    7baa:	201b      	movs	r0, #27
    7bac:	4b82      	ldr	r3, [pc, #520]	; (7db8 <can_init+0x2b4>)
    7bae:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7bb0:	4b8a      	ldr	r3, [pc, #552]	; (7ddc <can_init+0x2d8>)
    7bb2:	6999      	ldr	r1, [r3, #24]
    7bb4:	2202      	movs	r2, #2
    7bb6:	430a      	orrs	r2, r1
    7bb8:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    7bba:	4a89      	ldr	r2, [pc, #548]	; (7de0 <can_init+0x2dc>)
    7bbc:	0412      	lsls	r2, r2, #16
    7bbe:	0c12      	lsrs	r2, r2, #16
    7bc0:	2180      	movs	r1, #128	; 0x80
    7bc2:	0389      	lsls	r1, r1, #14
    7bc4:	430a      	orrs	r2, r1
    7bc6:	2184      	movs	r1, #132	; 0x84
    7bc8:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    7bca:	4986      	ldr	r1, [pc, #536]	; (7de4 <can_init+0x2e0>)
    7bcc:	0409      	lsls	r1, r1, #16
    7bce:	0c09      	lsrs	r1, r1, #16
    7bd0:	2080      	movs	r0, #128	; 0x80
    7bd2:	0340      	lsls	r0, r0, #13
    7bd4:	4301      	orrs	r1, r0
    7bd6:	2288      	movs	r2, #136	; 0x88
    7bd8:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    7bda:	4983      	ldr	r1, [pc, #524]	; (7de8 <can_init+0x2e4>)
    7bdc:	0409      	lsls	r1, r1, #16
    7bde:	0c09      	lsrs	r1, r1, #16
    7be0:	4301      	orrs	r1, r0
    7be2:	3218      	adds	r2, #24
    7be4:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    7be6:	4a81      	ldr	r2, [pc, #516]	; (7dec <can_init+0x2e8>)
    7be8:	0412      	lsls	r2, r2, #16
    7bea:	0c12      	lsrs	r2, r2, #16
    7bec:	4302      	orrs	r2, r0
    7bee:	21b0      	movs	r1, #176	; 0xb0
    7bf0:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    7bf2:	4a7f      	ldr	r2, [pc, #508]	; (7df0 <can_init+0x2ec>)
    7bf4:	0412      	lsls	r2, r2, #16
    7bf6:	0c12      	lsrs	r2, r2, #16
    7bf8:	3904      	subs	r1, #4
    7bfa:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    7bfc:	4a7d      	ldr	r2, [pc, #500]	; (7df4 <can_init+0x2f0>)
    7bfe:	0412      	lsls	r2, r2, #16
    7c00:	0c12      	lsrs	r2, r2, #16
    7c02:	4974      	ldr	r1, [pc, #464]	; (7dd4 <can_init+0x2d0>)
    7c04:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    7c06:	21c0      	movs	r1, #192	; 0xc0
    7c08:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    7c0a:	4a7b      	ldr	r2, [pc, #492]	; (7df8 <can_init+0x2f4>)
    7c0c:	0412      	lsls	r2, r2, #16
    7c0e:	0c12      	lsrs	r2, r2, #16
    7c10:	2180      	movs	r1, #128	; 0x80
    7c12:	0309      	lsls	r1, r1, #12
    7c14:	430a      	orrs	r2, r1
    7c16:	21f0      	movs	r1, #240	; 0xf0
    7c18:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    7c1a:	2300      	movs	r3, #0
    7c1c:	22bc      	movs	r2, #188	; 0xbc
    7c1e:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    7c20:	320c      	adds	r2, #12
    7c22:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    7c24:	4b75      	ldr	r3, [pc, #468]	; (7dfc <can_init+0x2f8>)
    7c26:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    7c28:	4b75      	ldr	r3, [pc, #468]	; (7e00 <can_init+0x2fc>)
    7c2a:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    7c2c:	7bab      	ldrb	r3, [r5, #14]
    7c2e:	2b00      	cmp	r3, #0
    7c30:	d004      	beq.n	7c3c <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    7c32:	68e3      	ldr	r3, [r4, #12]
    7c34:	2280      	movs	r2, #128	; 0x80
    7c36:	0412      	lsls	r2, r2, #16
    7c38:	4313      	orrs	r3, r2
    7c3a:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    7c3c:	786b      	ldrb	r3, [r5, #1]
    7c3e:	2b00      	cmp	r3, #0
    7c40:	d003      	beq.n	7c4a <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    7c42:	68a2      	ldr	r2, [r4, #8]
    7c44:	2340      	movs	r3, #64	; 0x40
    7c46:	4313      	orrs	r3, r2
    7c48:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    7c4a:	6963      	ldr	r3, [r4, #20]
    7c4c:	78aa      	ldrb	r2, [r5, #2]
    7c4e:	4313      	orrs	r3, r2
    7c50:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    7c52:	78eb      	ldrb	r3, [r5, #3]
    7c54:	2b00      	cmp	r3, #0
    7c56:	d004      	beq.n	7c62 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    7c58:	69a3      	ldr	r3, [r4, #24]
    7c5a:	2280      	movs	r2, #128	; 0x80
    7c5c:	01d2      	lsls	r2, r2, #7
    7c5e:	4313      	orrs	r3, r2
    7c60:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    7c62:	792b      	ldrb	r3, [r5, #4]
    7c64:	2b00      	cmp	r3, #0
    7c66:	d004      	beq.n	7c72 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    7c68:	69a3      	ldr	r3, [r4, #24]
    7c6a:	2280      	movs	r2, #128	; 0x80
    7c6c:	0192      	lsls	r2, r2, #6
    7c6e:	4313      	orrs	r3, r2
    7c70:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    7c72:	796b      	ldrb	r3, [r5, #5]
    7c74:	2b00      	cmp	r3, #0
    7c76:	d004      	beq.n	7c82 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    7c78:	69a3      	ldr	r3, [r4, #24]
    7c7a:	2280      	movs	r2, #128	; 0x80
    7c7c:	0152      	lsls	r2, r2, #5
    7c7e:	4313      	orrs	r3, r2
    7c80:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    7c82:	79ab      	ldrb	r3, [r5, #6]
    7c84:	2b00      	cmp	r3, #0
    7c86:	d103      	bne.n	7c90 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    7c88:	69a2      	ldr	r2, [r4, #24]
    7c8a:	3340      	adds	r3, #64	; 0x40
    7c8c:	4313      	orrs	r3, r2
    7c8e:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    7c90:	79eb      	ldrb	r3, [r5, #7]
    7c92:	2b00      	cmp	r3, #0
    7c94:	d003      	beq.n	7c9e <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    7c96:	69a2      	ldr	r2, [r4, #24]
    7c98:	2310      	movs	r3, #16
    7c9a:	4313      	orrs	r3, r2
    7c9c:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    7c9e:	7a2b      	ldrb	r3, [r5, #8]
    7ca0:	2b00      	cmp	r3, #0
    7ca2:	d003      	beq.n	7cac <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    7ca4:	69a2      	ldr	r2, [r4, #24]
    7ca6:	2308      	movs	r3, #8
    7ca8:	4313      	orrs	r3, r2
    7caa:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    7cac:	7a6b      	ldrb	r3, [r5, #9]
    7cae:	041b      	lsls	r3, r3, #16
    7cb0:	22f0      	movs	r2, #240	; 0xf0
    7cb2:	0312      	lsls	r2, r2, #12
    7cb4:	4013      	ands	r3, r2
    7cb6:	2201      	movs	r2, #1
    7cb8:	4313      	orrs	r3, r2
    7cba:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    7cbc:	7b2a      	ldrb	r2, [r5, #12]
    7cbe:	7b6b      	ldrb	r3, [r5, #13]
    7cc0:	4313      	orrs	r3, r2
    7cc2:	896a      	ldrh	r2, [r5, #10]
    7cc4:	0412      	lsls	r2, r2, #16
    7cc6:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    7cc8:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    7cca:	7beb      	ldrb	r3, [r5, #15]
    7ccc:	021b      	lsls	r3, r3, #8
    7cce:	22fe      	movs	r2, #254	; 0xfe
    7cd0:	01d2      	lsls	r2, r2, #7
    7cd2:	4013      	ands	r3, r2
    7cd4:	0019      	movs	r1, r3
    7cd6:	7c2a      	ldrb	r2, [r5, #16]
    7cd8:	237f      	movs	r3, #127	; 0x7f
    7cda:	401a      	ands	r2, r3
    7cdc:	000b      	movs	r3, r1
    7cde:	4313      	orrs	r3, r2
    7ce0:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    7ce2:	7c6b      	ldrb	r3, [r5, #17]
    7ce4:	011b      	lsls	r3, r3, #4
    7ce6:	2130      	movs	r1, #48	; 0x30
    7ce8:	4019      	ands	r1, r3
    7cea:	7caa      	ldrb	r2, [r5, #18]
    7cec:	0092      	lsls	r2, r2, #2
    7cee:	230c      	movs	r3, #12
    7cf0:	4013      	ands	r3, r2
    7cf2:	430b      	orrs	r3, r1
    7cf4:	2280      	movs	r2, #128	; 0x80
    7cf6:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    7cf8:	7ceb      	ldrb	r3, [r5, #19]
    7cfa:	2b00      	cmp	r3, #0
    7cfc:	d003      	beq.n	7d06 <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    7cfe:	58a1      	ldr	r1, [r4, r2]
    7d00:	2302      	movs	r3, #2
    7d02:	430b      	orrs	r3, r1
    7d04:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    7d06:	7d2b      	ldrb	r3, [r5, #20]
    7d08:	2b00      	cmp	r3, #0
    7d0a:	d004      	beq.n	7d16 <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    7d0c:	2280      	movs	r2, #128	; 0x80
    7d0e:	58a1      	ldr	r1, [r4, r2]
    7d10:	2301      	movs	r3, #1
    7d12:	430b      	orrs	r3, r1
    7d14:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    7d16:	2390      	movs	r3, #144	; 0x90
    7d18:	69aa      	ldr	r2, [r5, #24]
    7d1a:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    7d1c:	7f2b      	ldrb	r3, [r5, #28]
    7d1e:	2b00      	cmp	r3, #0
    7d20:	d005      	beq.n	7d2e <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    7d22:	22a0      	movs	r2, #160	; 0xa0
    7d24:	58a3      	ldr	r3, [r4, r2]
    7d26:	2180      	movs	r1, #128	; 0x80
    7d28:	0609      	lsls	r1, r1, #24
    7d2a:	430b      	orrs	r3, r1
    7d2c:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    7d2e:	20a0      	movs	r0, #160	; 0xa0
    7d30:	5822      	ldr	r2, [r4, r0]
    7d32:	7f6b      	ldrb	r3, [r5, #29]
    7d34:	061b      	lsls	r3, r3, #24
    7d36:	21fe      	movs	r1, #254	; 0xfe
    7d38:	05c9      	lsls	r1, r1, #23
    7d3a:	400b      	ands	r3, r1
    7d3c:	4313      	orrs	r3, r2
    7d3e:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    7d40:	7fab      	ldrb	r3, [r5, #30]
    7d42:	2b00      	cmp	r3, #0
    7d44:	d005      	beq.n	7d52 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    7d46:	22b0      	movs	r2, #176	; 0xb0
    7d48:	58a3      	ldr	r3, [r4, r2]
    7d4a:	2180      	movs	r1, #128	; 0x80
    7d4c:	0609      	lsls	r1, r1, #24
    7d4e:	430b      	orrs	r3, r1
    7d50:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    7d52:	20b0      	movs	r0, #176	; 0xb0
    7d54:	5822      	ldr	r2, [r4, r0]
    7d56:	7feb      	ldrb	r3, [r5, #31]
    7d58:	061b      	lsls	r3, r3, #24
    7d5a:	21fe      	movs	r1, #254	; 0xfe
    7d5c:	05c9      	lsls	r1, r1, #23
    7d5e:	400b      	ands	r3, r1
    7d60:	4313      	orrs	r3, r2
    7d62:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    7d64:	2320      	movs	r3, #32
    7d66:	5ceb      	ldrb	r3, [r5, r3]
    7d68:	2b00      	cmp	r3, #0
    7d6a:	d005      	beq.n	7d78 <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    7d6c:	22c0      	movs	r2, #192	; 0xc0
    7d6e:	58a3      	ldr	r3, [r4, r2]
    7d70:	2180      	movs	r1, #128	; 0x80
    7d72:	05c9      	lsls	r1, r1, #23
    7d74:	430b      	orrs	r3, r1
    7d76:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    7d78:	20f0      	movs	r0, #240	; 0xf0
    7d7a:	5822      	ldr	r2, [r4, r0]
    7d7c:	2321      	movs	r3, #33	; 0x21
    7d7e:	5ceb      	ldrb	r3, [r5, r3]
    7d80:	061b      	lsls	r3, r3, #24
    7d82:	21fc      	movs	r1, #252	; 0xfc
    7d84:	0589      	lsls	r1, r1, #22
    7d86:	400b      	ands	r3, r1
    7d88:	4313      	orrs	r3, r2
    7d8a:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    7d8c:	2303      	movs	r3, #3
    7d8e:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    7d90:	3b04      	subs	r3, #4
    7d92:	22e0      	movs	r2, #224	; 0xe0
    7d94:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    7d96:	3204      	adds	r2, #4
    7d98:	50a3      	str	r3, [r4, r2]
}
    7d9a:	e004      	b.n	7da6 <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7d9c:	69a2      	ldr	r2, [r4, #24]
    7d9e:	2302      	movs	r3, #2
    7da0:	4313      	orrs	r3, r2
    7da2:	61a3      	str	r3, [r4, #24]
    7da4:	e739      	b.n	7c1a <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    7da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7da8:	00007acd 	.word	0x00007acd
    7dac:	20000dc4 	.word	0x20000dc4
    7db0:	42001c00 	.word	0x42001c00
    7db4:	00009329 	.word	0x00009329
    7db8:	000092b9 	.word	0x000092b9
    7dbc:	200006ec 	.word	0x200006ec
    7dc0:	200005ec 	.word	0x200005ec
    7dc4:	20000aec 	.word	0x20000aec
    7dc8:	2000026c 	.word	0x2000026c
    7dcc:	2000096c 	.word	0x2000096c
    7dd0:	200007ec 	.word	0x200007ec
    7dd4:	04040000 	.word	0x04040000
    7dd8:	20000aac 	.word	0x20000aac
    7ddc:	42002000 	.word	0x42002000
    7de0:	2000066c 	.word	0x2000066c
    7de4:	2000056c 	.word	0x2000056c
    7de8:	2000036c 	.word	0x2000036c
    7dec:	2000046c 	.word	0x2000046c
    7df0:	2000086c 	.word	0x2000086c
    7df4:	2000076c 	.word	0x2000076c
    7df8:	20000a6c 	.word	0x20000a6c
    7dfc:	06030a03 	.word	0x06030a03
    7e00:	00030a33 	.word	0x00030a33

00007e04 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    7e04:	6802      	ldr	r2, [r0, #0]
    7e06:	6993      	ldr	r3, [r2, #24]
    7e08:	2101      	movs	r1, #1
    7e0a:	438b      	bics	r3, r1
    7e0c:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    7e0e:	6801      	ldr	r1, [r0, #0]
    7e10:	2201      	movs	r2, #1
    7e12:	698b      	ldr	r3, [r1, #24]
    7e14:	421a      	tst	r2, r3
    7e16:	d1fc      	bne.n	7e12 <can_start+0xe>
}
    7e18:	4770      	bx	lr
    7e1a:	46c0      	nop			; (mov r8, r8)

00007e1c <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    7e1c:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    7e1e:	6803      	ldr	r3, [r0, #0]
    7e20:	4809      	ldr	r0, [pc, #36]	; (7e48 <can_set_rx_standard_filter+0x2c>)
    7e22:	4283      	cmp	r3, r0
    7e24:	d105      	bne.n	7e32 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7e26:	6809      	ldr	r1, [r1, #0]
    7e28:	0092      	lsls	r2, r2, #2
    7e2a:	4b08      	ldr	r3, [pc, #32]	; (7e4c <can_set_rx_standard_filter+0x30>)
    7e2c:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    7e2e:	2000      	movs	r0, #0
    7e30:	e008      	b.n	7e44 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7e32:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7e34:	4c06      	ldr	r4, [pc, #24]	; (7e50 <can_set_rx_standard_filter+0x34>)
    7e36:	42a3      	cmp	r3, r4
    7e38:	d104      	bne.n	7e44 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7e3a:	6809      	ldr	r1, [r1, #0]
    7e3c:	0092      	lsls	r2, r2, #2
    7e3e:	4b05      	ldr	r3, [pc, #20]	; (7e54 <can_set_rx_standard_filter+0x38>)
    7e40:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    7e42:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7e44:	bd10      	pop	{r4, pc}
    7e46:	46c0      	nop			; (mov r8, r8)
    7e48:	42001c00 	.word	0x42001c00
    7e4c:	200006ec 	.word	0x200006ec
    7e50:	42002000 	.word	0x42002000
    7e54:	2000066c 	.word	0x2000066c

00007e58 <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    7e58:	b570      	push	{r4, r5, r6, lr}
    7e5a:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    7e5c:	6803      	ldr	r3, [r0, #0]
    7e5e:	4c0c      	ldr	r4, [pc, #48]	; (7e90 <can_get_rx_fifo_0_element+0x38>)
    7e60:	42a3      	cmp	r3, r4
    7e62:	d108      	bne.n	7e76 <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7e64:	0112      	lsls	r2, r2, #4
    7e66:	490b      	ldr	r1, [pc, #44]	; (7e94 <can_get_rx_fifo_0_element+0x3c>)
    7e68:	1889      	adds	r1, r1, r2
    7e6a:	2210      	movs	r2, #16
    7e6c:	0028      	movs	r0, r5
    7e6e:	4b0a      	ldr	r3, [pc, #40]	; (7e98 <can_get_rx_fifo_0_element+0x40>)
    7e70:	4798      	blx	r3
		return STATUS_OK;
    7e72:	2000      	movs	r0, #0
    7e74:	e00b      	b.n	7e8e <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7e76:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7e78:	4c08      	ldr	r4, [pc, #32]	; (7e9c <can_get_rx_fifo_0_element+0x44>)
    7e7a:	42a3      	cmp	r3, r4
    7e7c:	d107      	bne.n	7e8e <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7e7e:	0112      	lsls	r2, r2, #4
    7e80:	4907      	ldr	r1, [pc, #28]	; (7ea0 <can_get_rx_fifo_0_element+0x48>)
    7e82:	1889      	adds	r1, r1, r2
    7e84:	2210      	movs	r2, #16
    7e86:	0028      	movs	r0, r5
    7e88:	4b03      	ldr	r3, [pc, #12]	; (7e98 <can_get_rx_fifo_0_element+0x40>)
    7e8a:	4798      	blx	r3
		return STATUS_OK;
    7e8c:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7e8e:	bd70      	pop	{r4, r5, r6, pc}
    7e90:	42001c00 	.word	0x42001c00
    7e94:	20000aec 	.word	0x20000aec
    7e98:	0000994d 	.word	0x0000994d
    7e9c:	42002000 	.word	0x42002000
    7ea0:	2000036c 	.word	0x2000036c

00007ea4 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    7ea4:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    7ea6:	6803      	ldr	r3, [r0, #0]
    7ea8:	4817      	ldr	r0, [pc, #92]	; (7f08 <can_set_tx_buffer_element+0x64>)
    7eaa:	4283      	cmp	r3, r0
    7eac:	d113      	bne.n	7ed6 <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    7eae:	680b      	ldr	r3, [r1, #0]
    7eb0:	4c16      	ldr	r4, [pc, #88]	; (7f0c <can_set_tx_buffer_element+0x68>)
    7eb2:	0110      	lsls	r0, r2, #4
    7eb4:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    7eb6:	684a      	ldr	r2, [r1, #4]
    7eb8:	1823      	adds	r3, r4, r0
    7eba:	605a      	str	r2, [r3, #4]
    7ebc:	000b      	movs	r3, r1
    7ebe:	3308      	adds	r3, #8
    7ec0:	3008      	adds	r0, #8
    7ec2:	1822      	adds	r2, r4, r0
    7ec4:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    7ec6:	7818      	ldrb	r0, [r3, #0]
    7ec8:	7010      	strb	r0, [r2, #0]
    7eca:	3301      	adds	r3, #1
    7ecc:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    7ece:	428b      	cmp	r3, r1
    7ed0:	d1f9      	bne.n	7ec6 <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    7ed2:	2000      	movs	r0, #0
    7ed4:	e017      	b.n	7f06 <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7ed6:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7ed8:	4c0d      	ldr	r4, [pc, #52]	; (7f10 <can_set_tx_buffer_element+0x6c>)
    7eda:	42a3      	cmp	r3, r4
    7edc:	d113      	bne.n	7f06 <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    7ede:	680b      	ldr	r3, [r1, #0]
    7ee0:	4c0c      	ldr	r4, [pc, #48]	; (7f14 <can_set_tx_buffer_element+0x70>)
    7ee2:	0110      	lsls	r0, r2, #4
    7ee4:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    7ee6:	684a      	ldr	r2, [r1, #4]
    7ee8:	1823      	adds	r3, r4, r0
    7eea:	605a      	str	r2, [r3, #4]
    7eec:	000b      	movs	r3, r1
    7eee:	3308      	adds	r3, #8
    7ef0:	0002      	movs	r2, r0
    7ef2:	3208      	adds	r2, #8
    7ef4:	18a2      	adds	r2, r4, r2
    7ef6:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    7ef8:	7818      	ldrb	r0, [r3, #0]
    7efa:	7010      	strb	r0, [r2, #0]
    7efc:	3301      	adds	r3, #1
    7efe:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    7f00:	428b      	cmp	r3, r1
    7f02:	d1f9      	bne.n	7ef8 <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    7f04:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7f06:	bd10      	pop	{r4, pc}
    7f08:	42001c00 	.word	0x42001c00
    7f0c:	200007ec 	.word	0x200007ec
    7f10:	42002000 	.word	0x42002000
    7f14:	2000076c 	.word	0x2000076c

00007f18 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7f18:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    7f1a:	2a00      	cmp	r2, #0
    7f1c:	d10d      	bne.n	7f3a <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    7f1e:	008b      	lsls	r3, r1, #2
    7f20:	4a07      	ldr	r2, [pc, #28]	; (7f40 <extint_register_callback+0x28>)
    7f22:	589b      	ldr	r3, [r3, r2]
    7f24:	2b00      	cmp	r3, #0
    7f26:	d103      	bne.n	7f30 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    7f28:	0089      	lsls	r1, r1, #2
    7f2a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    7f2c:	2300      	movs	r3, #0
    7f2e:	e004      	b.n	7f3a <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    7f30:	4283      	cmp	r3, r0
    7f32:	d001      	beq.n	7f38 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    7f34:	231d      	movs	r3, #29
    7f36:	e000      	b.n	7f3a <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    7f38:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    7f3a:	0018      	movs	r0, r3
    7f3c:	4770      	bx	lr
    7f3e:	46c0      	nop			; (mov r8, r8)
    7f40:	20000dc8 	.word	0x20000dc8

00007f44 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7f44:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    7f46:	2900      	cmp	r1, #0
    7f48:	d107      	bne.n	7f5a <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7f4a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    7f4c:	281f      	cmp	r0, #31
    7f4e:	d800      	bhi.n	7f52 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    7f50:	4a03      	ldr	r2, [pc, #12]	; (7f60 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    7f52:	2301      	movs	r3, #1
    7f54:	4083      	lsls	r3, r0
    7f56:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    7f58:	2300      	movs	r3, #0
}
    7f5a:	0018      	movs	r0, r3
    7f5c:	4770      	bx	lr
    7f5e:	46c0      	nop			; (mov r8, r8)
    7f60:	40002800 	.word	0x40002800

00007f64 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    7f64:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7f66:	2200      	movs	r2, #0
    7f68:	4b15      	ldr	r3, [pc, #84]	; (7fc0 <EIC_Handler+0x5c>)
    7f6a:	701a      	strb	r2, [r3, #0]
    7f6c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    7f6e:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    7f70:	4e14      	ldr	r6, [pc, #80]	; (7fc4 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7f72:	4c13      	ldr	r4, [pc, #76]	; (7fc0 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    7f74:	2b1f      	cmp	r3, #31
    7f76:	d919      	bls.n	7fac <EIC_Handler+0x48>
    7f78:	e00f      	b.n	7f9a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7f7a:	2100      	movs	r1, #0
    7f7c:	e000      	b.n	7f80 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    7f7e:	4912      	ldr	r1, [pc, #72]	; (7fc8 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    7f80:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    7f82:	009b      	lsls	r3, r3, #2
    7f84:	599b      	ldr	r3, [r3, r6]
    7f86:	2b00      	cmp	r3, #0
    7f88:	d000      	beq.n	7f8c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    7f8a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7f8c:	7823      	ldrb	r3, [r4, #0]
    7f8e:	3301      	adds	r3, #1
    7f90:	b2db      	uxtb	r3, r3
    7f92:	7023      	strb	r3, [r4, #0]
    7f94:	2b0f      	cmp	r3, #15
    7f96:	d9ed      	bls.n	7f74 <EIC_Handler+0x10>
    7f98:	e011      	b.n	7fbe <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    7f9a:	0029      	movs	r1, r5
    7f9c:	4019      	ands	r1, r3
    7f9e:	2201      	movs	r2, #1
    7fa0:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    7fa2:	2100      	movs	r1, #0
    7fa4:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    7fa6:	4211      	tst	r1, r2
    7fa8:	d1e7      	bne.n	7f7a <EIC_Handler+0x16>
    7faa:	e7ef      	b.n	7f8c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    7fac:	0029      	movs	r1, r5
    7fae:	4019      	ands	r1, r3
    7fb0:	2201      	movs	r2, #1
    7fb2:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    7fb4:	4904      	ldr	r1, [pc, #16]	; (7fc8 <EIC_Handler+0x64>)
    7fb6:	6949      	ldr	r1, [r1, #20]
    7fb8:	4211      	tst	r1, r2
    7fba:	d1e0      	bne.n	7f7e <EIC_Handler+0x1a>
    7fbc:	e7e6      	b.n	7f8c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    7fbe:	bd70      	pop	{r4, r5, r6, pc}
    7fc0:	20000dc5 	.word	0x20000dc5
    7fc4:	20000dc8 	.word	0x20000dc8
    7fc8:	40002800 	.word	0x40002800

00007fcc <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    7fcc:	4a06      	ldr	r2, [pc, #24]	; (7fe8 <_extint_enable+0x1c>)
    7fce:	7811      	ldrb	r1, [r2, #0]
    7fd0:	2302      	movs	r3, #2
    7fd2:	430b      	orrs	r3, r1
    7fd4:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7fd6:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7fd8:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7fda:	6853      	ldr	r3, [r2, #4]
    7fdc:	4219      	tst	r1, r3
    7fde:	d1fc      	bne.n	7fda <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7fe0:	6853      	ldr	r3, [r2, #4]
    7fe2:	4218      	tst	r0, r3
    7fe4:	d1f9      	bne.n	7fda <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    7fe6:	4770      	bx	lr
    7fe8:	40002800 	.word	0x40002800

00007fec <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    7fec:	4a06      	ldr	r2, [pc, #24]	; (8008 <_extint_disable+0x1c>)
    7fee:	7813      	ldrb	r3, [r2, #0]
    7ff0:	2102      	movs	r1, #2
    7ff2:	438b      	bics	r3, r1
    7ff4:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7ff6:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7ff8:	6853      	ldr	r3, [r2, #4]
    7ffa:	4219      	tst	r1, r3
    7ffc:	d1fc      	bne.n	7ff8 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7ffe:	6853      	ldr	r3, [r2, #4]
    8000:	4218      	tst	r0, r3
    8002:	d1f9      	bne.n	7ff8 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    8004:	4770      	bx	lr
    8006:	46c0      	nop			; (mov r8, r8)
    8008:	40002800 	.word	0x40002800

0000800c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    800c:	b500      	push	{lr}
    800e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    8010:	4a18      	ldr	r2, [pc, #96]	; (8074 <_system_extint_init+0x68>)
    8012:	6953      	ldr	r3, [r2, #20]
    8014:	2180      	movs	r1, #128	; 0x80
    8016:	00c9      	lsls	r1, r1, #3
    8018:	430b      	orrs	r3, r1
    801a:	6153      	str	r3, [r2, #20]
    801c:	a901      	add	r1, sp, #4
    801e:	2300      	movs	r3, #0
    8020:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    8022:	2002      	movs	r0, #2
    8024:	4b14      	ldr	r3, [pc, #80]	; (8078 <_system_extint_init+0x6c>)
    8026:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    8028:	2002      	movs	r0, #2
    802a:	4b14      	ldr	r3, [pc, #80]	; (807c <_system_extint_init+0x70>)
    802c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    802e:	4a14      	ldr	r2, [pc, #80]	; (8080 <_system_extint_init+0x74>)
    8030:	7811      	ldrb	r1, [r2, #0]
    8032:	2301      	movs	r3, #1
    8034:	430b      	orrs	r3, r1
    8036:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    8038:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    803a:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    803c:	6853      	ldr	r3, [r2, #4]
    803e:	4219      	tst	r1, r3
    8040:	d1fc      	bne.n	803c <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    8042:	6853      	ldr	r3, [r2, #4]
    8044:	4218      	tst	r0, r3
    8046:	d009      	beq.n	805c <_system_extint_init+0x50>
    8048:	e7f8      	b.n	803c <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    804a:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    804c:	428b      	cmp	r3, r1
    804e:	d1fc      	bne.n	804a <_system_extint_init+0x3e>
    8050:	2208      	movs	r2, #8
    8052:	4b0c      	ldr	r3, [pc, #48]	; (8084 <_system_extint_init+0x78>)
    8054:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    8056:	4b0c      	ldr	r3, [pc, #48]	; (8088 <_system_extint_init+0x7c>)
    8058:	4798      	blx	r3
}
    805a:	e009      	b.n	8070 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    805c:	4a08      	ldr	r2, [pc, #32]	; (8080 <_system_extint_init+0x74>)
    805e:	7813      	ldrb	r3, [r2, #0]
    8060:	2110      	movs	r1, #16
    8062:	438b      	bics	r3, r1
    8064:	7013      	strb	r3, [r2, #0]
    8066:	4b09      	ldr	r3, [pc, #36]	; (808c <_system_extint_init+0x80>)
    8068:	0019      	movs	r1, r3
    806a:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    806c:	2200      	movs	r2, #0
    806e:	e7ec      	b.n	804a <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    8070:	b003      	add	sp, #12
    8072:	bd00      	pop	{pc}
    8074:	40000800 	.word	0x40000800
    8078:	00009329 	.word	0x00009329
    807c:	000092b9 	.word	0x000092b9
    8080:	40002800 	.word	0x40002800
    8084:	e000e100 	.word	0xe000e100
    8088:	00007fcd 	.word	0x00007fcd
    808c:	20000dc8 	.word	0x20000dc8

00008090 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    8090:	2300      	movs	r3, #0
    8092:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    8094:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    8096:	2201      	movs	r2, #1
    8098:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    809a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    809c:	3201      	adds	r2, #1
    809e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    80a0:	7243      	strb	r3, [r0, #9]
}
    80a2:	4770      	bx	lr

000080a4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    80a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    80a6:	b083      	sub	sp, #12
    80a8:	0005      	movs	r5, r0
    80aa:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    80ac:	4b1b      	ldr	r3, [pc, #108]	; (811c <extint_chan_set_config+0x78>)
    80ae:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    80b0:	a901      	add	r1, sp, #4
    80b2:	2300      	movs	r3, #0
    80b4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    80b6:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    80b8:	7923      	ldrb	r3, [r4, #4]
    80ba:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    80bc:	7a23      	ldrb	r3, [r4, #8]
    80be:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    80c0:	7820      	ldrb	r0, [r4, #0]
    80c2:	4b17      	ldr	r3, [pc, #92]	; (8120 <extint_chan_set_config+0x7c>)
    80c4:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    80c6:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    80c8:	2d1f      	cmp	r5, #31
    80ca:	d800      	bhi.n	80ce <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    80cc:	4815      	ldr	r0, [pc, #84]	; (8124 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    80ce:	2107      	movs	r1, #7
    80d0:	4029      	ands	r1, r5
    80d2:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    80d4:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    80d6:	7aa3      	ldrb	r3, [r4, #10]
    80d8:	2b00      	cmp	r3, #0
    80da:	d001      	beq.n	80e0 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    80dc:	2308      	movs	r3, #8
    80de:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    80e0:	08eb      	lsrs	r3, r5, #3
    80e2:	009b      	lsls	r3, r3, #2
    80e4:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    80e6:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    80e8:	270f      	movs	r7, #15
    80ea:	408f      	lsls	r7, r1
    80ec:	43be      	bics	r6, r7
    80ee:	408a      	lsls	r2, r1
    80f0:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    80f2:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    80f4:	7a63      	ldrb	r3, [r4, #9]
    80f6:	2b00      	cmp	r3, #0
    80f8:	d005      	beq.n	8106 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    80fa:	6982      	ldr	r2, [r0, #24]
    80fc:	2301      	movs	r3, #1
    80fe:	40ab      	lsls	r3, r5
    8100:	4313      	orrs	r3, r2
    8102:	6183      	str	r3, [r0, #24]
    8104:	e006      	b.n	8114 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    8106:	6983      	ldr	r3, [r0, #24]
    8108:	2201      	movs	r2, #1
    810a:	40aa      	lsls	r2, r5
    810c:	041b      	lsls	r3, r3, #16
    810e:	0c1b      	lsrs	r3, r3, #16
    8110:	4393      	bics	r3, r2
    8112:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    8114:	4b04      	ldr	r3, [pc, #16]	; (8128 <extint_chan_set_config+0x84>)
    8116:	4798      	blx	r3
}
    8118:	b003      	add	sp, #12
    811a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    811c:	00007fed 	.word	0x00007fed
    8120:	00009425 	.word	0x00009425
    8124:	40002800 	.word	0x40002800
    8128:	00007fcd 	.word	0x00007fcd

0000812c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    812c:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    812e:	4a1f      	ldr	r2, [pc, #124]	; (81ac <nvm_set_config+0x80>)
    8130:	6991      	ldr	r1, [r2, #24]
    8132:	2304      	movs	r3, #4
    8134:	430b      	orrs	r3, r1
    8136:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8138:	4b1d      	ldr	r3, [pc, #116]	; (81b0 <nvm_set_config+0x84>)
    813a:	2220      	movs	r2, #32
    813c:	32ff      	adds	r2, #255	; 0xff
    813e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    8140:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8142:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8144:	07d2      	lsls	r2, r2, #31
    8146:	d52e      	bpl.n	81a6 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    8148:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    814a:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    814c:	2b00      	cmp	r3, #0
    814e:	d000      	beq.n	8152 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    8150:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    8152:	7803      	ldrb	r3, [r0, #0]
    8154:	021b      	lsls	r3, r3, #8
    8156:	22c0      	movs	r2, #192	; 0xc0
    8158:	0092      	lsls	r2, r2, #2
    815a:	4013      	ands	r3, r2
    815c:	7842      	ldrb	r2, [r0, #1]
    815e:	01d2      	lsls	r2, r2, #7
    8160:	21ff      	movs	r1, #255	; 0xff
    8162:	400a      	ands	r2, r1
    8164:	4313      	orrs	r3, r2
    8166:	0019      	movs	r1, r3
    8168:	7882      	ldrb	r2, [r0, #2]
    816a:	0052      	lsls	r2, r2, #1
    816c:	231e      	movs	r3, #30
    816e:	401a      	ands	r2, r3
    8170:	000b      	movs	r3, r1
    8172:	4313      	orrs	r3, r2
    8174:	7942      	ldrb	r2, [r0, #5]
    8176:	0412      	lsls	r2, r2, #16
    8178:	21c0      	movs	r1, #192	; 0xc0
    817a:	0289      	lsls	r1, r1, #10
    817c:	400a      	ands	r2, r1
    817e:	4313      	orrs	r3, r2
    8180:	04a4      	lsls	r4, r4, #18
    8182:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    8184:	4a0a      	ldr	r2, [pc, #40]	; (81b0 <nvm_set_config+0x84>)
    8186:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    8188:	6893      	ldr	r3, [r2, #8]
    818a:	035b      	lsls	r3, r3, #13
    818c:	0f5b      	lsrs	r3, r3, #29
    818e:	4909      	ldr	r1, [pc, #36]	; (81b4 <nvm_set_config+0x88>)
    8190:	2408      	movs	r4, #8
    8192:	409c      	lsls	r4, r3
    8194:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    8196:	6893      	ldr	r3, [r2, #8]
    8198:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    819a:	7843      	ldrb	r3, [r0, #1]
    819c:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    819e:	8b13      	ldrh	r3, [r2, #24]
    81a0:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    81a2:	0fdb      	lsrs	r3, r3, #31
    81a4:	011b      	lsls	r3, r3, #4
}
    81a6:	0018      	movs	r0, r3
    81a8:	bd10      	pop	{r4, pc}
    81aa:	46c0      	nop			; (mov r8, r8)
    81ac:	40000800 	.word	0x40000800
    81b0:	41004000 	.word	0x41004000
    81b4:	20000cec 	.word	0x20000cec

000081b8 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    81b8:	b530      	push	{r4, r5, lr}
    81ba:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    81bc:	4a26      	ldr	r2, [pc, #152]	; (8258 <nvm_execute_command+0xa0>)
    81be:	8810      	ldrh	r0, [r2, #0]
    81c0:	8853      	ldrh	r3, [r2, #2]
    81c2:	4343      	muls	r3, r0
    81c4:	428b      	cmp	r3, r1
    81c6:	d20b      	bcs.n	81e0 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    81c8:	2280      	movs	r2, #128	; 0x80
    81ca:	0192      	lsls	r2, r2, #6
    81cc:	4b23      	ldr	r3, [pc, #140]	; (825c <nvm_execute_command+0xa4>)
    81ce:	18cb      	adds	r3, r1, r3
    81d0:	4293      	cmp	r3, r2
    81d2:	d905      	bls.n	81e0 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    81d4:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    81d6:	4a22      	ldr	r2, [pc, #136]	; (8260 <nvm_execute_command+0xa8>)
    81d8:	4b22      	ldr	r3, [pc, #136]	; (8264 <nvm_execute_command+0xac>)
    81da:	18cb      	adds	r3, r1, r3
    81dc:	4293      	cmp	r3, r2
    81de:	d839      	bhi.n	8254 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    81e0:	4a21      	ldr	r2, [pc, #132]	; (8268 <nvm_execute_command+0xb0>)
    81e2:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    81e4:	4b21      	ldr	r3, [pc, #132]	; (826c <nvm_execute_command+0xb4>)
    81e6:	402b      	ands	r3, r5
    81e8:	2080      	movs	r0, #128	; 0x80
    81ea:	02c0      	lsls	r0, r0, #11
    81ec:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    81ee:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    81f0:	2320      	movs	r3, #32
    81f2:	33ff      	adds	r3, #255	; 0xff
    81f4:	8313      	strh	r3, [r2, #24]
    81f6:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    81f8:	07db      	lsls	r3, r3, #31
    81fa:	d402      	bmi.n	8202 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    81fc:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    81fe:	2005      	movs	r0, #5
    8200:	e028      	b.n	8254 <nvm_execute_command+0x9c>
	}

	switch (command) {
    8202:	2c45      	cmp	r4, #69	; 0x45
    8204:	d815      	bhi.n	8232 <nvm_execute_command+0x7a>
    8206:	00a3      	lsls	r3, r4, #2
    8208:	4a19      	ldr	r2, [pc, #100]	; (8270 <nvm_execute_command+0xb8>)
    820a:	58d3      	ldr	r3, [r2, r3]
    820c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    820e:	4b16      	ldr	r3, [pc, #88]	; (8268 <nvm_execute_command+0xb0>)
    8210:	8b1b      	ldrh	r3, [r3, #24]
    8212:	05db      	lsls	r3, r3, #23
    8214:	d503      	bpl.n	821e <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    8216:	4b14      	ldr	r3, [pc, #80]	; (8268 <nvm_execute_command+0xb0>)
    8218:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    821a:	2010      	movs	r0, #16
    821c:	e01a      	b.n	8254 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    821e:	0889      	lsrs	r1, r1, #2
    8220:	0049      	lsls	r1, r1, #1
    8222:	4b11      	ldr	r3, [pc, #68]	; (8268 <nvm_execute_command+0xb0>)
    8224:	61d9      	str	r1, [r3, #28]
			break;
    8226:	e008      	b.n	823a <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    8228:	0889      	lsrs	r1, r1, #2
    822a:	0049      	lsls	r1, r1, #1
    822c:	4b0e      	ldr	r3, [pc, #56]	; (8268 <nvm_execute_command+0xb0>)
    822e:	61d9      	str	r1, [r3, #28]
			break;
    8230:	e003      	b.n	823a <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    8232:	4b0d      	ldr	r3, [pc, #52]	; (8268 <nvm_execute_command+0xb0>)
    8234:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    8236:	2017      	movs	r0, #23
    8238:	e00c      	b.n	8254 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    823a:	20a5      	movs	r0, #165	; 0xa5
    823c:	0200      	lsls	r0, r0, #8
    823e:	4304      	orrs	r4, r0
    8240:	4b09      	ldr	r3, [pc, #36]	; (8268 <nvm_execute_command+0xb0>)
    8242:	801c      	strh	r4, [r3, #0]
    8244:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    8246:	2201      	movs	r2, #1
    8248:	7d0b      	ldrb	r3, [r1, #20]
    824a:	4213      	tst	r3, r2
    824c:	d0fc      	beq.n	8248 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    824e:	4b06      	ldr	r3, [pc, #24]	; (8268 <nvm_execute_command+0xb0>)
    8250:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    8252:	2000      	movs	r0, #0
}
    8254:	bd30      	pop	{r4, r5, pc}
    8256:	46c0      	nop			; (mov r8, r8)
    8258:	20000cec 	.word	0x20000cec
    825c:	ff7fc000 	.word	0xff7fc000
    8260:	00001fff 	.word	0x00001fff
    8264:	ffc00000 	.word	0xffc00000
    8268:	41004000 	.word	0x41004000
    826c:	fff3ffff 	.word	0xfff3ffff
    8270:	00009e50 	.word	0x00009e50

00008274 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    8274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    8276:	4b2b      	ldr	r3, [pc, #172]	; (8324 <nvm_write_buffer+0xb0>)
    8278:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    827a:	885b      	ldrh	r3, [r3, #2]
    827c:	4363      	muls	r3, r4
    827e:	4283      	cmp	r3, r0
    8280:	d207      	bcs.n	8292 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8282:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8284:	4e28      	ldr	r6, [pc, #160]	; (8328 <nvm_write_buffer+0xb4>)
    8286:	4d29      	ldr	r5, [pc, #164]	; (832c <nvm_write_buffer+0xb8>)
    8288:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    828a:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    828c:	42b5      	cmp	r5, r6
    828e:	d901      	bls.n	8294 <nvm_write_buffer+0x20>
    8290:	e046      	b.n	8320 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    8292:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    8294:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    8296:	4294      	cmp	r4, r2
    8298:	d342      	bcc.n	8320 <nvm_write_buffer+0xac>
    829a:	4b25      	ldr	r3, [pc, #148]	; (8330 <nvm_write_buffer+0xbc>)
    829c:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    829e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    82a0:	07e4      	lsls	r4, r4, #31
    82a2:	d53d      	bpl.n	8320 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    82a4:	4c23      	ldr	r4, [pc, #140]	; (8334 <nvm_write_buffer+0xc0>)
    82a6:	4b22      	ldr	r3, [pc, #136]	; (8330 <nvm_write_buffer+0xbc>)
    82a8:	801c      	strh	r4, [r3, #0]
    82aa:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    82ac:	2401      	movs	r4, #1
    82ae:	7d2b      	ldrb	r3, [r5, #20]
    82b0:	4223      	tst	r3, r4
    82b2:	d0fc      	beq.n	82ae <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    82b4:	2420      	movs	r4, #32
    82b6:	34ff      	adds	r4, #255	; 0xff
    82b8:	4b1d      	ldr	r3, [pc, #116]	; (8330 <nvm_write_buffer+0xbc>)
    82ba:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    82bc:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    82be:	2a00      	cmp	r2, #0
    82c0:	d029      	beq.n	8316 <nvm_write_buffer+0xa2>
    82c2:	0076      	lsls	r6, r6, #1
    82c4:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    82c6:	1e54      	subs	r4, r2, #1
    82c8:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    82ca:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    82cc:	4563      	cmp	r3, ip
    82ce:	db01      	blt.n	82d4 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    82d0:	b2ac      	uxth	r4, r5
    82d2:	e003      	b.n	82dc <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    82d4:	18cc      	adds	r4, r1, r3
    82d6:	7864      	ldrb	r4, [r4, #1]
    82d8:	0224      	lsls	r4, r4, #8
    82da:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    82dc:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    82de:	3302      	adds	r3, #2
    82e0:	b29b      	uxth	r3, r3
    82e2:	3602      	adds	r6, #2
    82e4:	429a      	cmp	r2, r3
    82e6:	d8f0      	bhi.n	82ca <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    82e8:	4b0e      	ldr	r3, [pc, #56]	; (8324 <nvm_write_buffer+0xb0>)
    82ea:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    82ec:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    82ee:	2900      	cmp	r1, #0
    82f0:	d116      	bne.n	8320 <nvm_write_buffer+0xac>
    82f2:	2a3f      	cmp	r2, #63	; 0x3f
    82f4:	d814      	bhi.n	8320 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    82f6:	2f00      	cmp	r7, #0
    82f8:	d006      	beq.n	8308 <nvm_write_buffer+0x94>
    82fa:	2200      	movs	r2, #0
    82fc:	0001      	movs	r1, r0
    82fe:	201c      	movs	r0, #28
    8300:	4b0d      	ldr	r3, [pc, #52]	; (8338 <nvm_write_buffer+0xc4>)
    8302:	4798      	blx	r3
    8304:	0003      	movs	r3, r0
    8306:	e00b      	b.n	8320 <nvm_write_buffer+0xac>
    8308:	2200      	movs	r2, #0
    830a:	0001      	movs	r1, r0
    830c:	2004      	movs	r0, #4
    830e:	4b0a      	ldr	r3, [pc, #40]	; (8338 <nvm_write_buffer+0xc4>)
    8310:	4798      	blx	r3
    8312:	0003      	movs	r3, r0
    8314:	e004      	b.n	8320 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    8316:	4b03      	ldr	r3, [pc, #12]	; (8324 <nvm_write_buffer+0xb0>)
    8318:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    831a:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    831c:	2a00      	cmp	r2, #0
    831e:	d0ea      	beq.n	82f6 <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    8320:	0018      	movs	r0, r3
    8322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8324:	20000cec 	.word	0x20000cec
    8328:	00001fff 	.word	0x00001fff
    832c:	ffc00000 	.word	0xffc00000
    8330:	41004000 	.word	0x41004000
    8334:	ffffa544 	.word	0xffffa544
    8338:	000081b9 	.word	0x000081b9

0000833c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    833c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    833e:	4b19      	ldr	r3, [pc, #100]	; (83a4 <nvm_read_buffer+0x68>)
    8340:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    8342:	885b      	ldrh	r3, [r3, #2]
    8344:	4363      	muls	r3, r4
    8346:	4283      	cmp	r3, r0
    8348:	d205      	bcs.n	8356 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    834a:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    834c:	4e16      	ldr	r6, [pc, #88]	; (83a8 <nvm_read_buffer+0x6c>)
    834e:	4d17      	ldr	r5, [pc, #92]	; (83ac <nvm_read_buffer+0x70>)
    8350:	1945      	adds	r5, r0, r5
    8352:	42b5      	cmp	r5, r6
    8354:	d823      	bhi.n	839e <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    8356:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    8358:	4294      	cmp	r4, r2
    835a:	d320      	bcc.n	839e <nvm_read_buffer+0x62>
    835c:	4b14      	ldr	r3, [pc, #80]	; (83b0 <nvm_read_buffer+0x74>)
    835e:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8360:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8362:	07e4      	lsls	r4, r4, #31
    8364:	d51b      	bpl.n	839e <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8366:	2420      	movs	r4, #32
    8368:	34ff      	adds	r4, #255	; 0xff
    836a:	4b11      	ldr	r3, [pc, #68]	; (83b0 <nvm_read_buffer+0x74>)
    836c:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    836e:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8370:	2a00      	cmp	r2, #0
    8372:	d013      	beq.n	839c <nvm_read_buffer+0x60>
    8374:	0040      	lsls	r0, r0, #1
    8376:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8378:	1e56      	subs	r6, r2, #1
    837a:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    837c:	881c      	ldrh	r4, [r3, #0]
    837e:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    8380:	042b      	lsls	r3, r5, #16
    8382:	0c1b      	lsrs	r3, r3, #16
    8384:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8386:	42b3      	cmp	r3, r6
    8388:	da02      	bge.n	8390 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    838a:	18cb      	adds	r3, r1, r3
    838c:	0a24      	lsrs	r4, r4, #8
    838e:	705c      	strb	r4, [r3, #1]
    8390:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8392:	b2ab      	uxth	r3, r5
    8394:	429a      	cmp	r2, r3
    8396:	d8f0      	bhi.n	837a <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    8398:	2300      	movs	r3, #0
    839a:	e000      	b.n	839e <nvm_read_buffer+0x62>
    839c:	2300      	movs	r3, #0
}
    839e:	0018      	movs	r0, r3
    83a0:	bd70      	pop	{r4, r5, r6, pc}
    83a2:	46c0      	nop			; (mov r8, r8)
    83a4:	20000cec 	.word	0x20000cec
    83a8:	00001fff 	.word	0x00001fff
    83ac:	ffc00000 	.word	0xffc00000
    83b0:	41004000 	.word	0x41004000

000083b4 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    83b4:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    83b6:	4a1a      	ldr	r2, [pc, #104]	; (8420 <nvm_erase_row+0x6c>)
    83b8:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    83ba:	8852      	ldrh	r2, [r2, #2]
    83bc:	435a      	muls	r2, r3
    83be:	4282      	cmp	r2, r0
    83c0:	d207      	bcs.n	83d2 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    83c2:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    83c4:	4c17      	ldr	r4, [pc, #92]	; (8424 <nvm_erase_row+0x70>)
    83c6:	4918      	ldr	r1, [pc, #96]	; (8428 <nvm_erase_row+0x74>)
    83c8:	1841      	adds	r1, r0, r1
    83ca:	42a1      	cmp	r1, r4
    83cc:	d826      	bhi.n	841c <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    83ce:	2101      	movs	r1, #1
    83d0:	e000      	b.n	83d4 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    83d2:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    83d4:	009b      	lsls	r3, r3, #2
    83d6:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    83d8:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    83da:	4218      	tst	r0, r3
    83dc:	d11e      	bne.n	841c <nvm_erase_row+0x68>
    83de:	4b13      	ldr	r3, [pc, #76]	; (842c <nvm_erase_row+0x78>)
    83e0:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    83e2:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    83e4:	07db      	lsls	r3, r3, #31
    83e6:	d519      	bpl.n	841c <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    83e8:	4b10      	ldr	r3, [pc, #64]	; (842c <nvm_erase_row+0x78>)
    83ea:	2220      	movs	r2, #32
    83ec:	32ff      	adds	r2, #255	; 0xff
    83ee:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    83f0:	0880      	lsrs	r0, r0, #2
    83f2:	0040      	lsls	r0, r0, #1
    83f4:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    83f6:	2900      	cmp	r1, #0
    83f8:	d101      	bne.n	83fe <nvm_erase_row+0x4a>
    83fa:	4a0d      	ldr	r2, [pc, #52]	; (8430 <nvm_erase_row+0x7c>)
    83fc:	e000      	b.n	8400 <nvm_erase_row+0x4c>
    83fe:	4a0d      	ldr	r2, [pc, #52]	; (8434 <nvm_erase_row+0x80>)
    8400:	4b0a      	ldr	r3, [pc, #40]	; (842c <nvm_erase_row+0x78>)
    8402:	801a      	strh	r2, [r3, #0]
    8404:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    8406:	2201      	movs	r2, #1
    8408:	7d0b      	ldrb	r3, [r1, #20]
    840a:	4213      	tst	r3, r2
    840c:	d0fc      	beq.n	8408 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    840e:	4b07      	ldr	r3, [pc, #28]	; (842c <nvm_erase_row+0x78>)
    8410:	8b1a      	ldrh	r2, [r3, #24]
    8412:	231c      	movs	r3, #28
    8414:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    8416:	1e50      	subs	r0, r2, #1
    8418:	4182      	sbcs	r2, r0
    841a:	0092      	lsls	r2, r2, #2
}
    841c:	0010      	movs	r0, r2
    841e:	bd10      	pop	{r4, pc}
    8420:	20000cec 	.word	0x20000cec
    8424:	00001fff 	.word	0x00001fff
    8428:	ffc00000 	.word	0xffc00000
    842c:	41004000 	.word	0x41004000
    8430:	0000a502 	.word	0x0000a502
    8434:	0000a51a 	.word	0x0000a51a

00008438 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    8438:	b500      	push	{lr}
    843a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    843c:	ab01      	add	r3, sp, #4
    843e:	2280      	movs	r2, #128	; 0x80
    8440:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    8442:	780a      	ldrb	r2, [r1, #0]
    8444:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    8446:	784a      	ldrb	r2, [r1, #1]
    8448:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    844a:	788a      	ldrb	r2, [r1, #2]
    844c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    844e:	0019      	movs	r1, r3
    8450:	4b01      	ldr	r3, [pc, #4]	; (8458 <port_pin_set_config+0x20>)
    8452:	4798      	blx	r3
}
    8454:	b003      	add	sp, #12
    8456:	bd00      	pop	{pc}
    8458:	00009425 	.word	0x00009425

0000845c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    845c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    845e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    8460:	2340      	movs	r3, #64	; 0x40
    8462:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    8464:	4281      	cmp	r1, r0
    8466:	d201      	bcs.n	846c <_sercom_get_sync_baud_val+0x10>
    8468:	e00a      	b.n	8480 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    846a:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    846c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    846e:	1c63      	adds	r3, r4, #1
    8470:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    8472:	4288      	cmp	r0, r1
    8474:	d9f9      	bls.n	846a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    8476:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    8478:	2cff      	cmp	r4, #255	; 0xff
    847a:	d801      	bhi.n	8480 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    847c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    847e:	2300      	movs	r3, #0
	}
}
    8480:	0018      	movs	r0, r3
    8482:	bd10      	pop	{r4, pc}

00008484 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    8484:	b510      	push	{r4, lr}
    8486:	b082      	sub	sp, #8
    8488:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    848a:	4b0e      	ldr	r3, [pc, #56]	; (84c4 <sercom_set_gclk_generator+0x40>)
    848c:	781b      	ldrb	r3, [r3, #0]
    848e:	2b00      	cmp	r3, #0
    8490:	d001      	beq.n	8496 <sercom_set_gclk_generator+0x12>
    8492:	2900      	cmp	r1, #0
    8494:	d00d      	beq.n	84b2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    8496:	a901      	add	r1, sp, #4
    8498:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    849a:	2012      	movs	r0, #18
    849c:	4b0a      	ldr	r3, [pc, #40]	; (84c8 <sercom_set_gclk_generator+0x44>)
    849e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    84a0:	2012      	movs	r0, #18
    84a2:	4b0a      	ldr	r3, [pc, #40]	; (84cc <sercom_set_gclk_generator+0x48>)
    84a4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    84a6:	4b07      	ldr	r3, [pc, #28]	; (84c4 <sercom_set_gclk_generator+0x40>)
    84a8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    84aa:	2201      	movs	r2, #1
    84ac:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    84ae:	2000      	movs	r0, #0
    84b0:	e006      	b.n	84c0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    84b2:	4b04      	ldr	r3, [pc, #16]	; (84c4 <sercom_set_gclk_generator+0x40>)
    84b4:	785b      	ldrb	r3, [r3, #1]
    84b6:	4283      	cmp	r3, r0
    84b8:	d001      	beq.n	84be <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    84ba:	201d      	movs	r0, #29
    84bc:	e000      	b.n	84c0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    84be:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    84c0:	b002      	add	sp, #8
    84c2:	bd10      	pop	{r4, pc}
    84c4:	20000cf4 	.word	0x20000cf4
    84c8:	00009329 	.word	0x00009329
    84cc:	000092b9 	.word	0x000092b9

000084d0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    84d0:	4b44      	ldr	r3, [pc, #272]	; (85e4 <_sercom_get_default_pad+0x114>)
    84d2:	4298      	cmp	r0, r3
    84d4:	d033      	beq.n	853e <_sercom_get_default_pad+0x6e>
    84d6:	d806      	bhi.n	84e6 <_sercom_get_default_pad+0x16>
    84d8:	4b43      	ldr	r3, [pc, #268]	; (85e8 <_sercom_get_default_pad+0x118>)
    84da:	4298      	cmp	r0, r3
    84dc:	d00d      	beq.n	84fa <_sercom_get_default_pad+0x2a>
    84de:	4b43      	ldr	r3, [pc, #268]	; (85ec <_sercom_get_default_pad+0x11c>)
    84e0:	4298      	cmp	r0, r3
    84e2:	d01b      	beq.n	851c <_sercom_get_default_pad+0x4c>
    84e4:	e06f      	b.n	85c6 <_sercom_get_default_pad+0xf6>
    84e6:	4b42      	ldr	r3, [pc, #264]	; (85f0 <_sercom_get_default_pad+0x120>)
    84e8:	4298      	cmp	r0, r3
    84ea:	d04a      	beq.n	8582 <_sercom_get_default_pad+0xb2>
    84ec:	4b41      	ldr	r3, [pc, #260]	; (85f4 <_sercom_get_default_pad+0x124>)
    84ee:	4298      	cmp	r0, r3
    84f0:	d058      	beq.n	85a4 <_sercom_get_default_pad+0xd4>
    84f2:	4b41      	ldr	r3, [pc, #260]	; (85f8 <_sercom_get_default_pad+0x128>)
    84f4:	4298      	cmp	r0, r3
    84f6:	d166      	bne.n	85c6 <_sercom_get_default_pad+0xf6>
    84f8:	e032      	b.n	8560 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    84fa:	2901      	cmp	r1, #1
    84fc:	d006      	beq.n	850c <_sercom_get_default_pad+0x3c>
    84fe:	2900      	cmp	r1, #0
    8500:	d063      	beq.n	85ca <_sercom_get_default_pad+0xfa>
    8502:	2902      	cmp	r1, #2
    8504:	d006      	beq.n	8514 <_sercom_get_default_pad+0x44>
    8506:	2903      	cmp	r1, #3
    8508:	d006      	beq.n	8518 <_sercom_get_default_pad+0x48>
    850a:	e001      	b.n	8510 <_sercom_get_default_pad+0x40>
    850c:	483b      	ldr	r0, [pc, #236]	; (85fc <_sercom_get_default_pad+0x12c>)
    850e:	e067      	b.n	85e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8510:	2000      	movs	r0, #0
    8512:	e065      	b.n	85e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8514:	483a      	ldr	r0, [pc, #232]	; (8600 <_sercom_get_default_pad+0x130>)
    8516:	e063      	b.n	85e0 <_sercom_get_default_pad+0x110>
    8518:	483a      	ldr	r0, [pc, #232]	; (8604 <_sercom_get_default_pad+0x134>)
    851a:	e061      	b.n	85e0 <_sercom_get_default_pad+0x110>
    851c:	2901      	cmp	r1, #1
    851e:	d006      	beq.n	852e <_sercom_get_default_pad+0x5e>
    8520:	2900      	cmp	r1, #0
    8522:	d054      	beq.n	85ce <_sercom_get_default_pad+0xfe>
    8524:	2902      	cmp	r1, #2
    8526:	d006      	beq.n	8536 <_sercom_get_default_pad+0x66>
    8528:	2903      	cmp	r1, #3
    852a:	d006      	beq.n	853a <_sercom_get_default_pad+0x6a>
    852c:	e001      	b.n	8532 <_sercom_get_default_pad+0x62>
    852e:	4836      	ldr	r0, [pc, #216]	; (8608 <_sercom_get_default_pad+0x138>)
    8530:	e056      	b.n	85e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8532:	2000      	movs	r0, #0
    8534:	e054      	b.n	85e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8536:	4835      	ldr	r0, [pc, #212]	; (860c <_sercom_get_default_pad+0x13c>)
    8538:	e052      	b.n	85e0 <_sercom_get_default_pad+0x110>
    853a:	4835      	ldr	r0, [pc, #212]	; (8610 <_sercom_get_default_pad+0x140>)
    853c:	e050      	b.n	85e0 <_sercom_get_default_pad+0x110>
    853e:	2901      	cmp	r1, #1
    8540:	d006      	beq.n	8550 <_sercom_get_default_pad+0x80>
    8542:	2900      	cmp	r1, #0
    8544:	d045      	beq.n	85d2 <_sercom_get_default_pad+0x102>
    8546:	2902      	cmp	r1, #2
    8548:	d006      	beq.n	8558 <_sercom_get_default_pad+0x88>
    854a:	2903      	cmp	r1, #3
    854c:	d006      	beq.n	855c <_sercom_get_default_pad+0x8c>
    854e:	e001      	b.n	8554 <_sercom_get_default_pad+0x84>
    8550:	4830      	ldr	r0, [pc, #192]	; (8614 <_sercom_get_default_pad+0x144>)
    8552:	e045      	b.n	85e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8554:	2000      	movs	r0, #0
    8556:	e043      	b.n	85e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8558:	482f      	ldr	r0, [pc, #188]	; (8618 <_sercom_get_default_pad+0x148>)
    855a:	e041      	b.n	85e0 <_sercom_get_default_pad+0x110>
    855c:	482f      	ldr	r0, [pc, #188]	; (861c <_sercom_get_default_pad+0x14c>)
    855e:	e03f      	b.n	85e0 <_sercom_get_default_pad+0x110>
    8560:	2901      	cmp	r1, #1
    8562:	d006      	beq.n	8572 <_sercom_get_default_pad+0xa2>
    8564:	2900      	cmp	r1, #0
    8566:	d036      	beq.n	85d6 <_sercom_get_default_pad+0x106>
    8568:	2902      	cmp	r1, #2
    856a:	d006      	beq.n	857a <_sercom_get_default_pad+0xaa>
    856c:	2903      	cmp	r1, #3
    856e:	d006      	beq.n	857e <_sercom_get_default_pad+0xae>
    8570:	e001      	b.n	8576 <_sercom_get_default_pad+0xa6>
    8572:	482b      	ldr	r0, [pc, #172]	; (8620 <_sercom_get_default_pad+0x150>)
    8574:	e034      	b.n	85e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8576:	2000      	movs	r0, #0
    8578:	e032      	b.n	85e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    857a:	482a      	ldr	r0, [pc, #168]	; (8624 <_sercom_get_default_pad+0x154>)
    857c:	e030      	b.n	85e0 <_sercom_get_default_pad+0x110>
    857e:	482a      	ldr	r0, [pc, #168]	; (8628 <_sercom_get_default_pad+0x158>)
    8580:	e02e      	b.n	85e0 <_sercom_get_default_pad+0x110>
    8582:	2901      	cmp	r1, #1
    8584:	d006      	beq.n	8594 <_sercom_get_default_pad+0xc4>
    8586:	2900      	cmp	r1, #0
    8588:	d027      	beq.n	85da <_sercom_get_default_pad+0x10a>
    858a:	2902      	cmp	r1, #2
    858c:	d006      	beq.n	859c <_sercom_get_default_pad+0xcc>
    858e:	2903      	cmp	r1, #3
    8590:	d006      	beq.n	85a0 <_sercom_get_default_pad+0xd0>
    8592:	e001      	b.n	8598 <_sercom_get_default_pad+0xc8>
    8594:	4825      	ldr	r0, [pc, #148]	; (862c <_sercom_get_default_pad+0x15c>)
    8596:	e023      	b.n	85e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8598:	2000      	movs	r0, #0
    859a:	e021      	b.n	85e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    859c:	4824      	ldr	r0, [pc, #144]	; (8630 <_sercom_get_default_pad+0x160>)
    859e:	e01f      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85a0:	4824      	ldr	r0, [pc, #144]	; (8634 <_sercom_get_default_pad+0x164>)
    85a2:	e01d      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85a4:	2901      	cmp	r1, #1
    85a6:	d006      	beq.n	85b6 <_sercom_get_default_pad+0xe6>
    85a8:	2900      	cmp	r1, #0
    85aa:	d018      	beq.n	85de <_sercom_get_default_pad+0x10e>
    85ac:	2902      	cmp	r1, #2
    85ae:	d006      	beq.n	85be <_sercom_get_default_pad+0xee>
    85b0:	2903      	cmp	r1, #3
    85b2:	d006      	beq.n	85c2 <_sercom_get_default_pad+0xf2>
    85b4:	e001      	b.n	85ba <_sercom_get_default_pad+0xea>
    85b6:	4820      	ldr	r0, [pc, #128]	; (8638 <_sercom_get_default_pad+0x168>)
    85b8:	e012      	b.n	85e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    85ba:	2000      	movs	r0, #0
    85bc:	e010      	b.n	85e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    85be:	481f      	ldr	r0, [pc, #124]	; (863c <_sercom_get_default_pad+0x16c>)
    85c0:	e00e      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85c2:	481f      	ldr	r0, [pc, #124]	; (8640 <_sercom_get_default_pad+0x170>)
    85c4:	e00c      	b.n	85e0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    85c6:	2000      	movs	r0, #0
    85c8:	e00a      	b.n	85e0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    85ca:	481e      	ldr	r0, [pc, #120]	; (8644 <_sercom_get_default_pad+0x174>)
    85cc:	e008      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85ce:	481e      	ldr	r0, [pc, #120]	; (8648 <_sercom_get_default_pad+0x178>)
    85d0:	e006      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85d2:	481e      	ldr	r0, [pc, #120]	; (864c <_sercom_get_default_pad+0x17c>)
    85d4:	e004      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85d6:	481e      	ldr	r0, [pc, #120]	; (8650 <_sercom_get_default_pad+0x180>)
    85d8:	e002      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85da:	481e      	ldr	r0, [pc, #120]	; (8654 <_sercom_get_default_pad+0x184>)
    85dc:	e000      	b.n	85e0 <_sercom_get_default_pad+0x110>
    85de:	481e      	ldr	r0, [pc, #120]	; (8658 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    85e0:	4770      	bx	lr
    85e2:	46c0      	nop			; (mov r8, r8)
    85e4:	42000c00 	.word	0x42000c00
    85e8:	42000400 	.word	0x42000400
    85ec:	42000800 	.word	0x42000800
    85f0:	42001400 	.word	0x42001400
    85f4:	42001800 	.word	0x42001800
    85f8:	42001000 	.word	0x42001000
    85fc:	00050003 	.word	0x00050003
    8600:	00060003 	.word	0x00060003
    8604:	00070003 	.word	0x00070003
    8608:	00110002 	.word	0x00110002
    860c:	00120002 	.word	0x00120002
    8610:	00130002 	.word	0x00130002
    8614:	000d0002 	.word	0x000d0002
    8618:	000e0002 	.word	0x000e0002
    861c:	000f0002 	.word	0x000f0002
    8620:	00170002 	.word	0x00170002
    8624:	00180002 	.word	0x00180002
    8628:	00190002 	.word	0x00190002
    862c:	00290003 	.word	0x00290003
    8630:	002a0003 	.word	0x002a0003
    8634:	002b0003 	.word	0x002b0003
    8638:	00230003 	.word	0x00230003
    863c:	00200003 	.word	0x00200003
    8640:	00210003 	.word	0x00210003
    8644:	00040003 	.word	0x00040003
    8648:	00100002 	.word	0x00100002
    864c:	000c0002 	.word	0x000c0002
    8650:	00160002 	.word	0x00160002
    8654:	00280003 	.word	0x00280003
    8658:	00220003 	.word	0x00220003

0000865c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    865c:	b530      	push	{r4, r5, lr}
    865e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    8660:	4b0c      	ldr	r3, [pc, #48]	; (8694 <_sercom_get_sercom_inst_index+0x38>)
    8662:	466a      	mov	r2, sp
    8664:	cb32      	ldmia	r3!, {r1, r4, r5}
    8666:	c232      	stmia	r2!, {r1, r4, r5}
    8668:	cb32      	ldmia	r3!, {r1, r4, r5}
    866a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    866c:	9b00      	ldr	r3, [sp, #0]
    866e:	4283      	cmp	r3, r0
    8670:	d006      	beq.n	8680 <_sercom_get_sercom_inst_index+0x24>
    8672:	2301      	movs	r3, #1
    8674:	009a      	lsls	r2, r3, #2
    8676:	4669      	mov	r1, sp
    8678:	5852      	ldr	r2, [r2, r1]
    867a:	4282      	cmp	r2, r0
    867c:	d103      	bne.n	8686 <_sercom_get_sercom_inst_index+0x2a>
    867e:	e000      	b.n	8682 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8680:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    8682:	b2d8      	uxtb	r0, r3
    8684:	e003      	b.n	868e <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8686:	3301      	adds	r3, #1
    8688:	2b06      	cmp	r3, #6
    868a:	d1f3      	bne.n	8674 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    868c:	2000      	movs	r0, #0
}
    868e:	b007      	add	sp, #28
    8690:	bd30      	pop	{r4, r5, pc}
    8692:	46c0      	nop			; (mov r8, r8)
    8694:	00009f68 	.word	0x00009f68

00008698 <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    8698:	b510      	push	{r4, lr}
    869a:	4b02      	ldr	r3, [pc, #8]	; (86a4 <SERCOM0_Handler+0xc>)
    869c:	681b      	ldr	r3, [r3, #0]
    869e:	2000      	movs	r0, #0
    86a0:	4798      	blx	r3
    86a2:	bd10      	pop	{r4, pc}
    86a4:	20000cf8 	.word	0x20000cf8

000086a8 <SERCOM1_Handler>:
    86a8:	b510      	push	{r4, lr}
    86aa:	4b02      	ldr	r3, [pc, #8]	; (86b4 <SERCOM1_Handler+0xc>)
    86ac:	685b      	ldr	r3, [r3, #4]
    86ae:	2001      	movs	r0, #1
    86b0:	4798      	blx	r3
    86b2:	bd10      	pop	{r4, pc}
    86b4:	20000cf8 	.word	0x20000cf8

000086b8 <SERCOM2_Handler>:
    86b8:	b510      	push	{r4, lr}
    86ba:	4b02      	ldr	r3, [pc, #8]	; (86c4 <SERCOM2_Handler+0xc>)
    86bc:	689b      	ldr	r3, [r3, #8]
    86be:	2002      	movs	r0, #2
    86c0:	4798      	blx	r3
    86c2:	bd10      	pop	{r4, pc}
    86c4:	20000cf8 	.word	0x20000cf8

000086c8 <SERCOM3_Handler>:
    86c8:	b510      	push	{r4, lr}
    86ca:	4b02      	ldr	r3, [pc, #8]	; (86d4 <SERCOM3_Handler+0xc>)
    86cc:	68db      	ldr	r3, [r3, #12]
    86ce:	2003      	movs	r0, #3
    86d0:	4798      	blx	r3
    86d2:	bd10      	pop	{r4, pc}
    86d4:	20000cf8 	.word	0x20000cf8

000086d8 <SERCOM4_Handler>:
    86d8:	b510      	push	{r4, lr}
    86da:	4b02      	ldr	r3, [pc, #8]	; (86e4 <SERCOM4_Handler+0xc>)
    86dc:	691b      	ldr	r3, [r3, #16]
    86de:	2004      	movs	r0, #4
    86e0:	4798      	blx	r3
    86e2:	bd10      	pop	{r4, pc}
    86e4:	20000cf8 	.word	0x20000cf8

000086e8 <SERCOM5_Handler>:
    86e8:	b510      	push	{r4, lr}
    86ea:	4b02      	ldr	r3, [pc, #8]	; (86f4 <SERCOM5_Handler+0xc>)
    86ec:	695b      	ldr	r3, [r3, #20]
    86ee:	2005      	movs	r0, #5
    86f0:	4798      	blx	r3
    86f2:	bd10      	pop	{r4, pc}
    86f4:	20000cf8 	.word	0x20000cf8

000086f8 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    86f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    86fa:	4657      	mov	r7, sl
    86fc:	464e      	mov	r6, r9
    86fe:	4645      	mov	r5, r8
    8700:	b4e0      	push	{r5, r6, r7}
    8702:	b088      	sub	sp, #32
    8704:	4680      	mov	r8, r0
    8706:	000e      	movs	r6, r1
    8708:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    870a:	0003      	movs	r3, r0
    870c:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    870e:	680b      	ldr	r3, [r1, #0]
    8710:	079b      	lsls	r3, r3, #30
    8712:	d400      	bmi.n	8716 <spi_init+0x1e>
    8714:	e0a7      	b.n	8866 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    8716:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8718:	9303      	str	r3, [sp, #12]
    871a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    871c:	9304      	str	r3, [sp, #16]
    871e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    8720:	9305      	str	r3, [sp, #20]
    8722:	6b53      	ldr	r3, [r2, #52]	; 0x34
    8724:	9306      	str	r3, [sp, #24]
    8726:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    8728:	231f      	movs	r3, #31
    872a:	4699      	mov	r9, r3
    872c:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    872e:	00bb      	lsls	r3, r7, #2
    8730:	aa03      	add	r2, sp, #12
    8732:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    8734:	2800      	cmp	r0, #0
    8736:	d102      	bne.n	873e <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    8738:	0030      	movs	r0, r6
    873a:	4baf      	ldr	r3, [pc, #700]	; (89f8 <spi_init+0x300>)
    873c:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    873e:	1c43      	adds	r3, r0, #1
    8740:	d028      	beq.n	8794 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    8742:	0402      	lsls	r2, r0, #16
    8744:	0c13      	lsrs	r3, r2, #16
    8746:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    8748:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    874a:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    874c:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    874e:	0603      	lsls	r3, r0, #24
    8750:	d404      	bmi.n	875c <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    8752:	094b      	lsrs	r3, r1, #5
    8754:	01db      	lsls	r3, r3, #7
    8756:	2282      	movs	r2, #130	; 0x82
    8758:	05d2      	lsls	r2, r2, #23
    875a:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    875c:	464b      	mov	r3, r9
    875e:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    8760:	18e8      	adds	r0, r5, r3
    8762:	3040      	adds	r0, #64	; 0x40
    8764:	7800      	ldrb	r0, [r0, #0]
    8766:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    8768:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    876a:	4652      	mov	r2, sl
    876c:	07d2      	lsls	r2, r2, #31
    876e:	d50a      	bpl.n	8786 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    8770:	085b      	lsrs	r3, r3, #1
    8772:	18eb      	adds	r3, r5, r3
    8774:	3330      	adds	r3, #48	; 0x30
    8776:	7818      	ldrb	r0, [r3, #0]
    8778:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    877a:	07cb      	lsls	r3, r1, #31
    877c:	d501      	bpl.n	8782 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    877e:	0900      	lsrs	r0, r0, #4
    8780:	e001      	b.n	8786 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    8782:	230f      	movs	r3, #15
    8784:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    8786:	4584      	cmp	ip, r0
    8788:	d004      	beq.n	8794 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    878a:	2300      	movs	r3, #0
    878c:	4642      	mov	r2, r8
    878e:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    8790:	201c      	movs	r0, #28
    8792:	e12b      	b.n	89ec <spi_init+0x2f4>
    8794:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    8796:	2f04      	cmp	r7, #4
    8798:	d1c8      	bne.n	872c <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    879a:	2012      	movs	r0, #18
    879c:	4b97      	ldr	r3, [pc, #604]	; (89fc <spi_init+0x304>)
    879e:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    87a0:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    87a2:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    87a4:	2b01      	cmp	r3, #1
    87a6:	d112      	bne.n	87ce <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    87a8:	aa02      	add	r2, sp, #8
    87aa:	0001      	movs	r1, r0
    87ac:	69a0      	ldr	r0, [r4, #24]
    87ae:	4b94      	ldr	r3, [pc, #592]	; (8a00 <spi_init+0x308>)
    87b0:	4798      	blx	r3
    87b2:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    87b4:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    87b6:	2b00      	cmp	r3, #0
    87b8:	d000      	beq.n	87bc <spi_init+0xc4>
    87ba:	e117      	b.n	89ec <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    87bc:	7b33      	ldrb	r3, [r6, #12]
    87be:	b2db      	uxtb	r3, r3
    87c0:	aa02      	add	r2, sp, #8
    87c2:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    87c4:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    87c6:	429a      	cmp	r2, r3
    87c8:	d000      	beq.n	87cc <spi_init+0xd4>
    87ca:	e10f      	b.n	89ec <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    87cc:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    87ce:	7825      	ldrb	r5, [r4, #0]
    87d0:	2d00      	cmp	r5, #0
    87d2:	d114      	bne.n	87fe <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    87d4:	6832      	ldr	r2, [r6, #0]
    87d6:	7fe3      	ldrb	r3, [r4, #31]
    87d8:	041b      	lsls	r3, r3, #16
    87da:	7fa1      	ldrb	r1, [r4, #30]
    87dc:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    87de:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    87e0:	4293      	cmp	r3, r2
    87e2:	d000      	beq.n	87e6 <spi_init+0xee>
    87e4:	e102      	b.n	89ec <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    87e6:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    87e8:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    87ea:	2220      	movs	r2, #32
    87ec:	5ca2      	ldrb	r2, [r4, r2]
    87ee:	2a00      	cmp	r2, #0
    87f0:	d001      	beq.n	87f6 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    87f2:	2240      	movs	r2, #64	; 0x40
    87f4:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    87f6:	2208      	movs	r2, #8
    87f8:	430a      	orrs	r2, r1
    87fa:	4317      	orrs	r7, r2
    87fc:	e000      	b.n	8800 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    87fe:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    8800:	6862      	ldr	r2, [r4, #4]
    8802:	68a1      	ldr	r1, [r4, #8]
    8804:	430a      	orrs	r2, r1
    8806:	68e1      	ldr	r1, [r4, #12]
    8808:	430a      	orrs	r2, r1
    880a:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    880c:	7c21      	ldrb	r1, [r4, #16]
    880e:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    8810:	7c61      	ldrb	r1, [r4, #17]
    8812:	2900      	cmp	r1, #0
    8814:	d001      	beq.n	881a <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    8816:	2180      	movs	r1, #128	; 0x80
    8818:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    881a:	7ca1      	ldrb	r1, [r4, #18]
    881c:	2900      	cmp	r1, #0
    881e:	d002      	beq.n	8826 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    8820:	2180      	movs	r1, #128	; 0x80
    8822:	0289      	lsls	r1, r1, #10
    8824:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    8826:	7ce1      	ldrb	r1, [r4, #19]
    8828:	2900      	cmp	r1, #0
    882a:	d002      	beq.n	8832 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    882c:	2180      	movs	r1, #128	; 0x80
    882e:	0089      	lsls	r1, r1, #2
    8830:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    8832:	7d21      	ldrb	r1, [r4, #20]
    8834:	2900      	cmp	r1, #0
    8836:	d002      	beq.n	883e <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    8838:	2180      	movs	r1, #128	; 0x80
    883a:	0189      	lsls	r1, r1, #6
    883c:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    883e:	6830      	ldr	r0, [r6, #0]
    8840:	2102      	movs	r1, #2
    8842:	430a      	orrs	r2, r1
    8844:	4282      	cmp	r2, r0
    8846:	d109      	bne.n	885c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    8848:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    884a:	429a      	cmp	r2, r3
    884c:	d106      	bne.n	885c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    884e:	4643      	mov	r3, r8
    8850:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    8852:	7c23      	ldrb	r3, [r4, #16]
    8854:	4642      	mov	r2, r8
    8856:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    8858:	2000      	movs	r0, #0
    885a:	e0c7      	b.n	89ec <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    885c:	2300      	movs	r3, #0
    885e:	4642      	mov	r2, r8
    8860:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    8862:	201c      	movs	r0, #28
    8864:	e0c2      	b.n	89ec <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    8866:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    8868:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    886a:	07db      	lsls	r3, r3, #31
    886c:	d500      	bpl.n	8870 <spi_init+0x178>
    886e:	e0bd      	b.n	89ec <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8870:	0008      	movs	r0, r1
    8872:	4b64      	ldr	r3, [pc, #400]	; (8a04 <spi_init+0x30c>)
    8874:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    8876:	2805      	cmp	r0, #5
    8878:	d002      	beq.n	8880 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    887a:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    887c:	3013      	adds	r0, #19
    887e:	e001      	b.n	8884 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    8880:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    8882:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    8884:	4960      	ldr	r1, [pc, #384]	; (8a08 <spi_init+0x310>)
    8886:	69ca      	ldr	r2, [r1, #28]
    8888:	2301      	movs	r3, #1
    888a:	40ab      	lsls	r3, r5
    888c:	4313      	orrs	r3, r2
    888e:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    8890:	a907      	add	r1, sp, #28
    8892:	2724      	movs	r7, #36	; 0x24
    8894:	5de3      	ldrb	r3, [r4, r7]
    8896:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    8898:	b2c5      	uxtb	r5, r0
    889a:	0028      	movs	r0, r5
    889c:	4b5b      	ldr	r3, [pc, #364]	; (8a0c <spi_init+0x314>)
    889e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    88a0:	0028      	movs	r0, r5
    88a2:	4b5b      	ldr	r3, [pc, #364]	; (8a10 <spi_init+0x318>)
    88a4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    88a6:	5de0      	ldrb	r0, [r4, r7]
    88a8:	2100      	movs	r1, #0
    88aa:	4b5a      	ldr	r3, [pc, #360]	; (8a14 <spi_init+0x31c>)
    88ac:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    88ae:	7823      	ldrb	r3, [r4, #0]
    88b0:	2b01      	cmp	r3, #1
    88b2:	d103      	bne.n	88bc <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    88b4:	6832      	ldr	r2, [r6, #0]
    88b6:	330b      	adds	r3, #11
    88b8:	4313      	orrs	r3, r2
    88ba:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    88bc:	7823      	ldrb	r3, [r4, #0]
    88be:	2b00      	cmp	r3, #0
    88c0:	d103      	bne.n	88ca <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    88c2:	6832      	ldr	r2, [r6, #0]
    88c4:	3308      	adds	r3, #8
    88c6:	4313      	orrs	r3, r2
    88c8:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    88ca:	4643      	mov	r3, r8
    88cc:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    88ce:	ab02      	add	r3, sp, #8
    88d0:	2280      	movs	r2, #128	; 0x80
    88d2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    88d4:	2200      	movs	r2, #0
    88d6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    88d8:	2101      	movs	r1, #1
    88da:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    88dc:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    88de:	7823      	ldrb	r3, [r4, #0]
    88e0:	2b00      	cmp	r3, #0
    88e2:	d101      	bne.n	88e8 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    88e4:	ab02      	add	r3, sp, #8
    88e6:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    88e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    88ea:	9303      	str	r3, [sp, #12]
    88ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    88ee:	9304      	str	r3, [sp, #16]
    88f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    88f2:	9305      	str	r3, [sp, #20]
    88f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    88f6:	9306      	str	r3, [sp, #24]
    88f8:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    88fa:	ad02      	add	r5, sp, #8
    88fc:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    88fe:	00bb      	lsls	r3, r7, #2
    8900:	aa03      	add	r2, sp, #12
    8902:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    8904:	2800      	cmp	r0, #0
    8906:	d102      	bne.n	890e <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    8908:	0030      	movs	r0, r6
    890a:	4b3b      	ldr	r3, [pc, #236]	; (89f8 <spi_init+0x300>)
    890c:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    890e:	1c43      	adds	r3, r0, #1
    8910:	d005      	beq.n	891e <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    8912:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    8914:	0c00      	lsrs	r0, r0, #16
    8916:	b2c0      	uxtb	r0, r0
    8918:	0029      	movs	r1, r5
    891a:	4b3f      	ldr	r3, [pc, #252]	; (8a18 <spi_init+0x320>)
    891c:	4798      	blx	r3
    891e:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    8920:	2f04      	cmp	r7, #4
    8922:	d1eb      	bne.n	88fc <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    8924:	7823      	ldrb	r3, [r4, #0]
    8926:	4642      	mov	r2, r8
    8928:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    892a:	7c23      	ldrb	r3, [r4, #16]
    892c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    892e:	7ca3      	ldrb	r3, [r4, #18]
    8930:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    8932:	7d23      	ldrb	r3, [r4, #20]
    8934:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    8936:	2200      	movs	r2, #0
    8938:	466b      	mov	r3, sp
    893a:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    893c:	7823      	ldrb	r3, [r4, #0]
    893e:	2b01      	cmp	r3, #1
    8940:	d115      	bne.n	896e <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8942:	4643      	mov	r3, r8
    8944:	6818      	ldr	r0, [r3, #0]
    8946:	4b2f      	ldr	r3, [pc, #188]	; (8a04 <spi_init+0x30c>)
    8948:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    894a:	3013      	adds	r0, #19
    894c:	b2c0      	uxtb	r0, r0
    894e:	4b2b      	ldr	r3, [pc, #172]	; (89fc <spi_init+0x304>)
    8950:	4798      	blx	r3
    8952:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    8954:	466b      	mov	r3, sp
    8956:	1d9a      	adds	r2, r3, #6
    8958:	69a0      	ldr	r0, [r4, #24]
    895a:	4b29      	ldr	r3, [pc, #164]	; (8a00 <spi_init+0x308>)
    895c:	4798      	blx	r3
    895e:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    8960:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    8962:	2b00      	cmp	r3, #0
    8964:	d142      	bne.n	89ec <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    8966:	466b      	mov	r3, sp
    8968:	3306      	adds	r3, #6
    896a:	781b      	ldrb	r3, [r3, #0]
    896c:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    896e:	7823      	ldrb	r3, [r4, #0]
    8970:	2b00      	cmp	r3, #0
    8972:	d10f      	bne.n	8994 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    8974:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    8976:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    8978:	6a70      	ldr	r0, [r6, #36]	; 0x24
    897a:	7fe1      	ldrb	r1, [r4, #31]
    897c:	0409      	lsls	r1, r1, #16
    897e:	7fa5      	ldrb	r5, [r4, #30]
    8980:	4329      	orrs	r1, r5
    8982:	4301      	orrs	r1, r0
    8984:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    8986:	2220      	movs	r2, #32
    8988:	5ca2      	ldrb	r2, [r4, r2]
    898a:	2a00      	cmp	r2, #0
    898c:	d004      	beq.n	8998 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    898e:	2140      	movs	r1, #64	; 0x40
    8990:	430b      	orrs	r3, r1
    8992:	e001      	b.n	8998 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    8994:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    8996:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    8998:	6862      	ldr	r2, [r4, #4]
    899a:	68a1      	ldr	r1, [r4, #8]
    899c:	430a      	orrs	r2, r1
    899e:	68e1      	ldr	r1, [r4, #12]
    89a0:	430a      	orrs	r2, r1
    89a2:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    89a4:	7c21      	ldrb	r1, [r4, #16]
    89a6:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    89a8:	7c61      	ldrb	r1, [r4, #17]
    89aa:	2900      	cmp	r1, #0
    89ac:	d103      	bne.n	89b6 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    89ae:	491b      	ldr	r1, [pc, #108]	; (8a1c <spi_init+0x324>)
    89b0:	7889      	ldrb	r1, [r1, #2]
    89b2:	0789      	lsls	r1, r1, #30
    89b4:	d501      	bpl.n	89ba <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    89b6:	2180      	movs	r1, #128	; 0x80
    89b8:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    89ba:	7ca1      	ldrb	r1, [r4, #18]
    89bc:	2900      	cmp	r1, #0
    89be:	d002      	beq.n	89c6 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    89c0:	2180      	movs	r1, #128	; 0x80
    89c2:	0289      	lsls	r1, r1, #10
    89c4:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    89c6:	7ce1      	ldrb	r1, [r4, #19]
    89c8:	2900      	cmp	r1, #0
    89ca:	d002      	beq.n	89d2 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    89cc:	2180      	movs	r1, #128	; 0x80
    89ce:	0089      	lsls	r1, r1, #2
    89d0:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    89d2:	7d21      	ldrb	r1, [r4, #20]
    89d4:	2900      	cmp	r1, #0
    89d6:	d002      	beq.n	89de <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    89d8:	2180      	movs	r1, #128	; 0x80
    89da:	0189      	lsls	r1, r1, #6
    89dc:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    89de:	6831      	ldr	r1, [r6, #0]
    89e0:	430a      	orrs	r2, r1
    89e2:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    89e4:	6872      	ldr	r2, [r6, #4]
    89e6:	4313      	orrs	r3, r2
    89e8:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    89ea:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    89ec:	b008      	add	sp, #32
    89ee:	bc1c      	pop	{r2, r3, r4}
    89f0:	4690      	mov	r8, r2
    89f2:	4699      	mov	r9, r3
    89f4:	46a2      	mov	sl, r4
    89f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89f8:	000084d1 	.word	0x000084d1
    89fc:	0000934d 	.word	0x0000934d
    8a00:	0000845d 	.word	0x0000845d
    8a04:	0000865d 	.word	0x0000865d
    8a08:	40000800 	.word	0x40000800
    8a0c:	00009329 	.word	0x00009329
    8a10:	000092b9 	.word	0x000092b9
    8a14:	00008485 	.word	0x00008485
    8a18:	00009425 	.word	0x00009425
    8a1c:	41002000 	.word	0x41002000

00008a20 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    8a20:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a22:	465f      	mov	r7, fp
    8a24:	464e      	mov	r6, r9
    8a26:	4645      	mov	r5, r8
    8a28:	b4e0      	push	{r5, r6, r7}
    8a2a:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8a2c:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    8a2e:	2a00      	cmp	r2, #0
    8a30:	d06a      	beq.n	8b08 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    8a32:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    8a34:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    8a36:	2900      	cmp	r1, #0
    8a38:	d066      	beq.n	8b08 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    8a3a:	7941      	ldrb	r1, [r0, #5]
    8a3c:	2900      	cmp	r1, #0
    8a3e:	d105      	bne.n	8a4c <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8a40:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8a42:	7e0c      	ldrb	r4, [r1, #24]
    8a44:	07a4      	lsls	r4, r4, #30
    8a46:	d501      	bpl.n	8a4c <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8a48:	2402      	movs	r4, #2
    8a4a:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    8a4c:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    8a4e:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8a50:	2102      	movs	r1, #2
    8a52:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    8a54:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8a56:	05db      	lsls	r3, r3, #23
    8a58:	0ddb      	lsrs	r3, r3, #23
    8a5a:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    8a5c:	7944      	ldrb	r4, [r0, #5]
    8a5e:	2c01      	cmp	r4, #1
    8a60:	d108      	bne.n	8a74 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8a62:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8a64:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    8a66:	420c      	tst	r4, r1
    8a68:	d0fc      	beq.n	8a64 <spi_read_buffer_wait+0x44>
    8a6a:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8a6c:	420c      	tst	r4, r1
    8a6e:	d01a      	beq.n	8aa6 <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8a70:	4644      	mov	r4, r8
    8a72:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    8a74:	7944      	ldrb	r4, [r0, #5]
    8a76:	2c00      	cmp	r4, #0
    8a78:	d115      	bne.n	8aa6 <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8a7a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8a7c:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    8a7e:	422c      	tst	r4, r5
    8a80:	d106      	bne.n	8a90 <spi_read_buffer_wait+0x70>
    8a82:	4c24      	ldr	r4, [pc, #144]	; (8b14 <spi_read_buffer_wait+0xf4>)
    8a84:	7e1f      	ldrb	r7, [r3, #24]
    8a86:	422f      	tst	r7, r5
    8a88:	d102      	bne.n	8a90 <spi_read_buffer_wait+0x70>
    8a8a:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8a8c:	2c00      	cmp	r4, #0
    8a8e:	d1f9      	bne.n	8a84 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8a90:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8a92:	4667      	mov	r7, ip
    8a94:	423c      	tst	r4, r7
    8a96:	d003      	beq.n	8aa0 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8a98:	2202      	movs	r2, #2
    8a9a:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    8a9c:	2404      	movs	r4, #4
    8a9e:	e033      	b.n	8b08 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8aa0:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    8aa2:	422c      	tst	r4, r5
    8aa4:	d02d      	beq.n	8b02 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8aa6:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8aa8:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    8aaa:	422c      	tst	r4, r5
    8aac:	d0fc      	beq.n	8aa8 <spi_read_buffer_wait+0x88>
    8aae:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8ab0:	422c      	tst	r4, r5
    8ab2:	d028      	beq.n	8b06 <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8ab4:	8b5c      	ldrh	r4, [r3, #26]
    8ab6:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    8ab8:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8aba:	465f      	mov	r7, fp
    8abc:	422f      	tst	r7, r5
    8abe:	d001      	beq.n	8ac4 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8ac0:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    8ac2:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8ac4:	7987      	ldrb	r7, [r0, #6]
    8ac6:	2f01      	cmp	r7, #1
    8ac8:	d103      	bne.n	8ad2 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8acc:	05db      	lsls	r3, r3, #23
    8ace:	0ddb      	lsrs	r3, r3, #23
    8ad0:	e001      	b.n	8ad6 <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8ad4:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    8ad6:	2c00      	cmp	r4, #0
    8ad8:	d116      	bne.n	8b08 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8ada:	1c74      	adds	r4, r6, #1
    8adc:	b2a4      	uxth	r4, r4
    8ade:	464f      	mov	r7, r9
    8ae0:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8ae2:	7987      	ldrb	r7, [r0, #6]
    8ae4:	2f01      	cmp	r7, #1
    8ae6:	d105      	bne.n	8af4 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    8ae8:	3602      	adds	r6, #2
    8aea:	b2b6      	uxth	r6, r6
    8aec:	0a1b      	lsrs	r3, r3, #8
    8aee:	464f      	mov	r7, r9
    8af0:	553b      	strb	r3, [r7, r4]
    8af2:	e000      	b.n	8af6 <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8af4:	0026      	movs	r6, r4
    8af6:	3a01      	subs	r2, #1
    8af8:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    8afa:	2a00      	cmp	r2, #0
    8afc:	d1ae      	bne.n	8a5c <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    8afe:	2400      	movs	r4, #0
    8b00:	e002      	b.n	8b08 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    8b02:	2412      	movs	r4, #18
    8b04:	e000      	b.n	8b08 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    8b06:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    8b08:	0020      	movs	r0, r4
    8b0a:	bc1c      	pop	{r2, r3, r4}
    8b0c:	4690      	mov	r8, r2
    8b0e:	4699      	mov	r9, r3
    8b10:	46a3      	mov	fp, r4
    8b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b14:	00002710 	.word	0x00002710

00008b18 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    8b18:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    8b1a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    8b1c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    8b1e:	2c01      	cmp	r4, #1
    8b20:	d172      	bne.n	8c08 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    8b22:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8b24:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    8b26:	2c00      	cmp	r4, #0
    8b28:	d16e      	bne.n	8c08 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    8b2a:	2a00      	cmp	r2, #0
    8b2c:	d05b      	beq.n	8be6 <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    8b2e:	784b      	ldrb	r3, [r1, #1]
    8b30:	2b00      	cmp	r3, #0
    8b32:	d046      	beq.n	8bc2 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8b34:	6803      	ldr	r3, [r0, #0]
    8b36:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    8b38:	07db      	lsls	r3, r3, #31
    8b3a:	d411      	bmi.n	8b60 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    8b3c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8b3e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8b40:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8b42:	2900      	cmp	r1, #0
    8b44:	d105      	bne.n	8b52 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    8b46:	095a      	lsrs	r2, r3, #5
    8b48:	01d2      	lsls	r2, r2, #7
    8b4a:	2182      	movs	r1, #130	; 0x82
    8b4c:	05c9      	lsls	r1, r1, #23
    8b4e:	468c      	mov	ip, r1
    8b50:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8b52:	211f      	movs	r1, #31
    8b54:	400b      	ands	r3, r1
    8b56:	391e      	subs	r1, #30
    8b58:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8b5a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    8b5c:	2305      	movs	r3, #5
    8b5e:	e053      	b.n	8c08 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    8b60:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8b62:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8b64:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8b66:	2c00      	cmp	r4, #0
    8b68:	d105      	bne.n	8b76 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    8b6a:	095a      	lsrs	r2, r3, #5
    8b6c:	01d2      	lsls	r2, r2, #7
    8b6e:	2482      	movs	r4, #130	; 0x82
    8b70:	05e4      	lsls	r4, r4, #23
    8b72:	46a4      	mov	ip, r4
    8b74:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8b76:	241f      	movs	r4, #31
    8b78:	4023      	ands	r3, r4
    8b7a:	3c1e      	subs	r4, #30
    8b7c:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8b7e:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b80:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8b82:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8b84:	07d2      	lsls	r2, r2, #31
    8b86:	d501      	bpl.n	8b8c <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8b88:	788a      	ldrb	r2, [r1, #2]
    8b8a:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    8b8c:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8b8e:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    8b90:	2a00      	cmp	r2, #0
    8b92:	d139      	bne.n	8c08 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b94:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    8b96:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8b98:	7e13      	ldrb	r3, [r2, #24]
    8b9a:	420b      	tst	r3, r1
    8b9c:	d0fc      	beq.n	8b98 <spi_select_slave+0x80>
    8b9e:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8ba0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8ba2:	0749      	lsls	r1, r1, #29
    8ba4:	d530      	bpl.n	8c08 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8ba6:	8b53      	ldrh	r3, [r2, #26]
    8ba8:	075b      	lsls	r3, r3, #29
    8baa:	d501      	bpl.n	8bb0 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8bac:	2304      	movs	r3, #4
    8bae:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8bb0:	7983      	ldrb	r3, [r0, #6]
    8bb2:	2b01      	cmp	r3, #1
    8bb4:	d102      	bne.n	8bbc <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8bb6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8bb8:	2300      	movs	r3, #0
    8bba:	e025      	b.n	8c08 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8bbc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8bbe:	2300      	movs	r3, #0
    8bc0:	e022      	b.n	8c08 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    8bc2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8bc4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8bc6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8bc8:	2900      	cmp	r1, #0
    8bca:	d105      	bne.n	8bd8 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    8bcc:	095a      	lsrs	r2, r3, #5
    8bce:	01d2      	lsls	r2, r2, #7
    8bd0:	2182      	movs	r1, #130	; 0x82
    8bd2:	05c9      	lsls	r1, r1, #23
    8bd4:	468c      	mov	ip, r1
    8bd6:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8bd8:	211f      	movs	r1, #31
    8bda:	400b      	ands	r3, r1
    8bdc:	391e      	subs	r1, #30
    8bde:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8be0:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8be2:	2300      	movs	r3, #0
    8be4:	e010      	b.n	8c08 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    8be6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8be8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8bea:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8bec:	2900      	cmp	r1, #0
    8bee:	d105      	bne.n	8bfc <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    8bf0:	095a      	lsrs	r2, r3, #5
    8bf2:	01d2      	lsls	r2, r2, #7
    8bf4:	2182      	movs	r1, #130	; 0x82
    8bf6:	05c9      	lsls	r1, r1, #23
    8bf8:	468c      	mov	ip, r1
    8bfa:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8bfc:	211f      	movs	r1, #31
    8bfe:	400b      	ands	r3, r1
    8c00:	391e      	subs	r1, #30
    8c02:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8c04:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    8c06:	2300      	movs	r3, #0
}
    8c08:	0018      	movs	r0, r3
    8c0a:	bd10      	pop	{r4, pc}

00008c0c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    8c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c0e:	465f      	mov	r7, fp
    8c10:	4656      	mov	r6, sl
    8c12:	464d      	mov	r5, r9
    8c14:	4644      	mov	r4, r8
    8c16:	b4f0      	push	{r4, r5, r6, r7}
    8c18:	b083      	sub	sp, #12
    8c1a:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8c1c:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    8c1e:	2a00      	cmp	r2, #0
    8c20:	d100      	bne.n	8c24 <spi_write_buffer_wait+0x18>
    8c22:	e0e5      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    8c24:	7943      	ldrb	r3, [r0, #5]
    8c26:	2b00      	cmp	r3, #0
    8c28:	d105      	bne.n	8c36 <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8c2a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8c2c:	7e1c      	ldrb	r4, [r3, #24]
    8c2e:	07a2      	lsls	r2, r4, #30
    8c30:	d501      	bpl.n	8c36 <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8c32:	2402      	movs	r4, #2
    8c34:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    8c36:	465d      	mov	r5, fp
    8c38:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    8c3a:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8c3c:	2202      	movs	r2, #2
    8c3e:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    8c40:	3202      	adds	r2, #2
    8c42:	4690      	mov	r8, r2
    8c44:	e08c      	b.n	8d60 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    8c46:	7942      	ldrb	r2, [r0, #5]
    8c48:	2a00      	cmp	r2, #0
    8c4a:	d116      	bne.n	8c7a <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8c4c:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8c4e:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    8c50:	421e      	tst	r6, r3
    8c52:	d106      	bne.n	8c62 <spi_write_buffer_wait+0x56>
    8c54:	4e6a      	ldr	r6, [pc, #424]	; (8e00 <spi_write_buffer_wait+0x1f4>)
    8c56:	7e17      	ldrb	r7, [r2, #24]
    8c58:	421f      	tst	r7, r3
    8c5a:	d102      	bne.n	8c62 <spi_write_buffer_wait+0x56>
    8c5c:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8c5e:	2e00      	cmp	r6, #0
    8c60:	d1f9      	bne.n	8c56 <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8c62:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8c64:	4661      	mov	r1, ip
    8c66:	420e      	tst	r6, r1
    8c68:	d003      	beq.n	8c72 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8c6a:	2302      	movs	r3, #2
    8c6c:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    8c6e:	3302      	adds	r3, #2
    8c70:	e0be      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8c72:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    8c74:	421a      	tst	r2, r3
    8c76:	d100      	bne.n	8c7a <spi_write_buffer_wait+0x6e>
    8c78:	e0b1      	b.n	8dde <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8c7a:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8c7c:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    8c7e:	421a      	tst	r2, r3
    8c80:	d0fc      	beq.n	8c7c <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    8c82:	1c62      	adds	r2, r4, #1
    8c84:	b297      	uxth	r7, r2
    8c86:	4652      	mov	r2, sl
    8c88:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8c8a:	7981      	ldrb	r1, [r0, #6]
    8c8c:	2901      	cmp	r1, #1
    8c8e:	d002      	beq.n	8c96 <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    8c90:	b292      	uxth	r2, r2
    8c92:	003c      	movs	r4, r7
    8c94:	e005      	b.n	8ca2 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    8c96:	3402      	adds	r4, #2
    8c98:	b2a4      	uxth	r4, r4
    8c9a:	4651      	mov	r1, sl
    8c9c:	5dcf      	ldrb	r7, [r1, r7]
    8c9e:	023f      	lsls	r7, r7, #8
    8ca0:	433a      	orrs	r2, r7
    8ca2:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8ca4:	421f      	tst	r7, r3
    8ca6:	d002      	beq.n	8cae <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8ca8:	05d2      	lsls	r2, r2, #23
    8caa:	0dd2      	lsrs	r2, r2, #23
    8cac:	62b2      	str	r2, [r6, #40]	; 0x28
    8cae:	1e6a      	subs	r2, r5, #1
    8cb0:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    8cb2:	79c6      	ldrb	r6, [r0, #7]
    8cb4:	2e00      	cmp	r6, #0
    8cb6:	d057      	beq.n	8d68 <spi_write_buffer_wait+0x15c>
    8cb8:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    8cba:	7942      	ldrb	r2, [r0, #5]
    8cbc:	2a00      	cmp	r2, #0
    8cbe:	d139      	bne.n	8d34 <spi_write_buffer_wait+0x128>
    8cc0:	4a50      	ldr	r2, [pc, #320]	; (8e04 <spi_write_buffer_wait+0x1f8>)
    8cc2:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    8cc4:	2d00      	cmp	r5, #0
    8cc6:	d020      	beq.n	8d0a <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8cc8:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8cca:	7e37      	ldrb	r7, [r6, #24]
    8ccc:	421f      	tst	r7, r3
    8cce:	d01c      	beq.n	8d0a <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    8cd0:	1c67      	adds	r7, r4, #1
    8cd2:	b2b9      	uxth	r1, r7
    8cd4:	4689      	mov	r9, r1
    8cd6:	9901      	ldr	r1, [sp, #4]
    8cd8:	5d09      	ldrb	r1, [r1, r4]
    8cda:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8cdc:	7981      	ldrb	r1, [r0, #6]
    8cde:	2901      	cmp	r1, #1
    8ce0:	d003      	beq.n	8cea <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    8ce2:	4669      	mov	r1, sp
    8ce4:	880f      	ldrh	r7, [r1, #0]
    8ce6:	464c      	mov	r4, r9
    8ce8:	e007      	b.n	8cfa <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    8cea:	3402      	adds	r4, #2
    8cec:	b2a4      	uxth	r4, r4
    8cee:	4649      	mov	r1, r9
    8cf0:	9f01      	ldr	r7, [sp, #4]
    8cf2:	5c79      	ldrb	r1, [r7, r1]
    8cf4:	0209      	lsls	r1, r1, #8
    8cf6:	9f00      	ldr	r7, [sp, #0]
    8cf8:	430f      	orrs	r7, r1
    8cfa:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8cfc:	4219      	tst	r1, r3
    8cfe:	d002      	beq.n	8d06 <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8d00:	05ff      	lsls	r7, r7, #23
    8d02:	0dff      	lsrs	r7, r7, #23
    8d04:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    8d06:	3d01      	subs	r5, #1
    8d08:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8d0a:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8d0c:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    8d0e:	4641      	mov	r1, r8
    8d10:	420f      	tst	r7, r1
    8d12:	d102      	bne.n	8d1a <spi_write_buffer_wait+0x10e>
    8d14:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8d16:	2a00      	cmp	r2, #0
    8d18:	d1d4      	bne.n	8cc4 <spi_write_buffer_wait+0xb8>
    8d1a:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8d1c:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    8d1e:	4667      	mov	r7, ip
    8d20:	423a      	tst	r2, r7
    8d22:	d003      	beq.n	8d2c <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8d24:	2302      	movs	r3, #2
    8d26:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    8d28:	3302      	adds	r3, #2
    8d2a:	e061      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8d2c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    8d2e:	4646      	mov	r6, r8
    8d30:	4232      	tst	r2, r6
    8d32:	d056      	beq.n	8de2 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8d34:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8d36:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    8d38:	4647      	mov	r7, r8
    8d3a:	423a      	tst	r2, r7
    8d3c:	d0fb      	beq.n	8d36 <spi_write_buffer_wait+0x12a>
    8d3e:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8d40:	423a      	tst	r2, r7
    8d42:	d009      	beq.n	8d58 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8d44:	8b72      	ldrh	r2, [r6, #26]
    8d46:	423a      	tst	r2, r7
    8d48:	d000      	beq.n	8d4c <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8d4a:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8d4c:	7982      	ldrb	r2, [r0, #6]
    8d4e:	2a01      	cmp	r2, #1
    8d50:	d101      	bne.n	8d56 <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8d52:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    8d54:	e000      	b.n	8d58 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8d56:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    8d58:	465a      	mov	r2, fp
    8d5a:	3a01      	subs	r2, #1
    8d5c:	b292      	uxth	r2, r2
    8d5e:	4693      	mov	fp, r2
    8d60:	3d01      	subs	r5, #1
    8d62:	b2ad      	uxth	r5, r5
    8d64:	468a      	mov	sl, r1
    8d66:	e000      	b.n	8d6a <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    8d68:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    8d6a:	4a27      	ldr	r2, [pc, #156]	; (8e08 <spi_write_buffer_wait+0x1fc>)
    8d6c:	4295      	cmp	r5, r2
    8d6e:	d000      	beq.n	8d72 <spi_write_buffer_wait+0x166>
    8d70:	e769      	b.n	8c46 <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    8d72:	7943      	ldrb	r3, [r0, #5]
    8d74:	2b01      	cmp	r3, #1
    8d76:	d106      	bne.n	8d86 <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8d78:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    8d7a:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8d7c:	7e0b      	ldrb	r3, [r1, #24]
    8d7e:	4213      	tst	r3, r2
    8d80:	d0fc      	beq.n	8d7c <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8d82:	2300      	movs	r3, #0
    8d84:	e034      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    8d86:	2b00      	cmp	r3, #0
    8d88:	d12d      	bne.n	8de6 <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    8d8a:	79c1      	ldrb	r1, [r0, #7]
    8d8c:	2900      	cmp	r1, #0
    8d8e:	d02f      	beq.n	8df0 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8d90:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    8d92:	465b      	mov	r3, fp
    8d94:	465c      	mov	r4, fp
    8d96:	2b00      	cmp	r3, #0
    8d98:	d11b      	bne.n	8dd2 <spi_write_buffer_wait+0x1c6>
    8d9a:	e029      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8d9c:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8d9e:	422a      	tst	r2, r5
    8da0:	d102      	bne.n	8da8 <spi_write_buffer_wait+0x19c>
    8da2:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8da4:	2b00      	cmp	r3, #0
    8da6:	d1f9      	bne.n	8d9c <spi_write_buffer_wait+0x190>
    8da8:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    8daa:	422b      	tst	r3, r5
    8dac:	d01d      	beq.n	8dea <spi_write_buffer_wait+0x1de>
    8dae:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8db0:	422b      	tst	r3, r5
    8db2:	d009      	beq.n	8dc8 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8db4:	8b4b      	ldrh	r3, [r1, #26]
    8db6:	422b      	tst	r3, r5
    8db8:	d000      	beq.n	8dbc <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8dba:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8dbc:	7983      	ldrb	r3, [r0, #6]
    8dbe:	2b01      	cmp	r3, #1
    8dc0:	d101      	bne.n	8dc6 <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8dc2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    8dc4:	e000      	b.n	8dc8 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8dc6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    8dc8:	3c01      	subs	r4, #1
    8dca:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    8dcc:	2c00      	cmp	r4, #0
    8dce:	d00e      	beq.n	8dee <spi_write_buffer_wait+0x1e2>
    8dd0:	e7ff      	b.n	8dd2 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8dd2:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8dd4:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8dd6:	422b      	tst	r3, r5
    8dd8:	d1e6      	bne.n	8da8 <spi_write_buffer_wait+0x19c>
    8dda:	4b09      	ldr	r3, [pc, #36]	; (8e00 <spi_write_buffer_wait+0x1f4>)
    8ddc:	e7de      	b.n	8d9c <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    8dde:	2312      	movs	r3, #18
    8de0:	e006      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    8de2:	2312      	movs	r3, #18
    8de4:	e004      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8de6:	2300      	movs	r3, #0
    8de8:	e002      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    8dea:	2312      	movs	r3, #18
    8dec:	e000      	b.n	8df0 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8dee:	2300      	movs	r3, #0
}
    8df0:	0018      	movs	r0, r3
    8df2:	b003      	add	sp, #12
    8df4:	bc3c      	pop	{r2, r3, r4, r5}
    8df6:	4690      	mov	r8, r2
    8df8:	4699      	mov	r9, r3
    8dfa:	46a2      	mov	sl, r4
    8dfc:	46ab      	mov	fp, r5
    8dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8e00:	00002710 	.word	0x00002710
    8e04:	00002711 	.word	0x00002711
    8e08:	0000ffff 	.word	0x0000ffff

00008e0c <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    8e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e0e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    8e10:	ac01      	add	r4, sp, #4
    8e12:	2501      	movs	r5, #1
    8e14:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    8e16:	2300      	movs	r3, #0
    8e18:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8e1a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    8e1c:	0021      	movs	r1, r4
    8e1e:	201b      	movs	r0, #27
    8e20:	4f07      	ldr	r7, [pc, #28]	; (8e40 <Configure_Led+0x34>)
    8e22:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8e24:	2682      	movs	r6, #130	; 0x82
    8e26:	05f6      	lsls	r6, r6, #23
    8e28:	2380      	movs	r3, #128	; 0x80
    8e2a:	051b      	lsls	r3, r3, #20
    8e2c:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8e2e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    8e30:	0021      	movs	r1, r4
    8e32:	201c      	movs	r0, #28
    8e34:	47b8      	blx	r7
    8e36:	2380      	movs	r3, #128	; 0x80
    8e38:	055b      	lsls	r3, r3, #21
    8e3a:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    8e3c:	b003      	add	sp, #12
    8e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8e40:	00008439 	.word	0x00008439

00008e44 <SysLED_RunProtect>:
NOTICE			: 红灯2S灭250ms亮,绿灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunProtect(void)
{
	led_250ms_tick++;
    8e44:	4a11      	ldr	r2, [pc, #68]	; (8e8c <SysLED_RunProtect+0x48>)
    8e46:	7813      	ldrb	r3, [r2, #0]
    8e48:	3301      	adds	r3, #1
    8e4a:	b2db      	uxtb	r3, r3
    8e4c:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8e4e:	2b08      	cmp	r3, #8
    8e50:	d910      	bls.n	8e74 <SysLED_RunProtect+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8e52:	2b09      	cmp	r3, #9
    8e54:	d908      	bls.n	8e68 <SysLED_RunProtect+0x24>
		{
			led_250ms_tick =0;
    8e56:	2200      	movs	r2, #0
    8e58:	4b0c      	ldr	r3, [pc, #48]	; (8e8c <SysLED_RunProtect+0x48>)
    8e5a:	701a      	strb	r2, [r3, #0]
    8e5c:	2280      	movs	r2, #128	; 0x80
    8e5e:	0512      	lsls	r2, r2, #20
    8e60:	2382      	movs	r3, #130	; 0x82
    8e62:	05db      	lsls	r3, r3, #23
    8e64:	615a      	str	r2, [r3, #20]
    8e66:	e00a      	b.n	8e7e <SysLED_RunProtect+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8e68:	2280      	movs	r2, #128	; 0x80
    8e6a:	0512      	lsls	r2, r2, #20
    8e6c:	2382      	movs	r3, #130	; 0x82
    8e6e:	05db      	lsls	r3, r3, #23
    8e70:	619a      	str	r2, [r3, #24]
    8e72:	e004      	b.n	8e7e <SysLED_RunProtect+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8e74:	2280      	movs	r2, #128	; 0x80
    8e76:	0512      	lsls	r2, r2, #20
    8e78:	2382      	movs	r3, #130	; 0x82
    8e7a:	05db      	lsls	r3, r3, #23
    8e7c:	615a      	str	r2, [r3, #20]
    8e7e:	2280      	movs	r2, #128	; 0x80
    8e80:	0552      	lsls	r2, r2, #21
    8e82:	2382      	movs	r3, #130	; 0x82
    8e84:	05db      	lsls	r3, r3, #23
    8e86:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED0_Off();
	}
	Bsp_LED1_Off();
}
    8e88:	4770      	bx	lr
    8e8a:	46c0      	nop			; (mov r8, r8)
    8e8c:	20000e08 	.word	0x20000e08

00008e90 <SysLED_ChgNormal>:
NOTICE			: 绿灯1S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_ChgNormal(void)
{
	led_250ms_tick++;
    8e90:	4a11      	ldr	r2, [pc, #68]	; (8ed8 <SysLED_ChgNormal+0x48>)
    8e92:	7813      	ldrb	r3, [r2, #0]
    8e94:	3301      	adds	r3, #1
    8e96:	b2db      	uxtb	r3, r3
    8e98:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > (LED_DISPLAY_2S>>1))
    8e9a:	2b04      	cmp	r3, #4
    8e9c:	d910      	bls.n	8ec0 <SysLED_ChgNormal+0x30>
	{
		if(led_250ms_tick >((LED_DISPLAY_2S>>1)+1))
    8e9e:	2b05      	cmp	r3, #5
    8ea0:	d908      	bls.n	8eb4 <SysLED_ChgNormal+0x24>
		{
			led_250ms_tick =0;
    8ea2:	2200      	movs	r2, #0
    8ea4:	4b0c      	ldr	r3, [pc, #48]	; (8ed8 <SysLED_ChgNormal+0x48>)
    8ea6:	701a      	strb	r2, [r3, #0]
    8ea8:	2280      	movs	r2, #128	; 0x80
    8eaa:	0552      	lsls	r2, r2, #21
    8eac:	2382      	movs	r3, #130	; 0x82
    8eae:	05db      	lsls	r3, r3, #23
    8eb0:	615a      	str	r2, [r3, #20]
    8eb2:	e00a      	b.n	8eca <SysLED_ChgNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8eb4:	2280      	movs	r2, #128	; 0x80
    8eb6:	0552      	lsls	r2, r2, #21
    8eb8:	2382      	movs	r3, #130	; 0x82
    8eba:	05db      	lsls	r3, r3, #23
    8ebc:	619a      	str	r2, [r3, #24]
    8ebe:	e004      	b.n	8eca <SysLED_ChgNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8ec0:	2280      	movs	r2, #128	; 0x80
    8ec2:	0552      	lsls	r2, r2, #21
    8ec4:	2382      	movs	r3, #130	; 0x82
    8ec6:	05db      	lsls	r3, r3, #23
    8ec8:	615a      	str	r2, [r3, #20]
    8eca:	2280      	movs	r2, #128	; 0x80
    8ecc:	0512      	lsls	r2, r2, #20
    8ece:	2382      	movs	r3, #130	; 0x82
    8ed0:	05db      	lsls	r3, r3, #23
    8ed2:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
}
    8ed4:	4770      	bx	lr
    8ed6:	46c0      	nop			; (mov r8, r8)
    8ed8:	20000e08 	.word	0x20000e08

00008edc <SysLED_RunNormal>:
NOTICE			: 绿灯2S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunNormal(void)
{
	led_250ms_tick++;
    8edc:	4a11      	ldr	r2, [pc, #68]	; (8f24 <SysLED_RunNormal+0x48>)
    8ede:	7813      	ldrb	r3, [r2, #0]
    8ee0:	3301      	adds	r3, #1
    8ee2:	b2db      	uxtb	r3, r3
    8ee4:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8ee6:	2b08      	cmp	r3, #8
    8ee8:	d910      	bls.n	8f0c <SysLED_RunNormal+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8eea:	2b09      	cmp	r3, #9
    8eec:	d908      	bls.n	8f00 <SysLED_RunNormal+0x24>
		{
			led_250ms_tick =0;
    8eee:	2200      	movs	r2, #0
    8ef0:	4b0c      	ldr	r3, [pc, #48]	; (8f24 <SysLED_RunNormal+0x48>)
    8ef2:	701a      	strb	r2, [r3, #0]
    8ef4:	2280      	movs	r2, #128	; 0x80
    8ef6:	0552      	lsls	r2, r2, #21
    8ef8:	2382      	movs	r3, #130	; 0x82
    8efa:	05db      	lsls	r3, r3, #23
    8efc:	615a      	str	r2, [r3, #20]
    8efe:	e00a      	b.n	8f16 <SysLED_RunNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8f00:	2280      	movs	r2, #128	; 0x80
    8f02:	0552      	lsls	r2, r2, #21
    8f04:	2382      	movs	r3, #130	; 0x82
    8f06:	05db      	lsls	r3, r3, #23
    8f08:	619a      	str	r2, [r3, #24]
    8f0a:	e004      	b.n	8f16 <SysLED_RunNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8f0c:	2280      	movs	r2, #128	; 0x80
    8f0e:	0552      	lsls	r2, r2, #21
    8f10:	2382      	movs	r3, #130	; 0x82
    8f12:	05db      	lsls	r3, r3, #23
    8f14:	615a      	str	r2, [r3, #20]
    8f16:	2280      	movs	r2, #128	; 0x80
    8f18:	0512      	lsls	r2, r2, #20
    8f1a:	2382      	movs	r3, #130	; 0x82
    8f1c:	05db      	lsls	r3, r3, #23
    8f1e:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
    8f20:	4770      	bx	lr
    8f22:	46c0      	nop			; (mov r8, r8)
    8f24:	20000e08 	.word	0x20000e08

00008f28 <SysLED_Display>:
OUTPUT			: None
NOTICE			: LED显示逻辑判断
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_Display(void)
{
    8f28:	b510      	push	{r4, lr}
	if(sys_states.val.sys_sw_nconnect_flag == 1)
    8f2a:	4b23      	ldr	r3, [pc, #140]	; (8fb8 <SysLED_Display+0x90>)
    8f2c:	785b      	ldrb	r3, [r3, #1]
    8f2e:	065a      	lsls	r2, r3, #25
    8f30:	d508      	bpl.n	8f44 <SysLED_Display+0x1c>
    8f32:	2382      	movs	r3, #130	; 0x82
    8f34:	05db      	lsls	r3, r3, #23
    8f36:	2280      	movs	r2, #128	; 0x80
    8f38:	0512      	lsls	r2, r2, #20
    8f3a:	615a      	str	r2, [r3, #20]
    8f3c:	2280      	movs	r2, #128	; 0x80
    8f3e:	0552      	lsls	r2, r2, #21
    8f40:	615a      	str	r2, [r3, #20]
    8f42:	e037      	b.n	8fb4 <SysLED_Display+0x8c>
		Bsp_LED0_Off();//red
		Bsp_LED1_Off();//green
	}
	else
	{
		if(sys_err_flags.VAL >0)
    8f44:	4a1d      	ldr	r2, [pc, #116]	; (8fbc <SysLED_Display+0x94>)
    8f46:	8812      	ldrh	r2, [r2, #0]
    8f48:	2a00      	cmp	r2, #0
    8f4a:	d008      	beq.n	8f5e <SysLED_Display+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8f4c:	2382      	movs	r3, #130	; 0x82
    8f4e:	05db      	lsls	r3, r3, #23
    8f50:	2280      	movs	r2, #128	; 0x80
    8f52:	0512      	lsls	r2, r2, #20
    8f54:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8f56:	2280      	movs	r2, #128	; 0x80
    8f58:	0552      	lsls	r2, r2, #21
    8f5a:	615a      	str	r2, [r3, #20]
    8f5c:	e02a      	b.n	8fb4 <SysLED_Display+0x8c>
		Bsp_LED0_On();
		Bsp_LED1_Off();
		}
		else
		{
			if((afe_flags.val.afe_dfrv_autoprotect_flag == 1)||(sys_states.val.soft_dch_protect ==1))
    8f5e:	4a18      	ldr	r2, [pc, #96]	; (8fc0 <SysLED_Display+0x98>)
    8f60:	7852      	ldrb	r2, [r2, #1]
    8f62:	0692      	lsls	r2, r2, #26
    8f64:	d401      	bmi.n	8f6a <SysLED_Display+0x42>
    8f66:	079b      	lsls	r3, r3, #30
    8f68:	d502      	bpl.n	8f70 <SysLED_Display+0x48>
			{
				SysLED_RunProtect();
    8f6a:	4b16      	ldr	r3, [pc, #88]	; (8fc4 <SysLED_Display+0x9c>)
    8f6c:	4798      	blx	r3
    8f6e:	e021      	b.n	8fb4 <SysLED_Display+0x8c>
			}
			else
			{
				if(g_sys_cap.val.re_cap_rate>95)//满电
    8f70:	4b15      	ldr	r3, [pc, #84]	; (8fc8 <SysLED_Display+0xa0>)
    8f72:	7c9b      	ldrb	r3, [r3, #18]
    8f74:	b2db      	uxtb	r3, r3
    8f76:	2b5f      	cmp	r3, #95	; 0x5f
    8f78:	d908      	bls.n	8f8c <SysLED_Display+0x64>
    8f7a:	2382      	movs	r3, #130	; 0x82
    8f7c:	05db      	lsls	r3, r3, #23
    8f7e:	2280      	movs	r2, #128	; 0x80
    8f80:	0512      	lsls	r2, r2, #20
    8f82:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8f84:	2280      	movs	r2, #128	; 0x80
    8f86:	0552      	lsls	r2, r2, #21
    8f88:	619a      	str	r2, [r3, #24]
    8f8a:	e013      	b.n	8fb4 <SysLED_Display+0x8c>
					Bsp_LED0_Off();
					Bsp_LED1_On();
				}
				else
				{
					if(sys_states.val.sys_chg_state == 1)
    8f8c:	4b0a      	ldr	r3, [pc, #40]	; (8fb8 <SysLED_Display+0x90>)
    8f8e:	781b      	ldrb	r3, [r3, #0]
    8f90:	075a      	lsls	r2, r3, #29
    8f92:	d502      	bpl.n	8f9a <SysLED_Display+0x72>
					{
						SysLED_ChgNormal();
    8f94:	4b0d      	ldr	r3, [pc, #52]	; (8fcc <SysLED_Display+0xa4>)
    8f96:	4798      	blx	r3
    8f98:	e00c      	b.n	8fb4 <SysLED_Display+0x8c>
					}
					else
					{
						if(sys_states.val.sys_dch_state == 1)
    8f9a:	071b      	lsls	r3, r3, #28
    8f9c:	d508      	bpl.n	8fb0 <SysLED_Display+0x88>
    8f9e:	2382      	movs	r3, #130	; 0x82
    8fa0:	05db      	lsls	r3, r3, #23
    8fa2:	2280      	movs	r2, #128	; 0x80
    8fa4:	0512      	lsls	r2, r2, #20
    8fa6:	619a      	str	r2, [r3, #24]
    8fa8:	2280      	movs	r2, #128	; 0x80
    8faa:	0552      	lsls	r2, r2, #21
    8fac:	619a      	str	r2, [r3, #24]
    8fae:	e001      	b.n	8fb4 <SysLED_Display+0x8c>
							Bsp_LED0_On();//red
							Bsp_LED1_On();//green
						}
						else
						{
							SysLED_RunNormal();
    8fb0:	4b07      	ldr	r3, [pc, #28]	; (8fd0 <SysLED_Display+0xa8>)
    8fb2:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    8fb4:	bd10      	pop	{r4, pc}
    8fb6:	46c0      	nop			; (mov r8, r8)
    8fb8:	200010bc 	.word	0x200010bc
    8fbc:	20000f8c 	.word	0x20000f8c
    8fc0:	20001098 	.word	0x20001098
    8fc4:	00008e45 	.word	0x00008e45
    8fc8:	20000ed0 	.word	0x20000ed0
    8fcc:	00008e91 	.word	0x00008e91
    8fd0:	00008edd 	.word	0x00008edd

00008fd4 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    8fd4:	4770      	bx	lr
    8fd6:	46c0      	nop			; (mov r8, r8)

00008fd8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    8fd8:	4b0c      	ldr	r3, [pc, #48]	; (900c <cpu_irq_enter_critical+0x34>)
    8fda:	681b      	ldr	r3, [r3, #0]
    8fdc:	2b00      	cmp	r3, #0
    8fde:	d110      	bne.n	9002 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    8fe0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    8fe4:	2b00      	cmp	r3, #0
    8fe6:	d109      	bne.n	8ffc <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    8fe8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    8fea:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    8fee:	2200      	movs	r2, #0
    8ff0:	4b07      	ldr	r3, [pc, #28]	; (9010 <cpu_irq_enter_critical+0x38>)
    8ff2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    8ff4:	3201      	adds	r2, #1
    8ff6:	4b07      	ldr	r3, [pc, #28]	; (9014 <cpu_irq_enter_critical+0x3c>)
    8ff8:	701a      	strb	r2, [r3, #0]
    8ffa:	e002      	b.n	9002 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    8ffc:	2200      	movs	r2, #0
    8ffe:	4b05      	ldr	r3, [pc, #20]	; (9014 <cpu_irq_enter_critical+0x3c>)
    9000:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    9002:	4a02      	ldr	r2, [pc, #8]	; (900c <cpu_irq_enter_critical+0x34>)
    9004:	6813      	ldr	r3, [r2, #0]
    9006:	3301      	adds	r3, #1
    9008:	6013      	str	r3, [r2, #0]
}
    900a:	4770      	bx	lr
    900c:	20000d10 	.word	0x20000d10
    9010:	2000000c 	.word	0x2000000c
    9014:	20000d14 	.word	0x20000d14

00009018 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    9018:	4b08      	ldr	r3, [pc, #32]	; (903c <cpu_irq_leave_critical+0x24>)
    901a:	681a      	ldr	r2, [r3, #0]
    901c:	3a01      	subs	r2, #1
    901e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    9020:	681b      	ldr	r3, [r3, #0]
    9022:	2b00      	cmp	r3, #0
    9024:	d109      	bne.n	903a <cpu_irq_leave_critical+0x22>
    9026:	4b06      	ldr	r3, [pc, #24]	; (9040 <cpu_irq_leave_critical+0x28>)
    9028:	781b      	ldrb	r3, [r3, #0]
    902a:	2b00      	cmp	r3, #0
    902c:	d005      	beq.n	903a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    902e:	2201      	movs	r2, #1
    9030:	4b04      	ldr	r3, [pc, #16]	; (9044 <cpu_irq_leave_critical+0x2c>)
    9032:	701a      	strb	r2, [r3, #0]
    9034:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    9038:	b662      	cpsie	i
	}
}
    903a:	4770      	bx	lr
    903c:	20000d10 	.word	0x20000d10
    9040:	20000d14 	.word	0x20000d14
    9044:	2000000c 	.word	0x2000000c

00009048 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    9048:	b510      	push	{r4, lr}
	switch (clock_source) {
    904a:	2807      	cmp	r0, #7
    904c:	d803      	bhi.n	9056 <system_clock_source_get_hz+0xe>
    904e:	0080      	lsls	r0, r0, #2
    9050:	4b0f      	ldr	r3, [pc, #60]	; (9090 <system_clock_source_get_hz+0x48>)
    9052:	581b      	ldr	r3, [r3, r0]
    9054:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    9056:	2000      	movs	r0, #0
    9058:	e018      	b.n	908c <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    905a:	4b0e      	ldr	r3, [pc, #56]	; (9094 <system_clock_source_get_hz+0x4c>)
    905c:	6858      	ldr	r0, [r3, #4]
    905e:	e015      	b.n	908c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    9060:	4b0d      	ldr	r3, [pc, #52]	; (9098 <system_clock_source_get_hz+0x50>)
    9062:	7d59      	ldrb	r1, [r3, #21]
    9064:	0709      	lsls	r1, r1, #28
    9066:	0f09      	lsrs	r1, r1, #28
    9068:	3101      	adds	r1, #1
    906a:	480c      	ldr	r0, [pc, #48]	; (909c <system_clock_source_get_hz+0x54>)
    906c:	4b0c      	ldr	r3, [pc, #48]	; (90a0 <system_clock_source_get_hz+0x58>)
    906e:	4798      	blx	r3
    9070:	e00c      	b.n	908c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    9072:	4b08      	ldr	r3, [pc, #32]	; (9094 <system_clock_source_get_hz+0x4c>)
    9074:	6898      	ldr	r0, [r3, #8]
    9076:	e009      	b.n	908c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    9078:	4b07      	ldr	r3, [pc, #28]	; (9098 <system_clock_source_get_hz+0x50>)
    907a:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    907c:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    907e:	079b      	lsls	r3, r3, #30
    9080:	d504      	bpl.n	908c <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    9082:	4b04      	ldr	r3, [pc, #16]	; (9094 <system_clock_source_get_hz+0x4c>)
    9084:	6818      	ldr	r0, [r3, #0]
    9086:	e001      	b.n	908c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    9088:	2080      	movs	r0, #128	; 0x80
    908a:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    908c:	bd10      	pop	{r4, pc}
    908e:	46c0      	nop			; (mov r8, r8)
    9090:	00009f80 	.word	0x00009f80
    9094:	20000d18 	.word	0x20000d18
    9098:	40001000 	.word	0x40001000
    909c:	02dc6c00 	.word	0x02dc6c00
    90a0:	00009615 	.word	0x00009615

000090a4 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    90a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    90a6:	464f      	mov	r7, r9
    90a8:	4646      	mov	r6, r8
    90aa:	b4c0      	push	{r6, r7}
    90ac:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    90ae:	2203      	movs	r2, #3
    90b0:	4b1b      	ldr	r3, [pc, #108]	; (9120 <system_clock_init+0x7c>)
    90b2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    90b4:	4a1b      	ldr	r2, [pc, #108]	; (9124 <system_clock_init+0x80>)
    90b6:	6853      	ldr	r3, [r2, #4]
    90b8:	211e      	movs	r1, #30
    90ba:	438b      	bics	r3, r1
    90bc:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    90be:	4b1a      	ldr	r3, [pc, #104]	; (9128 <system_clock_init+0x84>)
    90c0:	7d19      	ldrb	r1, [r3, #20]
    90c2:	2280      	movs	r2, #128	; 0x80
    90c4:	430a      	orrs	r2, r1
    90c6:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    90c8:	2202      	movs	r2, #2
    90ca:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    90cc:	001a      	movs	r2, r3
    90ce:	6993      	ldr	r3, [r2, #24]
    90d0:	2b00      	cmp	r3, #0
    90d2:	d1fc      	bne.n	90ce <system_clock_init+0x2a>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    90d4:	4b15      	ldr	r3, [pc, #84]	; (912c <system_clock_init+0x88>)
    90d6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    90d8:	ac01      	add	r4, sp, #4
    90da:	2601      	movs	r6, #1
    90dc:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    90de:	2500      	movs	r5, #0
    90e0:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    90e2:	2306      	movs	r3, #6
    90e4:	4699      	mov	r9, r3
    90e6:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    90e8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    90ea:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    90ec:	0021      	movs	r1, r4
    90ee:	2008      	movs	r0, #8
    90f0:	4b0f      	ldr	r3, [pc, #60]	; (9130 <system_clock_init+0x8c>)
    90f2:	4698      	mov	r8, r3
    90f4:	4798      	blx	r3
    90f6:	2008      	movs	r0, #8
    90f8:	4f0e      	ldr	r7, [pc, #56]	; (9134 <system_clock_init+0x90>)
    90fa:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    90fc:	4b0e      	ldr	r3, [pc, #56]	; (9138 <system_clock_init+0x94>)
    90fe:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    9100:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    9102:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    9104:	464b      	mov	r3, r9
    9106:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    9108:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    910a:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    910c:	0021      	movs	r1, r4
    910e:	2000      	movs	r0, #0
    9110:	47c0      	blx	r8
    9112:	2000      	movs	r0, #0
    9114:	47b8      	blx	r7
#endif

}
    9116:	b005      	add	sp, #20
    9118:	bc0c      	pop	{r2, r3}
    911a:	4690      	mov	r8, r2
    911c:	4699      	mov	r9, r3
    911e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9120:	40001800 	.word	0x40001800
    9124:	41004000 	.word	0x41004000
    9128:	40001000 	.word	0x40001000
    912c:	0000913d 	.word	0x0000913d
    9130:	00009161 	.word	0x00009161
    9134:	0000920d 	.word	0x0000920d
    9138:	40000800 	.word	0x40000800

0000913c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    913c:	4a06      	ldr	r2, [pc, #24]	; (9158 <system_gclk_init+0x1c>)
    913e:	6951      	ldr	r1, [r2, #20]
    9140:	2380      	movs	r3, #128	; 0x80
    9142:	430b      	orrs	r3, r1
    9144:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    9146:	2201      	movs	r2, #1
    9148:	4b04      	ldr	r3, [pc, #16]	; (915c <system_gclk_init+0x20>)
    914a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    914c:	0019      	movs	r1, r3
    914e:	780b      	ldrb	r3, [r1, #0]
    9150:	4213      	tst	r3, r2
    9152:	d1fc      	bne.n	914e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    9154:	4770      	bx	lr
    9156:	46c0      	nop			; (mov r8, r8)
    9158:	40000800 	.word	0x40000800
    915c:	40001c00 	.word	0x40001c00

00009160 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    9160:	b570      	push	{r4, r5, r6, lr}
    9162:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    9164:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    9166:	784b      	ldrb	r3, [r1, #1]
    9168:	2b00      	cmp	r3, #0
    916a:	d002      	beq.n	9172 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    916c:	2380      	movs	r3, #128	; 0x80
    916e:	00db      	lsls	r3, r3, #3
    9170:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    9172:	7a4b      	ldrb	r3, [r1, #9]
    9174:	2b00      	cmp	r3, #0
    9176:	d002      	beq.n	917e <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    9178:	2380      	movs	r3, #128	; 0x80
    917a:	011b      	lsls	r3, r3, #4
    917c:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    917e:	684a      	ldr	r2, [r1, #4]
    9180:	2a01      	cmp	r2, #1
    9182:	d917      	bls.n	91b4 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    9184:	1e53      	subs	r3, r2, #1
    9186:	421a      	tst	r2, r3
    9188:	d10f      	bne.n	91aa <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    918a:	2a02      	cmp	r2, #2
    918c:	d906      	bls.n	919c <system_gclk_gen_set_config+0x3c>
    918e:	2302      	movs	r3, #2
    9190:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    9192:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    9194:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    9196:	429a      	cmp	r2, r3
    9198:	d8fb      	bhi.n	9192 <system_gclk_gen_set_config+0x32>
    919a:	e000      	b.n	919e <system_gclk_gen_set_config+0x3e>
    919c:	2000      	movs	r0, #0
    919e:	2380      	movs	r3, #128	; 0x80
    91a0:	015b      	lsls	r3, r3, #5
    91a2:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    91a4:	0400      	lsls	r0, r0, #16
    91a6:	4304      	orrs	r4, r0
    91a8:	e004      	b.n	91b4 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    91aa:	0412      	lsls	r2, r2, #16
    91ac:	2380      	movs	r3, #128	; 0x80
    91ae:	009b      	lsls	r3, r3, #2
    91b0:	431a      	orrs	r2, r3
    91b2:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    91b4:	7a0b      	ldrb	r3, [r1, #8]
    91b6:	2b00      	cmp	r3, #0
    91b8:	d002      	beq.n	91c0 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    91ba:	2380      	movs	r3, #128	; 0x80
    91bc:	019b      	lsls	r3, r3, #6
    91be:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    91c0:	2604      	movs	r6, #4
    91c2:	40ae      	lsls	r6, r5
    91c4:	490d      	ldr	r1, [pc, #52]	; (91fc <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    91c6:	4a0e      	ldr	r2, [pc, #56]	; (9200 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    91c8:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    91ca:	4013      	ands	r3, r2
    91cc:	421e      	tst	r6, r3
    91ce:	d1fb      	bne.n	91c8 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    91d0:	4b0c      	ldr	r3, [pc, #48]	; (9204 <system_gclk_gen_set_config+0xa4>)
    91d2:	4798      	blx	r3
    91d4:	00ad      	lsls	r5, r5, #2
    91d6:	4b09      	ldr	r3, [pc, #36]	; (91fc <system_gclk_gen_set_config+0x9c>)
    91d8:	469c      	mov	ip, r3
    91da:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    91dc:	6a28      	ldr	r0, [r5, #32]
    91de:	2380      	movs	r3, #128	; 0x80
    91e0:	005b      	lsls	r3, r3, #1
    91e2:	4018      	ands	r0, r3
    91e4:	4320      	orrs	r0, r4
    91e6:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    91e8:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    91ea:	4a05      	ldr	r2, [pc, #20]	; (9200 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    91ec:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    91ee:	4013      	ands	r3, r2
    91f0:	421e      	tst	r6, r3
    91f2:	d1fb      	bne.n	91ec <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    91f4:	4b04      	ldr	r3, [pc, #16]	; (9208 <system_gclk_gen_set_config+0xa8>)
    91f6:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    91f8:	bd70      	pop	{r4, r5, r6, pc}
    91fa:	46c0      	nop			; (mov r8, r8)
    91fc:	40001c00 	.word	0x40001c00
    9200:	000007fc 	.word	0x000007fc
    9204:	00008fd9 	.word	0x00008fd9
    9208:	00009019 	.word	0x00009019

0000920c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    920c:	b510      	push	{r4, lr}
    920e:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9210:	2204      	movs	r2, #4
    9212:	4082      	lsls	r2, r0
    9214:	4809      	ldr	r0, [pc, #36]	; (923c <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9216:	490a      	ldr	r1, [pc, #40]	; (9240 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9218:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    921a:	400b      	ands	r3, r1
    921c:	421a      	tst	r2, r3
    921e:	d1fb      	bne.n	9218 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9220:	4b08      	ldr	r3, [pc, #32]	; (9244 <system_gclk_gen_enable+0x38>)
    9222:	4798      	blx	r3
    9224:	00a4      	lsls	r4, r4, #2
    9226:	4b05      	ldr	r3, [pc, #20]	; (923c <system_gclk_gen_enable+0x30>)
    9228:	469c      	mov	ip, r3
    922a:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    922c:	6a23      	ldr	r3, [r4, #32]
    922e:	2280      	movs	r2, #128	; 0x80
    9230:	0052      	lsls	r2, r2, #1
    9232:	4313      	orrs	r3, r2
    9234:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9236:	4b04      	ldr	r3, [pc, #16]	; (9248 <system_gclk_gen_enable+0x3c>)
    9238:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    923a:	bd10      	pop	{r4, pc}
    923c:	40001c00 	.word	0x40001c00
    9240:	000007fc 	.word	0x000007fc
    9244:	00008fd9 	.word	0x00008fd9
    9248:	00009019 	.word	0x00009019

0000924c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    924c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    924e:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9250:	2204      	movs	r2, #4
    9252:	4082      	lsls	r2, r0
    9254:	4812      	ldr	r0, [pc, #72]	; (92a0 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9256:	4913      	ldr	r1, [pc, #76]	; (92a4 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9258:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    925a:	400b      	ands	r3, r1
    925c:	421a      	tst	r2, r3
    925e:	d1fb      	bne.n	9258 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9260:	4b11      	ldr	r3, [pc, #68]	; (92a8 <system_gclk_gen_get_hz+0x5c>)
    9262:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    9264:	4f0e      	ldr	r7, [pc, #56]	; (92a0 <system_gclk_gen_get_hz+0x54>)
    9266:	3408      	adds	r4, #8
    9268:	00a4      	lsls	r4, r4, #2
    926a:	59e0      	ldr	r0, [r4, r7]
    926c:	0740      	lsls	r0, r0, #29
    926e:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    9270:	4b0e      	ldr	r3, [pc, #56]	; (92ac <system_gclk_gen_get_hz+0x60>)
    9272:	4798      	blx	r3
    9274:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    9276:	59e5      	ldr	r5, [r4, r7]
    9278:	04ed      	lsls	r5, r5, #19
    927a:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    927c:	59e4      	ldr	r4, [r4, r7]
    927e:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9280:	4b0b      	ldr	r3, [pc, #44]	; (92b0 <system_gclk_gen_get_hz+0x64>)
    9282:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    9284:	2d00      	cmp	r5, #0
    9286:	d107      	bne.n	9298 <system_gclk_gen_get_hz+0x4c>
    9288:	2c01      	cmp	r4, #1
    928a:	d907      	bls.n	929c <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    928c:	0021      	movs	r1, r4
    928e:	0030      	movs	r0, r6
    9290:	4b08      	ldr	r3, [pc, #32]	; (92b4 <system_gclk_gen_get_hz+0x68>)
    9292:	4798      	blx	r3
    9294:	0006      	movs	r6, r0
    9296:	e001      	b.n	929c <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    9298:	3401      	adds	r4, #1
    929a:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    929c:	0030      	movs	r0, r6
    929e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    92a0:	40001c00 	.word	0x40001c00
    92a4:	000007fc 	.word	0x000007fc
    92a8:	00008fd9 	.word	0x00008fd9
    92ac:	00009049 	.word	0x00009049
    92b0:	00009019 	.word	0x00009019
    92b4:	00009615 	.word	0x00009615

000092b8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    92b8:	b510      	push	{r4, lr}
    92ba:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    92bc:	4b09      	ldr	r3, [pc, #36]	; (92e4 <system_gclk_chan_enable+0x2c>)
    92be:	4798      	blx	r3
    92c0:	00a0      	lsls	r0, r4, #2
    92c2:	4b09      	ldr	r3, [pc, #36]	; (92e8 <system_gclk_chan_enable+0x30>)
    92c4:	469c      	mov	ip, r3
    92c6:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    92c8:	2280      	movs	r2, #128	; 0x80
    92ca:	5881      	ldr	r1, [r0, r2]
    92cc:	2340      	movs	r3, #64	; 0x40
    92ce:	430b      	orrs	r3, r1
    92d0:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    92d2:	2180      	movs	r1, #128	; 0x80
    92d4:	3a40      	subs	r2, #64	; 0x40
    92d6:	5843      	ldr	r3, [r0, r1]
    92d8:	421a      	tst	r2, r3
    92da:	d0fc      	beq.n	92d6 <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    92dc:	4b03      	ldr	r3, [pc, #12]	; (92ec <system_gclk_chan_enable+0x34>)
    92de:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    92e0:	bd10      	pop	{r4, pc}
    92e2:	46c0      	nop			; (mov r8, r8)
    92e4:	00008fd9 	.word	0x00008fd9
    92e8:	40001c00 	.word	0x40001c00
    92ec:	00009019 	.word	0x00009019

000092f0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    92f0:	b510      	push	{r4, lr}
    92f2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    92f4:	4b09      	ldr	r3, [pc, #36]	; (931c <system_gclk_chan_disable+0x2c>)
    92f6:	4798      	blx	r3
    92f8:	00a0      	lsls	r0, r4, #2
    92fa:	4b09      	ldr	r3, [pc, #36]	; (9320 <system_gclk_chan_disable+0x30>)
    92fc:	469c      	mov	ip, r3
    92fe:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    9300:	2280      	movs	r2, #128	; 0x80
    9302:	5883      	ldr	r3, [r0, r2]
    9304:	2140      	movs	r1, #64	; 0x40
    9306:	438b      	bics	r3, r1
    9308:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    930a:	3140      	adds	r1, #64	; 0x40
    930c:	3a40      	subs	r2, #64	; 0x40
    930e:	5843      	ldr	r3, [r0, r1]
    9310:	421a      	tst	r2, r3
    9312:	d1fc      	bne.n	930e <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9314:	4b03      	ldr	r3, [pc, #12]	; (9324 <system_gclk_chan_disable+0x34>)
    9316:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    9318:	bd10      	pop	{r4, pc}
    931a:	46c0      	nop			; (mov r8, r8)
    931c:	00008fd9 	.word	0x00008fd9
    9320:	40001c00 	.word	0x40001c00
    9324:	00009019 	.word	0x00009019

00009328 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    9328:	b570      	push	{r4, r5, r6, lr}
    932a:	0004      	movs	r4, r0
    932c:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    932e:	4b05      	ldr	r3, [pc, #20]	; (9344 <system_gclk_chan_set_config+0x1c>)
    9330:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    9332:	782b      	ldrb	r3, [r5, #0]
    9334:	220f      	movs	r2, #15
    9336:	4013      	ands	r3, r2
    9338:	3420      	adds	r4, #32
    933a:	00a4      	lsls	r4, r4, #2
    933c:	4a02      	ldr	r2, [pc, #8]	; (9348 <system_gclk_chan_set_config+0x20>)
    933e:	50a3      	str	r3, [r4, r2]


}
    9340:	bd70      	pop	{r4, r5, r6, pc}
    9342:	46c0      	nop			; (mov r8, r8)
    9344:	000092f1 	.word	0x000092f1
    9348:	40001c00 	.word	0x40001c00

0000934c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    934c:	b510      	push	{r4, lr}
    934e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9350:	4b06      	ldr	r3, [pc, #24]	; (936c <system_gclk_chan_get_hz+0x20>)
    9352:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    9354:	3420      	adds	r4, #32
    9356:	00a4      	lsls	r4, r4, #2
    9358:	4b05      	ldr	r3, [pc, #20]	; (9370 <system_gclk_chan_get_hz+0x24>)
    935a:	58e4      	ldr	r4, [r4, r3]
    935c:	0724      	lsls	r4, r4, #28
    935e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9360:	4b04      	ldr	r3, [pc, #16]	; (9374 <system_gclk_chan_get_hz+0x28>)
    9362:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    9364:	0020      	movs	r0, r4
    9366:	4b04      	ldr	r3, [pc, #16]	; (9378 <system_gclk_chan_get_hz+0x2c>)
    9368:	4798      	blx	r3
}
    936a:	bd10      	pop	{r4, pc}
    936c:	00008fd9 	.word	0x00008fd9
    9370:	40001c00 	.word	0x40001c00
    9374:	00009019 	.word	0x00009019
    9378:	0000924d 	.word	0x0000924d

0000937c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    937c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    937e:	78d3      	ldrb	r3, [r2, #3]
    9380:	2b00      	cmp	r3, #0
    9382:	d11e      	bne.n	93c2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    9384:	7813      	ldrb	r3, [r2, #0]
    9386:	2b80      	cmp	r3, #128	; 0x80
    9388:	d004      	beq.n	9394 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    938a:	061b      	lsls	r3, r3, #24
    938c:	2480      	movs	r4, #128	; 0x80
    938e:	0264      	lsls	r4, r4, #9
    9390:	4323      	orrs	r3, r4
    9392:	e000      	b.n	9396 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    9394:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    9396:	7854      	ldrb	r4, [r2, #1]
    9398:	2502      	movs	r5, #2
    939a:	43ac      	bics	r4, r5
    939c:	d10a      	bne.n	93b4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    939e:	7894      	ldrb	r4, [r2, #2]
    93a0:	2c00      	cmp	r4, #0
    93a2:	d103      	bne.n	93ac <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    93a4:	2480      	movs	r4, #128	; 0x80
    93a6:	02a4      	lsls	r4, r4, #10
    93a8:	4323      	orrs	r3, r4
    93aa:	e002      	b.n	93b2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    93ac:	24c0      	movs	r4, #192	; 0xc0
    93ae:	02e4      	lsls	r4, r4, #11
    93b0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    93b2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    93b4:	7854      	ldrb	r4, [r2, #1]
    93b6:	3c01      	subs	r4, #1
    93b8:	2c01      	cmp	r4, #1
    93ba:	d812      	bhi.n	93e2 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    93bc:	4c18      	ldr	r4, [pc, #96]	; (9420 <_system_pinmux_config+0xa4>)
    93be:	4023      	ands	r3, r4
    93c0:	e00f      	b.n	93e2 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    93c2:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    93c4:	040b      	lsls	r3, r1, #16
    93c6:	0c1b      	lsrs	r3, r3, #16
    93c8:	24a0      	movs	r4, #160	; 0xa0
    93ca:	05e4      	lsls	r4, r4, #23
    93cc:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    93ce:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    93d0:	0c0b      	lsrs	r3, r1, #16
    93d2:	24d0      	movs	r4, #208	; 0xd0
    93d4:	0624      	lsls	r4, r4, #24
    93d6:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    93d8:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    93da:	78d3      	ldrb	r3, [r2, #3]
    93dc:	2b00      	cmp	r3, #0
    93de:	d018      	beq.n	9412 <_system_pinmux_config+0x96>
    93e0:	e01c      	b.n	941c <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    93e2:	040c      	lsls	r4, r1, #16
    93e4:	0c24      	lsrs	r4, r4, #16
    93e6:	25a0      	movs	r5, #160	; 0xa0
    93e8:	05ed      	lsls	r5, r5, #23
    93ea:	432c      	orrs	r4, r5
    93ec:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    93ee:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    93f0:	0c0c      	lsrs	r4, r1, #16
    93f2:	25d0      	movs	r5, #208	; 0xd0
    93f4:	062d      	lsls	r5, r5, #24
    93f6:	432c      	orrs	r4, r5
    93f8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    93fa:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    93fc:	78d4      	ldrb	r4, [r2, #3]
    93fe:	2c00      	cmp	r4, #0
    9400:	d10c      	bne.n	941c <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    9402:	035b      	lsls	r3, r3, #13
    9404:	d505      	bpl.n	9412 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    9406:	7893      	ldrb	r3, [r2, #2]
    9408:	2b01      	cmp	r3, #1
    940a:	d101      	bne.n	9410 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    940c:	6181      	str	r1, [r0, #24]
    940e:	e000      	b.n	9412 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    9410:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    9412:	7853      	ldrb	r3, [r2, #1]
    9414:	3b01      	subs	r3, #1
    9416:	2b01      	cmp	r3, #1
    9418:	d800      	bhi.n	941c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    941a:	6081      	str	r1, [r0, #8]
		}
	}
}
    941c:	bd30      	pop	{r4, r5, pc}
    941e:	46c0      	nop			; (mov r8, r8)
    9420:	fffbffff 	.word	0xfffbffff

00009424 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    9424:	b510      	push	{r4, lr}
    9426:	0003      	movs	r3, r0
    9428:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    942a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    942c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    942e:	2900      	cmp	r1, #0
    9430:	d105      	bne.n	943e <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    9432:	0958      	lsrs	r0, r3, #5
    9434:	01c0      	lsls	r0, r0, #7
    9436:	2182      	movs	r1, #130	; 0x82
    9438:	05c9      	lsls	r1, r1, #23
    943a:	468c      	mov	ip, r1
    943c:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    943e:	211f      	movs	r1, #31
    9440:	400b      	ands	r3, r1
    9442:	391e      	subs	r1, #30
    9444:	4099      	lsls	r1, r3
    9446:	4b01      	ldr	r3, [pc, #4]	; (944c <system_pinmux_pin_set_config+0x28>)
    9448:	4798      	blx	r3
}
    944a:	bd10      	pop	{r4, pc}
    944c:	0000937d 	.word	0x0000937d

00009450 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    9450:	4770      	bx	lr
    9452:	46c0      	nop			; (mov r8, r8)

00009454 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    9454:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    9456:	4b05      	ldr	r3, [pc, #20]	; (946c <system_init+0x18>)
    9458:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    945a:	4b05      	ldr	r3, [pc, #20]	; (9470 <system_init+0x1c>)
    945c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    945e:	4b05      	ldr	r3, [pc, #20]	; (9474 <system_init+0x20>)
    9460:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    9462:	4b05      	ldr	r3, [pc, #20]	; (9478 <system_init+0x24>)
    9464:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    9466:	4b05      	ldr	r3, [pc, #20]	; (947c <system_init+0x28>)
    9468:	4798      	blx	r3
}
    946a:	bd10      	pop	{r4, pc}
    946c:	000090a5 	.word	0x000090a5
    9470:	00008fd5 	.word	0x00008fd5
    9474:	00009451 	.word	0x00009451
    9478:	0000800d 	.word	0x0000800d
    947c:	00009451 	.word	0x00009451

00009480 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    9480:	e7fe      	b.n	9480 <Dummy_Handler>
    9482:	46c0      	nop			; (mov r8, r8)

00009484 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    9484:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    9486:	4b1b      	ldr	r3, [pc, #108]	; (94f4 <Reset_Handler+0x70>)
    9488:	4a1b      	ldr	r2, [pc, #108]	; (94f8 <Reset_Handler+0x74>)
    948a:	429a      	cmp	r2, r3
    948c:	d003      	beq.n	9496 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    948e:	4b1b      	ldr	r3, [pc, #108]	; (94fc <Reset_Handler+0x78>)
    9490:	4a18      	ldr	r2, [pc, #96]	; (94f4 <Reset_Handler+0x70>)
    9492:	429a      	cmp	r2, r3
    9494:	d304      	bcc.n	94a0 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9496:	4b1a      	ldr	r3, [pc, #104]	; (9500 <Reset_Handler+0x7c>)
    9498:	4a1a      	ldr	r2, [pc, #104]	; (9504 <Reset_Handler+0x80>)
    949a:	429a      	cmp	r2, r3
    949c:	d310      	bcc.n	94c0 <Reset_Handler+0x3c>
    949e:	e01e      	b.n	94de <Reset_Handler+0x5a>
    94a0:	4a19      	ldr	r2, [pc, #100]	; (9508 <Reset_Handler+0x84>)
    94a2:	4b16      	ldr	r3, [pc, #88]	; (94fc <Reset_Handler+0x78>)
    94a4:	3303      	adds	r3, #3
    94a6:	1a9b      	subs	r3, r3, r2
    94a8:	089b      	lsrs	r3, r3, #2
    94aa:	3301      	adds	r3, #1
    94ac:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    94ae:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    94b0:	4810      	ldr	r0, [pc, #64]	; (94f4 <Reset_Handler+0x70>)
    94b2:	4911      	ldr	r1, [pc, #68]	; (94f8 <Reset_Handler+0x74>)
    94b4:	588c      	ldr	r4, [r1, r2]
    94b6:	5084      	str	r4, [r0, r2]
    94b8:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    94ba:	429a      	cmp	r2, r3
    94bc:	d1fa      	bne.n	94b4 <Reset_Handler+0x30>
    94be:	e7ea      	b.n	9496 <Reset_Handler+0x12>
    94c0:	4a12      	ldr	r2, [pc, #72]	; (950c <Reset_Handler+0x88>)
    94c2:	4b0f      	ldr	r3, [pc, #60]	; (9500 <Reset_Handler+0x7c>)
    94c4:	3303      	adds	r3, #3
    94c6:	1a9b      	subs	r3, r3, r2
    94c8:	089b      	lsrs	r3, r3, #2
    94ca:	3301      	adds	r3, #1
    94cc:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    94ce:	2200      	movs	r2, #0
                *pDest++ = 0;
    94d0:	480c      	ldr	r0, [pc, #48]	; (9504 <Reset_Handler+0x80>)
    94d2:	2100      	movs	r1, #0
    94d4:	1814      	adds	r4, r2, r0
    94d6:	6021      	str	r1, [r4, #0]
    94d8:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    94da:	429a      	cmp	r2, r3
    94dc:	d1fa      	bne.n	94d4 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    94de:	4a0c      	ldr	r2, [pc, #48]	; (9510 <Reset_Handler+0x8c>)
    94e0:	21ff      	movs	r1, #255	; 0xff
    94e2:	4b0c      	ldr	r3, [pc, #48]	; (9514 <Reset_Handler+0x90>)
    94e4:	438b      	bics	r3, r1
    94e6:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    94e8:	4b0b      	ldr	r3, [pc, #44]	; (9518 <Reset_Handler+0x94>)
    94ea:	4798      	blx	r3

        /* Branch to main function */
        main();
    94ec:	4b0b      	ldr	r3, [pc, #44]	; (951c <Reset_Handler+0x98>)
    94ee:	4798      	blx	r3
    94f0:	e7fe      	b.n	94f0 <Reset_Handler+0x6c>
    94f2:	46c0      	nop			; (mov r8, r8)
    94f4:	20000000 	.word	0x20000000
    94f8:	00009fc0 	.word	0x00009fc0
    94fc:	20000010 	.word	0x20000010
    9500:	200010e0 	.word	0x200010e0
    9504:	20000010 	.word	0x20000010
    9508:	20000004 	.word	0x20000004
    950c:	20000014 	.word	0x20000014
    9510:	e000ed00 	.word	0xe000ed00
    9514:	00004000 	.word	0x00004000
    9518:	00009901 	.word	0x00009901
    951c:	00009521 	.word	0x00009521

00009520 <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    9520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    9522:	4b25      	ldr	r3, [pc, #148]	; (95b8 <main+0x98>)
    9524:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	
	system_init();
    9526:	4b25      	ldr	r3, [pc, #148]	; (95bc <main+0x9c>)
    9528:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    952a:	4b25      	ldr	r3, [pc, #148]	; (95c0 <main+0xa0>)
    952c:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    952e:	4b25      	ldr	r3, [pc, #148]	; (95c4 <main+0xa4>)
    9530:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    9532:	4b25      	ldr	r3, [pc, #148]	; (95c8 <main+0xa8>)
    9534:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    9536:	4b25      	ldr	r3, [pc, #148]	; (95cc <main+0xac>)
    9538:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    953a:	4b25      	ldr	r3, [pc, #148]	; (95d0 <main+0xb0>)
    953c:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    953e:	4b25      	ldr	r3, [pc, #148]	; (95d4 <main+0xb4>)
    9540:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    9542:	4b25      	ldr	r3, [pc, #148]	; (95d8 <main+0xb8>)
    9544:	4798      	blx	r3
	can_set_standard_filter_1();
    9546:	4b25      	ldr	r3, [pc, #148]	; (95dc <main+0xbc>)
    9548:	4798      	blx	r3
	buff_init();
    954a:	4b25      	ldr	r3, [pc, #148]	; (95e0 <main+0xc0>)
    954c:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    954e:	4b25      	ldr	r3, [pc, #148]	; (95e4 <main+0xc4>)
    9550:	4798      	blx	r3
    9552:	2482      	movs	r4, #130	; 0x82
    9554:	05e4      	lsls	r4, r4, #23
    9556:	0026      	movs	r6, r4
    9558:	3680      	adds	r6, #128	; 0x80
    955a:	2780      	movs	r7, #128	; 0x80
    955c:	02bf      	lsls	r7, r7, #10
    955e:	61b7      	str	r7, [r6, #24]
	
	VPC_High();
	delay_ms(50);
    9560:	2032      	movs	r0, #50	; 0x32
    9562:	4d21      	ldr	r5, [pc, #132]	; (95e8 <main+0xc8>)
    9564:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9566:	6177      	str	r7, [r6, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    9568:	2201      	movs	r2, #1
    956a:	4b20      	ldr	r3, [pc, #128]	; (95ec <main+0xcc>)
    956c:	701a      	strb	r2, [r3, #0]
    956e:	f3bf 8f5f 	dmb	sy
    9572:	b662      	cpsie	i
	VPC_Low();

	system_interrupt_enable_global();

	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    9574:	4b1e      	ldr	r3, [pc, #120]	; (95f0 <main+0xd0>)
    9576:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    9578:	4b1e      	ldr	r3, [pc, #120]	; (95f4 <main+0xd4>)
    957a:	881b      	ldrh	r3, [r3, #0]
    957c:	b29b      	uxth	r3, r3
    957e:	4a1e      	ldr	r2, [pc, #120]	; (95f8 <main+0xd8>)
    9580:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    9582:	4b1e      	ldr	r3, [pc, #120]	; (95fc <main+0xdc>)
    9584:	4798      	blx	r3
	delay_ms(300);
    9586:	2096      	movs	r0, #150	; 0x96
    9588:	0040      	lsls	r0, r0, #1
    958a:	47a8      	blx	r5
	
    sleep_delay_cycle = 0;
    958c:	2200      	movs	r2, #0
    958e:	4b1c      	ldr	r3, [pc, #112]	; (9600 <main+0xe0>)
    9590:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    9592:	4a1c      	ldr	r2, [pc, #112]	; (9604 <main+0xe4>)
    9594:	7853      	ldrb	r3, [r2, #1]
    9596:	2110      	movs	r1, #16
    9598:	438b      	bics	r3, r1
    959a:	7053      	strb	r3, [r2, #1]
    959c:	2380      	movs	r3, #128	; 0x80
    959e:	051b      	lsls	r3, r3, #20
    95a0:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    95a2:	2380      	movs	r3, #128	; 0x80
    95a4:	055b      	lsls	r3, r3, #21
    95a6:	61a3      	str	r3, [r4, #24]
	
	Bsp_LED0_Off();
	Bsp_LED1_On();

	Address_Init(); //初始化设备地址
    95a8:	4b17      	ldr	r3, [pc, #92]	; (9608 <main+0xe8>)
    95aa:	4798      	blx	r3
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    95ac:	4d17      	ldr	r5, [pc, #92]	; (960c <main+0xec>)
		AFE_Reg_Read();
    95ae:	4c18      	ldr	r4, [pc, #96]	; (9610 <main+0xf0>)
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    95b0:	47a8      	blx	r5
		AFE_Reg_Read();
    95b2:	47a0      	blx	r4
    95b4:	e7fc      	b.n	95b0 <main+0x90>
    95b6:	46c0      	nop			; (mov r8, r8)
    95b8:	00003000 	.word	0x00003000
    95bc:	00009455 	.word	0x00009455
    95c0:	000074f9 	.word	0x000074f9
    95c4:	00008e0d 	.word	0x00008e0d
    95c8:	00007029 	.word	0x00007029
    95cc:	000055dd 	.word	0x000055dd
    95d0:	00004139 	.word	0x00004139
    95d4:	000058cd 	.word	0x000058cd
    95d8:	00004c29 	.word	0x00004c29
    95dc:	00004ce5 	.word	0x00004ce5
    95e0:	00004d91 	.word	0x00004d91
    95e4:	00005eed 	.word	0x00005eed
    95e8:	00007565 	.word	0x00007565
    95ec:	2000000c 	.word	0x2000000c
    95f0:	00005875 	.word	0x00005875
    95f4:	20000f06 	.word	0x20000f06
    95f8:	20000ed0 	.word	0x20000ed0
    95fc:	00004765 	.word	0x00004765
    9600:	20000f28 	.word	0x20000f28
    9604:	200010bc 	.word	0x200010bc
    9608:	00005509 	.word	0x00005509
    960c:	00005315 	.word	0x00005315
    9610:	000049f9 	.word	0x000049f9

00009614 <__aeabi_uidiv>:
    9614:	2200      	movs	r2, #0
    9616:	0843      	lsrs	r3, r0, #1
    9618:	428b      	cmp	r3, r1
    961a:	d374      	bcc.n	9706 <__aeabi_uidiv+0xf2>
    961c:	0903      	lsrs	r3, r0, #4
    961e:	428b      	cmp	r3, r1
    9620:	d35f      	bcc.n	96e2 <__aeabi_uidiv+0xce>
    9622:	0a03      	lsrs	r3, r0, #8
    9624:	428b      	cmp	r3, r1
    9626:	d344      	bcc.n	96b2 <__aeabi_uidiv+0x9e>
    9628:	0b03      	lsrs	r3, r0, #12
    962a:	428b      	cmp	r3, r1
    962c:	d328      	bcc.n	9680 <__aeabi_uidiv+0x6c>
    962e:	0c03      	lsrs	r3, r0, #16
    9630:	428b      	cmp	r3, r1
    9632:	d30d      	bcc.n	9650 <__aeabi_uidiv+0x3c>
    9634:	22ff      	movs	r2, #255	; 0xff
    9636:	0209      	lsls	r1, r1, #8
    9638:	ba12      	rev	r2, r2
    963a:	0c03      	lsrs	r3, r0, #16
    963c:	428b      	cmp	r3, r1
    963e:	d302      	bcc.n	9646 <__aeabi_uidiv+0x32>
    9640:	1212      	asrs	r2, r2, #8
    9642:	0209      	lsls	r1, r1, #8
    9644:	d065      	beq.n	9712 <__aeabi_uidiv+0xfe>
    9646:	0b03      	lsrs	r3, r0, #12
    9648:	428b      	cmp	r3, r1
    964a:	d319      	bcc.n	9680 <__aeabi_uidiv+0x6c>
    964c:	e000      	b.n	9650 <__aeabi_uidiv+0x3c>
    964e:	0a09      	lsrs	r1, r1, #8
    9650:	0bc3      	lsrs	r3, r0, #15
    9652:	428b      	cmp	r3, r1
    9654:	d301      	bcc.n	965a <__aeabi_uidiv+0x46>
    9656:	03cb      	lsls	r3, r1, #15
    9658:	1ac0      	subs	r0, r0, r3
    965a:	4152      	adcs	r2, r2
    965c:	0b83      	lsrs	r3, r0, #14
    965e:	428b      	cmp	r3, r1
    9660:	d301      	bcc.n	9666 <__aeabi_uidiv+0x52>
    9662:	038b      	lsls	r3, r1, #14
    9664:	1ac0      	subs	r0, r0, r3
    9666:	4152      	adcs	r2, r2
    9668:	0b43      	lsrs	r3, r0, #13
    966a:	428b      	cmp	r3, r1
    966c:	d301      	bcc.n	9672 <__aeabi_uidiv+0x5e>
    966e:	034b      	lsls	r3, r1, #13
    9670:	1ac0      	subs	r0, r0, r3
    9672:	4152      	adcs	r2, r2
    9674:	0b03      	lsrs	r3, r0, #12
    9676:	428b      	cmp	r3, r1
    9678:	d301      	bcc.n	967e <__aeabi_uidiv+0x6a>
    967a:	030b      	lsls	r3, r1, #12
    967c:	1ac0      	subs	r0, r0, r3
    967e:	4152      	adcs	r2, r2
    9680:	0ac3      	lsrs	r3, r0, #11
    9682:	428b      	cmp	r3, r1
    9684:	d301      	bcc.n	968a <__aeabi_uidiv+0x76>
    9686:	02cb      	lsls	r3, r1, #11
    9688:	1ac0      	subs	r0, r0, r3
    968a:	4152      	adcs	r2, r2
    968c:	0a83      	lsrs	r3, r0, #10
    968e:	428b      	cmp	r3, r1
    9690:	d301      	bcc.n	9696 <__aeabi_uidiv+0x82>
    9692:	028b      	lsls	r3, r1, #10
    9694:	1ac0      	subs	r0, r0, r3
    9696:	4152      	adcs	r2, r2
    9698:	0a43      	lsrs	r3, r0, #9
    969a:	428b      	cmp	r3, r1
    969c:	d301      	bcc.n	96a2 <__aeabi_uidiv+0x8e>
    969e:	024b      	lsls	r3, r1, #9
    96a0:	1ac0      	subs	r0, r0, r3
    96a2:	4152      	adcs	r2, r2
    96a4:	0a03      	lsrs	r3, r0, #8
    96a6:	428b      	cmp	r3, r1
    96a8:	d301      	bcc.n	96ae <__aeabi_uidiv+0x9a>
    96aa:	020b      	lsls	r3, r1, #8
    96ac:	1ac0      	subs	r0, r0, r3
    96ae:	4152      	adcs	r2, r2
    96b0:	d2cd      	bcs.n	964e <__aeabi_uidiv+0x3a>
    96b2:	09c3      	lsrs	r3, r0, #7
    96b4:	428b      	cmp	r3, r1
    96b6:	d301      	bcc.n	96bc <__aeabi_uidiv+0xa8>
    96b8:	01cb      	lsls	r3, r1, #7
    96ba:	1ac0      	subs	r0, r0, r3
    96bc:	4152      	adcs	r2, r2
    96be:	0983      	lsrs	r3, r0, #6
    96c0:	428b      	cmp	r3, r1
    96c2:	d301      	bcc.n	96c8 <__aeabi_uidiv+0xb4>
    96c4:	018b      	lsls	r3, r1, #6
    96c6:	1ac0      	subs	r0, r0, r3
    96c8:	4152      	adcs	r2, r2
    96ca:	0943      	lsrs	r3, r0, #5
    96cc:	428b      	cmp	r3, r1
    96ce:	d301      	bcc.n	96d4 <__aeabi_uidiv+0xc0>
    96d0:	014b      	lsls	r3, r1, #5
    96d2:	1ac0      	subs	r0, r0, r3
    96d4:	4152      	adcs	r2, r2
    96d6:	0903      	lsrs	r3, r0, #4
    96d8:	428b      	cmp	r3, r1
    96da:	d301      	bcc.n	96e0 <__aeabi_uidiv+0xcc>
    96dc:	010b      	lsls	r3, r1, #4
    96de:	1ac0      	subs	r0, r0, r3
    96e0:	4152      	adcs	r2, r2
    96e2:	08c3      	lsrs	r3, r0, #3
    96e4:	428b      	cmp	r3, r1
    96e6:	d301      	bcc.n	96ec <__aeabi_uidiv+0xd8>
    96e8:	00cb      	lsls	r3, r1, #3
    96ea:	1ac0      	subs	r0, r0, r3
    96ec:	4152      	adcs	r2, r2
    96ee:	0883      	lsrs	r3, r0, #2
    96f0:	428b      	cmp	r3, r1
    96f2:	d301      	bcc.n	96f8 <__aeabi_uidiv+0xe4>
    96f4:	008b      	lsls	r3, r1, #2
    96f6:	1ac0      	subs	r0, r0, r3
    96f8:	4152      	adcs	r2, r2
    96fa:	0843      	lsrs	r3, r0, #1
    96fc:	428b      	cmp	r3, r1
    96fe:	d301      	bcc.n	9704 <__aeabi_uidiv+0xf0>
    9700:	004b      	lsls	r3, r1, #1
    9702:	1ac0      	subs	r0, r0, r3
    9704:	4152      	adcs	r2, r2
    9706:	1a41      	subs	r1, r0, r1
    9708:	d200      	bcs.n	970c <__aeabi_uidiv+0xf8>
    970a:	4601      	mov	r1, r0
    970c:	4152      	adcs	r2, r2
    970e:	4610      	mov	r0, r2
    9710:	4770      	bx	lr
    9712:	e7ff      	b.n	9714 <__aeabi_uidiv+0x100>
    9714:	b501      	push	{r0, lr}
    9716:	2000      	movs	r0, #0
    9718:	f000 f8f0 	bl	98fc <__aeabi_idiv0>
    971c:	bd02      	pop	{r1, pc}
    971e:	46c0      	nop			; (mov r8, r8)

00009720 <__aeabi_uidivmod>:
    9720:	2900      	cmp	r1, #0
    9722:	d0f7      	beq.n	9714 <__aeabi_uidiv+0x100>
    9724:	e776      	b.n	9614 <__aeabi_uidiv>
    9726:	4770      	bx	lr

00009728 <__aeabi_idiv>:
    9728:	4603      	mov	r3, r0
    972a:	430b      	orrs	r3, r1
    972c:	d47f      	bmi.n	982e <__aeabi_idiv+0x106>
    972e:	2200      	movs	r2, #0
    9730:	0843      	lsrs	r3, r0, #1
    9732:	428b      	cmp	r3, r1
    9734:	d374      	bcc.n	9820 <__aeabi_idiv+0xf8>
    9736:	0903      	lsrs	r3, r0, #4
    9738:	428b      	cmp	r3, r1
    973a:	d35f      	bcc.n	97fc <__aeabi_idiv+0xd4>
    973c:	0a03      	lsrs	r3, r0, #8
    973e:	428b      	cmp	r3, r1
    9740:	d344      	bcc.n	97cc <__aeabi_idiv+0xa4>
    9742:	0b03      	lsrs	r3, r0, #12
    9744:	428b      	cmp	r3, r1
    9746:	d328      	bcc.n	979a <__aeabi_idiv+0x72>
    9748:	0c03      	lsrs	r3, r0, #16
    974a:	428b      	cmp	r3, r1
    974c:	d30d      	bcc.n	976a <__aeabi_idiv+0x42>
    974e:	22ff      	movs	r2, #255	; 0xff
    9750:	0209      	lsls	r1, r1, #8
    9752:	ba12      	rev	r2, r2
    9754:	0c03      	lsrs	r3, r0, #16
    9756:	428b      	cmp	r3, r1
    9758:	d302      	bcc.n	9760 <__aeabi_idiv+0x38>
    975a:	1212      	asrs	r2, r2, #8
    975c:	0209      	lsls	r1, r1, #8
    975e:	d065      	beq.n	982c <__aeabi_idiv+0x104>
    9760:	0b03      	lsrs	r3, r0, #12
    9762:	428b      	cmp	r3, r1
    9764:	d319      	bcc.n	979a <__aeabi_idiv+0x72>
    9766:	e000      	b.n	976a <__aeabi_idiv+0x42>
    9768:	0a09      	lsrs	r1, r1, #8
    976a:	0bc3      	lsrs	r3, r0, #15
    976c:	428b      	cmp	r3, r1
    976e:	d301      	bcc.n	9774 <__aeabi_idiv+0x4c>
    9770:	03cb      	lsls	r3, r1, #15
    9772:	1ac0      	subs	r0, r0, r3
    9774:	4152      	adcs	r2, r2
    9776:	0b83      	lsrs	r3, r0, #14
    9778:	428b      	cmp	r3, r1
    977a:	d301      	bcc.n	9780 <__aeabi_idiv+0x58>
    977c:	038b      	lsls	r3, r1, #14
    977e:	1ac0      	subs	r0, r0, r3
    9780:	4152      	adcs	r2, r2
    9782:	0b43      	lsrs	r3, r0, #13
    9784:	428b      	cmp	r3, r1
    9786:	d301      	bcc.n	978c <__aeabi_idiv+0x64>
    9788:	034b      	lsls	r3, r1, #13
    978a:	1ac0      	subs	r0, r0, r3
    978c:	4152      	adcs	r2, r2
    978e:	0b03      	lsrs	r3, r0, #12
    9790:	428b      	cmp	r3, r1
    9792:	d301      	bcc.n	9798 <__aeabi_idiv+0x70>
    9794:	030b      	lsls	r3, r1, #12
    9796:	1ac0      	subs	r0, r0, r3
    9798:	4152      	adcs	r2, r2
    979a:	0ac3      	lsrs	r3, r0, #11
    979c:	428b      	cmp	r3, r1
    979e:	d301      	bcc.n	97a4 <__aeabi_idiv+0x7c>
    97a0:	02cb      	lsls	r3, r1, #11
    97a2:	1ac0      	subs	r0, r0, r3
    97a4:	4152      	adcs	r2, r2
    97a6:	0a83      	lsrs	r3, r0, #10
    97a8:	428b      	cmp	r3, r1
    97aa:	d301      	bcc.n	97b0 <__aeabi_idiv+0x88>
    97ac:	028b      	lsls	r3, r1, #10
    97ae:	1ac0      	subs	r0, r0, r3
    97b0:	4152      	adcs	r2, r2
    97b2:	0a43      	lsrs	r3, r0, #9
    97b4:	428b      	cmp	r3, r1
    97b6:	d301      	bcc.n	97bc <__aeabi_idiv+0x94>
    97b8:	024b      	lsls	r3, r1, #9
    97ba:	1ac0      	subs	r0, r0, r3
    97bc:	4152      	adcs	r2, r2
    97be:	0a03      	lsrs	r3, r0, #8
    97c0:	428b      	cmp	r3, r1
    97c2:	d301      	bcc.n	97c8 <__aeabi_idiv+0xa0>
    97c4:	020b      	lsls	r3, r1, #8
    97c6:	1ac0      	subs	r0, r0, r3
    97c8:	4152      	adcs	r2, r2
    97ca:	d2cd      	bcs.n	9768 <__aeabi_idiv+0x40>
    97cc:	09c3      	lsrs	r3, r0, #7
    97ce:	428b      	cmp	r3, r1
    97d0:	d301      	bcc.n	97d6 <__aeabi_idiv+0xae>
    97d2:	01cb      	lsls	r3, r1, #7
    97d4:	1ac0      	subs	r0, r0, r3
    97d6:	4152      	adcs	r2, r2
    97d8:	0983      	lsrs	r3, r0, #6
    97da:	428b      	cmp	r3, r1
    97dc:	d301      	bcc.n	97e2 <__aeabi_idiv+0xba>
    97de:	018b      	lsls	r3, r1, #6
    97e0:	1ac0      	subs	r0, r0, r3
    97e2:	4152      	adcs	r2, r2
    97e4:	0943      	lsrs	r3, r0, #5
    97e6:	428b      	cmp	r3, r1
    97e8:	d301      	bcc.n	97ee <__aeabi_idiv+0xc6>
    97ea:	014b      	lsls	r3, r1, #5
    97ec:	1ac0      	subs	r0, r0, r3
    97ee:	4152      	adcs	r2, r2
    97f0:	0903      	lsrs	r3, r0, #4
    97f2:	428b      	cmp	r3, r1
    97f4:	d301      	bcc.n	97fa <__aeabi_idiv+0xd2>
    97f6:	010b      	lsls	r3, r1, #4
    97f8:	1ac0      	subs	r0, r0, r3
    97fa:	4152      	adcs	r2, r2
    97fc:	08c3      	lsrs	r3, r0, #3
    97fe:	428b      	cmp	r3, r1
    9800:	d301      	bcc.n	9806 <__aeabi_idiv+0xde>
    9802:	00cb      	lsls	r3, r1, #3
    9804:	1ac0      	subs	r0, r0, r3
    9806:	4152      	adcs	r2, r2
    9808:	0883      	lsrs	r3, r0, #2
    980a:	428b      	cmp	r3, r1
    980c:	d301      	bcc.n	9812 <__aeabi_idiv+0xea>
    980e:	008b      	lsls	r3, r1, #2
    9810:	1ac0      	subs	r0, r0, r3
    9812:	4152      	adcs	r2, r2
    9814:	0843      	lsrs	r3, r0, #1
    9816:	428b      	cmp	r3, r1
    9818:	d301      	bcc.n	981e <__aeabi_idiv+0xf6>
    981a:	004b      	lsls	r3, r1, #1
    981c:	1ac0      	subs	r0, r0, r3
    981e:	4152      	adcs	r2, r2
    9820:	1a41      	subs	r1, r0, r1
    9822:	d200      	bcs.n	9826 <__aeabi_idiv+0xfe>
    9824:	4601      	mov	r1, r0
    9826:	4152      	adcs	r2, r2
    9828:	4610      	mov	r0, r2
    982a:	4770      	bx	lr
    982c:	e05d      	b.n	98ea <__aeabi_idiv+0x1c2>
    982e:	0fca      	lsrs	r2, r1, #31
    9830:	d000      	beq.n	9834 <__aeabi_idiv+0x10c>
    9832:	4249      	negs	r1, r1
    9834:	1003      	asrs	r3, r0, #32
    9836:	d300      	bcc.n	983a <__aeabi_idiv+0x112>
    9838:	4240      	negs	r0, r0
    983a:	4053      	eors	r3, r2
    983c:	2200      	movs	r2, #0
    983e:	469c      	mov	ip, r3
    9840:	0903      	lsrs	r3, r0, #4
    9842:	428b      	cmp	r3, r1
    9844:	d32d      	bcc.n	98a2 <__aeabi_idiv+0x17a>
    9846:	0a03      	lsrs	r3, r0, #8
    9848:	428b      	cmp	r3, r1
    984a:	d312      	bcc.n	9872 <__aeabi_idiv+0x14a>
    984c:	22fc      	movs	r2, #252	; 0xfc
    984e:	0189      	lsls	r1, r1, #6
    9850:	ba12      	rev	r2, r2
    9852:	0a03      	lsrs	r3, r0, #8
    9854:	428b      	cmp	r3, r1
    9856:	d30c      	bcc.n	9872 <__aeabi_idiv+0x14a>
    9858:	0189      	lsls	r1, r1, #6
    985a:	1192      	asrs	r2, r2, #6
    985c:	428b      	cmp	r3, r1
    985e:	d308      	bcc.n	9872 <__aeabi_idiv+0x14a>
    9860:	0189      	lsls	r1, r1, #6
    9862:	1192      	asrs	r2, r2, #6
    9864:	428b      	cmp	r3, r1
    9866:	d304      	bcc.n	9872 <__aeabi_idiv+0x14a>
    9868:	0189      	lsls	r1, r1, #6
    986a:	d03a      	beq.n	98e2 <__aeabi_idiv+0x1ba>
    986c:	1192      	asrs	r2, r2, #6
    986e:	e000      	b.n	9872 <__aeabi_idiv+0x14a>
    9870:	0989      	lsrs	r1, r1, #6
    9872:	09c3      	lsrs	r3, r0, #7
    9874:	428b      	cmp	r3, r1
    9876:	d301      	bcc.n	987c <__aeabi_idiv+0x154>
    9878:	01cb      	lsls	r3, r1, #7
    987a:	1ac0      	subs	r0, r0, r3
    987c:	4152      	adcs	r2, r2
    987e:	0983      	lsrs	r3, r0, #6
    9880:	428b      	cmp	r3, r1
    9882:	d301      	bcc.n	9888 <__aeabi_idiv+0x160>
    9884:	018b      	lsls	r3, r1, #6
    9886:	1ac0      	subs	r0, r0, r3
    9888:	4152      	adcs	r2, r2
    988a:	0943      	lsrs	r3, r0, #5
    988c:	428b      	cmp	r3, r1
    988e:	d301      	bcc.n	9894 <__aeabi_idiv+0x16c>
    9890:	014b      	lsls	r3, r1, #5
    9892:	1ac0      	subs	r0, r0, r3
    9894:	4152      	adcs	r2, r2
    9896:	0903      	lsrs	r3, r0, #4
    9898:	428b      	cmp	r3, r1
    989a:	d301      	bcc.n	98a0 <__aeabi_idiv+0x178>
    989c:	010b      	lsls	r3, r1, #4
    989e:	1ac0      	subs	r0, r0, r3
    98a0:	4152      	adcs	r2, r2
    98a2:	08c3      	lsrs	r3, r0, #3
    98a4:	428b      	cmp	r3, r1
    98a6:	d301      	bcc.n	98ac <__aeabi_idiv+0x184>
    98a8:	00cb      	lsls	r3, r1, #3
    98aa:	1ac0      	subs	r0, r0, r3
    98ac:	4152      	adcs	r2, r2
    98ae:	0883      	lsrs	r3, r0, #2
    98b0:	428b      	cmp	r3, r1
    98b2:	d301      	bcc.n	98b8 <__aeabi_idiv+0x190>
    98b4:	008b      	lsls	r3, r1, #2
    98b6:	1ac0      	subs	r0, r0, r3
    98b8:	4152      	adcs	r2, r2
    98ba:	d2d9      	bcs.n	9870 <__aeabi_idiv+0x148>
    98bc:	0843      	lsrs	r3, r0, #1
    98be:	428b      	cmp	r3, r1
    98c0:	d301      	bcc.n	98c6 <__aeabi_idiv+0x19e>
    98c2:	004b      	lsls	r3, r1, #1
    98c4:	1ac0      	subs	r0, r0, r3
    98c6:	4152      	adcs	r2, r2
    98c8:	1a41      	subs	r1, r0, r1
    98ca:	d200      	bcs.n	98ce <__aeabi_idiv+0x1a6>
    98cc:	4601      	mov	r1, r0
    98ce:	4663      	mov	r3, ip
    98d0:	4152      	adcs	r2, r2
    98d2:	105b      	asrs	r3, r3, #1
    98d4:	4610      	mov	r0, r2
    98d6:	d301      	bcc.n	98dc <__aeabi_idiv+0x1b4>
    98d8:	4240      	negs	r0, r0
    98da:	2b00      	cmp	r3, #0
    98dc:	d500      	bpl.n	98e0 <__aeabi_idiv+0x1b8>
    98de:	4249      	negs	r1, r1
    98e0:	4770      	bx	lr
    98e2:	4663      	mov	r3, ip
    98e4:	105b      	asrs	r3, r3, #1
    98e6:	d300      	bcc.n	98ea <__aeabi_idiv+0x1c2>
    98e8:	4240      	negs	r0, r0
    98ea:	b501      	push	{r0, lr}
    98ec:	2000      	movs	r0, #0
    98ee:	f000 f805 	bl	98fc <__aeabi_idiv0>
    98f2:	bd02      	pop	{r1, pc}

000098f4 <__aeabi_idivmod>:
    98f4:	2900      	cmp	r1, #0
    98f6:	d0f8      	beq.n	98ea <__aeabi_idiv+0x1c2>
    98f8:	e716      	b.n	9728 <__aeabi_idiv>
    98fa:	4770      	bx	lr

000098fc <__aeabi_idiv0>:
    98fc:	4770      	bx	lr
    98fe:	46c0      	nop			; (mov r8, r8)

00009900 <__libc_init_array>:
    9900:	4b0e      	ldr	r3, [pc, #56]	; (993c <__libc_init_array+0x3c>)
    9902:	b570      	push	{r4, r5, r6, lr}
    9904:	2500      	movs	r5, #0
    9906:	001e      	movs	r6, r3
    9908:	4c0d      	ldr	r4, [pc, #52]	; (9940 <__libc_init_array+0x40>)
    990a:	1ae4      	subs	r4, r4, r3
    990c:	10a4      	asrs	r4, r4, #2
    990e:	42a5      	cmp	r5, r4
    9910:	d004      	beq.n	991c <__libc_init_array+0x1c>
    9912:	00ab      	lsls	r3, r5, #2
    9914:	58f3      	ldr	r3, [r6, r3]
    9916:	4798      	blx	r3
    9918:	3501      	adds	r5, #1
    991a:	e7f8      	b.n	990e <__libc_init_array+0xe>
    991c:	f000 fb40 	bl	9fa0 <_init>
    9920:	4b08      	ldr	r3, [pc, #32]	; (9944 <__libc_init_array+0x44>)
    9922:	2500      	movs	r5, #0
    9924:	001e      	movs	r6, r3
    9926:	4c08      	ldr	r4, [pc, #32]	; (9948 <__libc_init_array+0x48>)
    9928:	1ae4      	subs	r4, r4, r3
    992a:	10a4      	asrs	r4, r4, #2
    992c:	42a5      	cmp	r5, r4
    992e:	d004      	beq.n	993a <__libc_init_array+0x3a>
    9930:	00ab      	lsls	r3, r5, #2
    9932:	58f3      	ldr	r3, [r6, r3]
    9934:	4798      	blx	r3
    9936:	3501      	adds	r5, #1
    9938:	e7f8      	b.n	992c <__libc_init_array+0x2c>
    993a:	bd70      	pop	{r4, r5, r6, pc}
    993c:	00009fac 	.word	0x00009fac
    9940:	00009fac 	.word	0x00009fac
    9944:	00009fac 	.word	0x00009fac
    9948:	00009fb0 	.word	0x00009fb0

0000994c <memcpy>:
    994c:	2300      	movs	r3, #0
    994e:	b510      	push	{r4, lr}
    9950:	429a      	cmp	r2, r3
    9952:	d003      	beq.n	995c <memcpy+0x10>
    9954:	5ccc      	ldrb	r4, [r1, r3]
    9956:	54c4      	strb	r4, [r0, r3]
    9958:	3301      	adds	r3, #1
    995a:	e7f9      	b.n	9950 <memcpy+0x4>
    995c:	bd10      	pop	{r4, pc}

0000995e <memset>:
    995e:	0003      	movs	r3, r0
    9960:	1882      	adds	r2, r0, r2
    9962:	4293      	cmp	r3, r2
    9964:	d002      	beq.n	996c <memset+0xe>
    9966:	7019      	strb	r1, [r3, #0]
    9968:	3301      	adds	r3, #1
    996a:	e7fa      	b.n	9962 <memset+0x4>
    996c:	4770      	bx	lr
	...

00009970 <TEMP_AD_TABLE>:
    9970:	3b99 3b5b 3b1a 3ad7 3a90 3a47 39fc 39ad     .;[;.;.:.:G:.9.9
    9980:	395b 3907 38b0 3855 37f8 3797 3734 36ce     [9.9.8U8.7.747.6
    9990:	3664 35f8 3588 3516 34a1 3429 33ae 3330     d6.5.5.5.4)4.303
    99a0:	32af 322c 31a6 311e 3093 3006 2f76 2ee5     .2,2.1.1.0.0v/..
    99b0:	2e51 2dbc 2d24 2c8b 2bf0 2b54 2ab7 2a18     Q..-$-.,.+T+.*.*
    99c0:	2979 28d8 2837 2795 26f2 2650 25ad 250a     y).(7(.'.&P&.%.%
    99d0:	2467 23c4 2322 2280 21df 213e 209e 2000     g$.#"#.".!>!. . 
    99e0:	1f62 1ec5 1e2a 1d90 1cf8 1c61 1bcb 1b38     b...*.....a...8.
    99f0:	1aa6 1a16 1988 18fb 1871 17e9 1763 16df     ........q...c...
    9a00:	165d 15dd 1560 14e4 146b 13f4 137f 130d     ]...`...k.......
    9a10:	129d 122f 11c3 1159 10f2 108c 1029 0fc8     ../...Y.....)...
    9a20:	0f69 0f0d 0eb2 0e59 0e02 0dae 0d5b 0d0a     i.....Y.....[...
    9a30:	0cbb 0c6e 0c23 0bda 0b92 0b4c 0b08 0ac5     ..n.#.....L.....
    9a40:	0a84 0a45 0a07 09cb 0990 0957 091f 08e9     ..E.......W.....
    9a50:	08b3 0880 084d 081c 07ec 07bd 0790 0763     ....M.........c.
    9a60:	0738 070e 06e5 06bd 0696 0670 064b 0626     8.........p.K.&.
    9a70:	0603 05e1 05bf 059d 057b 0559 0537 0515     ........{.Y.7...
    9a80:	04f3 04d1 04af 048d 046b 0449               ........k.I.

00009a8c <TEMP_TABLE>:
    9a8c:	e3e2 e5e4 e7e6 e9e8 ebea edec efee f1f0     ................
    9a9c:	f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe 0100     ................
    9aac:	0302 0504 0706 0908 0b0a 0d0c 0f0e 1110     ................
    9abc:	1312 1514 1716 1918 1b1a 1d1c 1f1e 2120     .............. !
    9acc:	2322 2524 2726 2928 2b2a 2d2c 2f2e 3130     "#$%&'()*+,-./01
    9adc:	3332 3534 3736 3938 3b3a 3d3c 3f3e 4140     23456789:;<=>?@A
    9aec:	4342 4544 4746 4948 4b4a 4d4c 4f4e 5150     BCDEFGHIJKLMNOPQ
    9afc:	5352 5554 5756 5958 5b5a 5d5c 5f5e 6160     RSTUVWXYZ[\]^_`a
    9b0c:	6362 6564 6766 6968 6b6a 6d6c 6f6e 0000     bcdefghijklmno..

00009b1c <Cell_volt>:
    9b1c:	0ceb 0cfc 0d0e 0d1f 0d30 0d42 0d53 0d64     ........0.B.S.d.
    9b2c:	0d75 0d87 0d98 0da1 0daa 0db2 0dbb 0dc4     u...............
    9b3c:	0dcd 0dd6 0dde 0de7 0df0 0df5 0dfb 0e00     ................
    9b4c:	0e05 0e0b 0e10 0e15 0e1a 0e20 0e25 0e28     .......... .%.(.
    9b5c:	0e2b 0e2e 0e31 0e34 0e37 0e3a 0e3d 0e40     +...1.4.7.:.=.@.
    9b6c:	0e43 0e47 0e4a 0e4e 0e51 0e55 0e58 0e5c     C.G.J.N.Q.U.X.\.
    9b7c:	0e5f 0e63 0e66 0e6e 0e76 0e7e 0e86 0e8f     _.c.f.n.v.~.....
    9b8c:	0e97 0e9f 0ea7 0eaf 0eb7 0ec0 0ec8 0ed1     ................
    9b9c:	0ed9 0ee2 0eea 0ef3 0efb 0f04 0f0c 0f16     ................
    9bac:	0f1f 0f29 0f32 0f3c 0f45 0f4f 0f58 0f62     ..).2.<.E.O.X.b.
    9bbc:	0f6b 0f76 0f80 0f8b 0f96 0fa1 0fab 0fb6     k.v.............
    9bcc:	0fc1 0fcb 0fd6 0fe2 0fee 0ffa 1006 1013     ................
    9bdc:	101f 102b 1037 1043 104f 0000               ..+.7.C.O...

00009be8 <ucCRC_tCalc>:
    9be8:	d500 aa7f 2bfe 5481 fc29 8356 02d7 7da8     .....+.T).V....}
    9bf8:	8752 f82d 79ac 06d3 ae7b d104 5085 2ffa     R.-..y..{....P./
    9c08:	71a4 0edb 8f5a f025 588d 27f2 a673 d90c     .q..Z.%..X.'s...
    9c18:	23f6 5c89 dd08 a277 0adf 75a0 f421 8b5e     .#.\..w....u!.^.
    9c28:	489d 37e2 b663 c91c 61b4 1ecb 9f4a e035     .H.7c....a..J.5.
    9c38:	1acf 65b0 e431 9b4e 33e6 4c99 cd18 b267     ...e1.N..3.L..g.
    9c48:	ec39 9346 12c7 6db8 c510 ba6f 3bee 4491     9.F....m..o..;.D
    9c58:	be6b c114 4095 3fea 9742 e83d 69bc 16c3     k....@.?B.=..i..
    9c68:	3aef 4590 c411 bb6e 13c6 6cb9 ed38 9247     .:.E..n....l8.G.
    9c78:	68bd 17c2 9643 e93c 4194 3eeb bf6a c015     .h..C.<..A.>j...
    9c88:	9e4b e134 60b5 1fca b762 c81d 499c 36e3     K.4..`..b....I.6
    9c98:	cc19 b366 32e7 4d98 e530 9a4f 1bce 64b1     ..f..2.M0.O....d
    9ca8:	a772 d80d 598c 26f3 8e5b f124 70a5 0fda     r....Y.&[.$..p..
    9cb8:	f520 8a5f 0bde 74a1 dc09 a376 22f7 5d88      ._....t..v..".]
    9cc8:	03d6 7ca9 fd28 8257 2aff 5580 d401 ab7e     ...|(.W..*.U..~.
    9cd8:	5184 2efb af7a d005 78ad 07d2 8653 f92c     .Q..z....x..S.,.
    9ce8:	7834 0000 7a94 0000 7a94 0000 7a94 0000     4x...z...z...z..
    9cf8:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d08:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d18:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d28:	781c 0000 7a94 0000 7a94 0000 7a94 0000     .x...z...z...z..
    9d38:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d48:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d58:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d68:	782c 0000 7a94 0000 7a94 0000 7a94 0000     ,x...z...z...z..
    9d78:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d88:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9d98:	7a94 0000 7a94 0000 7a94 0000 7a94 0000     .z...z...z...z..
    9da8:	7824 0000 783c 0000 7804 0000 7814 0000     $x..<x...x...x..
    9db8:	780c 0000 4400 4200 4800 4200 0002 0000     .x...D.B.H.B....
    9dc8:	0003 0000 0028 0000 0029 0000 0004 0000     ....(...).......
    9dd8:	0005 0000 0006 0000 0007 0000 0008 0000     ................
    9de8:	0009 0000 000a 0000 000b 0000 0020 0000     ............ ...
    9df8:	0021 0000 0022 0000 0023 0000 0028 0000     !..."...#...(...
    9e08:	0029 0000 0024 0000 0025 0000 0026 0000     )...$...%...&...
    9e18:	0027 0000 0008 0000 0009 0000               '...........

00009e24 <_adc_biasrefbuf_pos>:
    9e24:	0600 0000                                   ....

00009e28 <_adc_apbcmasks>:
    9e28:	0000 0002 0000 0004                         ........

00009e30 <_adc_biascomp_pos>:
    9e30:	0903 0000                                   ....

00009e34 <_adc_gclk_ids>:
    9e34:	2221 0000                                   !"..

00009e38 <_adc_extchannel_msb>:
    9e38:	000b 0000 000b 0000                         ........

00009e40 <_adc_biascomp_addr>:
    9e40:	6020 0080 6020 0080                          `.. `..

00009e48 <_adc_biasrefbuf_addr>:
    9e48:	6020 0080 6020 0080 8232 0000 8232 0000      `.. `..2...2...
    9e58:	8228 0000 8232 0000 8228 0000 820e 0000     (...2...(.......
    9e68:	820e 0000 8232 0000 8232 0000 8232 0000     ....2...2...2...
    9e78:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9e88:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9e98:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9ea8:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9eb8:	8228 0000 8232 0000 8228 0000 8232 0000     (...2...(...2...
    9ec8:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9ed8:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9ee8:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9ef8:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9f08:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9f18:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9f28:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9f38:	8232 0000 8232 0000 8232 0000 8232 0000     2...2...2...2...
    9f48:	8232 0000 8232 0000 8228 0000 8228 0000     2...2...(...(...
    9f58:	823a 0000 823a 0000 823a 0000 823a 0000     :...:...:...:...
    9f68:	0400 4200 0800 4200 0c00 4200 1000 4200     ...B...B...B...B
    9f78:	1400 4200 1800 4200 905a 0000 9056 0000     ...B...BZ...V...
    9f88:	9056 0000 9088 0000 9088 0000 9072 0000     V...........r...
    9f98:	9060 0000 9078 0000                         `...x...

00009fa0 <_init>:
    9fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9fa2:	46c0      	nop			; (mov r8, r8)
    9fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9fa6:	bc08      	pop	{r3}
    9fa8:	469e      	mov	lr, r3
    9faa:	4770      	bx	lr

00009fac <__init_array_start>:
    9fac:	000040e5 	.word	0x000040e5

00009fb0 <_fini>:
    9fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9fb2:	46c0      	nop			; (mov r8, r8)
    9fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9fb6:	bc08      	pop	{r3}
    9fb8:	469e      	mov	lr, r3
    9fba:	4770      	bx	lr

00009fbc <__fini_array_start>:
    9fbc:	000040bd 	.word	0x000040bd
