# SystemVerilog test file for HDLParser

## 1. cores

Contain some opensource CPUs source code and core tools source code with extension [sv|svh].

- araine
- basejump
- black-parrot
- fx68k
- rggen
- rsd
- scr1
- veer-el2

## 2. tools

Contains some third-party sv tools test file. Remove files without module.

- easyUVM
- fusedsoc
- hdlconv
- hdlconv std2012
- hdlconv std2017
- ivtest
- projf-explore
- utd-sv
- uvm class
- yosy
- yosy hana

