Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1700/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                               0.00       0.00
  clock network delay (ideal)                                  0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)                     0.10      0.00 #     0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)                       0.05      0.21       0.61 f
  DFF_1727/q (net)               6         4.70                0.00       0.61 f
  DFF_1727/q (dff_0)                                           0.00       0.61 f
  CRC_OUT_1_31 (net)                       4.70                0.00       0.61 f
  U4613/A2 (XNOR3X1_RVT)                             0.05      0.99       1.60 f
  U4613/Y (XNOR3X1_RVT)                              0.06      0.22       1.82 r
  n1056 (net)                    1         0.53                0.00       1.82 r
  U5545/A1 (AND2X1_RVT)                              0.06      0.01       1.84 r
  U5545/Y (AND2X1_RVT)                               0.02      0.06       1.90 r
  WX11616 (net)                  1         0.50                0.00       1.90 r
  DFF_1700/d (dff_27)                                          0.00       1.90 r
  DFF_1700/d (net)                         0.50                0.00       1.90 r
  DFF_1700/q_reg/D (DFFX1_RVT)                       0.02      0.01       1.91 r
  data arrival time                                                       1.91

  clock ideal_clock1 (rise edge)                               2.00       2.00
  clock network delay (ideal)                                  0.40       2.40
  clock uncertainty                                           -0.05       2.35
  DFF_1700/q_reg/CLK (DFFX1_RVT)                               0.00       2.35 r
  library setup time                                          -0.05       2.30
  data required time                                                      2.30
  -------------------------------------------------------------------------------
  data required time                                                      2.30
  data arrival time                                                      -1.91
  -------------------------------------------------------------------------------
  slack (MET)                                                             0.40


1
