
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 976.602 ; gain = 235.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Core' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCPU' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/SCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Control.v:2]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b1000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter SRA bound to: 4'b1101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'Control' (1#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Control.v:2]
WARNING: [Synth 8-689] width (2) of port connection 'mem_to_reg' does not match port width (3) of module 'Control' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/SCPU.v:127]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v:23]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b1000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter SRA bound to: 4'b1101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'b_type' does not match port width (1) of module 'ALU' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:416]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX2T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (3#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX2T1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ImmGen.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (4#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'next_pc' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/next_pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'next_pc' (5#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/next_pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Regs.v:23]
WARNING: [Synth 8-6014] Unused sequential element mstatus_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Regs.v:74]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (6#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_32' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_32' (7#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX4T1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (8#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX3T1_A' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_A.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX3T1_A' (9#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_A.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX3T1_B' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_B.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX3T1_B' (10#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_B.v:23]
WARNING: [Synth 8-6014] Unused sequential element IDEX_branch_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:168]
WARNING: [Synth 8-6014] Unused sequential element EXMEM_data_in_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:245]
WARNING: [Synth 8-6014] Unused sequential element EXMEM_alu_op_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:246]
WARNING: [Synth 8-6014] Unused sequential element EXMEM_alu_src_b_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:250]
WARNING: [Synth 8-6014] Unused sequential element EXMEM_branch_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:251]
WARNING: [Synth 8-6014] Unused sequential element EXMEM_b_type_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:252]
WARNING: [Synth 8-6014] Unused sequential element EXMEM_lui_flag_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:254]
WARNING: [Synth 8-6014] Unused sequential element EXMEM_auipc_flag_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:256]
WARNING: [Synth 8-6014] Unused sequential element MEMWB_data_in_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:342]
WARNING: [Synth 8-6014] Unused sequential element MEMWB_alu_op_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:343]
WARNING: [Synth 8-6014] Unused sequential element MEMWB_pc_src_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:344]
WARNING: [Synth 8-6014] Unused sequential element MEMWB_alu_src_b_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:347]
WARNING: [Synth 8-6014] Unused sequential element MEMWB_branch_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:348]
WARNING: [Synth 8-6014] Unused sequential element MEMWB_b_type_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (11#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Datapath.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SCPU' (12#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/SCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_cache' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:23]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:52]
WARNING: [Synth 8-5788] Register cache_resp_data_reg in module D_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:85]
WARNING: [Synth 8-5788] Register mem_req_valid_reg in module D_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:87]
WARNING: [Synth 8-5788] Register cache_resp_stall_reg in module D_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:88]
WARNING: [Synth 8-5788] Register mem_req_addr_reg in module D_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:101]
WARNING: [Synth 8-5788] Register mem_req_wen_reg in module D_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:102]
WARNING: [Synth 8-5788] Register mem_req_data_reg in module D_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:110]
INFO: [Synth 8-6155] done synthesizing module 'D_cache' (13#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:23]
INFO: [Synth 8-6157] synthesizing module 'I_cache' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:23]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:51]
WARNING: [Synth 8-6014] Unused sequential element data_tmp_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:167]
WARNING: [Synth 8-5788] Register cache_resp_data_reg in module I_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:84]
WARNING: [Synth 8-5788] Register mem_req_valid_reg in module I_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:86]
WARNING: [Synth 8-5788] Register cache_resp_stall_reg in module I_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:87]
WARNING: [Synth 8-5788] Register mem_req_addr_reg in module I_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:100]
WARNING: [Synth 8-5788] Register mem_req_wen_reg in module I_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:101]
WARNING: [Synth 8-5788] Register mem_req_data_reg in module I_cache is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:109]
INFO: [Synth 8-6155] done synthesizing module 'I_cache' (14#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:23]
WARNING: [Synth 8-7023] instance 'Icache' of module 'I_cache' has 15 connections declared, but only 14 given [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:122]
INFO: [Synth 8-6157] synthesizing module 'LatencyMemory2' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory2.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/Computer_System_learning/Vivado/Lab10/Lab10.runs/synth_1/.Xil/Vivado-49080-DESKTOP-IKJPCN9/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (15#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.runs/synth_1/.Xil/Vivado-49080-DESKTOP-IKJPCN9/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_0' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory2.v:27]
INFO: [Synth 8-6157] synthesizing module 'mem_valid_counter' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/mem_valid_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_valid_counter' (16#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/mem_valid_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LatencyMemory2' (17#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory2.v:3]
WARNING: [Synth 8-7023] instance 'rom_unit' of module 'LatencyMemory2' has 8 connections declared, but only 7 given [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:139]
INFO: [Synth 8-6157] synthesizing module 'LatencyMemory' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Ram' [E:/Computer_System_learning/Vivado/Lab10/Lab10.runs/synth_1/.Xil/Vivado-49080-DESKTOP-IKJPCN9/realtime/Ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (18#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.runs/synth_1/.Xil/Vivado-49080-DESKTOP-IKJPCN9/realtime/Ram_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (12) of module 'Ram' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory.v:27]
INFO: [Synth 8-6155] done synthesizing module 'LatencyMemory' (19#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/LatencyMemory.v:3]
WARNING: [Synth 8-7023] instance 'ram_unit' of module 'LatencyMemory' has 8 connections declared, but only 7 given [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:149]
WARNING: [Synth 8-3848] Net address in module/entity Core does not have driver. [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:30]
WARNING: [Synth 8-3848] Net data_out in module/entity Core does not have driver. [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Core' (20#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'IO_Manager' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'counter' (21#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:265]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (22#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:180]
INFO: [Synth 8-6157] synthesizing module 'hex_to_shape' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_shape' (23#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:205]
INFO: [Synth 8-6157] synthesizing module 'segnum_manager' [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:233]
INFO: [Synth 8-6155] done synthesizing module 'segnum_manager' (24#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:233]
WARNING: [Synth 8-6014] Unused sequential element button_down_reg was removed.  [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:71]
WARNING: [Synth 8-3848] Net data_in in module/entity IO_Manager does not have driver. [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'IO_Manager' (25#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (26#1) [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/Top.sv:23]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[31]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[30]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[29]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[28]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[27]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[26]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[25]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[24]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[23]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[22]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[21]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[20]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[19]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[18]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[17]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[16]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[15]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[14]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[13]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[12]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[11]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[10]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[9]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[8]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[7]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[6]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[5]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[4]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[3]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[2]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[1]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_in[0]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[31]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[30]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[29]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[28]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[27]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[26]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[25]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[24]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[23]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[22]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[21]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[20]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[19]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[18]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[17]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[16]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[15]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[14]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[13]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[12]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[11]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[10]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[9]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[8]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[7]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[6]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[5]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[4]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[3]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[2]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[1]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port address[0]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[31]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[30]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[29]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[28]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[27]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[26]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[25]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[24]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[23]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[22]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[21]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[20]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[19]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[18]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[17]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[16]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[15]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[14]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[13]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[12]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[11]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[10]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[9]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[8]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[7]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[6]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[5]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[4]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[3]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[2]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[1]
WARNING: [Synth 8-3331] design IO_Manager has unconnected port data_out[0]
WARNING: [Synth 8-3331] design mem_valid_counter has unconnected port clk_div[31]
WARNING: [Synth 8-3331] design mem_valid_counter has unconnected port clk_div[30]
WARNING: [Synth 8-3331] design mem_valid_counter has unconnected port clk_div[29]
WARNING: [Synth 8-3331] design mem_valid_counter has unconnected port clk_div[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1220.074 ; gain = 479.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.074 ; gain = 479.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.074 ; gain = 479.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1220.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Computer_System_learning/Vivado/Lab10/Lab10-code/ip/Ram/Ram/Ram_in_context.xdc] for cell 'chip_inst/ram_unit/ram_unit'
Finished Parsing XDC File [e:/Computer_System_learning/Vivado/Lab10/Lab10-code/ip/Ram/Ram/Ram_in_context.xdc] for cell 'chip_inst/ram_unit/ram_unit'
Parsing XDC File [e:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'chip_inst/rom_unit/rom_unit'
Finished Parsing XDC File [e:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'chip_inst/rom_unit/rom_unit'
Parsing XDC File [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/constrs/nexys_a7.xdc]
Finished Parsing XDC File [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/constrs/nexys_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/constrs/nexys_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Computer_System_learning/Vivado/Lab10/Lab10.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Computer_System_learning/Vivado/Lab10/Lab10.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1351.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1351.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for chip_inst/ram_unit/ram_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chip_inst/rom_unit/rom_unit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auipc_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-4471] merging register 'cache_resp_stall_reg' into 'mem_req_valid_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/D_cache.v:88]
INFO: [Synth 8-4471] merging register 'cache_resp_stall_reg' into 'mem_req_valid_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/I_cache.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Computer_System_learning/Vivado/Lab10/Lab10-code/src/IO_Manager.sv:189]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'segnum_manager'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ImmGen.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'next_pc_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/next_pc.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'flag_j_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/next_pc.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'read_data_1_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Regs.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'read_data_2_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/Regs.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'ForwardA_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ForwardingUnit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'ForwardB_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/ForwardingUnit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'resultA_reg' [E:/Computer_System_learning/Vivado/Lab10/Lab10.srcs/sources_1/new/MUX3T1_A.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                         00000000
*
                  iSTATE |                             0001 |                         11111110
                 iSTATE0 |                             0010 |                         11111101
                 iSTATE1 |                             0011 |                         11111011
                 iSTATE2 |                             0100 |                         11110111
                 iSTATE3 |                             0101 |                         11101111
                 iSTATE4 |                             0110 |                         11011111
                 iSTATE5 |                             0111 |                         10111111
                 iSTATE6 |                             1000 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'segnum_manager'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Core__GB0     |           1|     42000|
|2     |Core__GB1     |           1|      8161|
|3     |Core__GB2     |           1|     42313|
|4     |IO_Manager    |           1|      3417|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 318   
	               27 Bit    Registers := 256   
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 290   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   8 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 512   
	   2 Input     25 Bit        Muxes := 256   
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1371  
	   7 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_valid_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module D_cache 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 132   
	               27 Bit    Registers := 128   
	                1 Bit    Registers := 130   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 256   
	   2 Input     25 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 649   
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 7     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module MUX2T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module next_pc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module MUX4T1_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module MUX3T1_A 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
Module MUX3T1_B 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module Datapath 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module SCPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem_valid_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module I_cache 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 131   
	               27 Bit    Registers := 128   
	                1 Bit    Registers := 130   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 256   
	   2 Input     25 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 650   
Module Core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module button_debouncer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module button_debouncer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module button_debouncer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module button_debouncer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module button_debouncer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module segnum_manager 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
Module IO_Manager 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auipc_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[31]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[30]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[29]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[28]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[27]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[26]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[25]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[24]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[22]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[21]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[20]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[19]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[18]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[17]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[16]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[15]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[14]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[13]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[12]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[11]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[10]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[9]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[8]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[7]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[6]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[5]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[4]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[3]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[2]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (mux3t1_a/resultA_reg[0]) is unused and will be removed from module Datapath.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (io_manager_inst/\sm/num_csn_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:33 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Core__GB0     |           1|     17547|
|2     |Core__GB1     |           1|      7034|
|3     |Core__GB2     |           1|     17046|
|4     |IO_Manager    |           1|      1094|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:03:43 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Core__GB0     |           1|     17547|
|2     |Core__GB1     |           1|      7034|
|3     |Core__GB2     |           1|     17046|
|4     |IO_Manager    |           1|      1094|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:49 ; elapsed = 00:03:51 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:55 ; elapsed = 00:03:57 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:55 ; elapsed = 00:03:57 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Ram           |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Ram           |     1|
|2     |blk_mem_gen_0 |     1|
|3     |BUFG          |     7|
|4     |CARRY4        |    90|
|5     |LUT1          |    10|
|6     |LUT2          |   319|
|7     |LUT3          |   367|
|8     |LUT4          |   151|
|9     |LUT5          |   636|
|10    |LUT6          |  5847|
|11    |MUXF7         |  2151|
|12    |MUXF8         |   979|
|13    |FDCE          | 16087|
|14    |FDPE          |   256|
|15    |FDRE          |  1058|
|16    |FDSE          |     5|
|17    |LD            |    65|
|18    |LDC           |    99|
|19    |LDP           |     2|
|20    |IBUF          |    23|
|21    |OBUF          |    38|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    | 28254|
|2     |  chip_inst            |Core                | 27929|
|3     |    Dcache             |D_cache             | 11743|
|4     |    Icache             |I_cache             | 11187|
|5     |    cpu                |SCPU                |  4742|
|6     |      datapath         |Datapath            |  4282|
|7     |        alu            |ALU                 |    48|
|8     |        forwardingunit |ForwardingUnit      |   465|
|9     |        immgen         |ImmGen              |    64|
|10    |        mux_alu        |MUX2T1_32           |    32|
|11    |        next_pc1       |next_pc             |   106|
|12    |        regs           |Regs                |  2178|
|13    |    ram_unit           |LatencyMemory       |   107|
|14    |      MemValidCounter  |mem_valid_counter_1 |    69|
|15    |    rom_unit           |LatencyMemory2      |   149|
|16    |      MemValidCounter  |mem_valid_counter   |   111|
|17    |  io_manager_inst      |IO_Manager          |   256|
|18    |    bd0                |button_debouncer    |    71|
|19    |    bdr                |button_debouncer_0  |    77|
|20    |    counter_inst       |counter             |    20|
|21    |    sm                 |segnum_manager      |    23|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1351.973 ; gain = 611.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:37 ; elapsed = 00:03:53 . Memory (MB): peak = 1351.973 ; gain = 479.168
Synthesis Optimization Complete : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1351.973 ; gain = 611.066
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1351.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1351.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  LD => LDCE: 65 instances
  LDC => LDCE: 99 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 183 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:06 ; elapsed = 00:04:07 . Memory (MB): peak = 1351.973 ; gain = 896.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1351.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Computer_System_learning/Vivado/Lab10/Lab10.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 17:07:11 2022...
