INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadra
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadra_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/square.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Intel_interview/rtl-model/testbench/testbench.srcs/sim_1/new/quadra_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadra_top_tb
