{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "32f67154",
   "metadata": {},
   "source": [
    "# Init"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "5d79c35f",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/homebrew/lib/python3.13/site-packages/tqdm/auto.py:21: TqdmWarning: IProgress not found. Please update jupyter and ipywidgets. See https://ipywidgets.readthedocs.io/en/stable/user_install.html\n",
      "  from .autonotebook import tqdm as notebook_tqdm\n"
     ]
    }
   ],
   "source": [
    "from pyosys import libyosys as ys\n",
    "import kagglehub\n",
    "import pandas as pd\n",
    "import os\n",
    "import io\n",
    "import tempfile\n",
    "import re\n",
    "import shutil\n",
    "\n",
    "temp_dir = os.path.join(os.getcwd(), \"temp_working_dir\")\n",
    "\n",
    "if os.path.exists(temp_dir):\n",
    "  shutil.rmtree(temp_dir)\n",
    "os.makedirs(temp_dir)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c3435c7a",
   "metadata": {},
   "source": [
    "# Dataset"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "c6f62d76",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0       \\nmodule not_1 (\\n    input a,\\n    output res...\n",
      "1       \\nmodule nand_1 (\\n    input a, b,\\n    output...\n",
      "2       \\nmodule mux_16to1 (\\n    input [15:0] d,\\n   ...\n",
      "3       \\nmodule mux_16to1 (\\n    input [15:0] d,\\n   ...\n",
      "4       /*\\n * Copyright 2012, Homer Hsing <homer.hsin...\n",
      "                              ...                        \n",
      "1935    \\nmodule mux_8to1 (\\n    input [7:0] d,\\n    i...\n",
      "1936    \\nmodule or_1 (\\n    input a, b,\\n    output r...\n",
      "1937    \\nmodule nor_1 (\\n    input a, b,\\n    output ...\n",
      "1938    \\nmodule or_1 (\\n    input a, b,\\n    output r...\n",
      "1939    \\nmodule mux_8to1 (\\n    input [7:0] d,\\n    i...\n",
      "Name: Correct, Length: 1940, dtype: object\n",
      "\n",
      "module not_1 (\n",
      "    input a,\n",
      "    output result\n",
      ");\n",
      "    assign result = ~a;\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "path = kagglehub.dataset_download(\"sohamndeshmukh/verilog-code-dataset\")\n",
    "\n",
    "df = pd.read_csv(os.path.join(path, \"formatted_small_df.csv\"))\n",
    "\n",
    "verilog_codes = df['Correct']\n",
    "print(verilog_codes)\n",
    "\n",
    "verilog_code = verilog_codes[0]\n",
    "\n",
    "print(verilog_code)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d506e68e",
   "metadata": {},
   "source": [
    "# Generate blif using yosys"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "bfa55285",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "-- Running command `read_verilog /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/v_original.v' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/v_original.v\n",
      "Parsing Verilog input from `/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/v_original.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\not_1'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth -top not_1' --\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\not_1\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\not_1\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module not_1...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\not_1..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\not_1.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\not_1..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\not_1.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module not_1:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\not_1..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\not_1.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\not_1..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\not_1.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/lib/python3.13/site-packages/pyosys/share/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/lib/python3.13/site-packages/pyosys/share/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\not_1' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"/opt/homebrew/lib/python3.13/site-packages/pyosys/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        1\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module not_1.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\not_1'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\not_1..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `not_1'. Setting top module to not_1.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\not_1\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\not_1\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== not_1 ===\n",
      "\n",
      "   Number of wires:                  2\n",
      "   Number of wire bits:              2\n",
      "   Number of public wires:           2\n",
      "   Number of public wire bits:       2\n",
      "   Number of ports:                  2\n",
      "   Number of port bits:              2\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_NOT_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module not_1...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "-- Running command `write_blif /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/out_blif.blif' --\n",
      "\n",
      "3. Executing BLIF backend.\n"
     ]
    }
   ],
   "source": [
    "match = re.search(r'\\bmodule\\s+(\\w+)', verilog_code)\n",
    "if match:\n",
    "  module_name = match.group(1)\n",
    "else:\n",
    "  raise Exception(\"Cannot get module name!\")\n",
    "\n",
    "original_verilog_code_path = os.path.join(temp_dir, \"v_original.v\")\n",
    "with open(original_verilog_code_path, \"w\") as f:\n",
    "  f.write(verilog_code)\n",
    "\n",
    "design = ys.Design()\n",
    "ys.run_pass(\"read_verilog \" + original_verilog_code_path, design)\n",
    "ys.run_pass(\"synth -top \" + module_name, design)\n",
    "\n",
    "out_file = os.path.join(temp_dir, \"out_blif.blif\")\n",
    "\n",
    "ys.run_pass(\"write_blif \" + out_file, design)\n",
    "\n",
    "with open(out_file, \"r\") as file:\n",
    "  blif_content = file.read()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0417064b",
   "metadata": {},
   "source": [
    "# Recover Verilog code using codellama"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "64e4a09d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The given BLIF code is a model for a NOT gate. Here's the equivalent Verilog code:\n",
      "```verilog\n",
      "module not_1(a, result);\n",
      "    input a;\n",
      "    output result;\n",
      "    \n",
      "    always @(*) begin\n",
      "        result = !a;\n",
      "    end\n",
      "endmodule\n",
      "```\n",
      "Explanation:\n",
      "\n",
      "* The `not_1` module is declared with an input port `a` and an output port `result`.\n",
      "* The `always` block is used to implement the NOT logic. The `!` operator is used to flip the value of `a`.\n",
      "* The `begin` and `end` keywords are used to define a procedural block, which is necessary for the `always` keyword.\n",
      "* The `@(*)` syntax is used to specify that the block should be triggered by any change in the inputs.\n"
     ]
    }
   ],
   "source": [
    "import ollama\n",
    "\n",
    "response: ollama.ChatResponse = ollama.chat(model='codellama:7b', messages=[\n",
    " {\n",
    "   'role': 'user',\n",
    "   'content': 'Convert the following BLIF code to Verilog (not SystemVerilog). Use only standard Verilog-2001 syntax and keep the code as simple and minimal as possible.\\n```blif\\n' + blif_content + '\\n```'\n",
    " }\n",
    "])\n",
    "\n",
    "print(response.message.content)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "25316b67",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module not_1(a, result);\n",
      "    input a;\n",
      "    output result;\n",
      "    \n",
      "    always @(*) begin\n",
      "        result = !a;\n",
      "    end\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "pattern = r\"```verilog\\s+(.*?)```\"\n",
    "match = re.search(pattern, response.message.content, re.DOTALL)\n",
    "if match:\n",
    "  verilog_code_recovered = match.group(1).strip()\n",
    "  print(verilog_code_recovered)\n",
    "else:\n",
    "  print(\"No matches\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c0102cc4",
   "metadata": {},
   "source": [
    "# Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "a43ce4c6",
   "metadata": {},
   "outputs": [],
   "source": [
    "import subprocess\n",
    "import shutil\n",
    "\n",
    "EQY_PATH = '/Users/gabi/oss-cad-suite/bin/eqy'\n",
    "\n",
    "eqy_testing = False\n",
    "\n",
    "if eqy_testing:\n",
    "  eqy_working_dir = os.path.join(temp_dir, \"eqy_working_dir\")\n",
    "  if os.path.exists(eqy_working_dir):\n",
    "    shutil.rmtree(eqy_working_dir)\n",
    "\n",
    "  result = subprocess.run([EQY_PATH, 'eq_test.eqy', '-d', eqy_working_dir], capture_output=True, text=True)\n",
    "  print(\"Return code:\", result.returncode)\n",
    "  print(\"Output:\\n\", result.stdout)\n",
    "  print(\"Error output:\\n\", result.stderr)\n",
    "\n",
    "  if result.returncode == 0:\n",
    "    print(\"verification PASSED\")\n",
    "  else:\n",
    "    print(\"verification FAILED\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "e3aa7daf",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Return code: 0\n",
      "Output:\n",
      " EQY  6:35:38 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] read_gold: starting process \"yosys -ql /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir/gold.log /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir/gold.ys\"\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] read_gold: finished (returncode=0)\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] read_gate: starting process \"yosys -ql /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir/gate.log /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir/gate.ys\"\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] read_gate: Warning: wire '\\result' is assigned in a block at /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/v_recovered.v:6.9-6.20.\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] read_gate: finished (returncode=0)\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] combine: starting process \"yosys -ql /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir/combine.log /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir/combine.ys\"\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] combine: finished (returncode=0)\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] partition: starting process \"cd /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir; yosys -ql partition.log partition.ys\"\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] partition: finished (returncode=0)\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] run: starting process \"make -C /Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir -f strategies.mk\"\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] run: Running strategy 'simple' on 'not_1.result'..\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] run: Proved equivalence of partition 'not_1.result' using strategy 'simple'\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] run: /Applications/Xcode.app/Contents/Developer/usr/bin/make -f strategies.mk summary\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] run: finished (returncode=0)\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] Successfully proved equivalence of partition not_1.result\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] Successfully proved designs equivalent\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\n",
      "EQY  6:35:39 [/Users/gabi/Documents/hwdecomp-llm/temp_working_dir/eqy_working_dir] DONE (PASS, rc=0)\n",
      "\n",
      "Error output:\n",
      " \n",
      "verification PASSED\n"
     ]
    }
   ],
   "source": [
    "import subprocess\n",
    "import shutil\n",
    "\n",
    "recovered_verilog_code_path = os.path.join(temp_dir, \"v_recovered.v\")\n",
    "with open(recovered_verilog_code_path, \"w\") as f:\n",
    "  f.write(verilog_code_recovered)\n",
    "\n",
    "# Create an eqy file for equivalence checking\n",
    "eqy_content = f\"\"\"\n",
    "[gold]\n",
    "read_verilog {original_verilog_code_path}\n",
    "prep -top {module_name}\n",
    "\n",
    "[gate]\n",
    "read_verilog {recovered_verilog_code_path}\n",
    "prep -top {module_name}\n",
    "\n",
    "[strategy simple]\n",
    "use sby\n",
    "\"\"\"\n",
    "\n",
    "eqy_config_path = os.path.join(temp_dir, \"eqy_config.eqy\")\n",
    "with open(eqy_config_path, \"w\") as f:\n",
    "  f.write(eqy_content)\n",
    "\n",
    "# Run EQY verification\n",
    "\n",
    "eqy_working_dir = os.path.join(temp_dir, \"eqy_working_dir\")\n",
    "if os.path.exists(eqy_working_dir):\n",
    "  shutil.rmtree(eqy_working_dir)\n",
    "\n",
    "result_recovered = subprocess.run([EQY_PATH, eqy_config_path, '-d', eqy_working_dir], capture_output=True, text=True)\n",
    "print(\"Return code:\", result_recovered.returncode)\n",
    "print(\"Output:\\n\", result_recovered.stdout)\n",
    "print(\"Error output:\\n\", result_recovered.stderr)\n",
    "\n",
    "if result_recovered.returncode == 0:\n",
    "  print(\"verification PASSED\")\n",
    "else:\n",
    "  print(\"verification FAILED\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "c870dc49",
   "metadata": {},
   "outputs": [],
   "source": [
    "shutil.rmtree(temp_dir)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
