-- generated by newgenasym Mon Apr 22 15:50:28 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \tbu-p40-g\ is
    port (    
	IN1:       INOUT  STD_LOGIC;    
	IN2:       INOUT  STD_LOGIC;    
	OUT1:      INOUT  STD_LOGIC;    
	OUT2:      INOUT  STD_LOGIC);
end \tbu-p40-g\;
