#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5606fb976900 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v0x5606fb9a4760_0 .var "CLK", 0 0;
v0x5606fb9a4820_0 .var "INSTRUCTION", 31 0;
v0x5606fb9a48e0_0 .net "PC", 31 0, v0x5606fb9a0c90_0;  1 drivers
v0x5606fb9a4980_0 .var "RESET", 0 0;
v0x5606fb9a4a20_0 .var/i "i", 31 0;
v0x5606fb9a4b30 .array "instr_mem", 1023 0, 7 0;
E_0x5606fb9603a0 .event edge, v0x5606fb9a0c90_0;
S_0x5606fb976120 .scope module, "mycpu" "CPU" 2 10, 3 263 0, S_0x5606fb976900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x5606fb9a3780_0 .net "ALUOP", 2 0, v0x5606fb9a0120_0;  1 drivers
v0x5606fb9a3860_0 .net "ALURESULT", 7 0, v0x5606fb99e4f0_0;  1 drivers
v0x5606fb9a3970_0 .net "CLK", 0 0, v0x5606fb9a4760_0;  1 drivers
v0x5606fb9a3a60_0 .net "INSTRUCTION", 31 0, v0x5606fb9a4820_0;  1 drivers
v0x5606fb9a3b20_0 .net "OPERAND1", 7 0, v0x5606fb9a1eb0_0;  1 drivers
v0x5606fb9a3c30_0 .net "OPERAND2", 7 0, v0x5606fb9a20c0_0;  1 drivers
v0x5606fb9a3cd0_0 .net "PC_IN", 31 0, v0x5606fb9a1660_0;  1 drivers
v0x5606fb9a3dc0_0 .net "PC_OUT", 31 0, v0x5606fb9a0c90_0;  alias, 1 drivers
v0x5606fb9a3ed0_0 .net "REG_WRITE_ENABLE", 0 0, v0x5606fb9a0640_0;  1 drivers
v0x5606fb9a3f70_0 .net "RESET", 0 0, v0x5606fb9a4980_0;  1 drivers
v0x5606fb9a4060_0 .var "alu_data1", 7 0;
v0x5606fb9a4120_0 .var "alu_data2", 7 0;
v0x5606fb9a41e0_0 .net "branchControl", 1 0, v0x5606fb9a0200_0;  1 drivers
v0x5606fb9a42f0_0 .net "jumpControl", 0 0, v0x5606fb9a02c0_0;  1 drivers
v0x5606fb9a43e0_0 .net "operandControl", 0 0, v0x5606fb9a0470_0;  1 drivers
v0x5606fb9a4480_0 .net "signControl", 0 0, v0x5606fb9a0580_0;  1 drivers
v0x5606fb9a4520_0 .net "zeroFlag", 0 0, v0x5606fb99e690_0;  1 drivers
E_0x5606fb960520/0 .event edge, v0x5606fb9a20c0_0, v0x5606fb9a0470_0, v0x5606fb9a3a60_0, v0x5606fb9a0580_0;
E_0x5606fb960520/1 .event edge, v0x5606fb9a1eb0_0;
E_0x5606fb960520 .event/or E_0x5606fb960520/0, E_0x5606fb960520/1;
L_0x5606fb9b56f0 .part v0x5606fb9a4820_0, 8, 3;
L_0x5606fb9b57e0 .part v0x5606fb9a4820_0, 16, 3;
L_0x5606fb9b5880 .part v0x5606fb9a4820_0, 24, 3;
L_0x5606fb9b5950 .part v0x5606fb9a4820_0, 8, 8;
L_0x5606fb9b5a50 .part v0x5606fb9a4820_0, 0, 8;
S_0x5606fb974540 .scope module, "u_alu" "aluUnit" 3 334, 3 88 0, S_0x5606fb976120;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x5606fb99e350_0 .net "DATA1", 7 0, v0x5606fb9a4060_0;  1 drivers
v0x5606fb99e430_0 .net "DATA2", 7 0, v0x5606fb9a4120_0;  1 drivers
v0x5606fb99e4f0_0 .var "RESULT", 7 0;
v0x5606fb99e5b0_0 .net "SELECT", 2 0, v0x5606fb9a0120_0;  alias, 1 drivers
v0x5606fb99e690_0 .var "ZERO", 0 0;
L_0x7f33e7967258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5606fb99e7a0_0 .net/2u *"_s0", 2 0, L_0x7f33e7967258;  1 drivers
L_0x7f33e7967330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5606fb99e880_0 .net/2u *"_s12", 2 0, L_0x7f33e7967330;  1 drivers
L_0x7f33e7967378 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5606fb99e960_0 .net/2u *"_s16", 2 0, L_0x7f33e7967378;  1 drivers
L_0x7f33e79673c0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5606fb99ea40_0 .net/2u *"_s20", 2 0, L_0x7f33e79673c0;  1 drivers
L_0x7f33e79672a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5606fb99ebb0_0 .net/2u *"_s4", 2 0, L_0x7f33e79672a0;  1 drivers
L_0x7f33e79672e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5606fb99ec90_0 .net/2u *"_s8", 2 0, L_0x7f33e79672e8;  1 drivers
v0x5606fb99ed70_0 .net "andOut", 7 0, L_0x5606fb9b6cd0;  1 drivers
v0x5606fb99ee30_0 .net "enable_add", 0 0, L_0x5606fb9b5c80;  1 drivers
v0x5606fb99ef00_0 .net "enable_and", 0 0, L_0x5606fb9b5e00;  1 drivers
v0x5606fb99efd0_0 .net "enable_fwd", 0 0, L_0x5606fb9b5be0;  1 drivers
v0x5606fb99f0a0_0 .net "enable_mul", 0 0, L_0x5606fb9b60b0;  1 drivers
v0x5606fb99f170_0 .net "enable_or", 0 0, L_0x5606fb9b5f40;  1 drivers
v0x5606fb99f240_0 .net "enable_shift", 0 0, L_0x5606fb9b61f0;  1 drivers
v0x5606fb99f310_0 .net "fwdOut", 7 0, L_0x5606fb9b6480;  1 drivers
v0x5606fb99f3e0_0 .net "mulOut", 7 0, v0x5606fb99d7b0_0;  1 drivers
v0x5606fb99f4b0_0 .net "orOut", 7 0, L_0x5606fb9b7080;  1 drivers
v0x5606fb99f580_0 .net "shiftOut", 7 0, v0x5606fb99e050_0;  1 drivers
v0x5606fb99f650_0 .net "sum", 7 0, L_0x5606fb9b6880;  1 drivers
E_0x5606fb9600c0/0 .event edge, v0x5606fb99e5b0_0, v0x5606fb96d290_0, v0x5606fb99c020_0, v0x5606fb99c7d0_0;
E_0x5606fb9600c0/1 .event edge, v0x5606fb99cf80_0, v0x5606fb99d7b0_0, v0x5606fb99e050_0;
E_0x5606fb9600c0 .event/or E_0x5606fb9600c0/0, E_0x5606fb9600c0/1;
E_0x5606fb932540 .event edge, v0x5606fb99c020_0;
L_0x5606fb9b5be0 .cmp/eq 3, v0x5606fb9a0120_0, L_0x7f33e7967258;
L_0x5606fb9b5c80 .cmp/eq 3, v0x5606fb9a0120_0, L_0x7f33e79672a0;
L_0x5606fb9b5e00 .cmp/eq 3, v0x5606fb9a0120_0, L_0x7f33e79672e8;
L_0x5606fb9b5f40 .cmp/eq 3, v0x5606fb9a0120_0, L_0x7f33e7967330;
L_0x5606fb9b60b0 .cmp/eq 3, v0x5606fb9a0120_0, L_0x7f33e7967378;
L_0x5606fb9b61f0 .cmp/eq 3, v0x5606fb9a0120_0, L_0x7f33e79673c0;
S_0x5606fb934120 .scope module, "u0" "forwardUnit" 3 105, 3 53 0, S_0x5606fb974540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /INPUT 1 "ENABLE"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x5606fb9821a0_0 .net "DATA2", 7 0, v0x5606fb9a4060_0;  alias, 1 drivers
v0x5606fb9824f0_0 .net "ENABLE", 0 0, L_0x5606fb9b5be0;  alias, 1 drivers
v0x5606fb96d290_0 .net "RESULT", 7 0, L_0x5606fb9b6480;  alias, 1 drivers
L_0x7f33e7967408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb96db50_0 .net/2u *"_s0", 7 0, L_0x7f33e7967408;  1 drivers
L_0x5606fb9b6480 .delay 8 (1,1,1) L_0x5606fb9b6480/d;
L_0x5606fb9b6480/d .functor MUXZ 8, L_0x7f33e7967408, v0x5606fb9a4060_0, L_0x5606fb9b5be0, C4<>;
S_0x5606fb99bc30 .scope module, "u1" "addUnit" 3 106, 3 61 0, S_0x5606fb974540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x5606fb99be00_0 .net "DATA1", 7 0, v0x5606fb9a4060_0;  alias, 1 drivers
v0x5606fb99bec0_0 .net "DATA2", 7 0, v0x5606fb9a4120_0;  alias, 1 drivers
v0x5606fb99bf80_0 .net "ENABLE", 0 0, L_0x5606fb9b5c80;  alias, 1 drivers
v0x5606fb99c020_0 .net "RESULT", 7 0, L_0x5606fb9b6880;  alias, 1 drivers
v0x5606fb99c100_0 .net *"_s0", 7 0, L_0x5606fb9b6770;  1 drivers
L_0x7f33e7967450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb99c230_0 .net/2u *"_s2", 7 0, L_0x7f33e7967450;  1 drivers
L_0x5606fb9b6770 .arith/sum 8, v0x5606fb9a4060_0, v0x5606fb9a4120_0;
L_0x5606fb9b6880 .delay 8 (2,2,2) L_0x5606fb9b6880/d;
L_0x5606fb9b6880/d .functor MUXZ 8, L_0x7f33e7967450, L_0x5606fb9b6770, L_0x5606fb9b5c80, C4<>;
S_0x5606fb99c390 .scope module, "u3" "andUnit" 3 107, 3 70 0, S_0x5606fb974540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x5606fb9b6810 .functor AND 8, v0x5606fb9a4060_0, v0x5606fb9a4120_0, C4<11111111>, C4<11111111>;
v0x5606fb99c560_0 .net "DATA1", 7 0, v0x5606fb9a4060_0;  alias, 1 drivers
v0x5606fb99c670_0 .net "DATA2", 7 0, v0x5606fb9a4120_0;  alias, 1 drivers
v0x5606fb99c730_0 .net "ENABLE", 0 0, L_0x5606fb9b5e00;  alias, 1 drivers
v0x5606fb99c7d0_0 .net "RESULT", 7 0, L_0x5606fb9b6cd0;  alias, 1 drivers
v0x5606fb99c890_0 .net *"_s0", 7 0, L_0x5606fb9b6810;  1 drivers
L_0x7f33e7967498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb99c9c0_0 .net/2u *"_s2", 7 0, L_0x7f33e7967498;  1 drivers
L_0x5606fb9b6cd0 .delay 8 (1,1,1) L_0x5606fb9b6cd0/d;
L_0x5606fb9b6cd0/d .functor MUXZ 8, L_0x7f33e7967498, L_0x5606fb9b6810, L_0x5606fb9b5e00, C4<>;
S_0x5606fb99cb20 .scope module, "u4" "orUnit" 3 108, 3 79 0, S_0x5606fb974540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x5606fb9b7010 .functor OR 8, v0x5606fb9a4060_0, v0x5606fb9a4120_0, C4<00000000>, C4<00000000>;
v0x5606fb99ccf0_0 .net "DATA1", 7 0, v0x5606fb9a4060_0;  alias, 1 drivers
v0x5606fb99cdd0_0 .net "DATA2", 7 0, v0x5606fb9a4120_0;  alias, 1 drivers
v0x5606fb99cee0_0 .net "ENABLE", 0 0, L_0x5606fb9b5f40;  alias, 1 drivers
v0x5606fb99cf80_0 .net "RESULT", 7 0, L_0x5606fb9b7080;  alias, 1 drivers
v0x5606fb99d060_0 .net *"_s0", 7 0, L_0x5606fb9b7010;  1 drivers
L_0x7f33e79674e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb99d190_0 .net/2u *"_s2", 7 0, L_0x7f33e79674e0;  1 drivers
L_0x5606fb9b7080 .delay 8 (1,1,1) L_0x5606fb9b7080/d;
L_0x5606fb9b7080/d .functor MUXZ 8, L_0x7f33e79674e0, L_0x5606fb9b7010, L_0x5606fb9b5f40, C4<>;
S_0x5606fb99d2f0 .scope module, "u5" "mulUnit" 3 109, 3 1 0, S_0x5606fb974540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x5606fb99d570_0 .net "DATA1", 7 0, v0x5606fb9a4060_0;  alias, 1 drivers
v0x5606fb99d650_0 .net "DATA2", 7 0, v0x5606fb9a4120_0;  alias, 1 drivers
v0x5606fb99d710_0 .net "ENABLE", 0 0, L_0x5606fb9b60b0;  alias, 1 drivers
v0x5606fb99d7b0_0 .var "RESULT", 7 0;
v0x5606fb99d890_0 .var/i "i", 31 0;
v0x5606fb99d970_0 .var "temp1", 15 0;
v0x5606fb99da50_0 .var "temp2", 15 0;
E_0x5606fb96e720/0 .event edge, v0x5606fb99d890_0, v0x5606fb9821a0_0, v0x5606fb99bec0_0, v0x5606fb99d970_0;
E_0x5606fb96e720/1 .event edge, v0x5606fb99da50_0, v0x5606fb99d710_0;
E_0x5606fb96e720 .event/or E_0x5606fb96e720/0, E_0x5606fb96e720/1;
S_0x5606fb99dbb0 .scope module, "u6" "shifterUnit" 3 110, 3 26 0, S_0x5606fb974540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x5606fb99dde0_0 .net "DATA1", 7 0, v0x5606fb9a4060_0;  alias, 1 drivers
v0x5606fb99dec0_0 .net "DATA2", 7 0, v0x5606fb9a4120_0;  alias, 1 drivers
v0x5606fb99df80_0 .net "ENABLE", 0 0, L_0x5606fb9b61f0;  alias, 1 drivers
v0x5606fb99e050_0 .var "RESULT", 7 0;
v0x5606fb99e130_0 .var/i "i", 31 0;
v0x5606fb99e210_0 .var "sign", 0 0;
E_0x5606fb970490/0 .event edge, v0x5606fb99df80_0, v0x5606fb9821a0_0, v0x5606fb99e130_0, v0x5606fb99bec0_0;
E_0x5606fb970490/1 .event edge, v0x5606fb99e050_0, v0x5606fb99e210_0;
E_0x5606fb970490 .event/or E_0x5606fb970490/0, E_0x5606fb970490/1;
S_0x5606fb99f750 .scope module, "u_control" "control_unit" 3 307, 3 188 0, S_0x5606fb976120;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode"
    .port_info 1 /OUTPUT 1 "writeEn"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "signControl"
    .port_info 4 /OUTPUT 1 "operandControl"
    .port_info 5 /OUTPUT 2 "branchControl"
    .port_info 6 /OUTPUT 1 "jumpControl"
P_0x5606fb99f8d0 .param/l "OP_ADD" 1 3 201, C4<00000010>;
P_0x5606fb99f910 .param/l "OP_AND" 1 3 203, C4<00000100>;
P_0x5606fb99f950 .param/l "OP_BEQ" 1 3 206, C4<00000111>;
P_0x5606fb99f990 .param/l "OP_BNE" 1 3 210, C4<00001010>;
P_0x5606fb99f9d0 .param/l "OP_J" 1 3 205, C4<00000110>;
P_0x5606fb99fa10 .param/l "OP_LOADI" 1 3 199, C4<00000000>;
P_0x5606fb99fa50 .param/l "OP_MOV" 1 3 200, C4<00000001>;
P_0x5606fb99fa90 .param/l "OP_MUL" 1 3 208, C4<00001000>;
P_0x5606fb99fad0 .param/l "OP_OR" 1 3 204, C4<00000101>;
P_0x5606fb99fb10 .param/l "OP_SHIFT" 1 3 209, C4<00001001>;
P_0x5606fb99fb50 .param/l "OP_SUB" 1 3 202, C4<00000011>;
v0x5606fb9a0120_0 .var "ALUOP", 2 0;
v0x5606fb9a0200_0 .var "branchControl", 1 0;
v0x5606fb9a02c0_0 .var "jumpControl", 0 0;
v0x5606fb9a0390_0 .net "opcode", 7 0, L_0x5606fb9b5a50;  1 drivers
v0x5606fb9a0470_0 .var "operandControl", 0 0;
v0x5606fb9a0580_0 .var "signControl", 0 0;
v0x5606fb9a0640_0 .var "writeEn", 0 0;
E_0x5606fb95ffb0 .event edge, v0x5606fb9a0390_0;
S_0x5606fb9a07e0 .scope module, "u_pc" "ProgramCounter" 3 279, 3 172 0, S_0x5606fb976120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 32 "pc_in"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x5606fb9a0a00_0 .net "CLK", 0 0, v0x5606fb9a4760_0;  alias, 1 drivers
v0x5606fb9a0ae0_0 .net "RESET", 0 0, v0x5606fb9a4980_0;  alias, 1 drivers
v0x5606fb9a0ba0_0 .net "pc_in", 31 0, v0x5606fb9a1660_0;  alias, 1 drivers
v0x5606fb9a0c90_0 .var "pc_out", 31 0;
E_0x5606fb9739d0 .event posedge, v0x5606fb9a0ae0_0, v0x5606fb9a0a00_0;
S_0x5606fb9a0e20 .scope module, "u_pcIncrementer" "pcIncrementer" 3 298, 3 240 0, S_0x5606fb976120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 8 "branchAddress"
    .port_info 2 /INPUT 2 "branch"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 32 "pc_out"
v0x5606fb9a1130_0 .var "PC", 31 0;
v0x5606fb9a1230_0 .net "branch", 1 0, v0x5606fb9a0200_0;  alias, 1 drivers
v0x5606fb9a12f0_0 .net "branchAddress", 7 0, L_0x5606fb9b5950;  1 drivers
v0x5606fb9a13c0_0 .net "jump", 0 0, v0x5606fb9a02c0_0;  alias, 1 drivers
v0x5606fb9a1490_0 .var "offset", 31 0;
v0x5606fb9a15a0_0 .net "pc_in", 31 0, v0x5606fb9a0c90_0;  alias, 1 drivers
v0x5606fb9a1660_0 .var "pc_out", 31 0;
v0x5606fb9a1730_0 .net "zero", 0 0, v0x5606fb99e690_0;  alias, 1 drivers
E_0x5606fb9a1090/0 .event edge, v0x5606fb9a0c90_0, v0x5606fb9a12f0_0, v0x5606fb9a1130_0, v0x5606fb9a1490_0;
E_0x5606fb9a1090/1 .event edge, v0x5606fb9a02c0_0, v0x5606fb9a0200_0, v0x5606fb99e690_0;
E_0x5606fb9a1090 .event/or E_0x5606fb9a1090/0, E_0x5606fb9a1090/1;
S_0x5606fb9a18c0 .scope module, "u_regfile" "reg_file" 3 286, 3 129 0, S_0x5606fb976120;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /INPUT 3 "INADDRESS"
    .port_info 2 /INPUT 3 "OUT1ADDRESS"
    .port_info 3 /INPUT 3 "OUT2ADDRESS"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /OUTPUT 8 "OUT2"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /INPUT 1 "RESET"
    .port_info 8 /INPUT 1 "WRITE"
v0x5606fb9a1c50_0 .net "CLK", 0 0, v0x5606fb9a4760_0;  alias, 1 drivers
v0x5606fb9a1d10_0 .net "IN", 7 0, v0x5606fb99e4f0_0;  alias, 1 drivers
v0x5606fb9a1de0_0 .net "INADDRESS", 2 0, L_0x5606fb9b56f0;  1 drivers
v0x5606fb9a1eb0_0 .var "OUT1", 7 0;
v0x5606fb9a1f90_0 .net "OUT1ADDRESS", 2 0, L_0x5606fb9b57e0;  1 drivers
v0x5606fb9a20c0_0 .var "OUT2", 7 0;
v0x5606fb9a21a0_0 .net "OUT2ADDRESS", 2 0, L_0x5606fb9b5880;  1 drivers
v0x5606fb9a2280_0 .net "RESET", 0 0, v0x5606fb9a4980_0;  alias, 1 drivers
v0x5606fb9a2320_0 .net "WRITE", 0 0, v0x5606fb9a0640_0;  alias, 1 drivers
L_0x7f33e79670a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a23f0_0 .net *"_s14", 23 0, L_0x7f33e79670a8;  1 drivers
L_0x7f33e79670f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a2490_0 .net *"_s19", 23 0, L_0x7f33e79670f0;  1 drivers
L_0x7f33e7967138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a2570_0 .net *"_s24", 23 0, L_0x7f33e7967138;  1 drivers
L_0x7f33e7967180 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a2650_0 .net *"_s29", 23 0, L_0x7f33e7967180;  1 drivers
L_0x7f33e79671c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a2730_0 .net *"_s34", 23 0, L_0x7f33e79671c8;  1 drivers
L_0x7f33e7967210 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a2810_0 .net *"_s39", 23 0, L_0x7f33e7967210;  1 drivers
L_0x7f33e7967018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a28f0_0 .net *"_s4", 23 0, L_0x7f33e7967018;  1 drivers
v0x5606fb9a29d0_0 .var *"_s40", 7 0; Local signal
v0x5606fb9a2ab0_0 .var *"_s41", 7 0; Local signal
L_0x7f33e7967060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606fb9a2b90_0 .net *"_s9", 23 0, L_0x7f33e7967060;  1 drivers
v0x5606fb9a2c70_0 .var/i "counter", 31 0;
v0x5606fb9a2d50_0 .net "r0", 31 0, L_0x5606fb9a4bf0;  1 drivers
v0x5606fb9a2e30_0 .net "r1", 31 0, L_0x5606fb9b4d10;  1 drivers
v0x5606fb9a2f10_0 .net "r2", 31 0, L_0x5606fb9b4e30;  1 drivers
v0x5606fb9a2ff0_0 .net "r3", 31 0, L_0x5606fb9b4f80;  1 drivers
v0x5606fb9a30d0_0 .net "r4", 31 0, L_0x5606fb9b5130;  1 drivers
v0x5606fb9a31b0_0 .net "r5", 31 0, L_0x5606fb9b52d0;  1 drivers
v0x5606fb9a3290_0 .net "r6", 31 0, L_0x5606fb9b5430;  1 drivers
v0x5606fb9a3370_0 .net "r7", 31 0, L_0x5606fb9b5550;  1 drivers
v0x5606fb9a3450 .array "reg_array", 7 0, 7 0;
E_0x5606fb982ad0 .event posedge, v0x5606fb9a0a00_0;
v0x5606fb9a3450_0 .array/port v0x5606fb9a3450, 0;
L_0x5606fb9a4bf0 .concat [ 8 24 0 0], v0x5606fb9a3450_0, L_0x7f33e7967018;
v0x5606fb9a3450_1 .array/port v0x5606fb9a3450, 1;
L_0x5606fb9b4d10 .concat [ 8 24 0 0], v0x5606fb9a3450_1, L_0x7f33e7967060;
v0x5606fb9a3450_2 .array/port v0x5606fb9a3450, 2;
L_0x5606fb9b4e30 .concat [ 8 24 0 0], v0x5606fb9a3450_2, L_0x7f33e79670a8;
v0x5606fb9a3450_3 .array/port v0x5606fb9a3450, 3;
L_0x5606fb9b4f80 .concat [ 8 24 0 0], v0x5606fb9a3450_3, L_0x7f33e79670f0;
v0x5606fb9a3450_4 .array/port v0x5606fb9a3450, 4;
L_0x5606fb9b5130 .concat [ 8 24 0 0], v0x5606fb9a3450_4, L_0x7f33e7967138;
v0x5606fb9a3450_5 .array/port v0x5606fb9a3450, 5;
L_0x5606fb9b52d0 .concat [ 8 24 0 0], v0x5606fb9a3450_5, L_0x7f33e7967180;
v0x5606fb9a3450_6 .array/port v0x5606fb9a3450, 6;
L_0x5606fb9b5430 .concat [ 8 24 0 0], v0x5606fb9a3450_6, L_0x7f33e79671c8;
v0x5606fb9a3450_7 .array/port v0x5606fb9a3450, 7;
L_0x5606fb9b5550 .concat [ 8 24 0 0], v0x5606fb9a3450_7, L_0x7f33e7967210;
    .scope S_0x5606fb9a07e0;
T_0 ;
    %wait E_0x5606fb9739d0;
    %load/vec4 v0x5606fb9a0ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5606fb9a0c90_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5606fb9a0ba0_0;
    %assign/vec4 v0x5606fb9a0c90_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5606fb9a18c0;
T_1 ;
    %wait E_0x5606fb982ad0;
    %load/vec4 v0x5606fb9a1f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5606fb9a3450, 4;
    %store/vec4 v0x5606fb9a29d0_0, 0, 8;
    %pushi/vec4 2, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5606fb9a29d0_0;
    %store/vec4 v0x5606fb9a1eb0_0, 0, 8;
    %load/vec4 v0x5606fb9a21a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5606fb9a3450, 4;
    %store/vec4 v0x5606fb9a2ab0_0, 0, 8;
    %pushi/vec4 2, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5606fb9a2ab0_0;
    %store/vec4 v0x5606fb9a20c0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5606fb9a18c0;
T_2 ;
    %wait E_0x5606fb982ad0;
    %load/vec4 v0x5606fb9a2320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5606fb9a2280_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5606fb9a1d10_0;
    %load/vec4 v0x5606fb9a1de0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x5606fb9a3450, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5606fb9a18c0;
T_3 ;
    %wait E_0x5606fb982ad0;
    %load/vec4 v0x5606fb9a2280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606fb9a2c70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5606fb9a2c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5606fb9a2c70_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x5606fb9a3450, 0, 4;
    %load/vec4 v0x5606fb9a2c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606fb9a2c70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5606fb9a0e20;
T_4 ;
    %wait E_0x5606fb9a1090;
    %delay 1, 0;
    %load/vec4 v0x5606fb9a15a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5606fb9a1130_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5606fb9a12f0_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x5606fb9a12f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5606fb9a1490_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5606fb9a1130_0;
    %load/vec4 v0x5606fb9a1490_0;
    %add;
    %store/vec4 v0x5606fb9a1490_0, 0, 32;
    %load/vec4 v0x5606fb9a13c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x5606fb9a1490_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x5606fb9a1230_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5606fb9a1730_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5606fb9a1490_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x5606fb9a1230_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5606fb9a1730_0;
    %nor/r;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_4.4, 10;
    %load/vec4 v0x5606fb9a1490_0;
    %jmp/1 T_4.5, 10;
T_4.4 ; End of true expr.
    %load/vec4 v0x5606fb9a1130_0;
    %jmp/0 T_4.5, 10;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x5606fb9a1660_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5606fb99f750;
T_5 ;
    %wait E_0x5606fb95ffb0;
    %delay 1, 0;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_5.2, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 4, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_5.4, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.5, 10;
T_5.4 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 5, 0, 8;
    %flag_mov 11, 4;
    %jmp/0 T_5.6, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.7, 11;
T_5.6 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 12, 4;
    %jmp/0 T_5.8, 12;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_5.9, 12;
T_5.8 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 13, 4;
    %jmp/0 T_5.10, 13;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_5.11, 13;
T_5.10 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 8, 0, 8;
    %flag_mov 14, 4;
    %jmp/0 T_5.12, 14;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_5.13, 14;
T_5.12 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 9, 0, 8;
    %flag_mov 15, 4;
    %jmp/0 T_5.14, 15;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.15, 15;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.15, 15;
 ; End of false expr.
    %blend;
T_5.15;
    %jmp/0 T_5.13, 14;
 ; End of false expr.
    %blend;
T_5.13;
    %jmp/0 T_5.11, 13;
 ; End of false expr.
    %blend;
T_5.11;
    %jmp/0 T_5.9, 12;
 ; End of false expr.
    %blend;
T_5.9;
    %jmp/0 T_5.7, 11;
 ; End of false expr.
    %blend;
T_5.7;
    %jmp/0 T_5.5, 10;
 ; End of false expr.
    %blend;
T_5.5;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x5606fb9a0120_0, 0, 3;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 7, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_5.18, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_5.19, 9;
T_5.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.19, 9;
 ; End of false expr.
    %blend;
T_5.19;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0x5606fb9a0200_0, 0, 2;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 6, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0x5606fb9a02c0_0, 0, 1;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x5606fb9a0580_0, 0, 1;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x5606fb9a0470_0, 0, 1;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 1, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 2, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 4, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 5, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 8, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5606fb9a0390_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v0x5606fb9a0640_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5606fb99d2f0;
T_6 ;
    %wait E_0x5606fb96e720;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5606fb99d970_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5606fb99da50_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606fb99d890_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5606fb99d890_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5606fb99d570_0;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %store/vec4 v0x5606fb99da50_0, 0, 16;
    %load/vec4 v0x5606fb99d650_0;
    %load/vec4 v0x5606fb99d890_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5606fb99d970_0;
    %load/vec4 v0x5606fb99da50_0;
    %add;
    %store/vec4 v0x5606fb99d970_0, 0, 16;
T_6.2 ;
    %load/vec4 v0x5606fb99d890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606fb99d890_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0x5606fb99d710_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x5606fb99d970_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0x5606fb99d7b0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5606fb99dbb0;
T_7 ;
    %wait E_0x5606fb970490;
    %load/vec4 v0x5606fb99df80_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x5606fb99dde0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x5606fb99e050_0, 0, 8;
    %load/vec4 v0x5606fb99dde0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5606fb99e210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606fb99e130_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5606fb99e130_0;
    %load/vec4 v0x5606fb99dec0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x5606fb99dec0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %load/vec4 v0x5606fb99e050_0;
    %store/vec4 v0x5606fb99e050_0, 0, 8;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x5606fb99e050_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5606fb99e050_0, 0, 8;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5606fb99e050_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606fb99e050_0, 0, 8;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x5606fb99e210_0;
    %load/vec4 v0x5606fb99e050_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606fb99e050_0, 0, 8;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x5606fb99e050_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5606fb99e050_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5606fb99e050_0, 0, 8;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5606fb99e130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606fb99e130_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5606fb974540;
T_8 ;
    %wait E_0x5606fb932540;
    %load/vec4 v0x5606fb99f650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x5606fb99e690_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5606fb974540;
T_9 ;
    %wait E_0x5606fb9600c0;
    %load/vec4 v0x5606fb99e5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5606fb99e4f0_0, 0, 8;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x5606fb99f310_0;
    %store/vec4 v0x5606fb99e4f0_0, 0, 8;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x5606fb99f650_0;
    %store/vec4 v0x5606fb99e4f0_0, 0, 8;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x5606fb99ed70_0;
    %store/vec4 v0x5606fb99e4f0_0, 0, 8;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5606fb99f4b0_0;
    %store/vec4 v0x5606fb99e4f0_0, 0, 8;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5606fb99f3e0_0;
    %store/vec4 v0x5606fb99e4f0_0, 0, 8;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5606fb99f580_0;
    %store/vec4 v0x5606fb99e4f0_0, 0, 8;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5606fb976120;
T_10 ;
    %wait E_0x5606fb960520;
    %load/vec4 v0x5606fb9a3c30_0;
    %store/vec4 v0x5606fb9a4120_0, 0, 8;
    %load/vec4 v0x5606fb9a43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5606fb9a3a60_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5606fb9a4060_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5606fb9a4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %delay 2, 0;
    %load/vec4 v0x5606fb9a3b20_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x5606fb9a4060_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5606fb9a3b20_0;
    %store/vec4 v0x5606fb9a4060_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5606fb976900;
T_11 ;
    %delay 4, 0;
    %load/vec4 v0x5606fb9a4760_0;
    %inv;
    %store/vec4 v0x5606fb9a4760_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5606fb976900;
T_12 ;
    %wait E_0x5606fb9603a0;
    %load/vec4 v0x5606fb9a48e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5606fb9a4b30, 4;
    %load/vec4 v0x5606fb9a48e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5606fb9a4b30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5606fb9a48e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5606fb9a4b30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5606fb9a48e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5606fb9a4b30, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5606fb9a4820_0, 2;
    %vpi_call 2 29 "$display", "->    Cycle %0d: PC = %0d, Instruction = %b", v0x5606fb9a4a20_0, v0x5606fb9a48e0_0, v0x5606fb9a4820_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5606fb976900;
T_13 ;
    %vpi_call 2 34 "$readmemb", "instr_mem.mem", v0x5606fb9a4b30 {0 0 0};
    %vpi_call 2 45 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5606fb976900 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606fb9a4760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606fb9a4980_0, 0, 1;
    %delay 8, 0;
    %wait E_0x5606fb982ad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606fb9a4980_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5606fb9a4a20_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5606fb9a4a20_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_13.1, 5;
    %wait E_0x5606fb982ad0;
    %load/vec4 v0x5606fb9a4a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5606fb9a4a20_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %delay 10, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu_units2.v";
