{
  "hash": "cefa929c034eb5d9c15c50088235a0093a219687",
  "hash_short": "cefa929c",
  "subject": "x86/mm: Introduce temporary mm structs",
  "body": "Using a dedicated page-table for temporary PTEs prevents other cores\nfrom using - even speculatively - these PTEs, thereby providing two\nbenefits:\n\n(1) Security hardening: an attacker that gains kernel memory writing\n    abilities cannot easily overwrite sensitive data.\n\n(2) Avoiding TLB shootdowns: the PTEs do not need to be flushed in\n    remote page-tables.\n\nTo do so a temporary mm_struct can be used. Mappings which are private\nfor this mm can be set in the userspace part of the address-space.\nDuring the whole time in which the temporary mm is loaded, interrupts\nmust be disabled.\n\nThe first use-case for temporary mm struct, which will follow, is for\npoking the kernel text.\n\n[ Commit message was written by Nadav Amit ]\n\nTested-by: Masami Hiramatsu <mhiramat@kernel.org>\nSigned-off-by: Andy Lutomirski <luto@kernel.org>\nSigned-off-by: Nadav Amit <namit@vmware.com>\nSigned-off-by: Rick Edgecombe <rick.p.edgecombe@intel.com>\nSigned-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>\nReviewed-by: Masami Hiramatsu <mhiramat@kernel.org>\nCc: <akpm@linux-foundation.org>\nCc: <ard.biesheuvel@linaro.org>\nCc: <deneen.t.dock@intel.com>\nCc: <kernel-hardening@lists.openwall.com>\nCc: <kristen@linux.intel.com>\nCc: <linux_dti@icloud.com>\nCc: <will.deacon@arm.com>\nCc: Borislav Petkov <bp@alien8.de>\nCc: Dave Hansen <dave.hansen@intel.com>\nCc: H. Peter Anvin <hpa@zytor.com>\nCc: Kees Cook <keescook@chromium.org>\nCc: Linus Torvalds <torvalds@linux-foundation.org>\nCc: Rik van Riel <riel@surriel.com>\nCc: Thomas Gleixner <tglx@linutronix.de>\nLink: https://lkml.kernel.org/r/20190426001143.4983-4-namit@vmware.com\nSigned-off-by: Ingo Molnar <mingo@kernel.org>",
  "full_message": "x86/mm: Introduce temporary mm structs\n\nUsing a dedicated page-table for temporary PTEs prevents other cores\nfrom using - even speculatively - these PTEs, thereby providing two\nbenefits:\n\n(1) Security hardening: an attacker that gains kernel memory writing\n    abilities cannot easily overwrite sensitive data.\n\n(2) Avoiding TLB shootdowns: the PTEs do not need to be flushed in\n    remote page-tables.\n\nTo do so a temporary mm_struct can be used. Mappings which are private\nfor this mm can be set in the userspace part of the address-space.\nDuring the whole time in which the temporary mm is loaded, interrupts\nmust be disabled.\n\nThe first use-case for temporary mm struct, which will follow, is for\npoking the kernel text.\n\n[ Commit message was written by Nadav Amit ]\n\nTested-by: Masami Hiramatsu <mhiramat@kernel.org>\nSigned-off-by: Andy Lutomirski <luto@kernel.org>\nSigned-off-by: Nadav Amit <namit@vmware.com>\nSigned-off-by: Rick Edgecombe <rick.p.edgecombe@intel.com>\nSigned-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>\nReviewed-by: Masami Hiramatsu <mhiramat@kernel.org>\nCc: <akpm@linux-foundation.org>\nCc: <ard.biesheuvel@linaro.org>\nCc: <deneen.t.dock@intel.com>\nCc: <kernel-hardening@lists.openwall.com>\nCc: <kristen@linux.intel.com>\nCc: <linux_dti@icloud.com>\nCc: <will.deacon@arm.com>\nCc: Borislav Petkov <bp@alien8.de>\nCc: Dave Hansen <dave.hansen@intel.com>\nCc: H. Peter Anvin <hpa@zytor.com>\nCc: Kees Cook <keescook@chromium.org>\nCc: Linus Torvalds <torvalds@linux-foundation.org>\nCc: Rik van Riel <riel@surriel.com>\nCc: Thomas Gleixner <tglx@linutronix.de>\nLink: https://lkml.kernel.org/r/20190426001143.4983-4-namit@vmware.com\nSigned-off-by: Ingo Molnar <mingo@kernel.org>",
  "author_name": "Andy Lutomirski",
  "author_email": "luto@kernel.org",
  "author_date": "Thu Apr 25 17:11:23 2019 -0700",
  "author_date_iso": "2019-04-25T17:11:23-07:00",
  "committer_name": "Ingo Molnar",
  "committer_email": "mingo@kernel.org",
  "committer_date": "Tue Apr 30 12:37:50 2019 +0200",
  "committer_date_iso": "2019-04-30T12:37:50+02:00",
  "files_changed": [
    "arch/x86/include/asm/mmu_context.h"
  ],
  "files_changed_count": 1,
  "stats": [
    {
      "file": "arch/x86/include/asm/mmu_context.h",
      "insertions": 33,
      "deletions": 0
    }
  ],
  "total_insertions": 33,
  "total_deletions": 0,
  "total_changes": 33,
  "parents": [
    "1fd8de46d01d95f875c12684a6a03559831e8b4c"
  ],
  "branches": [
    "* development",
    "master",
    "remotes/origin/HEAD -> origin/master",
    "remotes/origin/master"
  ],
  "tags": [
    "v5.2",
    "v5.2-rc1",
    "v5.2-rc2",
    "v5.2-rc3",
    "v5.2-rc4",
    "v5.2-rc5",
    "v5.2-rc6",
    "v5.2-rc7",
    "v5.3",
    "v5.3-rc1"
  ],
  "is_merge": false,
  "security_info": {
    "cve_ids": [],
    "security_keywords": [
      "hardening"
    ]
  },
  "fix_type": "security",
  "file_results": [
    {
      "file": "arch/x86/include/asm/mmu_context.h",
      "pre_version": false,
      "post_version": true,
      "patch": true
    }
  ]
}