Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: gen_turnos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gen_turnos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gen_turnos"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : gen_turnos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/generadorturnos/selector_arch.vhd" in Library work.
Entity <selector_arch> compiled.
Entity <selector_arch> (Architecture <Behavioral>) compiled.
Compiling vhdl file "G:/generadorturnos/mux7s_arch.vhd" in Library work.
Entity <mux7s_arch> compiled.
Entity <mux7s_arch> (Architecture <Behavioral>) compiled.
Compiling vhdl file "G:/generadorturnos/decoder_arch.vhd" in Library work.
Entity <decoder_arch> compiled.
Entity <decoder_arch> (Architecture <Behavioral>) compiled.
Compiling vhdl file "G:/generadorturnos/Debouncer.vhd" in Library work.
Entity <counters_1> compiled.
Entity <counters_1> (Architecture <archi>) compiled.
Compiling vhdl file "G:/generadorturnos/siete_segmentos.vhd" in Library work.
Entity <siete_segmentos> compiled.
Entity <siete_segmentos> (Architecture <Behavioral>) compiled.
Compiling vhdl file "G:/generadorturnos/tx_arch.vhd" in Library work.
Entity <tx_arch> compiled.
Entity <tx_arch> (Architecture <Behavioral>) compiled.
Compiling vhdl file "G:/generadorturnos/gen_turnos.vhd" in Library work.
Architecture behavioral of Entity gen_turnos is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <gen_turnos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counters_1> in library <work> (architecture <archi>).

Analyzing hierarchy for entity <siete_segmentos> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <tx_arch> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <selector_arch> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux7s_arch> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <decoder_arch> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <gen_turnos> in library <work> (Architecture <behavioral>).
Entity <gen_turnos> analyzed. Unit <gen_turnos> generated.

Analyzing Entity <counters_1> in library <work> (Architecture <archi>).
Entity <counters_1> analyzed. Unit <counters_1> generated.

Analyzing Entity <siete_segmentos> in library <work> (Architecture <Behavioral>).
Entity <siete_segmentos> analyzed. Unit <siete_segmentos> generated.

Analyzing Entity <selector_arch> in library <work> (Architecture <Behavioral>).
Entity <selector_arch> analyzed. Unit <selector_arch> generated.

Analyzing Entity <mux7s_arch> in library <work> (Architecture <Behavioral>).
Entity <mux7s_arch> analyzed. Unit <mux7s_arch> generated.

Analyzing Entity <decoder_arch> in library <work> (Architecture <Behavioral>).
Entity <decoder_arch> analyzed. Unit <decoder_arch> generated.

Analyzing Entity <tx_arch> in library <work> (Architecture <Behavioral>).
Entity <tx_arch> analyzed. Unit <tx_arch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counters_1>.
    Related source file is "G:/generadorturnos/Debouncer.vhd".
    Found 1-bit register for signal <Q>.
    Found 24-bit up counter for signal <counter>.
    Found 25-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 23.
    Found 25-bit comparator greater for signal <counter$cmp_gt0000> created at line 19.
    Found 25-bit comparator less for signal <Q$cmp_lt0000> created at line 23.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <counters_1> synthesized.


Synthesizing Unit <tx_arch>.
    Related source file is "G:/generadorturnos/tx_arch.vhd".
    Found finite state machine <FSM_0> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | clk_enable                (positive)           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx>.
    Found 3-bit up counter for signal <tx_data_counter>.
    Found 8-bit register for signal <tx_data_temp>.
    Found 1-bit 8-to-1 multiplexer for signal <tx_data_temp$mux0000> created at line 39.
    Found 1-bit register for signal <tx_parity_bit>.
    Found 1-bit xor2 for signal <tx_parity_bit$xor0000> created at line 40.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tx_arch> synthesized.


Synthesizing Unit <selector_arch>.
    Related source file is "G:/generadorturnos/selector_arch.vhd".
    Found finite state machine <FSM_1> for signal <ciclos>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | ciclos$cmp_eq0000         (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <salida>.
    Found 18-bit up counter for signal <contador>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <selector_arch> synthesized.


Synthesizing Unit <mux7s_arch>.
    Related source file is "G:/generadorturnos/mux7s_arch.vhd".
Unit <mux7s_arch> synthesized.


Synthesizing Unit <decoder_arch>.
    Related source file is "G:/generadorturnos/decoder_arch.vhd".
    Found 16x8-bit ROM for signal <segment>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder_arch> synthesized.


Synthesizing Unit <siete_segmentos>.
    Related source file is "G:/generadorturnos/siete_segmentos.vhd".
Unit <siete_segmentos> synthesized.


Synthesizing Unit <gen_turnos>.
    Related source file is "G:/generadorturnos/gen_turnos.vhd".
WARNING:Xst:653 - Signal <msj> is used but never assigned. This sourceless signal will be automatically connected to value 01101110.
    Found 4-bit up counter for signal <c_d0>.
    Found 4-bit up counter for signal <c_d1>.
    Found 1-bit register for signal <clk_en>.
    Found 13-bit up counter for signal <counter>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <gen_turnos> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 6
 13-bit up counter                                     : 1
 18-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 6
 1-bit register                                        : 4
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 25-bit comparator greatequal                          : 1
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <sietesegmentos/modulo1/ciclos/FSM> on signal <ciclos[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 1000
 10    | 0100
 11    | 0010
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <tx/tx_state/FSM> on signal <tx_state[1:5]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00001
 data         | 00010
 parity_state | 00100
 stop1        | 01000
 stop2        | 10000
--------------------------
WARNING:Xst:1710 - FF/Latch <tx_data_temp_0> (without init value) has a constant value of 0 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_temp_1> (without init value) has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_temp_2> (without init value) has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_temp_3> (without init value) has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_temp_4> (without init value) has a constant value of 0 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_temp_5> (without init value) has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_temp_6> (without init value) has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_temp_7> (without init value) has a constant value of 0 in block <tx>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 6
 13-bit up counter                                     : 1
 18-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 3
 25-bit comparator greatequal                          : 1
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tx_data_temp_0> in Unit <tx_arch> is equivalent to the following 2 FFs/Latches, which will be removed : <tx_data_temp_4> <tx_data_temp_7> 
INFO:Xst:2261 - The FF/Latch <tx_data_temp_1> in Unit <tx_arch> is equivalent to the following 4 FFs/Latches, which will be removed : <tx_data_temp_2> <tx_data_temp_3> <tx_data_temp_5> <tx_data_temp_6> 
WARNING:Xst:1710 - FF/Latch <tx_data_temp_0> (without init value) has a constant value of 0 in block <tx_arch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_temp_1> (without init value) has a constant value of 1 in block <tx_arch>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <gen_turnos> ...

Optimizing unit <counters_1> ...

Optimizing unit <tx_arch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gen_turnos, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : gen_turnos.ngr
Top Level Output File Name         : gen_turnos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 263
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 56
#      LUT2                        : 13
#      LUT3                        : 10
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 36
#      LUT4_D                      : 3
#      MUXCY                       : 74
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 83
#      FDE                         : 15
#      FDR                         : 33
#      FDRE                        : 35
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       66  out of   4656     1%  
 Number of Slice Flip Flops:             83  out of   9312     0%  
 Number of 4 input LUTs:                131  out of   9312     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.848ns (Maximum Frequency: 146.028MHz)
   Minimum input arrival time before clock: 5.143ns
   Maximum output required time after clock: 8.650ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.848ns (frequency: 146.028MHz)
  Total number of paths / destination ports: 2426 / 199
-------------------------------------------------------------------------
Delay:               6.848ns (Levels of Logic = 13)
  Source:            debouncer/counter_7 (FF)
  Destination:       debouncer/counter_23 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: debouncer/counter_7 to debouncer/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  debouncer/counter_7 (debouncer/counter_7)
     LUT1:I0->O            1   0.704   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<0>_rt (debouncer/Mcompar_Q_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<0> (debouncer/Mcompar_Q_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<1> (debouncer/Mcompar_Q_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<2> (debouncer/Mcompar_Q_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<3> (debouncer/Mcompar_Q_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<4> (debouncer/Mcompar_Q_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<5> (debouncer/Mcompar_Q_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<6> (debouncer/Mcompar_Q_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<7> (debouncer/Mcompar_Q_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<8> (debouncer/Mcompar_Q_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  debouncer/Mcompar_Q_cmp_lt0000_cy<9> (debouncer/Mcompar_Q_cmp_lt0000_cy<9>)
     MUXCY:CI->O           2   0.459   0.526  debouncer/Mcompar_Q_cmp_lt0000_cy<10> (debouncer/Mcompar_Q_cmp_lt0000_cy<10>)
     LUT2:I1->O           24   0.704   1.252  debouncer/counter_and00001 (debouncer/counter_and0000)
     FDRE:R                    0.911          debouncer/counter_0
    ----------------------------------------
    Total                      6.848ns (4.364ns logic, 2.484ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              5.143ns (Levels of Logic = 4)
  Source:            BTN (PAD)
  Destination:       tx/tx_parity_bit (FF)
  Destination Clock: CLK rising

  Data Path: BTN to tx/tx_parity_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  BTN_IBUF (BTN_IBUF)
     LUT3:I0->O            2   0.704   0.482  tx/tx_state_FSM_FFd5-In1 (tx/tx_state_FSM_FFd5-In)
     LUT3_L:I2->LO         1   0.704   0.179  tx/tx_parity_bit_mux0000_SW0 (N16)
     LUT4:I1->O            1   0.704   0.000  tx/tx_parity_bit_mux0000 (tx/tx_parity_bit_mux0000)
     FDE:D                     0.308          tx/tx_parity_bit
    ----------------------------------------
    Total                      5.143ns (3.638ns logic, 1.505ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 285 / 12
-------------------------------------------------------------------------
Offset:              8.650ns (Levels of Logic = 4)
  Source:            sietesegmentos/modulo1/salida_1 (FF)
  Destination:       NUMBER<7> (PAD)
  Source Clock:      CLK rising

  Data Path: sietesegmentos/modulo1/salida_1 to NUMBER<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  sietesegmentos/modulo1/salida_1 (sietesegmentos/modulo1/salida_1)
     LUT4:I0->O            4   0.704   0.666  sietesegmentos/modulo2/numero<0>11 (N01)
     LUT4:I1->O            7   0.704   0.883  sietesegmentos/modulo2/numero<3>1 (sietesegmentos/salidamux<3>)
     LUT4:I0->O            1   0.704   0.420  sietesegmentos/modulo3/Mrom_segment21 (NUMBER_2_OBUF)
     OBUF:I->O                 3.272          NUMBER_2_OBUF (NUMBER<2>)
    ----------------------------------------
    Total                      8.650ns (5.975ns logic, 2.675ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.15 secs
 
--> 

Total memory usage is 266600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

