<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sdram_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sdram_ctrl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sdram_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sdram_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sdram_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sdram_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1702116101" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1702116101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702484173" xil_pn:in_ck="6104437859906087108" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1702484173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_cmd.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_ctrl.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_para.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_rw_data.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_test.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1702396261" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7332342239331855277" xil_pn:start_ts="1702396261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702396261" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7751955527665091221" xil_pn:start_ts="1702396261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702116101" xil_pn:in_ck="-8519038964413660091" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4265999171498961677" xil_pn:start_ts="1702116101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/sdram_pll.v"/>
    </transform>
    <transform xil_pn:end_ts="1702484177" xil_pn:in_ck="6104437859906087108" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1702484177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_cmd.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_ctrl.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_para.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_rw_data.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_test.v"/>
      <outfile xil_pn:name="../../HDL/computer/sdram/sdram_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1702484180" xil_pn:in_ck="-1887590021998048747" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5137759781824639257" xil_pn:start_ts="1702484177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sdram_test_beh.prj"/>
      <outfile xil_pn:name="sdram_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1702484180" xil_pn:in_ck="-4318086541568202587" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2625728355861312547" xil_pn:start_ts="1702484180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sdram_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
