/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/ppe/iota/iota.c $                     */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2017,2024                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#include "iota.h"
#include "iota_ppe42.h"
#include "iota_panic_codes.h"

// Force all kernel variables into .sdata
// Order controlled by linker script
union
{
    uint64_t value;
    struct
    {
        uint32_t upper;
        uint32_t lower;
    };
} ppe42_64bit_timebase __attribute__((section(".sdata.ppe42_64bit_timebase"))) = {0};

uint32_t g_iota_intr_depth_count __attribute__((section(".sdata.g_iota_intr_depth_count"))) = 0;

uint64_t g_iota_execution_stack[IOTA_STACK_DWORD_SIZE] __attribute__((aligned(8))) =
{
    [ 0 ... (IOTA_STACK_DWORD_SIZE - 1) ] = IOTA_STACK_PATTERN
};
uint64_t g_iota_execution_stack_end __attribute__((section(".data.g_iota_execution_stack_end"))) = 0;

// Plugin default functions
iotaTimerFuncPtr g_iota_dec_handler = IOTA_TIMER_HANDLER(__iota_halt);
iotaTimerFuncPtr g_iota_fit_handler = IOTA_TIMER_HANDLER(__iota_halt);
iotaTimerFuncPtr g_iota_machine_check_handler = IOTA_TIMER_HANDLER(__iota_halt);

extern uint32_t G_LOCAL_TIMEBASE_REGISTER __attribute__((section(".sdata")));
uint32_t G_LOCAL_TIMEBASE_REGISTER = LOCAL_TIMEBASE_REGISTER;

#if IOTA_IDLE_TASKS_ENABLE
void _iota_evaluate_idle_tasks()
{
    // Iterate over all idle tasks
    uint32_t idle_task_idx = 0;

    for(; idle_task_idx < g_iota_idle_task_list_size; ++idle_task_idx)
    {
        // Enabled tasks get executed
        if(g_iota_idle_task_list[idle_task_idx].state >= IOTA_IDLE_ENABLED)
        {
            if(g_iota_idle_task_list[idle_task_idx].function == IOTA_NO_TASK)
            {
                // Tried to execute a NULLPTR task
                iota_dead(IOTA_NULLPTR_TASK);
            }

            g_iota_idle_task_list[idle_task_idx].function(idle_task_idx, 0);

#if IOTA_AUTO_DISABLE_IDLE_TASKS
            uint32_t ctx = mfmsr();
            wrteei(0);

            g_iota_idle_task_list[idle_task_idx].state = IOTA_IDLE_DISABLED;

            mtmsr(ctx);
#endif
        }
    }
}
#endif  // IOTA_IDLE_TASKS_ENABLE

#if IOTA_INIT_TASKS_ENABLE
void _iota_run_init_tasks()
{
    int init_task_idx = 0;

    for(; init_task_idx < g_iota_init_task_list_size; ++init_task_idx)
    {
        if(g_iota_init_task_list[init_task_idx] == IOTA_NO_TASK)
        {
            iota_dead(IOTA_NULLPTR_TASK);
        }

        g_iota_init_task_list[init_task_idx]();
    }
}
#endif

extern void main(void);

void _iota_machine_check_handler()
{
#if ENABLE_MACHINE_CHECK_HANDLER
#if defined __PPE_PGPE || __PPE_XGPE
    asm volatile ("b __special_machine_check_handler");
#else
    g_iota_machine_check_handler();
#endif
#else
    asm volatile ("tw 31, 0, 0");
#endif
}

void _iota_boot()
{
    mtdbcr(PPE42_DBCR_INITIAL);

    // Disable timer interrupts
    mttcr(0);

    g_iota_intr_depth_count = 0;

    mtmsr(IOTA_INITIAL_MSR);
    // ext intr should be masked at this point

    __hwmacro_setup(); // Configures external interrupt registers

    main();
}

void iota_run()
{
    mtmsr(IOTA_DEFAULT_MSR);
#if IOTA_INIT_TASKS_ENABLE
    _iota_run_init_tasks();
#endif

    wrteei(1);

    while(1)
    {
        // Put PPE into wait mode (idle)
        ppe_idle();
        // Execution continues here after an external or FIT interrupt
#if IOTA_IDLE_TASKS_ENABLE
        // Run any enabled idle tasks
        _iota_evaluate_idle_tasks();
#endif
    }
}

#if IOTA_IDLE_TASKS_ENABLE
void iota_set_idle_task_state(uint32_t state, uint32_t idle_task_idx)
{
    if(idle_task_idx < g_iota_idle_task_list_size)
    {
        // Ignore any task entries which have no task assigned...
        if(g_iota_idle_task_list[idle_task_idx].function != IOTA_NO_TASK)
        {
            // Setting/changing an idle task enable needs to be done atomically
            uint32_t ctx = mfmsr();
            wrteei(0);

            g_iota_idle_task_list[idle_task_idx].state = state;

            mtmsr(ctx);
        }
    }
}
#endif

void _iota_schedule(uint32_t schedule_reason)
{
    ++g_iota_intr_depth_count;
    // stack check
    uint32_t stack_ptr;
    asm volatile ("mr %0,1":"=r"(stack_ptr)::);

    if(stack_ptr <= (uint32_t)g_iota_execution_stack)
    {
        iota_dead(IOTA_MACHINE_STATE_STACK_OVERFLOW);
    }

    // Call appropriate interrupt handler here
    switch(schedule_reason)
    {
        case _IOTA_SCHEDULE_REASON_EXT:
            {
                uint32_t task_idx = __ext_irq_handler();

                if(g_iota_task_list[task_idx] != IOTA_NO_TASK)
                {
                    mtmsr(IOTA_DEFAULT_MSR);
                    g_iota_task_list[task_idx]();
                    // Interrupts are disabled once the task returns
                    wrteei(0);
                    __ext_irq_resume();
                }
                else
                {
                    iota_dead(IOTA_NULLPTR_TASK);
                }
            }

            break;

#if ENABLE_DEC_TIMER

        case _IOTA_SCHEDULE_REASON_DEC:
            mtspr(SPRN_TSR, TSR_DIS); // write 1 to clear
            g_iota_dec_handler();
            break;
#endif

#if ENABLE_FIT_TIMER

        case _IOTA_SCHEDULE_REASON_FIT:
            mtspr(SPRN_TSR, TSR_FIS); // write 1 to clear
            g_iota_fit_handler();
            break;
#endif

    }

    wrteei(0);

    // Check execution stack integrity
    if(g_iota_execution_stack[0] != IOTA_STACK_PATTERN)
    {
        iota_dead(IOTA_EXECUTION_STACK_OVERFLOW);
    }

    if(g_iota_intr_depth_count != 0)
    {
        g_iota_intr_depth_count--;
    }
    else
    {
        iota_dead(IOTA_MACHINE_STATE_STACK_UNDERFLOW);
    }
}

// Assumption is that this is called more frequently than
// the local time base hw register rolls over.
uint64_t pk_timebase_get()
{
    uint32_t hw_timebase = in64(G_LOCAL_TIMEBASE_REGISTER) >> 32;

    if(ppe42_64bit_timebase.lower > hw_timebase)
    {
        ++ppe42_64bit_timebase.upper;
    }

    ppe42_64bit_timebase.lower = hw_timebase;
    return ppe42_64bit_timebase.value;
}
#if defined __PPE_PGPE || __PPE_XGPE
uint32_t G_pib_reset_flag = 0;

void
__ppe42_pib_reset_handler()
{
    uint32_t srr1  = mfspr(SPRN_SRR1);

    if ((srr1 & MSR_SIBRC) == MSR_SIBRC)
    {
        // if already waited for pib to reset, panic as still fail
        if (G_pib_reset_flag == 10 )
        {
            G_pib_reset_flag = 0;
            iota_halt();
        }

        // note pib reset is being detected
        // this flag will be cleared by fit timer if pib reset recovers
        G_pib_reset_flag++;

        // DELAY to wait pib reset to complete
        volatile uint32_t loop;

        for(loop = 0; loop < 6400; loop++);
    }
    else
    {
        g_iota_machine_check_handler();
    }

}
#endif
