

================================================================
== Vitis HLS Report for 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'
================================================================
* Date:           Mon Nov 11 16:41:46 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|    47717|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       81|     -|
|Register             |        -|      -|      645|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      645|    47798|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       11|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln333_fu_183_p2               |         +|   0|  0|    70|          63|           1|
    |add_ln335_fu_242_p2               |         +|   0|  0|    38|          31|           1|
    |j_1_fu_236_p2                     |         +|   0|  0|     9|           2|           1|
    |and_ln183_1_fu_363_p2             |       and|   0|  0|   511|         512|         512|
    |and_ln183_2_fu_418_p2             |       and|   0|  0|   511|         512|         512|
    |and_ln183_3_fu_473_p2             |       and|   0|  0|   511|         512|         512|
    |and_ln183_4_fu_528_p2             |       and|   0|  0|   511|         512|         512|
    |and_ln183_5_fu_583_p2             |       and|   0|  0|   511|         512|         512|
    |and_ln183_6_fu_638_p2             |       and|   0|  0|   511|         512|         512|
    |and_ln183_7_fu_693_p2             |       and|   0|  0|   511|         512|         512|
    |and_ln183_fu_308_p2               |       and|   0|  0|   511|         512|         512|
    |and_ln333_fu_206_p2               |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|     2|           1|           1|
    |icmp_ln333_fu_175_p2              |      icmp|   0|  0|    70|          63|          63|
    |icmp_ln335_fu_189_p2              |      icmp|   0|  0|    38|          31|          31|
    |icmp_ln339_fu_200_p2              |      icmp|   0|  0|    10|           2|           3|
    |icmp_ln348_fu_230_p2              |      icmp|   0|  0|     9|           2|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|     2|           1|           1|
    |or_ln183_10_fu_544_p2             |        or|   0|  0|   511|         512|         512|
    |or_ln183_11_fu_599_p2             |        or|   0|  0|   511|         512|         512|
    |or_ln183_12_fu_654_p2             |        or|   0|  0|   511|         512|         512|
    |or_ln183_13_fu_709_p2             |        or|   0|  0|   511|         512|         512|
    |or_ln183_7_fu_379_p2              |        or|   0|  0|   511|         512|         512|
    |or_ln183_8_fu_434_p2              |        or|   0|  0|   511|         512|         512|
    |or_ln183_9_fu_489_p2              |        or|   0|  0|   511|         512|         512|
    |or_ln183_fu_324_p2                |        or|   0|  0|   511|         512|         512|
    |or_ln335_fu_212_p2                |        or|   0|  0|     2|           1|           1|
    |select_ln335_1_fu_218_p3          |    select|   0|  0|     2|           1|           1|
    |select_ln335_2_fu_248_p3          |    select|   0|  0|    31|           1|           1|
    |select_ln335_fu_274_p3            |    select|   0|  0|   428|           1|           1|
    |shl_ln183_10_fu_571_p2            |       shl|   0|  0|  2171|          32|         512|
    |shl_ln183_11_fu_593_p2            |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_12_fu_626_p2            |       shl|   0|  0|  2171|          32|         512|
    |shl_ln183_13_fu_648_p2            |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_14_fu_681_p2            |       shl|   0|  0|  2171|          32|         512|
    |shl_ln183_15_fu_703_p2            |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_1_fu_318_p2             |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_2_fu_351_p2             |       shl|   0|  0|  2171|          32|         512|
    |shl_ln183_3_fu_373_p2             |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_4_fu_406_p2             |       shl|   0|  0|  2171|          32|         512|
    |shl_ln183_5_fu_428_p2             |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_6_fu_461_p2             |       shl|   0|  0|  2171|          32|         512|
    |shl_ln183_7_fu_483_p2             |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_8_fu_516_p2             |       shl|   0|  0|  2171|          32|         512|
    |shl_ln183_9_fu_538_p2             |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_fu_296_p2               |       shl|   0|  0|  2171|          32|         512|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    |xor_ln183_1_fu_357_p2             |       xor|   0|  0|   511|         512|           2|
    |xor_ln183_2_fu_412_p2             |       xor|   0|  0|   511|         512|           2|
    |xor_ln183_3_fu_467_p2             |       xor|   0|  0|   511|         512|           2|
    |xor_ln183_4_fu_522_p2             |       xor|   0|  0|   511|         512|           2|
    |xor_ln183_5_fu_577_p2             |       xor|   0|  0|   511|         512|           2|
    |xor_ln183_6_fu_632_p2             |       xor|   0|  0|   511|         512|           2|
    |xor_ln183_7_fu_687_p2             |       xor|   0|  0|   511|         512|           2|
    |xor_ln183_fu_302_p2               |       xor|   0|  0|   511|         512|           2|
    |xor_ln333_fu_194_p2               |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0| 47717|       16843|       16512|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |cMemory_blk_n            |   9|          2|    1|          2|
    |cPipes_0_blk_n           |   9|          2|    1|          2|
    |indvar_flatten11_fu_116  |   9|          2|   63|        126|
    |indvar_flatten_fu_112    |   9|          2|   31|         62|
    |j_fu_104                 |   9|          2|    2|          4|
    |p_lcssa9_fu_108          |   9|          2|  512|       1024|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  613|       1226|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |bound_cast_reg_754       |   30|   0|   31|          1|
    |empty_reg_767            |    1|   0|    1|          0|
    |icmp_ln348_reg_779       |    1|   0|    1|          0|
    |indvar_flatten11_fu_116  |   63|   0|   63|          0|
    |indvar_flatten_fu_112    |   31|   0|   31|          0|
    |j_fu_104                 |    2|   0|    2|          0|
    |or_ln335_reg_762         |    1|   0|    1|          0|
    |p_lcssa9_fu_108          |  512|   0|  512|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  645|   0|  646|          1|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1|  return value|
|cPipes_0_dout            |   in|  256|     ap_fifo|                                                                 cPipes_0|       pointer|
|cPipes_0_num_data_valid  |   in|    3|     ap_fifo|                                                                 cPipes_0|       pointer|
|cPipes_0_fifo_cap        |   in|    3|     ap_fifo|                                                                 cPipes_0|       pointer|
|cPipes_0_empty_n         |   in|    1|     ap_fifo|                                                                 cPipes_0|       pointer|
|cPipes_0_read            |  out|    1|     ap_fifo|                                                                 cPipes_0|       pointer|
|cMemory_din              |  out|  512|     ap_fifo|                                                                  cMemory|       pointer|
|cMemory_num_data_valid   |   in|    7|     ap_fifo|                                                                  cMemory|       pointer|
|cMemory_fifo_cap         |   in|    7|     ap_fifo|                                                                  cMemory|       pointer|
|cMemory_full_n           |   in|    1|     ap_fifo|                                                                  cMemory|       pointer|
|cMemory_write            |  out|    1|     ap_fifo|                                                                  cMemory|       pointer|
|bound4                   |   in|   63|     ap_none|                                                                   bound4|        scalar|
|bound                    |   in|   30|     ap_none|                                                                    bound|        scalar|
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

