// Seed: 452620973
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply0 module_0,
    output uwire id_6,
    input supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    output supply0 id_10
);
  wire id_12;
  wire id_13;
  assign module_1.id_4 = 0;
  wire id_14;
endmodule
module module_1 #(
    parameter id_10 = 32'd35,
    parameter id_8  = 32'd82
) (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri id_5,
    output wand id_6,
    output supply0 id_7,
    input tri _id_8,
    output supply1 id_9,
    input wire _id_10,
    input tri id_11,
    output uwire id_12
);
  wire [id_10 : id_8] id_14;
  logic [1 : 1] id_15;
  ;
  parameter id_16 = 1 * 1 - -1;
  logic [7:0] id_17, id_18, id_19;
  assign id_17 = id_16;
  supply0 id_20 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_7,
      id_4,
      id_5,
      id_11,
      id_2,
      id_0,
      id_12
  );
  assign id_18[-1] = 1 < -1;
endmodule
