// Seed: 2525303058
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri1 id_2;
  input wire id_1;
  logic id_4;
  ;
  assign module_1.id_17 = 0;
  logic [1 : 1] id_5;
  assign id_2 = -1;
endmodule
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor module_1,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output logic id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input tri id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wire id_15,
    input supply1 id_16,
    input supply1 id_17
);
  always
  fork
    id_7 <= id_9;
    id_7 = -1;
    id_7 <= id_15;
  join
  logic id_19 = id_4;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
endmodule
