#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9a6bc00710 .scope module, "Alu_RISC" "Alu_RISC" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "alu_zero_flag"
    .port_info 1 /OUTPUT 8 "alu_out"
    .port_info 2 /INPUT 8 "data_1"
    .port_info 3 /INPUT 8 "data_2"
    .port_info 4 /INPUT 8 "sel"
P_0x7f9a6c800000 .param/l "ADD" 0 2 6, C4<00000001>;
P_0x7f9a6c800040 .param/l "ADDI" 0 2 7, C4<00000010>;
P_0x7f9a6c800080 .param/l "AND" 0 2 17, C4<00001011>;
P_0x7f9a6c8000c0 .param/l "ANDI" 0 2 18, C4<00001100>;
P_0x7f9a6c800100 .param/l "BRNZ" 0 2 40, C4<00100000>;
P_0x7f9a6c800140 .param/l "BRZ" 0 2 39, C4<00011111>;
P_0x7f9a6c800180 .param/l "DEC" 0 2 10, C4<00000101>;
P_0x7f9a6c8001c0 .param/l "HALT" 0 2 41, C4<11111111>;
P_0x7f9a6c800200 .param/l "INC" 0 2 9, C4<00000100>;
P_0x7f9a6c800240 .param/l "J" 0 2 34, C4<00011010>;
P_0x7f9a6c800280 .param/l "JAL" 0 2 36, C4<00011100>;
P_0x7f9a6c8002c0 .param/l "JR" 0 2 35, C4<00011011>;
P_0x7f9a6c800300 .param/l "JRAL" 0 2 37, C4<00011101>;
P_0x7f9a6c800340 .param/l "LD" 0 2 29, C4<00010110>;
P_0x7f9a6c800380 .param/l "LDR" 0 2 30, C4<00010111>;
P_0x7f9a6c8003c0 .param/l "LI" 0 2 28, C4<00010101>;
P_0x7f9a6c800400 .param/l "MOD" 0 2 11, C4<00000110>;
P_0x7f9a6c800440 .param/l "MOVE" 0 2 12, C4<00000111>;
P_0x7f9a6c800480 .param/l "NAND" 0 2 21, C4<00001111>;
P_0x7f9a6c8004c0 .param/l "NANDI" 0 2 23, C4<00010000>;
P_0x7f9a6c800500 .param/l "NOP" 0 2 5, C4<00000000>;
P_0x7f9a6c800540 .param/l "NOR" 0 2 24, C4<00010001>;
P_0x7f9a6c800580 .param/l "NORI" 0 2 25, C4<00010010>;
P_0x7f9a6c8005c0 .param/l "OR" 0 2 19, C4<00001101>;
P_0x7f9a6c800600 .param/l "ORI" 0 2 20, C4<00001110>;
P_0x7f9a6c800640 .param/l "SGT" 0 2 16, C4<00001010>;
P_0x7f9a6c800680 .param/l "SKIP" 0 2 38, C4<00011110>;
P_0x7f9a6c8006c0 .param/l "SLT" 0 2 15, C4<00001001>;
P_0x7f9a6c800700 .param/l "ST" 0 2 32, C4<00011000>;
P_0x7f9a6c800740 .param/l "STR" 0 2 33, C4<00011001>;
P_0x7f9a6c800780 .param/l "SUB" 0 2 8, C4<00000011>;
P_0x7f9a6c8007c0 .param/l "SWAP" 0 2 14, C4<00001000>;
P_0x7f9a6c800800 .param/l "XOR" 0 2 26, C4<00010011>;
P_0x7f9a6c800840 .param/l "XORI" 0 2 27, C4<00010100>;
P_0x7f9a6c800880 .param/l "op_size" 0 2 3, +C4<00000000000000000000000000001000>;
P_0x7f9a6c8008c0 .param/l "word_size" 0 2 2, +C4<00000000000000000000000000001000>;
v0x7f9a6bc01430_0 .var "alu_out", 7 0;
v0x7f9a6bc114f0_0 .net "alu_zero_flag", 0 0, L_0x7f9a6bc11870;  1 drivers
o0x10f853068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f9a6bc11590_0 .net "data_1", 7 0, o0x10f853068;  0 drivers
o0x10f853098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f9a6bc11650_0 .net "data_2", 7 0, o0x10f853098;  0 drivers
o0x10f8530c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f9a6bc11700_0 .net "sel", 7 0, o0x10f8530c8;  0 drivers
E_0x7f9a6bc013f0 .event edge, v0x7f9a6bc11650_0, v0x7f9a6bc11590_0, v0x7f9a6bc11700_0;
L_0x7f9a6bc11870 .reduce/nor v0x7f9a6bc01430_0;
    .scope S_0x7f9a6bc00710;
T_0 ;
    %wait E_0x7f9a6bc013f0;
    %load/vec4 v0x7f9a6bc11700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.1 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %add;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.2 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %add;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.3 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %load/vec4 v0x7f9a6bc11590_0;
    %sub;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.4 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %and;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.5 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.6 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.7 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.8 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.9 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %load/vec4 v0x7f9a6bc11590_0;
    %mod;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.10 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %load/vec4 v0x7f9a6bc11590_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.11 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.12 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %and;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.13 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %and;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.14 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %or;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.15 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %or;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.16 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %and;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.17 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %and;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.18 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %or;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.19 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %or;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.20 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %xor;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.21 ;
    %load/vec4 v0x7f9a6bc11590_0;
    %load/vec4 v0x7f9a6bc11650_0;
    %xor;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.22 ;
    %load/vec4 v0x7f9a6bc11650_0;
    %load/vec4 v0x7f9a6bc11590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x7f9a6bc01430_0, 0, 8;
    %jmp T_0.24;
T_0.24 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Alu_RISC.v";
