# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_13.srcs/sources_1/ip/vio_0/sim/vio_0.v" \
"../../../../project_13.srcs/sources_1/new/ALU.v" \
"../../../../project_13.srcs/sources_1/new/Main_ALU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
