
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093297    0.000753    0.434905 v fanout67/A (sg13g2_buf_1)
     5    0.024770    0.083091    0.142588    0.577493 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.083130    0.001661    0.579155 v _202_/A (sg13g2_xor2_1)
     2    0.010542    0.048599    0.111305    0.690460 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048606    0.000606    0.691066 v _204_/A (sg13g2_xor2_1)
     1    0.001922    0.024756    0.059446    0.750512 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024756    0.000073    0.750585 v _297_/D (sg13g2_dfrbpq_1)
                                              0.750585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399749   clock uncertainty
                                  0.000000    0.399749   clock reconvergence pessimism
                                 -0.035096    0.364653   library hold time
                                              0.364653   data required time
---------------------------------------------------------------------------------------------
                                              0.364653   data required time
                                             -0.750585   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385932   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093297    0.000753    0.434905 v fanout67/A (sg13g2_buf_1)
     5    0.024770    0.083091    0.142588    0.577493 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.083135    0.001755    0.579248 v _201_/A (sg13g2_and2_1)
     1    0.004153    0.024096    0.092125    0.671373 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024097    0.000165    0.671538 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015027    0.103669    0.092100    0.763638 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103683    0.001011    0.764649 ^ _208_/B (sg13g2_xor2_1)
     1    0.002680    0.027060    0.078265    0.842914 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027060    0.000195    0.843109 v _298_/D (sg13g2_dfrbpq_1)
                                              0.843109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    0.149763 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399763   clock uncertainty
                                  0.000000    0.399763   clock reconvergence pessimism
                                 -0.035826    0.363937   library hold time
                                              0.363937   data required time
---------------------------------------------------------------------------------------------
                                              0.363937   data required time
                                             -0.843109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479171   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002046    0.021013    0.171668    0.321006 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021014    0.000077    0.321083 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019222    0.096755    0.408526    0.729609 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096775    0.001355    0.730963 ^ fanout77/A (sg13g2_buf_8)
     6    0.036697    0.033749    0.106893    0.837857 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033755    0.000869    0.838725 ^ _128_/A (sg13g2_inv_2)
     5    0.028715    0.052375    0.054703    0.893428 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.052457    0.001754    0.895182 v _293_/D (sg13g2_dfrbpq_2)
                                              0.895182   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399339   clock uncertainty
                                  0.000000    0.399339   clock reconvergence pessimism
                                 -0.044024    0.355315   library hold time
                                              0.355315   data required time
---------------------------------------------------------------------------------------------
                                              0.355315   data required time
                                             -0.895182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539867   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002046    0.021013    0.171668    0.321006 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021014    0.000077    0.321083 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019222    0.096755    0.408526    0.729609 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096775    0.001355    0.730963 ^ fanout77/A (sg13g2_buf_8)
     6    0.036697    0.033749    0.106893    0.837857 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033903    0.002194    0.840051 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003052    0.033471    0.062909    0.902960 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.033471    0.000200    0.903160 v _294_/D (sg13g2_dfrbpq_1)
                                              0.903160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399501   clock uncertainty
                                  0.000000    0.399501   clock reconvergence pessimism
                                 -0.037837    0.361664   library hold time
                                              0.361664   data required time
---------------------------------------------------------------------------------------------
                                              0.361664   data required time
                                             -0.903160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541495   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002745    0.023399    0.163927    0.313444 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023399    0.000157    0.313601 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068199    0.386146    0.699748 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068201    0.000440    0.700187 ^ fanout55/A (sg13g2_buf_8)
     8    0.042808    0.035135    0.094978    0.795165 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035850    0.003742    0.798907 ^ _195_/B (sg13g2_xor2_1)
     2    0.010844    0.048913    0.088183    0.887091 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.048925    0.000731    0.887822 v _196_/B (sg13g2_xor2_1)
     1    0.002159    0.025724    0.055626    0.943448 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025724    0.000079    0.943527 v _295_/D (sg13g2_dfrbpq_2)
                                              0.943527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399456   clock uncertainty
                                  0.000000    0.399456   clock reconvergence pessimism
                                 -0.035417    0.364039   library hold time
                                              0.364039   data required time
---------------------------------------------------------------------------------------------
                                              0.364039   data required time
                                             -0.943527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579488   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002745    0.023399    0.163927    0.313444 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023399    0.000157    0.313601 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068199    0.386146    0.699748 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068201    0.000440    0.700187 ^ fanout55/A (sg13g2_buf_8)
     8    0.042808    0.035135    0.094978    0.795165 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035226    0.001027    0.796192 ^ _199_/B (sg13g2_xnor2_1)
     2    0.011934    0.080230    0.094515    0.890707 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.080237    0.000621    0.891328 v _200_/B (sg13g2_xor2_1)
     1    0.003584    0.029247    0.074325    0.965653 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.029247    0.000232    0.965886 v _296_/D (sg13g2_dfrbpq_1)
                                              0.965886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399766   clock uncertainty
                                  0.000000    0.399766   clock reconvergence pessimism
                                 -0.036519    0.363247   library hold time
                                              0.363247   data required time
---------------------------------------------------------------------------------------------
                                              0.363247   data required time
                                             -0.965886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602639   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    0.149763 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.009595    0.038102    0.177543    0.327306 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.038112    0.000585    0.327891 v fanout61/A (sg13g2_buf_2)
     5    0.034182    0.065165    0.113089    0.440980 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.065309    0.002669    0.443649 v _182_/A (sg13g2_nand2_1)
     1    0.006124    0.039936    0.052791    0.496441 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.039937    0.000386    0.496826 ^ _217_/A (sg13g2_nor3_1)
     1    0.005106    0.031838    0.046360    0.543187 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.031839    0.000373    0.543559 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003236    0.044348    0.079299    0.622858 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044349    0.000217    0.623075 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.368089    0.991165 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    0.991312 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.018342 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.018473 v _301_/D (sg13g2_dfrbpq_1)
                                              1.018473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399517   clock uncertainty
                                  0.000000    0.399517   clock reconvergence pessimism
                                 -0.032404    0.367114   library hold time
                                              0.367114   data required time
---------------------------------------------------------------------------------------------
                                              0.367114   data required time
                                             -1.018473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651359   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030449    0.002848    0.419597 ^ _140_/B (sg13g2_nor2_2)
     5    0.019573    0.038951    0.047493    0.467091 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039000    0.001156    0.468247 v _144_/A (sg13g2_nand2_1)
     2    0.008213    0.045217    0.050360    0.518607 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045229    0.000571    0.519179 ^ _212_/B (sg13g2_nor2_1)
     2    0.013362    0.052227    0.061666    0.580845 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.052269    0.001214    0.582059 v _213_/C (sg13g2_nand3_1)
     2    0.010868    0.057123    0.075089    0.657148 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057142    0.000823    0.657972 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002260    0.030116    0.060102    0.718074 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030116    0.000147    0.718221 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001864    0.033816    0.368304    1.086526 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033816    0.000069    1.086595 v _300_/D (sg13g2_dfrbpq_1)
                                              1.086595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399288   clock uncertainty
                                  0.000000    0.399288   clock reconvergence pessimism
                                 -0.037948    0.361341   library hold time
                                              0.361341   data required time
---------------------------------------------------------------------------------------------
                                              0.361341   data required time
                                             -1.086595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725254   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065938    0.001261    1.097872 v _129_/A (sg13g2_inv_1)
     1    0.005913    0.039712    0.049350    1.147222 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039713    0.000244    1.147466 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399339   clock uncertainty
                                  0.000000    0.399339   clock reconvergence pessimism
                                 -0.105800    0.293538   library removal time
                                              0.293538   data required time
---------------------------------------------------------------------------------------------
                                              0.293538   data required time
                                             -1.147466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853928   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093297    0.000753    0.434905 v fanout67/A (sg13g2_buf_1)
     5    0.024770    0.083091    0.142588    0.577493 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.083135    0.001755    0.579248 v _201_/A (sg13g2_and2_1)
     1    0.004153    0.024096    0.092125    0.671373 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024097    0.000165    0.671538 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015027    0.103669    0.092100    0.763638 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103679    0.000868    0.764507 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006274    0.049650    0.088848    0.853355 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.049657    0.000478    0.853833 v _211_/A (sg13g2_xnor2_1)
     1    0.001897    0.027888    0.063810    0.917642 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027888    0.000071    0.917714 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001530    0.032850    0.365908    1.283621 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.032850    0.000060    1.283682 v _299_/D (sg13g2_dfrbpq_2)
                                              1.283682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399780   clock uncertainty
                                  0.000000    0.399780   clock reconvergence pessimism
                                 -0.037732    0.362049   library hold time
                                              0.362049   data required time
---------------------------------------------------------------------------------------------
                                              0.362049   data required time
                                             -1.283682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921633   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029934    0.001842    1.197255 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031910    0.037136    1.234391 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031920    0.000432    1.234823 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.234823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399501   clock uncertainty
                                  0.000000    0.399501   clock reconvergence pessimism
                                 -0.103572    0.295930   library removal time
                                              0.295930   data required time
---------------------------------------------------------------------------------------------
                                              0.295930   data required time
                                             -1.234823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.938893   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030141    0.002853    1.198267 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031727    0.037129    1.235396 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031740    0.000225    1.235621 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399766   clock uncertainty
                                  0.000000    0.399766   clock reconvergence pessimism
                                 -0.103531    0.296235   library removal time
                                              0.296235   data required time
---------------------------------------------------------------------------------------------
                                              0.296235   data required time
                                             -1.235621   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939386   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029907    0.001677    1.197091 v _291_/A (sg13g2_inv_1)
     1    0.006145    0.033887    0.038696    1.235787 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033897    0.000455    1.236242 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399288   clock uncertainty
                                  0.000000    0.399288   clock reconvergence pessimism
                                 -0.104164    0.295124   library removal time
                                              0.295124   data required time
---------------------------------------------------------------------------------------------
                                              0.295124   data required time
                                             -1.236242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.941118   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030131    0.002811    1.198225 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033644    0.038637    1.236862 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033647    0.000249    1.237111 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399780   clock uncertainty
                                  0.000000    0.399780   clock reconvergence pessimism
                                 -0.104027    0.295754   library removal time
                                              0.295754   data required time
---------------------------------------------------------------------------------------------
                                              0.295754   data required time
                                             -1.237111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.941357   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030111    0.002723    1.198137 v _286_/A (sg13g2_inv_1)
     1    0.006341    0.034680    0.039330    1.237467 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034691    0.000485    1.237952 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399456   clock uncertainty
                                  0.000000    0.399456   clock reconvergence pessimism
                                 -0.104321    0.295134   library removal time
                                              0.295134   data required time
---------------------------------------------------------------------------------------------
                                              0.295134   data required time
                                             -1.237952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942818   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030056    0.002475    1.197889 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035782    0.040201    1.238090 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035793    0.000493    1.238582 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.238582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399517   clock uncertainty
                                  0.000000    0.399517   clock reconvergence pessimism
                                 -0.104731    0.294786   library removal time
                                              0.294786   data required time
---------------------------------------------------------------------------------------------
                                              0.294786   data required time
                                             -1.238582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.943796   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030092    0.002641    1.198055 v _289_/A (sg13g2_inv_1)
     1    0.006748    0.036234    0.040563    1.238618 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036244    0.000489    1.239107 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    0.149763 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399763   clock uncertainty
                                  0.000000    0.399763   clock reconvergence pessimism
                                 -0.104879    0.294884   library removal time
                                              0.294884   data required time
---------------------------------------------------------------------------------------------
                                              0.294884   data required time
                                             -1.239107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944222   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030181    0.003016    1.198429 v _288_/A (sg13g2_inv_1)
     1    0.007225    0.038091    0.041990    1.240420 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038104    0.000548    1.240968 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.240968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399749   clock uncertainty
                                  0.000000    0.399749   clock reconvergence pessimism
                                 -0.105436    0.294313   library removal time
                                              0.294313   data required time
---------------------------------------------------------------------------------------------
                                              0.294313   data required time
                                             -1.240968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946655   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011380    0.043348    0.181837    0.331126 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043366    0.000824    0.331950 v output2/A (sg13g2_buf_1)
     1    0.006653    0.030411    0.076963    0.408913 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030416    0.000401    0.409315 v sign (out)
                                              0.409315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.409315   data arrival time
---------------------------------------------------------------------------------------------
                                              1.159315   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011380    0.043348    0.181837    0.331126 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043358    0.000624    0.331750 v _127_/A (sg13g2_inv_1)
     1    0.011713    0.057963    0.060672    0.392422 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.057974    0.000663    0.393084 ^ output3/A (sg13g2_buf_1)
     1    0.008459    0.044011    0.088166    0.481251 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.044019    0.000583    0.481833 ^ signB (out)
                                              0.481833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.481833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.231833   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029054    0.002017    0.445192 v _180_/A (sg13g2_nand2_1)
     1    0.003063    0.024157    0.031650    0.476842 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.024158    0.000208    0.477050 ^ output24/A (sg13g2_buf_1)
     1    0.011493    0.054937    0.082359    0.559410 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.054987    0.000983    0.560392 ^ sine_out[28] (out)
                                              0.560392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.560392   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310392   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.359611 ^ fanout57/A (sg13g2_buf_8)
     8    0.036006    0.032096    0.091213    0.450825 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032244    0.001837    0.452662 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004797    0.024309    0.034961    0.487623 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.024313    0.000291    0.487914 v output17/A (sg13g2_buf_1)
     1    0.008468    0.035166    0.073268    0.561183 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035174    0.000516    0.561699 v sine_out[21] (out)
                                              0.561699   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.561699   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311699   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029029    0.001858    0.445032 v _170_/A (sg13g2_nand2_1)
     1    0.003174    0.024560    0.031995    0.477027 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.024560    0.000124    0.477151 ^ output20/A (sg13g2_buf_1)
     1    0.012057    0.057168    0.084152    0.561303 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057213    0.000906    0.562210 ^ sine_out[24] (out)
                                              0.562210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.562210   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312209   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.359611 ^ fanout57/A (sg13g2_buf_8)
     8    0.036006    0.032096    0.091213    0.450825 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032218    0.001648    0.452473 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006937    0.030402    0.040197    0.492669 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.030416    0.000508    0.493178 v output13/A (sg13g2_buf_1)
     1    0.007641    0.032929    0.073993    0.567171 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.032930    0.000200    0.567371 v sine_out[18] (out)
                                              0.567371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.567371   data arrival time
---------------------------------------------------------------------------------------------
                                              1.317370   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.359611 ^ fanout57/A (sg13g2_buf_8)
     8    0.036006    0.032096    0.091213    0.450825 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032247    0.001860    0.452684 ^ _167_/A (sg13g2_nor2_1)
     1    0.006741    0.032765    0.043718    0.496402 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032771    0.000402    0.496804 v output19/A (sg13g2_buf_1)
     1    0.008794    0.036331    0.077673    0.574477 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036339    0.000538    0.575015 v sine_out[23] (out)
                                              0.575015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.575015   data arrival time
---------------------------------------------------------------------------------------------
                                              1.325015   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029034    0.001893    0.445067 v _175_/A (sg13g2_nand2_1)
     1    0.006770    0.037845    0.042573    0.487640 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037861    0.000604    0.488244 ^ output22/A (sg13g2_buf_1)
     1    0.012157    0.057856    0.090225    0.578469 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.057898    0.000852    0.579321 ^ sine_out[26] (out)
                                              0.579321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.579321   data arrival time
---------------------------------------------------------------------------------------------
                                              1.329321   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029027    0.001847    0.445022 v _172_/A (sg13g2_nand2_1)
     1    0.008488    0.044452    0.047624    0.492646 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.044472    0.000731    0.493377 ^ output21/A (sg13g2_buf_1)
     1    0.011253    0.054462    0.090328    0.583705 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054520    0.001086    0.584791 ^ sine_out[25] (out)
                                              0.584791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.584791   data arrival time
---------------------------------------------------------------------------------------------
                                              1.334791   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.352825 v fanout57/A (sg13g2_buf_8)
     8    0.035267    0.028890    0.090349    0.443174 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029032    0.001876    0.445051 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007774    0.048975    0.053371    0.498422 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.048991    0.000693    0.499114 ^ output23/A (sg13g2_buf_1)
     1    0.011624    0.056015    0.093377    0.592491 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.056074    0.001108    0.593599 ^ sine_out[27] (out)
                                              0.593599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.593599   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343599   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064215    0.002664    0.473936 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002702    0.039679    0.050124    0.524060 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.039679    0.000105    0.524165 ^ output11/A (sg13g2_buf_1)
     1    0.007638    0.040391    0.078095    0.602260 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040391    0.000200    0.602459 ^ sine_out[16] (out)
                                              0.602459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.602459   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352459   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064205    0.002586    0.473858 v _162_/B1 (sg13g2_a21oi_1)
     1    0.002883    0.040625    0.050990    0.524848 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040625    0.000113    0.524961 ^ output16/A (sg13g2_buf_1)
     1    0.007688    0.040612    0.078646    0.603608 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.040612    0.000202    0.603810 ^ sine_out[20] (out)
                                              0.603810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.603810   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353810   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079417    0.002664    0.489675 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005162    0.033972    0.051526    0.541201 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.033975    0.000327    0.541528 v output18/A (sg13g2_buf_1)
     1    0.008159    0.034500    0.076649    0.618178 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.034507    0.000493    0.618671 v sine_out[22] (out)
                                              0.618671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.618671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.368671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079431    0.002797    0.489808 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004112    0.034833    0.053403    0.543211 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034833    0.000288    0.543498 v output12/A (sg13g2_buf_1)
     1    0.007638    0.033036    0.075869    0.619367 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033037    0.000200    0.619567 v sine_out[17] (out)
                                              0.619567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.619567   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369567   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079452    0.002981    0.489991 ^ _160_/A (sg13g2_nor2_1)
     1    0.005423    0.029284    0.058849    0.548840 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029288    0.000364    0.549204 v output14/A (sg13g2_buf_1)
     1    0.007625    0.032854    0.073474    0.622678 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.032855    0.000199    0.622877 v sine_out[19] (out)
                                              0.622877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.622877   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372877   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030358    0.002416    0.419166 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011792    0.085335    0.096313    0.515478 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.085356    0.001080    0.516559 v output28/A (sg13g2_buf_1)
     1    0.014093    0.053235    0.113403    0.629961 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.053240    0.000572    0.630533 v sine_out[31] (out)
                                              0.630533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.630533   data arrival time
---------------------------------------------------------------------------------------------
                                              1.380533   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037765    0.007287    0.458317 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.009340    0.068333    0.076195    0.534512 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.068360    0.001089    0.535601 v output15/A (sg13g2_buf_1)
     1    0.013550    0.051234    0.104419    0.640020 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.051259    0.001056    0.641076 v sine_out[1] (out)
                                              0.641076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.641076   data arrival time
---------------------------------------------------------------------------------------------
                                              1.391076   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.359632 ^ fanout58/A (sg13g2_buf_2)
     8    0.033984    0.079253    0.127379    0.487011 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079333    0.001628    0.488638 ^ _281_/A (sg13g2_nor2_1)
     1    0.011783    0.050399    0.077509    0.566148 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.050440    0.000934    0.567082 v output35/A (sg13g2_buf_1)
     1    0.009370    0.038471    0.086802    0.653884 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.038471    0.000236    0.654120 v sine_out[8] (out)
                                              0.654120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.654120   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404120   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041611    0.000412    0.512343 v _284_/A (sg13g2_and2_1)
     1    0.005334    0.027009    0.077079    0.589422 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027013    0.000312    0.589734 v output7/A (sg13g2_buf_1)
     1    0.007856    0.033464    0.073094    0.662828 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033464    0.000163    0.662992 v sine_out[12] (out)
                                              0.662992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.662992   data arrival time
---------------------------------------------------------------------------------------------
                                              1.412992   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030449    0.002848    0.419597 ^ _140_/B (sg13g2_nor2_2)
     5    0.019573    0.038951    0.047493    0.467091 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039000    0.001156    0.468247 v _144_/A (sg13g2_nand2_1)
     2    0.008213    0.045217    0.050360    0.518607 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045235    0.000712    0.519320 ^ _145_/B (sg13g2_nand2_1)
     1    0.005763    0.045423    0.064014    0.583334 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045425    0.000370    0.583704 v output9/A (sg13g2_buf_1)
     1    0.007642    0.033319    0.080388    0.664092 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033319    0.000200    0.664292 v sine_out[14] (out)
                                              0.664292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.664292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.414292   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    0.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012785    0.039514    0.188125    0.337581 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039560    0.000930    0.338511 ^ fanout72/A (sg13g2_buf_8)
     7    0.034003    0.030112    0.078238    0.416749 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030449    0.002848    0.419597 ^ _140_/B (sg13g2_nor2_2)
     5    0.019573    0.038951    0.047493    0.467091 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039000    0.001156    0.468247 v _144_/A (sg13g2_nand2_1)
     2    0.008213    0.045217    0.050360    0.518607 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045229    0.000571    0.519179 ^ _212_/B (sg13g2_nor2_1)
     2    0.013362    0.052227    0.061666    0.580845 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.052266    0.001172    0.582017 v output26/A (sg13g2_buf_1)
     1    0.009626    0.039267    0.087823    0.669840 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.039297    0.000987    0.670827 v sine_out[2] (out)
                                              0.670827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.670827   data arrival time
---------------------------------------------------------------------------------------------
                                              1.420827   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043589    0.000614    0.561605 ^ _278_/A (sg13g2_nor2_1)
     1    0.002944    0.024771    0.038562    0.600167 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024771    0.000205    0.600372 v output33/A (sg13g2_buf_1)
     1    0.009493    0.038205    0.075946    0.676318 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.038216    0.000613    0.676931 v sine_out[6] (out)
                                              0.676931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.676931   data arrival time
---------------------------------------------------------------------------------------------
                                              1.426931   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037744    0.007254    0.458284 ^ _143_/A (sg13g2_nor2_1)
     2    0.006827    0.034023    0.046203    0.504487 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034024    0.000205    0.504692 v _147_/A (sg13g2_nand2_1)
     2    0.008000    0.043473    0.048013    0.552705 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.043481    0.000470    0.553175 ^ _275_/B (sg13g2_nor2_1)
     1    0.006394    0.030697    0.042877    0.596052 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.030727    0.000563    0.596615 v output30/A (sg13g2_buf_1)
     1    0.011550    0.044508    0.083215    0.679830 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.044547    0.001186    0.681016 v sine_out[3] (out)
                                              0.681016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.681016   data arrival time
---------------------------------------------------------------------------------------------
                                              1.431016   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043581    0.000393    0.561384 ^ _277_/A (sg13g2_nor2_1)
     1    0.004429    0.028692    0.042368    0.603752 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.028693    0.000297    0.604049 v output32/A (sg13g2_buf_1)
     1    0.011247    0.043524    0.081823    0.685872 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.043541    0.000799    0.686671 v sine_out[5] (out)
                                              0.686671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.686671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.436671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043581    0.000397    0.561388 ^ _279_/A (sg13g2_nor2_1)
     1    0.004620    0.029197    0.042872    0.604260 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029198    0.000280    0.604540 v output34/A (sg13g2_buf_1)
     1    0.011116    0.043164    0.081581    0.686121 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.043196    0.001074    0.687196 v sine_out[7] (out)
                                              0.687196   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.687196   data arrival time
---------------------------------------------------------------------------------------------
                                              1.437196   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037744    0.007254    0.458284 ^ _143_/A (sg13g2_nor2_1)
     2    0.006827    0.034023    0.046203    0.504487 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034024    0.000205    0.504692 v _147_/A (sg13g2_nand2_1)
     2    0.008000    0.043473    0.048013    0.552705 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.043481    0.000479    0.553184 ^ _149_/B (sg13g2_nand2_1)
     1    0.005172    0.042156    0.060866    0.614050 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042158    0.000325    0.614375 v output10/A (sg13g2_buf_1)
     1    0.007638    0.033225    0.078989    0.693364 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033226    0.000200    0.693563 v sine_out[15] (out)
                                              0.693563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.693563   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443563   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039177    0.009276    0.460306 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041591    0.051625    0.511931 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041609    0.000359    0.512289 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043575    0.048702    0.560991 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043592    0.000668    0.561659 ^ _276_/A (sg13g2_nor2_1)
     1    0.006274    0.033576    0.047110    0.608769 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.033584    0.000393    0.609162 v output31/A (sg13g2_buf_1)
     1    0.011522    0.044455    0.084581    0.693743 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.044472    0.000820    0.694563 v sine_out[4] (out)
                                              0.694563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.694563   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444563   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.038625    0.008538    0.459568 ^ _255_/A (sg13g2_nor4_1)
     1    0.004519    0.036237    0.047316    0.506885 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.036240    0.000647    0.507532 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006974    0.081327    0.081255    0.588786 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.081332    0.000673    0.589460 ^ output4/A (sg13g2_buf_1)
     1    0.011189    0.055176    0.106348    0.695808 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.055178    0.000422    0.696230 ^ sine_out[0] (out)
                                              0.696230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.696230   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446230   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    0.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004229    0.023007    0.164598    0.314347 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023007    0.000315    0.314661 v fanout68/A (sg13g2_buf_1)
     4    0.028290    0.093289    0.119491    0.434152 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.093353    0.002030    0.436182 v fanout65/A (sg13g2_buf_8)
     8    0.045237    0.033455    0.112759    0.548941 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034808    0.005134    0.554075 v _282_/A1 (sg13g2_a21oi_1)
     1    0.003083    0.045094    0.064571    0.618646 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.045095    0.000233    0.618879 ^ output5/A (sg13g2_buf_1)
     1    0.007910    0.041592    0.081222    0.700101 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.041593    0.000185    0.700286 ^ sine_out[10] (out)
                                              0.700286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.700286   data arrival time
---------------------------------------------------------------------------------------------
                                              1.450286   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039184    0.009285    0.460315 ^ _131_/B (sg13g2_or2_1)
     6    0.022832    0.099058    0.124165    0.584480 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.099117    0.001995    0.586475 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003598    0.033632    0.052384    0.638859 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033632    0.000235    0.639094 v output6/A (sg13g2_buf_1)
     1    0.007905    0.033754    0.075870    0.714964 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033761    0.000481    0.715445 v sine_out[11] (out)
                                              0.715445   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.715445   data arrival time
---------------------------------------------------------------------------------------------
                                              1.465445   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039184    0.009285    0.460315 ^ _131_/B (sg13g2_or2_1)
     6    0.022832    0.099058    0.124165    0.584480 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.099089    0.001459    0.585939 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003905    0.034393    0.053438    0.639377 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.034393    0.000243    0.639621 v output36/A (sg13g2_buf_1)
     1    0.008515    0.035554    0.077692    0.717312 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.035562    0.000522    0.717835 v sine_out[9] (out)
                                              0.717835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.717835   data arrival time
---------------------------------------------------------------------------------------------
                                              1.467835   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208902    0.358682 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.359579 ^ fanout59/A (sg13g2_buf_8)
     8    0.043290    0.034852    0.091451    0.451030 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.039184    0.009285    0.460315 ^ _131_/B (sg13g2_or2_1)
     6    0.022832    0.099058    0.124165    0.584480 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.099108    0.001833    0.586313 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005831    0.039320    0.060058    0.646371 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.039323    0.000338    0.646709 v output8/A (sg13g2_buf_1)
     1    0.007641    0.033153    0.077813    0.724522 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033153    0.000149    0.724671 v sine_out[13] (out)
                                              0.724671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.724671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064154    0.002077    0.473349 v _181_/B (sg13g2_and2_1)
     4    0.015432    0.056608    0.118596    0.591946 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056624    0.000912    0.592858 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005070    0.050631    0.058990    0.651848 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.050633    0.000205    0.652053 ^ output25/A (sg13g2_buf_1)
     1    0.012243    0.058474    0.095987    0.748040 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.058487    0.000878    0.748919 ^ sine_out[29] (out)
                                              0.748919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.748919   data arrival time
---------------------------------------------------------------------------------------------
                                              1.498919   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064154    0.002077    0.473349 v _181_/B (sg13g2_and2_1)
     4    0.015432    0.056608    0.118596    0.591946 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056636    0.001165    0.593111 v _186_/B1 (sg13g2_a21oi_1)
     1    0.008906    0.072050    0.076803    0.669914 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.072076    0.001076    0.670990 ^ output27/A (sg13g2_buf_1)
     1    0.010870    0.053640    0.101104    0.772094 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.053665    0.001080    0.773174 ^ sine_out[30] (out)
                                              0.773174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.773174   data arrival time
---------------------------------------------------------------------------------------------
                                              1.523174   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    0.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202141    0.351922 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.352846 v fanout58/A (sg13g2_buf_2)
     8    0.033307    0.064069    0.118426    0.471272 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064154    0.002077    0.473349 v _181_/B (sg13g2_and2_1)
     4    0.015432    0.056608    0.118596    0.591946 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056624    0.000910    0.592856 v _189_/B1 (sg13g2_o21ai_1)
     1    0.012750    0.076778    0.082925    0.675781 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.076805    0.001182    0.676962 ^ output29/A (sg13g2_buf_1)
     1    0.013968    0.065720    0.112249    0.789211 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.065738    0.001068    0.790279 ^ sine_out[32] (out)
                                              0.790279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.790279   data arrival time
---------------------------------------------------------------------------------------------
                                              1.540279   slack (MET)



