Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id E491794FC01
	for <lists+qemu-devel@lfdr.de>; Tue, 13 Aug 2024 04:54:19 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sdhee-0004YF-Gs; Mon, 12 Aug 2024 22:53:00 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <xiaoyao.li@intel.com>)
 id 1sdheY-0004XV-Je
 for qemu-devel@nongnu.org; Mon, 12 Aug 2024 22:52:54 -0400
Received: from mgamail.intel.com ([192.198.163.18])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <xiaoyao.li@intel.com>)
 id 1sdheH-0001Zx-Qz
 for qemu-devel@nongnu.org; Mon, 12 Aug 2024 22:52:52 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1723517558; x=1755053558;
 h=message-id:date:mime-version:subject:to:cc:references:
 from:in-reply-to:content-transfer-encoding;
 bh=jzbz7B9UTvja5YCvGrU8flkmqo+vKNoGDhI8IW/xwuc=;
 b=Y/arOEsrcSh1977AvtMCkURhBf9qhWewvUP8cLmugJQ76fIPMMM45Rap
 9WLO5+5fmJs+4SC9RW2hNYuZ9+/QAH5K46GmD8ed8/1ElsdZXv8Ycbu04
 Jw7UJX7D8/F8Q5qxFnGc+l+sFRxpShWmpbMB0WDcY0AD9FF1xXbeg0M0B
 kHcpnUjhiTb2FRLMCsBMla9iaFf/SZt3ipz6kDXAc554nUODThBCJYpB4
 6JTNYWZweXlFPQNquS1ufI7ylv8XH8XkpocgcT6Rm2JNmAdoW5MAbEUV2
 ZYBbE2NcuqgxqH87xIqxr6Zxf3VVHDCrxjzENr7k4msYl12DaIA/z5sNy w==;
X-CSE-ConnectionGUID: rCvAv6uiSSeFIr9aj59zLA==
X-CSE-MsgGUID: akYuuIdETcK9cY6qvpRBdg==
X-IronPort-AV: E=McAfee;i="6700,10204,11162"; a="21218604"
X-IronPort-AV: E=Sophos;i="6.09,284,1716274800"; d="scan'208";a="21218604"
Received: from orviesa006.jf.intel.com ([10.64.159.146])
 by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 12 Aug 2024 19:52:33 -0700
X-CSE-ConnectionGUID: g4ABJuBvQ5a1vkJOupKHfw==
X-CSE-MsgGUID: vmfQlr0JQBe2dH0iXQDVGg==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.09,284,1716274800"; d="scan'208";a="58801442"
Received: from xiaoyaol-hp-g830.ccr.corp.intel.com (HELO [10.124.228.22])
 ([10.124.228.22])
 by orviesa006-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 12 Aug 2024 19:52:31 -0700
Message-ID: <ec35b71a-15af-4547-8989-ed4368fa9c58@intel.com>
Date: Tue, 13 Aug 2024 10:52:27 +0800
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] i386/cpu: Introduce enable_cpuid_0x1f to force exposing
 CPUID 0x1f
To: Zhao Liu <zhao1.liu@intel.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>, Igor Mammedov <imammedo@redhat.com>, 
 Manish <manish.mishra@nutanix.com>, John Levon <john.levon@nutanix.com>,
 "Michael S. Tsirkin" <mst@redhat.com>,
 Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
 Marcelo Tosatti <mtosatti@redhat.com>, qemu-devel@nongnu.org
References: <20240802072426.4016194-1-xiaoyao.li@intel.com>
 <ZrSZQN/AQa6BiIUu@intel.com> <26064315-6730-48fa-9f04-cb86a2dcfdf0@intel.com>
 <ZrTaVfziPc61OYlI@intel.com>
Content-Language: en-US
From: Xiaoyao Li <xiaoyao.li@intel.com>
In-Reply-To: <ZrTaVfziPc61OYlI@intel.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=192.198.163.18; envelope-from=xiaoyao.li@intel.com;
 helo=mgamail.intel.com
X-Spam_score_int: -21
X-Spam_score: -2.2
X-Spam_bar: --
X-Spam_report: (-2.2 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.126,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 HK_RANDOM_ENVFROM=0.001, HK_RANDOM_FROM=0.001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 8/8/2024 10:46 PM, Zhao Liu wrote:
> On Thu, Aug 08, 2024 at 09:59:07PM +0800, Xiaoyao Li wrote:
>> Date: Thu, 8 Aug 2024 21:59:07 +0800
>> From: Xiaoyao Li <xiaoyao.li@intel.com>
>> Subject: Re: [PATCH] i386/cpu: Introduce enable_cpuid_0x1f to force
>>   exposing CPUID 0x1f
>>
>> On 8/8/2024 6:09 PM, Zhao Liu wrote:
>>> Hi Xiaoyao,
>>>
>>> Patch is generally fine for me. Just a few nits:
>>>
>>> On Fri, Aug 02, 2024 at 03:24:26AM -0400, Xiaoyao Li wrote:
>>>> diff --git a/include/hw/i386/topology.h b/include/hw/i386/topology.h
>>>> index dff49fce1154..b63bce2f4c82 100644
>>>> --- a/include/hw/i386/topology.h
>>>> +++ b/include/hw/i386/topology.h
>>>> @@ -207,13 +207,4 @@ static inline apic_id_t x86_apicid_from_cpu_idx(X86CPUTopoInfo *topo_info,
>>>>        return x86_apicid_from_topo_ids(topo_info, &topo_ids);
>>>>    }
>>>> -/*
>>>> - * Check whether there's extended topology level (module or die)?
>>>> - */
>>>> -static inline bool x86_has_extended_topo(unsigned long *topo_bitmap)
>>>> -{
>>>> -    return test_bit(CPU_TOPO_LEVEL_MODULE, topo_bitmap) ||
>>>> -           test_bit(CPU_TOPO_LEVEL_DIE, topo_bitmap);
>>>> -}
>>>> -
>>>
>>> [snip]
>>>
>>>> +/*
>>>> + * Check whether there's v2 extended topology level (module or die)?
>>>> + */
>>>> +bool x86_has_v2_extended_topo(X86CPU *cpu)
>>>> +{
>>>> +    if (cpu->enable_cpuid_0x1f) {
>>>> +        return true;
>>>> +    }
>>>> +
>>>> +    return test_bit(CPU_TOPO_LEVEL_MODULE, cpu->env.avail_cpu_topo) ||
>>>> +           test_bit(CPU_TOPO_LEVEL_DIE, cpu->env.avail_cpu_topo);
>>>> +}
>>>> +
>>>
>>> I suggest to decouple 0x1f enablement and extended topo check, since as
>>> the comment of CPUTopoLevel said:
>>>
>>> /*
>>>    * CPUTopoLevel is the general i386 topology hierarchical representation,
>>>    * ordered by increasing hierarchical relationship.
>>>    * Its enumeration value is not bound to the type value of Intel (CPUID[0x1F])
>>>    * or AMD (CPUID[0x80000026]).
>>>    */
>>>
>>> The topology enumeration is generic and is not bound to the vendor.
>>
>> I don't quit get your point. All the current usages of
>> x86_has_extended_topo() are for CPUID leaf 0x1f, which is an Intel specific
>> leaf.
> 
> 0x1f is just a user of that helper, and AMD's leaf would be another
> potential user, even if it is not implemented yet.
> 
> What this helper does is check the topology hierarchy set by -smp for
> x86 CPUs, and has nothing to do with enabling 0x1f or not. You cannot
> falsely report the presence of module/die if -smp doesn't configure such
> levels but 0x1f is forcibly enabled.
> 
>> Are you saying x86_has_extended_topo() will be used for leaf 0x80000026 for
>> AMD as well?
>>
>> or maybe I misunderstand the meaning "extend_topo". The extend_topo just
>> means the topo level of module and die, and the topo level of smt and core
>> are non-extended?
> 
> Any levels that 0xb doesn't cover.

The name of extended_topo is so misleading. At least, it misleads me.

Both Intel and AMD support leaf 0xb and the name of leaf 0xb is 
"Extended topology enumeration". And here, x86_has_extended_topo() is 
used for topo levels that cannot be covered by 0xb.

>> If so, this is new to me, could I ask where the
>> definitions come from? or just QEMU defines them itself?
>>
>>> [snip]
>>>
>>>> diff --git a/target/i386/cpu.h b/target/i386/cpu.h
>>>> index c6cc035df3d8..211a42ffbfa6 100644
>>>> --- a/target/i386/cpu.h
>>>> +++ b/target/i386/cpu.h
>>>> @@ -2110,6 +2110,9 @@ struct ArchCPU {
>>>>        /* Compatibility bits for old machine types: */
>>>>        bool enable_cpuid_0xb;
>>>> +    /* Force to expose cpuid 0x1f */
>>>
>>> Maybe "Force to enable cpuid 0x1f"?
>>
>> I can change to it.
>>
>>>> +    bool enable_cpuid_0x1f;
>>>> +
>>>>        /* Enable auto level-increase for all CPUID leaves */
>>>>        bool full_cpuid_auto_level;i
>>>
>>> Regards,
>>> Zhao
>>>
>>


