#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f4ba90 .scope module, "CPU_tb" "CPU_tb" 2 4;
 .timescale -13 -13;
S_0000000000f4bc20 .scope module, "CPU_test" "CPU" 2 6, 3 18 0, S_0000000000f4ba90;
 .timescale -13 -13;
L_0000000001424860 .functor AND 1, v000000000145a570_0, v000000000145a390_0, C4<1>, C4<1>;
L_0000000001424e80 .functor OR 1, L_000000000152b830, L_000000000152b150, C4<0>, C4<0>;
v00000000014cfd90_0 .net "ALUControl_D", 3 0, v000000000145b650_0;  1 drivers
v00000000014cecb0_0 .net "ALUControl_E", 3 0, v000000000145a6b0_0;  1 drivers
v00000000014cf250_0 .net "ALUOut_E", 31 0, v000000000145a2f0_0;  1 drivers
v00000000014cfe30_0 .net "ALUOut_M", 31 0, v000000000145c190_0;  1 drivers
v00000000014cfed0_0 .net "ALUOut_W", 31 0, v00000000014cc3b0_0;  1 drivers
v00000000014cfa70_0 .net "ALUSrc_D", 0 0, v000000000145b470_0;  1 drivers
v00000000014cf110_0 .net "ALUSrc_E", 0 0, v000000000145acf0_0;  1 drivers
v00000000014d0150_0 .net "ALUSrc_shamt_D", 0 0, v000000000145b790_0;  1 drivers
v00000000014cf2f0_0 .net "ALUSrc_shamt_E", 0 0, v000000000145bf10_0;  1 drivers
v00000000014cefd0_0 .net "Branch_D", 0 0, v000000000145b0b0_0;  1 drivers
v00000000014cf390_0 .net "Branch_E", 0 0, v000000000145ad90_0;  1 drivers
v00000000014cf930_0 .net "Branch_M", 0 0, v000000000145a390_0;  1 drivers
v00000000014cf430_0 .net "CLK", 0 0, v00000000014cf1b0_0;  1 drivers
v00000000014cf4d0_0 .var "ENABLE", 0 0;
v00000000014cf6b0_0 .net "MemWrite_D", 0 0, v000000000145b510_0;  1 drivers
v00000000014d03d0_0 .net "MemWrite_E", 0 0, v000000000145aed0_0;  1 drivers
v00000000014d0470_0 .net "MemWrite_M", 0 0, v000000000145a4d0_0;  1 drivers
v00000000014cf9d0_0 .net "MemtoReg_D", 0 0, v000000000145aa70_0;  1 drivers
v00000000014cedf0_0 .net "MemtoReg_E", 0 0, v000000000145b010_0;  1 drivers
v00000000014d0510_0 .net "MemtoReg_M", 0 0, v000000000145bab0_0;  1 drivers
v00000000014d05b0_0 .net "MemtoReg_W", 0 0, v00000000014cb5f0_0;  1 drivers
v00000000014ced50_0 .net "PC", 31 0, v00000000014ce1e0_0;  1 drivers
v00000000014d0650_0 .net "PCBranch_M", 31 0, v000000000145a9d0_0;  1 drivers
v00000000014ce850_0 .net "PC_F", 31 0, v00000000014d0290_0;  1 drivers
v00000000014cfb10_0 .net "PCplus4_D", 31 0, v00000000014cb2d0_0;  1 drivers
v00000000014d06f0_0 .net/s "PCplus4_E", 31 0, v000000000145b1f0_0;  1 drivers
v00000000014cec10_0 .net "RD1_D", 31 0, v00000000014cd6a0_0;  1 drivers
v00000000014cea30_0 .net/s "RD1_E", 31 0, v0000000000ffc090_0;  1 drivers
v00000000014cf070_0 .net "RD2_D", 31 0, v00000000014cd740_0;  1 drivers
v00000000014cfbb0_0 .net/s "RD2_E", 31 0, v0000000000ffcbd0_0;  1 drivers
v00000000014cf570_0 .var "RESET_EX_MEM", 0 0;
v00000000014ce8f0_0 .var "RESET_ID_EX", 0 0;
v00000000014ce990_0 .var "RESET_IF_ID", 0 0;
v00000000014cead0_0 .net "Rd_E", 4 0, v0000000000ffc950_0;  1 drivers
v00000000014ceb70_0 .net "ReadData_M", 31 0, v00000000014ce280_0;  1 drivers
v00000000014cf610_0 .net "ReadData_W", 31 0, v00000000014cb690_0;  1 drivers
v00000000014cee90_0 .net "RegDst_D", 0 0, v000000000145ac50_0;  1 drivers
v00000000014cf750_0 .net "RegDst_E", 0 0, v0000000001439380_0;  1 drivers
v00000000014cfc50_0 .net "RegWrite_D", 0 0, v000000000145af70_0;  1 drivers
v00000000014d0ae0_0 .net "RegWrite_E", 0 0, v0000000001439ce0_0;  1 drivers
v00000000014d0ea0_0 .net "RegWrite_M", 0 0, v000000000145ab10_0;  1 drivers
v00000000014d1800_0 .net "RegWrite_W", 0 0, v00000000014cb730_0;  1 drivers
v00000000014d0b80_0 .net "Result_W", 31 0, v00000000014cc840_0;  1 drivers
v00000000014d2520_0 .net "Rt_E", 4 0, v00000000014cb050_0;  1 drivers
v00000000014d09a0_0 .net "SignImm_D", 31 0, v00000000014cf7f0_0;  1 drivers
v00000000014d0900_0 .net/s "SignImm_E", 31 0, v00000000014cbe10_0;  1 drivers
v00000000014d1a80_0 .net "SrcA_E", 31 0, v00000000014cdf60_0;  1 drivers
v00000000014d1120_0 .net "SrcB_E", 31 0, v00000000014cd1a0_0;  1 drivers
v00000000014d2660_0 .net "WriteData_M", 31 0, v000000000145b6f0_0;  1 drivers
v00000000014d11c0_0 .net "WriteReg_E", 4 0, v00000000014ccc00_0;  1 drivers
v00000000014d1260_0 .net "WriteReg_M", 4 0, v000000000145c0f0_0;  1 drivers
v00000000014d1b20_0 .net "WriteReg_W", 4 0, v00000000014cbff0_0;  1 drivers
v00000000014d1bc0_0 .net *"_s12", 29 0, L_00000000014d22a0;  1 drivers
L_00000000014d2a20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014d1c60_0 .net *"_s14", 1 0, L_00000000014d2a20;  1 drivers
L_00000000014d2a68 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000014d0cc0_0 .net/2u *"_s16", 31 0, L_00000000014d2a68;  1 drivers
L_00000000014d2870 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000014d18a0_0 .net/2u *"_s2", 31 0, L_00000000014d2870;  1 drivers
L_00000000014d2ab0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000000014d0d60_0 .net/2u *"_s36", 3 0, L_00000000014d2ab0;  1 drivers
v00000000014d0c20_0 .net *"_s38", 0 0, L_000000000152b830;  1 drivers
L_00000000014d2af8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v00000000014d1d00_0 .net/2u *"_s40", 3 0, L_00000000014d2af8;  1 drivers
v00000000014d25c0_0 .net *"_s42", 0 0, L_000000000152b150;  1 drivers
v00000000014d0e00_0 .net *"_s44", 0 0, L_0000000001424e80;  1 drivers
L_00000000014d2b40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014d1940_0 .net/2u *"_s46", 15 0, L_00000000014d2b40;  1 drivers
v00000000014d1300_0 .net *"_s49", 15 0, L_000000000152bc90;  1 drivers
v00000000014d0f40_0 .net *"_s50", 31 0, L_000000000152a930;  1 drivers
L_00000000014d2b88 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014d23e0_0 .net/2u *"_s54", 26 0, L_00000000014d2b88;  1 drivers
v00000000014d13a0_0 .net *"_s58", 31 0, L_000000000152aa70;  1 drivers
v00000000014d1da0_0 .net *"_s60", 29 0, L_000000000152a890;  1 drivers
L_00000000014d2bd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014d1f80_0 .net *"_s62", 1 0, L_00000000014d2bd0;  1 drivers
v00000000014d14e0_0 .net *"_s70", 29 0, L_000000000152bfb0;  1 drivers
L_00000000014d2dc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014d19e0_0 .net *"_s72", 1 0, L_00000000014d2dc8;  1 drivers
v00000000014d2020_0 .net *"_s74", 31 0, L_000000000152acf0;  1 drivers
v00000000014d0860_0 .net *"_s76", 29 0, L_000000000152af70;  1 drivers
L_00000000014d2e10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014d1e40_0 .net *"_s78", 1 0, L_00000000014d2e10;  1 drivers
v00000000014d0fe0_0 .var/i "aa", 31 0;
v00000000014d20c0_0 .var/i "designed_cnt", 31 0;
v00000000014d1080_0 .var/i "final_cnt", 31 0;
v00000000014d2700_0 .var/i "flag", 31 0;
v00000000014d1440_0 .net "instr_D", 31 0, v00000000014cb230_0;  1 drivers
v00000000014d1580_0 .net "instr_F", 31 0, v00000000014cc090_0;  1 drivers
v00000000014d1ee0_0 .net "shamt_E", 4 0, v00000000014caf10_0;  1 drivers
v00000000014d1620_0 .net "zero_E", 0 0, v000000000145b3d0_0;  1 drivers
v00000000014d2160_0 .net "zero_M", 0 0, v000000000145a570_0;  1 drivers
E_000000000146cf30 .event edge, v000000000145b650_0;
E_000000000146d0b0 .event edge, v000000000145a390_0, v000000000145a570_0;
L_00000000014d2340 .arith/sum 32, v00000000014d0290_0, L_00000000014d2870;
L_00000000014d22a0 .part v00000000014d0290_0, 2, 30;
L_00000000014d2480 .concat [ 30 2 0 0], L_00000000014d22a0, L_00000000014d2a20;
L_00000000014d0a40 .arith/sum 32, v00000000014d0290_0, L_00000000014d2a68;
L_000000000152abb0 .part v00000000014cb230_0, 26, 6;
L_000000000152c550 .part v00000000014cb230_0, 0, 6;
L_000000000152b330 .part v00000000014cb230_0, 21, 5;
L_000000000152c5f0 .part v00000000014cb230_0, 16, 5;
L_000000000152c730 .part v00000000014cb230_0, 0, 16;
L_000000000152ac50 .part v00000000014cb230_0, 16, 5;
L_000000000152b5b0 .part v00000000014cb230_0, 11, 5;
L_000000000152bd30 .part v00000000014cb230_0, 6, 5;
L_000000000152b830 .cmp/eq 4, v000000000145a6b0_0, L_00000000014d2ab0;
L_000000000152b150 .cmp/eq 4, v000000000145a6b0_0, L_00000000014d2af8;
L_000000000152bc90 .part v00000000014cbe10_0, 0, 16;
L_000000000152a930 .concat [ 16 16 0 0], L_000000000152bc90, L_00000000014d2b40;
L_000000000152a9d0 .functor MUXZ 32, v00000000014cbe10_0, L_000000000152a930, L_0000000001424e80, C4<>;
L_000000000152b510 .concat [ 5 27 0 0], v00000000014caf10_0, L_00000000014d2b88;
L_000000000152a890 .part v00000000014cbe10_0, 0, 30;
L_000000000152aa70 .concat [ 2 30 0 0], L_00000000014d2bd0, L_000000000152a890;
L_000000000152c690 .arith/sum 32, L_000000000152aa70, v000000000145b1f0_0;
L_000000000152bfb0 .part v000000000145c190_0, 2, 30;
L_000000000152be70 .concat [ 30 2 0 0], L_000000000152bfb0, L_00000000014d2dc8;
L_000000000152af70 .part v000000000145c190_0, 2, 30;
L_000000000152acf0 .concat [ 30 2 0 0], L_000000000152af70, L_00000000014d2e10;
L_000000000152b8d0 .concat [ 32 32 1 0], v000000000145b6f0_0, L_000000000152acf0, v000000000145a4d0_0;
S_0000000000f98190 .scope module, "ALU_1" "ALU" 3 280, 4 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "Ain";
    .port_info 1 /INPUT 32 "Bin";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /INPUT 4 "ALUControl";
v000000000145b8d0_0 .var/s "A", 31 0;
v000000000145b150_0 .net "ALUControl", 3 0, v000000000145a6b0_0;  alias, 1 drivers
v000000000145bd30_0 .net/s "Ain", 31 0, v00000000014cdf60_0;  alias, 1 drivers
v000000000145b330_0 .var "Au", 31 0;
v000000000145ba10_0 .var/s "B", 31 0;
v000000000145a890_0 .net/s "Bin", 31 0, v00000000014cd1a0_0;  alias, 1 drivers
v000000000145be70_0 .var "Bu", 31 0;
v000000000145a2f0_0 .var/s "C", 31 0;
v000000000145b3d0_0 .var "zero", 0 0;
E_000000000146c970 .event edge, v000000000145b150_0, v000000000145a890_0, v000000000145bd30_0;
S_0000000000f98320 .scope module, "ControlUnit_1" "ControlUnit" 3 121, 5 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 4 "ALUControl";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "ALUSrc_shamt";
    .port_info 9 /OUTPUT 1 "RegDst";
v000000000145b650_0 .var "ALUControl", 3 0;
v000000000145b470_0 .var "ALUSrc", 0 0;
v000000000145b790_0 .var "ALUSrc_shamt", 0 0;
v000000000145b0b0_0 .var "Branch", 0 0;
v000000000145a750_0 .net "Funct", 5 0, L_000000000152c550;  1 drivers
v000000000145b510_0 .var "MemWrite", 0 0;
v000000000145aa70_0 .var "MemtoReg", 0 0;
v000000000145b290_0 .net "Op", 5 0, L_000000000152abb0;  1 drivers
v000000000145ac50_0 .var "RegDst", 0 0;
v000000000145af70_0 .var "RegWrite", 0 0;
E_0000000001465b70 .event edge, v000000000145a750_0, v000000000145b290_0;
S_0000000000fca610 .scope module, "EX_MEM_4" "EX_MEM" 3 299, 6 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "in_RegWrite";
    .port_info 3 /INPUT 1 "in_MemtoReg";
    .port_info 4 /INPUT 1 "in_MemWrite";
    .port_info 5 /INPUT 1 "in_Branch";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /INPUT 32 "in_ALUOut";
    .port_info 11 /INPUT 1 "in_zero";
    .port_info 12 /INPUT 32 "in_WriteData";
    .port_info 13 /INPUT 5 "in_WriteReg";
    .port_info 14 /INPUT 32 "in_PCBranch";
    .port_info 15 /OUTPUT 32 "ALUOut";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "WriteData";
    .port_info 18 /OUTPUT 5 "WriteReg";
    .port_info 19 /OUTPUT 32 "PCBranch";
v000000000145c190_0 .var "ALUOut", 31 0;
v000000000145a390_0 .var "Branch", 0 0;
v000000000145b5b0_0 .net "CLK", 0 0, v00000000014cf1b0_0;  alias, 1 drivers
v000000000145a4d0_0 .var "MemWrite", 0 0;
v000000000145bab0_0 .var "MemtoReg", 0 0;
v000000000145a9d0_0 .var "PCBranch", 31 0;
v000000000145c050_0 .net "RESET", 0 0, v00000000014cf570_0;  1 drivers
v000000000145ab10_0 .var "RegWrite", 0 0;
v000000000145b6f0_0 .var "WriteData", 31 0;
v000000000145c0f0_0 .var "WriteReg", 4 0;
v000000000145abb0_0 .net "in_ALUOut", 31 0, v000000000145a2f0_0;  alias, 1 drivers
v000000000145bb50_0 .net "in_Branch", 0 0, v000000000145ad90_0;  alias, 1 drivers
v000000000145bc90_0 .net "in_MemWrite", 0 0, v000000000145aed0_0;  alias, 1 drivers
v000000000145a610_0 .net "in_MemtoReg", 0 0, v000000000145b010_0;  alias, 1 drivers
v000000000145b830_0 .net "in_PCBranch", 31 0, L_000000000152c690;  1 drivers
v000000000145a430_0 .net "in_RegWrite", 0 0, v0000000001439ce0_0;  alias, 1 drivers
v000000000145b970_0 .net "in_WriteData", 31 0, v0000000000ffcbd0_0;  alias, 1 drivers
v000000000145bbf0_0 .net "in_WriteReg", 4 0, v00000000014ccc00_0;  alias, 1 drivers
v000000000145bdd0_0 .net "in_zero", 0 0, v000000000145b3d0_0;  alias, 1 drivers
v000000000145a570_0 .var "zero", 0 0;
E_00000000014666f0 .event posedge, v000000000145b5b0_0;
S_0000000000fd1260 .scope module, "ID_EX_3" "ID_EX" 3 177, 7 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "in_RegWrite";
    .port_info 3 /INPUT 1 "in_MemtoReg";
    .port_info 4 /INPUT 1 "in_MemWrite";
    .port_info 5 /INPUT 1 "in_Branch";
    .port_info 6 /INPUT 4 "in_ALUControl";
    .port_info 7 /INPUT 1 "in_ALUSrc";
    .port_info 8 /INPUT 1 "in_ALUSrc_shamt";
    .port_info 9 /INPUT 1 "in_RegDst";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "Branch";
    .port_info 14 /OUTPUT 4 "ALUControl";
    .port_info 15 /OUTPUT 1 "ALUSrc";
    .port_info 16 /OUTPUT 1 "ALUSrc_shamt";
    .port_info 17 /OUTPUT 1 "RegDst";
    .port_info 18 /INPUT 32 "in_RD1";
    .port_info 19 /INPUT 32 "in_RD2";
    .port_info 20 /INPUT 5 "in_Rt";
    .port_info 21 /INPUT 5 "in_Rd";
    .port_info 22 /INPUT 5 "in_shamt";
    .port_info 23 /INPUT 32 "in_SignImm";
    .port_info 24 /INPUT 32 "in_PCplus4";
    .port_info 25 /OUTPUT 32 "RD1";
    .port_info 26 /OUTPUT 32 "RD2";
    .port_info 27 /OUTPUT 5 "Rt";
    .port_info 28 /OUTPUT 5 "Rd";
    .port_info 29 /OUTPUT 5 "shamt";
    .port_info 30 /OUTPUT 32 "SignImm";
    .port_info 31 /OUTPUT 32 "PCplus4";
v000000000145a6b0_0 .var "ALUControl", 3 0;
v000000000145acf0_0 .var "ALUSrc", 0 0;
v000000000145bf10_0 .var "ALUSrc_shamt", 0 0;
v000000000145ad90_0 .var "Branch", 0 0;
v000000000145ae30_0 .net "CLK", 0 0, v00000000014cf1b0_0;  alias, 1 drivers
v000000000145aed0_0 .var "MemWrite", 0 0;
v000000000145b010_0 .var "MemtoReg", 0 0;
v000000000145b1f0_0 .var "PCplus4", 31 0;
v0000000000ffc090_0 .var "RD1", 31 0;
v0000000000ffcbd0_0 .var "RD2", 31 0;
v0000000000ffc3b0_0 .net "RESET", 0 0, v00000000014ce8f0_0;  1 drivers
v0000000000ffc950_0 .var "Rd", 4 0;
v0000000001439380_0 .var "RegDst", 0 0;
v0000000001439ce0_0 .var "RegWrite", 0 0;
v00000000014cb050_0 .var "Rt", 4 0;
v00000000014cbe10_0 .var "SignImm", 31 0;
v00000000014cb870_0 .net "in_ALUControl", 3 0, v000000000145b650_0;  alias, 1 drivers
v00000000014ca830_0 .net "in_ALUSrc", 0 0, v000000000145b470_0;  alias, 1 drivers
v00000000014cc4f0_0 .net "in_ALUSrc_shamt", 0 0, v000000000145b790_0;  alias, 1 drivers
v00000000014cc590_0 .net "in_Branch", 0 0, v000000000145b0b0_0;  alias, 1 drivers
v00000000014cc630_0 .net "in_MemWrite", 0 0, v000000000145b510_0;  alias, 1 drivers
v00000000014ca8d0_0 .net "in_MemtoReg", 0 0, v000000000145aa70_0;  alias, 1 drivers
v00000000014cc450_0 .net "in_PCplus4", 31 0, v00000000014cb2d0_0;  alias, 1 drivers
v00000000014cab50_0 .net "in_RD1", 31 0, v00000000014cd6a0_0;  alias, 1 drivers
v00000000014cb0f0_0 .net "in_RD2", 31 0, v00000000014cd740_0;  alias, 1 drivers
v00000000014cc310_0 .net "in_Rd", 4 0, L_000000000152b5b0;  1 drivers
v00000000014ca970_0 .net "in_RegDst", 0 0, v000000000145ac50_0;  alias, 1 drivers
v00000000014cabf0_0 .net "in_RegWrite", 0 0, v000000000145af70_0;  alias, 1 drivers
v00000000014cadd0_0 .net "in_Rt", 4 0, L_000000000152ac50;  1 drivers
v00000000014cb410_0 .net "in_SignImm", 31 0, v00000000014cf7f0_0;  alias, 1 drivers
v00000000014cb190_0 .net "in_shamt", 4 0, L_000000000152bd30;  1 drivers
v00000000014caf10_0 .var "shamt", 4 0;
S_0000000000fc81e0 .scope module, "IF_ID_2" "IF_ID" 3 103, 8 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "in_PCplus4";
    .port_info 3 /OUTPUT 32 "PCplus4";
    .port_info 4 /INPUT 32 "in_inst";
    .port_info 5 /OUTPUT 32 "inst";
v00000000014cc6d0_0 .net "CLK", 0 0, v00000000014cf1b0_0;  alias, 1 drivers
v00000000014cb2d0_0 .var "PCplus4", 31 0;
v00000000014cb910_0 .net "RESET", 0 0, v00000000014ce990_0;  1 drivers
v00000000014cbeb0_0 .net "in_PCplus4", 31 0, L_00000000014d0a40;  1 drivers
v00000000014cbf50_0 .net "in_inst", 31 0, v00000000014cc090_0;  alias, 1 drivers
v00000000014cb230_0 .var "inst", 31 0;
S_0000000000fc8370 .scope module, "InstructionRAM_1" "InstructionRAM" 3 87, 9 5 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "ENABLE";
    .port_info 2 /INPUT 32 "FETCH_ADDRESS";
    .port_info 3 /OUTPUT 32 "DATA";
v00000000014cc090_0 .var "DATA", 31 0;
L_00000000014d2948 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000014cac90_0 .net "DATA_0", 63 0, L_00000000014d2948;  1 drivers
v00000000014cb370_0 .net "ENABLE", 0 0, v00000000014cf4d0_0;  1 drivers
v00000000014cbcd0_0 .net "FETCH_ADDRESS", 31 0, L_00000000014d2480;  1 drivers
v00000000014cb9b0 .array "RAM", 511 0, 31 0;
L_00000000014d29d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000014caa10_0 .net "RESET", 0 0, L_00000000014d29d8;  1 drivers
L_00000000014d28b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014cb4b0_0 .net/2u *"_s0", 31 0, L_00000000014d28b8;  1 drivers
L_00000000014d2900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014cafb0_0 .net/2u *"_s4", 31 0, L_00000000014d2900;  1 drivers
v00000000014cc130_0 .net/s "c$wild_app_arg", 63 0, L_00000000014d2200;  1 drivers
v00000000014caab0_0 .net/s "c$wild_app_arg_0", 63 0, L_00000000014d16c0;  1 drivers
v00000000014cad30_0 .net/s "wild", 63 0, L_00000000014d2200;  alias, 1 drivers
v00000000014cc1d0_0 .net/s "wild_0", 63 0, L_00000000014d16c0;  alias, 1 drivers
v00000000014cae70_0 .net "x1", 31 0, L_00000000014d1760;  1 drivers
L_00000000014d2990 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000014cbb90_0 .net "x1_projection", 63 0, L_00000000014d2990;  1 drivers
E_0000000001465fb0 .event edge, v00000000014cb370_0, v00000000014cbcd0_0;
L_00000000014d2200 .concat [ 32 32 0 0], L_00000000014d2480, L_00000000014d28b8;
L_00000000014d16c0 .concat [ 32 32 0 0], L_00000000014d1760, L_00000000014d2900;
L_00000000014d1760 .part L_00000000014d2990, 32, 32;
S_0000000000f96f50 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 9 41, 9 41 0, S_0000000000fc8370;
 .timescale -13 -13;
S_0000000000f970e0 .scope module, "MEM_WB_5" "MEM_WB" 3 348, 10 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "in_RegWrite";
    .port_info 2 /INPUT 1 "in_MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /INPUT 32 "in_ALUOut";
    .port_info 6 /INPUT 32 "in_ReadData";
    .port_info 7 /OUTPUT 32 "ALUOut";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /INPUT 5 "in_WriteReg";
    .port_info 10 /OUTPUT 5 "WriteReg";
v00000000014cc3b0_0 .var "ALUOut", 31 0;
v00000000014cb550_0 .net "CLK", 0 0, v00000000014cf1b0_0;  alias, 1 drivers
v00000000014cb5f0_0 .var "MemtoReg", 0 0;
v00000000014cb690_0 .var "ReadData", 31 0;
v00000000014cb730_0 .var "RegWrite", 0 0;
v00000000014cbff0_0 .var "WriteReg", 4 0;
v00000000014cc270_0 .net "in_ALUOut", 31 0, v000000000145c190_0;  alias, 1 drivers
v00000000014cb7d0_0 .net "in_MemtoReg", 0 0, v000000000145bab0_0;  alias, 1 drivers
v00000000014cba50_0 .net "in_ReadData", 31 0, v00000000014ce280_0;  alias, 1 drivers
v00000000014cbaf0_0 .net "in_RegWrite", 0 0, v000000000145ab10_0;  alias, 1 drivers
v00000000014cbc30_0 .net "in_WriteReg", 4 0, v000000000145c0f0_0;  alias, 1 drivers
S_0000000000f8b6e0 .scope module, "MUX32_1" "MUX32" 3 58, 11 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v00000000014cbd70_0 .net "A0", 31 0, L_00000000014d2340;  1 drivers
v00000000014cd880_0 .net "A1", 31 0, v000000000145a9d0_0;  alias, 1 drivers
v00000000014ce1e0_0 .var "C", 31 0;
v00000000014cd240_0 .net "Control", 0 0, L_0000000001424860;  1 drivers
E_0000000001465e70 .event edge, v00000000014cd240_0, v000000000145a9d0_0, v00000000014cbd70_0;
S_0000000000f8b870 .scope module, "MUX32_2" "MUX32" 3 220, 11 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v00000000014cdba0_0 .net "A0", 31 0, v0000000000ffcbd0_0;  alias, 1 drivers
v00000000014cd2e0_0 .net "A1", 31 0, L_000000000152a9d0;  1 drivers
v00000000014cd1a0_0 .var "C", 31 0;
v00000000014ce640_0 .net "Control", 0 0, v000000000145acf0_0;  alias, 1 drivers
E_00000000014667b0 .event edge, v000000000145acf0_0, v00000000014cd2e0_0, v000000000145b970_0;
S_0000000000f81130 .scope module, "MUX32_3" "MUX32" 3 235, 11 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v00000000014cdec0_0 .net "A0", 31 0, v0000000000ffc090_0;  alias, 1 drivers
v00000000014ccd40_0 .net "A1", 31 0, L_000000000152b510;  1 drivers
v00000000014cdf60_0 .var "C", 31 0;
v00000000014ce500_0 .net "Control", 0 0, v000000000145bf10_0;  alias, 1 drivers
E_0000000001465f70 .event edge, v000000000145bf10_0, v00000000014ccd40_0, v0000000000ffc090_0;
S_0000000000f812c0 .scope module, "MUX32_5" "MUX32" 3 367, 11 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "A0";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /OUTPUT 32 "C";
    .port_info 3 /INPUT 1 "Control";
v00000000014ce3c0_0 .net "A0", 31 0, v00000000014cc3b0_0;  alias, 1 drivers
v00000000014cd380_0 .net "A1", 31 0, v00000000014cb690_0;  alias, 1 drivers
v00000000014cc840_0 .var "C", 31 0;
v00000000014cd560_0 .net "Control", 0 0, v00000000014cb5f0_0;  alias, 1 drivers
E_0000000001465bb0 .event edge, v00000000014cb5f0_0, v00000000014cb690_0, v00000000014cc3b0_0;
S_0000000000f7ae70 .scope module, "MUX5_1" "MUX5" 3 264, 12 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 5 "A0";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /OUTPUT 5 "C";
    .port_info 3 /INPUT 1 "Control";
v00000000014ce460_0 .net "A0", 4 0, v00000000014cb050_0;  alias, 1 drivers
v00000000014ce000_0 .net "A1", 4 0, v0000000000ffc950_0;  alias, 1 drivers
v00000000014ccc00_0 .var "C", 4 0;
v00000000014ccca0_0 .net "Control", 0 0, v0000000001439380_0;  alias, 1 drivers
E_0000000001465ab0 .event edge, v0000000001439380_0, v0000000000ffc950_0, v00000000014cb050_0;
S_0000000000f7b000 .scope module, "MainMemory_1" "MainMemory" 3 330, 13 5 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /OUTPUT 32 "DATA";
v00000000014cdd80_0 .net "CLOCK", 0 0, v00000000014cf1b0_0;  alias, 1 drivers
v00000000014ce280_0 .var "DATA", 31 0;
v00000000014cca20 .array "DATA_RAM", 511 0, 31 0;
v00000000014cd920_0 .net "EDIT_SERIAL", 64 0, L_000000000152b8d0;  1 drivers
v00000000014ccde0_0 .net "ENABLE", 0 0, v000000000145a4d0_0;  alias, 1 drivers
v00000000014ce320_0 .net "FETCH_ADDRESS", 31 0, L_000000000152be70;  1 drivers
L_00000000014d2d80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000014cda60_0 .net "RESET", 0 0, L_00000000014d2d80;  1 drivers
L_00000000014d2c18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014cd9c0_0 .net/2u *"_s0", 31 0, L_00000000014d2c18;  1 drivers
L_00000000014d2cf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014cd7e0_0 .net/2u *"_s14", 31 0, L_00000000014d2cf0;  1 drivers
v00000000014cd420_0 .net *"_s21", 0 0, L_000000000152bdd0;  1 drivers
L_00000000014d2d38 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000014cd4c0_0 .net *"_s22", 63 0, L_00000000014d2d38;  1 drivers
v00000000014ce0a0_0 .net *"_s5", 0 0, L_000000000152ab10;  1 drivers
L_00000000014d2c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000014cd600_0 .net/2u *"_s6", 0 0, L_00000000014d2c60;  1 drivers
L_00000000014d2ca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000014cdce0_0 .net/2u *"_s8", 0 0, L_00000000014d2ca8;  1 drivers
v00000000014ce5a0_0 .net "a1", 63 0, L_000000000152ba10;  1 drivers
v00000000014ce6e0_0 .net "c$app_arg", 0 0, L_000000000152b6f0;  1 drivers
v00000000014ccb60_0 .net "c$i", 31 0, L_000000000152b650;  1 drivers
v00000000014cdb00_0 .net/s "c$wild_app_arg", 63 0, L_000000000152b1f0;  1 drivers
v00000000014cd060_0 .net/s "c$wild_app_arg_0", 63 0, L_000000000152b290;  1 drivers
v00000000014cce80_0 .net "ds", 63 0, L_000000000152bf10;  1 drivers
v00000000014ce140_0 .var/i "i", 31 0;
v00000000014ccf20_0 .var "ram_init", 16383 0;
v00000000014cc8e0_0 .net/s "wild", 63 0, L_000000000152b1f0;  alias, 1 drivers
v00000000014cd100_0 .net/s "wild_0", 63 0, L_000000000152b290;  alias, 1 drivers
E_0000000001465830 .event negedge, v000000000145b5b0_0;
L_000000000152b1f0 .concat [ 32 32 0 0], L_000000000152be70, L_00000000014d2c18;
L_000000000152ab10 .part L_000000000152b8d0, 64, 1;
L_000000000152b6f0 .functor MUXZ 1, L_00000000014d2ca8, L_00000000014d2c60, L_000000000152ab10, C4<>;
L_000000000152b650 .part L_000000000152bf10, 32, 32;
L_000000000152b290 .concat [ 32 32 0 0], L_000000000152b650, L_00000000014d2cf0;
L_000000000152ba10 .part L_000000000152b8d0, 0, 64;
L_000000000152bdd0 .part L_000000000152b8d0, 64, 1;
L_000000000152bf10 .functor MUXZ 64, L_00000000014d2d38, L_000000000152ba10, L_000000000152bdd0, C4<>;
S_0000000000f4d890 .scope begin, "DATA_blockRam" "DATA_blockRam" 13 52, 13 52 0, S_0000000000f7b000;
 .timescale -13 -13;
S_0000000001459190 .scope module, "RegisterFile_1" "RegisterFile" 3 142, 14 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD1";
    .port_info 5 /OUTPUT 32 "RD2";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "RegWrite";
v00000000014cc980_0 .net "A1", 4 0, L_000000000152b330;  1 drivers
v00000000014ccac0_0 .net "A2", 4 0, L_000000000152c5f0;  1 drivers
v00000000014ccfc0_0 .net "A3", 4 0, v00000000014cbff0_0;  alias, 1 drivers
v00000000014cde20_0 .net "CLK", 0 0, v00000000014cf1b0_0;  alias, 1 drivers
v00000000014cd6a0_0 .var "RD1", 31 0;
v00000000014cd740_0 .var "RD2", 31 0;
v00000000014cdc40 .array/s "REG", 0 31, 31 0;
v00000000014cfcf0_0 .net "RegWrite", 0 0, v00000000014cb730_0;  alias, 1 drivers
v00000000014d01f0_0 .net "WD", 31 0, v00000000014cc840_0;  alias, 1 drivers
v00000000014cf890_0 .var/i "counter", 31 0;
S_0000000001458380 .scope module, "SignExtend_1" "SignExtend" 3 161, 15 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 16 "num16";
    .port_info 1 /OUTPUT 32 "num32";
v00000000014d00b0_0 .net/s "num16", 15 0, L_000000000152c730;  1 drivers
v00000000014cf7f0_0 .var/s "num32", 31 0;
E_0000000001465870 .event edge, v00000000014d00b0_0;
S_0000000001458b50 .scope module, "WB_IF_1" "WB_IF" 3 72, 16 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCF";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "ENABLE";
v00000000014d0330_0 .net "CLK", 0 0, v00000000014cf1b0_0;  alias, 1 drivers
v00000000014cff70_0 .net "ENABLE", 0 0, v00000000014cf4d0_0;  alias, 1 drivers
v00000000014d0010_0 .net "PC", 31 0, v00000000014ce1e0_0;  alias, 1 drivers
v00000000014d0290_0 .var "PCF", 31 0;
S_0000000001458830 .scope module, "clock_1" "clock" 3 46, 17 3 0, S_0000000000f4bc20;
 .timescale -13 -13;
    .port_info 0 /OUTPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENABLE";
P_00000000014657f0 .param/l "CLK_CYCLE" 0 17 9, +C4<00000000000000000000011111010000>;
v00000000014cf1b0_0 .var "CLK", 0 0;
L_00000000014d2828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000014cef30_0 .net "ENABLE", 0 0, L_00000000014d2828;  1 drivers
    .scope S_0000000001458830;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014cf1b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000001458830;
T_1 ;
    %load/vec4 v00000000014cef30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 1000, 0;
    %load/vec4 v00000000014cf1b0_0;
    %inv;
    %store/vec4 v00000000014cf1b0_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f8b6e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014ce1e0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000000000f8b6e0;
T_3 ;
    %wait E_0000000001465e70;
    %load/vec4 v00000000014cd240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000014cbd70_0;
    %store/vec4 v00000000014ce1e0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000014cd880_0;
    %store/vec4 v00000000014ce1e0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001458b50;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014d0290_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000000001458b50;
T_5 ;
    %wait E_00000000014666f0;
    %load/vec4 v00000000014cff70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000014d0010_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000014d0010_0;
    %store/vec4 v00000000014d0290_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fc8370;
T_6 ;
    %vpi_call 9 37 "$readmemb", "instructions.bin", v00000000014cb9b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cc090_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000fc8370;
T_7 ;
    %wait E_0000000001465fb0;
    %fork t_1, S_0000000000f96f50;
    %jmp t_0;
    .scope S_0000000000f96f50;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000014cb370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000014cac90_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v00000000014cc1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014cb9b0, 0, 4;
T_7.0 ;
    %load/vec4 v00000000014cb370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv/s 4, v00000000014cad30_0;
    %load/vec4a v00000000014cb9b0, 4;
    %assign/vec4 v00000000014cc090_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v00000000014cc090_0, 0;
T_7.3 ;
    %end;
    .scope S_0000000000fc8370;
t_0 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000fc81e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014cb230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014cb2d0_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000000fc81e0;
T_9 ;
    %wait E_00000000014666f0;
    %load/vec4 v00000000014cb910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v00000000014cb230_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000000014cb2d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000014cbf50_0;
    %assign/vec4 v00000000014cb230_0, 0;
    %load/vec4 v00000000014cbeb0_0;
    %assign/vec4 v00000000014cb2d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000f98320;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000000f98320;
T_11 ;
    %wait E_0000000001465b70;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 39, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_11.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.27;
T_11.26 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.29;
T_11.28 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.33;
T_11.32 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.35;
T_11.34 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.37;
T_11.36 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_11.38, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.39;
T_11.38 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_11.40, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.41;
T_11.40 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.43;
T_11.42 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_11.44, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.45;
T_11.44 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_11.46, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.47;
T_11.46 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_11.48, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.49;
T_11.48 ;
    %load/vec4 v000000000145b290_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_11.50, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.51;
T_11.50 ;
    %load/vec4 v000000000145b290_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a750_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.52, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
    %jmp T_11.53;
T_11.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145af70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b0b0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000000000145b650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145ac50_0, 0, 1;
T_11.53 ;
T_11.51 ;
T_11.49 ;
T_11.47 ;
T_11.45 ;
T_11.43 ;
T_11.41 ;
T_11.39 ;
T_11.37 ;
T_11.35 ;
T_11.33 ;
T_11.31 ;
T_11.29 ;
T_11.27 ;
T_11.25 ;
T_11.23 ;
T_11.21 ;
T_11.19 ;
T_11.17 ;
T_11.15 ;
T_11.13 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000001459190;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cd6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cd740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cf890_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000000014cf890_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000014cf890_0;
    %store/vec4a v00000000014cdc40, 4, 0;
    %load/vec4 v00000000014cf890_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014cf890_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000000001459190;
T_13 ;
    %wait E_0000000001465830;
    %load/vec4 v00000000014cc980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000014cdc40, 4;
    %store/vec4 v00000000014cd6a0_0, 0, 32;
    %load/vec4 v00000000014ccac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000014cdc40, 4;
    %store/vec4 v00000000014cd740_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000001459190;
T_14 ;
    %wait E_00000000014666f0;
    %delay 10, 0;
    %load/vec4 v00000000014cfcf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000014d01f0_0;
    %load/vec4 v00000000014ccfc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000014cdc40, 4, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000001458380;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cf7f0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0000000001458380;
T_16 ;
    %wait E_0000000001465870;
    %load/vec4 v00000000014d00b0_0;
    %pad/s 32;
    %store/vec4 v00000000014cf7f0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000fd1260;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001439ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145aed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145ad90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000145a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001439380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ffc090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ffcbd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014cb050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000ffc950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014caf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014cbe10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000145b1f0_0, 0;
    %end;
    .thread T_17;
    .scope S_0000000000fd1260;
T_18 ;
    %wait E_00000000014666f0;
    %load/vec4 v0000000000ffc3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001439ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145aed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145ad90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000145a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001439380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ffc090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ffcbd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014cb050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000ffc950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014caf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014cbe10_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000000000145b1f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000014cabf0_0;
    %assign/vec4 v0000000001439ce0_0, 0;
    %load/vec4 v00000000014ca8d0_0;
    %assign/vec4 v000000000145b010_0, 0;
    %load/vec4 v00000000014cc630_0;
    %assign/vec4 v000000000145aed0_0, 0;
    %load/vec4 v00000000014cc590_0;
    %assign/vec4 v000000000145ad90_0, 0;
    %load/vec4 v00000000014cb870_0;
    %assign/vec4 v000000000145a6b0_0, 0;
    %load/vec4 v00000000014ca830_0;
    %assign/vec4 v000000000145acf0_0, 0;
    %load/vec4 v00000000014cc4f0_0;
    %assign/vec4 v000000000145bf10_0, 0;
    %load/vec4 v00000000014ca970_0;
    %assign/vec4 v0000000001439380_0, 0;
    %load/vec4 v00000000014cab50_0;
    %assign/vec4 v0000000000ffc090_0, 0;
    %load/vec4 v00000000014cb0f0_0;
    %assign/vec4 v0000000000ffcbd0_0, 0;
    %load/vec4 v00000000014cadd0_0;
    %assign/vec4 v00000000014cb050_0, 0;
    %load/vec4 v00000000014cc310_0;
    %assign/vec4 v0000000000ffc950_0, 0;
    %load/vec4 v00000000014cb190_0;
    %assign/vec4 v00000000014caf10_0, 0;
    %load/vec4 v00000000014cb410_0;
    %assign/vec4 v00000000014cbe10_0, 0;
    %load/vec4 v00000000014cc450_0;
    %assign/vec4 v000000000145b1f0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000f8b870;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cd1a0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0000000000f8b870;
T_20 ;
    %wait E_00000000014667b0;
    %load/vec4 v00000000014ce640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v00000000014cdba0_0;
    %store/vec4 v00000000014cd1a0_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000000014cd2e0_0;
    %store/vec4 v00000000014cd1a0_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000000f81130;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cdf60_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0000000000f81130;
T_22 ;
    %wait E_0000000001465f70;
    %load/vec4 v00000000014ce500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v00000000014cdec0_0;
    %store/vec4 v00000000014cdf60_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000000014ccd40_0;
    %store/vec4 v00000000014cdf60_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000000f7ae70;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000014ccc00_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0000000000f7ae70;
T_24 ;
    %wait E_0000000001465ab0;
    %load/vec4 v00000000014ccca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v00000000014ce460_0;
    %store/vec4 v00000000014ccc00_0, 0, 5;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000000014ce000_0;
    %store/vec4 v00000000014ccc00_0, 0, 5;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000000000f98190;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b3d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000145b8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000145ba10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000145b330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000145be70_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0000000000f98190;
T_26 ;
    %wait E_000000000146c970;
    %load/vec4 v000000000145bd30_0;
    %store/vec4 v000000000145b8d0_0, 0, 32;
    %load/vec4 v000000000145a890_0;
    %store/vec4 v000000000145ba10_0, 0, 32;
    %load/vec4 v000000000145bd30_0;
    %store/vec4 v000000000145b330_0, 0, 32;
    %load/vec4 v000000000145a890_0;
    %store/vec4 v000000000145be70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000145b3d0_0, 0, 1;
    %load/vec4 v000000000145b150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %jmp T_26.12;
T_26.0 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %and;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.1 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %or;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.2 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %add;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.3 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %sub;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.4 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_26.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_26.14, 8;
T_26.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_26.14, 8;
 ; End of false expr.
    %blend;
T_26.14;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.5 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %or;
    %inv;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.6 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %xor;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.7 ;
    %load/vec4 v000000000145be70_0;
    %load/vec4 v000000000145b8d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.8 ;
    %load/vec4 v000000000145be70_0;
    %load/vec4 v000000000145b8d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.9 ;
    %load/vec4 v000000000145ba10_0;
    %load/vec4 v000000000145b8d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %jmp T_26.12;
T_26.10 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_26.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_26.16, 8;
T_26.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_26.16, 8;
 ; End of false expr.
    %blend;
T_26.16;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_26.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.18, 8;
T_26.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.18, 8;
 ; End of false expr.
    %blend;
T_26.18;
    %pad/s 1;
    %store/vec4 v000000000145b3d0_0, 0, 1;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_26.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_26.20, 8;
T_26.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_26.20, 8;
 ; End of false expr.
    %blend;
T_26.20;
    %store/vec4 v000000000145a2f0_0, 0, 32;
    %load/vec4 v000000000145b8d0_0;
    %load/vec4 v000000000145ba10_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_26.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.22, 8;
T_26.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.22, 8;
 ; End of false expr.
    %blend;
T_26.22;
    %pad/s 1;
    %store/vec4 v000000000145b3d0_0, 0, 1;
    %jmp T_26.12;
T_26.12 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000000000fca610;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145ab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145a4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145a390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000145c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145a570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000145b6f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000145c0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000145a9d0_0, 0;
    %end;
    .thread T_27;
    .scope S_0000000000fca610;
T_28 ;
    %wait E_00000000014666f0;
    %load/vec4 v000000000145c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145ab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145a4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145a390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000145c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145a570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000145b6f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000145c0f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000000000145a9d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000000000145a430_0;
    %assign/vec4 v000000000145ab10_0, 0;
    %load/vec4 v000000000145a610_0;
    %assign/vec4 v000000000145bab0_0, 0;
    %load/vec4 v000000000145bc90_0;
    %assign/vec4 v000000000145a4d0_0, 0;
    %load/vec4 v000000000145bb50_0;
    %assign/vec4 v000000000145a390_0, 0;
    %load/vec4 v000000000145abb0_0;
    %assign/vec4 v000000000145c190_0, 0;
    %load/vec4 v000000000145bdd0_0;
    %assign/vec4 v000000000145a570_0, 0;
    %load/vec4 v000000000145b970_0;
    %assign/vec4 v000000000145b6f0_0, 0;
    %load/vec4 v000000000145bbf0_0;
    %assign/vec4 v000000000145c0f0_0, 0;
    %load/vec4 v000000000145b830_0;
    %assign/vec4 v000000000145a9d0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000f7b000;
T_29 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v00000000014ccf20_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014ce140_0, 0, 32;
T_29.0 ;
    %load/vec4 v00000000014ce140_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_29.1, 5;
    %load/vec4 v00000000014ccf20_0;
    %load/vec4 v00000000014ce140_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v00000000014ce140_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v00000000014cca20, 4, 0;
    %load/vec4 v00000000014ce140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014ce140_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014ce280_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0000000000f7b000;
T_30 ;
    %wait E_0000000001465830;
    %fork t_3, S_0000000000f4d890;
    %jmp t_2;
    .scope S_0000000000f4d890;
t_3 ;
    %load/vec4 v00000000014ce6e0_0;
    %load/vec4 v00000000014ccde0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v00000000014cce80_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v00000000014cd100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014cca20, 0, 4;
T_30.0 ;
    %ix/getv/s 4, v00000000014cc8e0_0;
    %load/vec4a v00000000014cca20, 4;
    %assign/vec4 v00000000014ce280_0, 0;
    %end;
    .scope S_0000000000f7b000;
t_2 %join;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000f970e0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014cb730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014cb5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014cc3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014cb690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014cbff0_0, 0;
    %end;
    .thread T_31;
    .scope S_0000000000f970e0;
T_32 ;
    %wait E_00000000014666f0;
    %load/vec4 v00000000014cbaf0_0;
    %assign/vec4 v00000000014cb730_0, 0;
    %load/vec4 v00000000014cb7d0_0;
    %assign/vec4 v00000000014cb5f0_0, 0;
    %load/vec4 v00000000014cc270_0;
    %assign/vec4 v00000000014cc3b0_0, 0;
    %load/vec4 v00000000014cba50_0;
    %assign/vec4 v00000000014cb690_0, 0;
    %load/vec4 v00000000014cbc30_0;
    %assign/vec4 v00000000014cbff0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000f812c0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014cc840_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0000000000f812c0;
T_34 ;
    %wait E_0000000001465bb0;
    %load/vec4 v00000000014cd560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v00000000014ce3c0_0;
    %store/vec4 v00000000014cc840_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000000014cd380_0;
    %store/vec4 v00000000014cc840_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000f4bc20;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014d1080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014d2700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014d20c0_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0000000000f4bc20;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014cf4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014cf570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ce8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ce990_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014cf4d0_0, 0, 1;
    %vpi_call 3 393 "$display", "------------------Begin----------------------" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000000000f4bc20;
T_37 ;
    %wait E_000000000146d0b0;
    %load/vec4 v00000000014d2160_0;
    %load/vec4 v00000000014cf930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014cf570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ce8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ce990_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014cf570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ce8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ce990_0, 0, 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000f4bc20;
T_38 ;
    %wait E_000000000146cf30;
    %load/vec4 v00000000014cfd90_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_38.0, 4;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ce8f0_0, 0, 1;
    %load/vec4 v00000000014d1440_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v00000000014d0290_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014cdc40, 4, 0;
T_38.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v00000000014d1440_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000014d0290_0, 0, 32;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000000014cfd90_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014ce8f0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v00000000014cec10_0;
    %store/vec4 v00000000014d0290_0, 0, 32;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014cf570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ce8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014ce990_0, 0, 1;
T_38.5 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000f4bc20;
T_39 ;
    %wait E_0000000001465830;
    %delay 900, 0;
    %load/vec4 v00000000014d20c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014d20c0_0, 0, 32;
    %load/vec4 v00000000014d1440_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000014d2700_0, 0, 32;
T_39.0 ;
    %load/vec4 v00000000014d2700_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %load/vec4 v00000000014d1080_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014d1080_0, 0, 32;
T_39.2 ;
    %load/vec4 v00000000014d1080_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_39.4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014d0fe0_0, 0, 32;
T_39.6 ;
    %load/vec4 v00000000014d0fe0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_39.7, 5;
    %vpi_call 3 484 "$display", "%b", &A<v00000000014cca20, v00000000014d0fe0_0 > {0 0 0};
    %load/vec4 v00000000014d0fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014d0fe0_0, 0, 32;
    %jmp T_39.6;
T_39.7 ;
    %vpi_call 3 487 "$finish" {0 0 0};
T_39.4 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./InstructionRAM.v";
    "./MEM_WB.v";
    "./MUX32.v";
    "./MUX5.v";
    "./MainMemory.v";
    "./RegisterFile.v";
    "./SignExtend.v";
    "./WB_IF.v";
    "./Clock.v";
