vhdl work "source/Ethernet files/IPcores/eth_head_fifo.vhd"
vhdl work "source/Ethernet files/IPcores/ip_rx_bram.vhd"
vhdl work "source/Ethernet files/IPcores/tx_fifo.vhd"
vhdl work "source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard_tile.vhd"
vhdl work "source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/example_design/frame_gen.vhd"
vhdl work "source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/example_design/frame_check.vhd"
vhdl work "source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard.vhd"
vhdl work "source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/example_design/pcs_pma_s6_gtpwizard_top.vhd"
vhdl work "ipcore_dir/STATE_FIFO/STATE_FIFO.vhd"
vhdl work "ipcore_dir/blk_mem_gen_v7_3/blk_mem_gen_v7_3.vhd"
vhdl work "ipcore_dir/CMD_FIFO_w1r8/CMD_FIFO_w1r8.vhd"
vhdl work "ipcore_dir/CMD_FIFO_w8r32/CMD_FIFO_w8r32.vhd"
vhdl work "ipcore_dir/WAVE_FIFO_w32r8/WAVE_FIFO.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_pselect_f.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_ipif_pkg.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_counter_f.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_address_decoder.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_slave_attachment.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_sync_block.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_axi_lite_ipif.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_vector_decode.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.vhd"
vhdl work "source/Ethernet files/IPcores/tri_mode_eth_mac_v5_5.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_reset_sync.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_block.vhd"
vhdl work "source/Ethernet files/pcs_pma_transceiver_A.vhd"
vhdl work "source/Ethernet files/IPcores/pcs_pma.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_fifo_block.vhd"
vhdl work "source/Ethernet files/tri_mode_eth_mac_v5_5_axi_lite_sm.vhd"
vhdl work "source/Ethernet files/pcs_pma_reset_sync.vhd"
vhdl work "source/Ethernet files/pcs_pma_block.vhd"
vhdl work "source/Ethernet files/ip_udp_tx_block.vhd"
vhdl work "source/Ethernet files/ip_udp_rx_block.vhd"
vhdl work "source/Ethernet files/eth_head.vhd"
vhdl work "source/Ethernet files/eth.vhd"
vhdl work "source/Ethernet files/udp.vhd"
vhdl work "source/Ethernet files/eth_top.vhd"
vhdl work "source/edge_to_pulse_converter.vhd"
vhdl work "remote_sources/_/BMD_DAUGTHER_CARD_FW/Source files/BMD_definitions.vhd"
vhdl work "UtilityPkg.vhd"
vhdl work "source/SCROD_DC_COMM.vhd"
vhdl work "source/DataDemuxControl.vhd"
vhdl work "ipcore_dir/CLK_FANOUT/CLK_FANOUT.vhd"
vhdl work "source/SCROD_A5_TOP.vhd"
