TimeQuest Timing Analyzer report for MIPS
Sun Jul 02 16:09:46 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 43.51 MHz ; 43.51 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
; 61.53 MHz ; 61.53 MHz       ; clock                         ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -27.057 ; -20891.976    ;
; clock                         ; -15.251 ; -653.345      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.523 ; -4.317        ;
; DivisorFrequencia:inst4|inst2 ; -0.664 ; -17.823       ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -27.057 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 28.116     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.832 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.894     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.842     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.689 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.522      ; 27.747     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.518      ; 27.728     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.647 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.709     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.627 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.686     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.523      ; 27.623     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.529 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.525      ; 27.590     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.519      ; 27.579     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.437 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.499     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.426 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.526      ; 27.488     ;
; -26.384 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.513      ; 27.433     ;
; -26.384 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.513      ; 27.433     ;
; -26.384 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.513      ; 27.433     ;
; -26.384 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.513      ; 27.433     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -15.251 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.020      ; 16.236     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.997 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.980     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.784 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.767     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.772 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.757     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.341 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.324     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.153 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.018      ; 15.136     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -14.025 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.020      ; 15.010     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.915 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.900     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.572 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.555     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.564 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.549     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.321 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.018      ; 14.304     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.313 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.020      ; 14.298     ;
; -13.257 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.022      ; 14.244     ;
; -13.257 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.022      ; 14.244     ;
; -13.257 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.022      ; 14.244     ;
; -13.257 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.022      ; 14.244     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.523 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.664      ; 0.657      ;
; -2.023 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.664      ; 0.657      ;
; -0.900 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.748      ; 2.332      ;
; -0.894 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.746      ; 2.336      ;
; -0.400 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.748      ; 2.332      ;
; -0.394 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.746      ; 2.336      ;
; 0.391  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 1.773  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.528     ; 0.979      ;
; 1.777  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.528     ; 0.983      ;
; 2.025  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.525     ; 1.234      ;
; 2.038  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.523     ; 1.249      ;
; 2.039  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.525     ; 1.248      ;
; 2.041  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.525     ; 1.250      ;
; 2.046  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.528     ; 1.252      ;
; 2.048  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.525     ; 1.257      ;
; 2.053  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.525     ; 1.262      ;
; 2.061  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.526     ; 1.269      ;
; 2.073  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.526     ; 1.281      ;
; 2.320  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.523     ; 1.531      ;
; 2.328  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.527     ; 1.535      ;
; 2.334  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.523     ; 1.545      ;
; 2.350  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.523     ; 1.561      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a1~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a2~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a3~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a4~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a5~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a6~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a7~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a8~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a9~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a31~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a14~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a15~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a16~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a17~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a18~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a19~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a20~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a21~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a22~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a23~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a24~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a25~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a26~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a27~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a28~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a29~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a30~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.867  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.526     ; 2.075      ;
; 3.255  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.501     ; 2.488      ;
; 3.294  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.505     ; 2.523      ;
; 3.312  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.506     ; 2.540      ;
; 3.390  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.504     ; 2.620      ;
; 3.407  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.502     ; 2.639      ;
; 3.435  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.501     ; 2.668      ;
; 3.516  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.501     ; 2.749      ;
; 3.562  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|09                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.482     ; 2.814      ;
; 3.575  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.506     ; 2.803      ;
; 3.599  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.504     ; 2.829      ;
; 3.669  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.510     ; 2.893      ;
; 3.673  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.506     ; 2.901      ;
; 3.682  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.504     ; 2.912      ;
; 3.687  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.513     ; 2.908      ;
; 3.702  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.502     ; 2.934      ;
; 3.710  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.504     ; 2.940      ;
; 3.721  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.506     ; 2.949      ;
; 3.726  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.510     ; 2.950      ;
; 3.779  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.504     ; 3.009      ;
; 3.807  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.507     ; 3.034      ;
; 3.808  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.502     ; 3.040      ;
; 3.808  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.502     ; 3.040      ;
; 3.839  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.500     ; 3.073      ;
; 3.854  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.505     ; 3.083      ;
; 3.878  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.500     ; 3.112      ;
; 3.882  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.502     ; 3.114      ;
; 3.899  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.498     ; 3.135      ;
; 3.903  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.507     ; 3.130      ;
; 3.904  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.505     ; 3.133      ;
; 3.905  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.511     ; 3.128      ;
; 3.926  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.504     ; 3.156      ;
; 3.930  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.502     ; 3.162      ;
; 3.951  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.507     ; 3.178      ;
; 3.951  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.503     ; 3.182      ;
; 3.962  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.495     ; 3.201      ;
; 3.988  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.477     ; 3.245      ;
; 3.994  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.502     ; 3.226      ;
; 4.000  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.473     ; 3.261      ;
; 4.010  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.510     ; 3.234      ;
; 4.020  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.505     ; 3.249      ;
; 4.020  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.500     ; 3.254      ;
; 4.021  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.510     ; 3.245      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.664 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.100      ;
; -0.664 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.100      ;
; -0.664 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.100      ;
; -0.646 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.247      ; 3.117      ;
; -0.631 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.133      ;
; -0.427 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.342      ;
; -0.427 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.342      ;
; -0.427 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.342      ;
; -0.408 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.245      ; 3.353      ;
; -0.408 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.245      ; 3.353      ;
; -0.408 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.245      ; 3.353      ;
; -0.392 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.242      ; 3.366      ;
; -0.373 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.396      ;
; -0.373 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.396      ;
; -0.372 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.393      ;
; -0.369 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.250      ; 3.397      ;
; -0.369 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.250      ; 3.397      ;
; -0.363 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.236      ; 3.389      ;
; -0.363 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.236      ; 3.389      ;
; -0.357 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.408      ;
; -0.357 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.408      ;
; -0.357 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.408      ;
; -0.357 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.408      ;
; -0.352 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.244      ; 3.408      ;
; -0.352 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.244      ; 3.408      ;
; -0.352 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.244      ; 3.408      ;
; -0.336 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.250      ; 3.430      ;
; -0.336 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.250      ; 3.430      ;
; -0.327 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.236      ; 3.425      ;
; -0.327 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.236      ; 3.425      ;
; -0.311 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.243      ; 3.448      ;
; -0.308 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.448      ;
; -0.169 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.595      ;
; -0.164 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.248      ; 3.100      ;
; -0.164 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.248      ; 3.100      ;
; -0.164 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.248      ; 3.100      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.151 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.614      ;
; -0.146 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.247      ; 3.117      ;
; -0.134 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.252      ; 3.634      ;
; -0.134 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.252      ; 3.634      ;
; -0.134 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.252      ; 3.634      ;
; -0.134 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.252      ; 3.634      ;
; -0.132 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.242      ; 3.626      ;
; -0.131 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.248      ; 3.133      ;
; -0.126 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.638      ;
; -0.126 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.638      ;
; -0.126 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.638      ;
; -0.126 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.638      ;
; -0.126 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.638      ;
; -0.126 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.638      ;
; -0.126 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.248      ; 3.638      ;
; -0.111 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.645      ;
; -0.111 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.645      ;
; -0.111 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.645      ;
; -0.110 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.257      ; 3.663      ;
; -0.104 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.241      ; 3.653      ;
; -0.104 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.241      ; 3.653      ;
; -0.099 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.252      ; 3.669      ;
; -0.099 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.252      ; 3.669      ;
; -0.081 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.251      ; 3.686      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.688      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.688      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.688      ;
; -0.062 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.250      ; 3.704      ;
; -0.045 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.724      ;
; -0.045 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.724      ;
; -0.045 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.253      ; 3.724      ;
; -0.041 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.252      ; 3.727      ;
; -0.024 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.741      ;
; -0.024 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.741      ;
; -0.024 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.741      ;
; -0.024 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.741      ;
; -0.024 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.741      ;
; -0.017 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.739      ;
; -0.017 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.240      ; 3.739      ;
; -0.007 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.247      ; 3.756      ;
; -0.007 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.247      ; 3.756      ;
; -0.007 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.247      ; 3.756      ;
; -0.007 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.247      ; 3.756      ;
; -0.007 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.247      ; 3.756      ;
; -0.007 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.247      ; 3.756      ;
; 0.021  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.256      ; 3.793      ;
; 0.023  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.788      ;
; 0.023  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.788      ;
; 0.023  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.788      ;
; 0.023  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.788      ;
; 0.023  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.249      ; 3.788      ;
; 0.068  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.256      ; 3.840      ;
; 0.068  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.256      ; 3.840      ;
; 0.068  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.256      ; 3.840      ;
; 0.068  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.256      ; 3.840      ;
; 0.068  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.256      ; 3.840      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.522  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 11.096 ; 11.096 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.091 ; 10.091 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.099  ; 9.099  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.709 ; 10.709 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.707  ; 9.707  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.151  ; 9.151  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 10.401 ; 10.401 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.995  ; 8.995  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.096 ; 11.096 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.213  ; 9.213  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.784  ; 8.784  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.442  ; 8.442  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 9.509  ; 9.509  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.840  ; 9.840  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 9.213  ; 9.213  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.616  ; 8.616  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 9.996  ; 9.996  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.013  ; 8.013  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.649  ; 7.649  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.641  ; 8.641  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.300  ; 8.300  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.691  ; 8.691  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.590  ; 8.590  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.559  ; 8.559  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.857  ; 8.857  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 9.019  ; 9.019  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.516  ; 8.516  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.968  ; 8.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.818  ; 8.818  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.020  ; 8.020  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.986  ; 7.986  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.586  ; 7.586  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.104  ; 8.104  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.351  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 3.962  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 30.589 ; 30.589 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 29.774 ; 29.774 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 29.765 ; 29.765 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 30.279 ; 30.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 29.657 ; 29.657 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 29.095 ; 29.095 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 30.125 ; 30.125 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 30.243 ; 30.243 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.961 ; 29.961 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 30.232 ; 30.232 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 30.297 ; 30.297 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 30.246 ; 30.246 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 30.279 ; 30.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 30.174 ; 30.174 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.181 ; 29.181 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 29.509 ; 29.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 29.509 ; 29.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 29.972 ; 29.972 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.309 ; 29.309 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 30.589 ; 30.589 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 30.480 ; 30.480 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 30.432 ; 30.432 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.892 ; 29.892 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 30.293 ; 30.293 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 29.185 ; 29.185 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.818 ; 29.818 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.201 ; 29.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 30.066 ; 30.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.170 ; 29.170 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.824 ; 29.824 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 30.071 ; 30.071 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 29.584 ; 29.584 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.129 ; 29.129 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 4.522  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.351  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 3.962  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.436 ; 14.436 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.771 ; 12.771 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.436 ; 14.436 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.724 ; 12.724 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.801 ; 12.801 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.659 ; 11.659 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.924 ; 11.924 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.989 ; 11.989 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.684 ; 11.684 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.849 ; 11.849 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.195 ; 11.195 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.593 ; 10.593 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.241 ; 11.241 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 10.924 ; 10.924 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.553 ; 11.553 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 10.952 ; 10.952 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.420 ; 11.420 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.344 ; 11.344 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.215 ; 11.215 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.313 ; 11.313 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.330 ; 10.330 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.914 ; 10.914 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 12.060 ; 12.060 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.229 ; 11.229 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 12.006 ; 12.006 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 16.485 ; 16.485 ; Fall       ; clock                         ;
; JR               ; clock                         ; 13.387 ; 13.387 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 14.793 ; 14.793 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.324 ; 14.324 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.748 ; 13.748 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 15.345 ; 15.345 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 15.345 ; 15.345 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 13.956 ; 13.956 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.374 ; 13.374 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.436 ; 14.436 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 15.106 ; 15.106 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.092 ; 12.092 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.474 ; 11.474 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.669 ; 11.669 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.924 ; 11.924 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.979 ; 11.979 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.684 ; 11.684 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 12.092 ; 12.092 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.494 ; 11.494 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 12.141 ; 12.141 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.930 ; 11.930 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.989 ; 11.989 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.674 ; 11.674 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 12.082 ; 12.082 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.464 ; 11.464 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.603 ; 10.603 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.241 ; 11.241 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.202 ; 11.202 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 35.161 ; 35.161 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.346 ; 34.346 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 34.337 ; 34.337 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 34.851 ; 34.851 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 34.229 ; 34.229 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.667 ; 33.667 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 34.697 ; 34.697 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 34.815 ; 34.815 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 34.533 ; 34.533 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 34.804 ; 34.804 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.869 ; 34.869 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.818 ; 34.818 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.851 ; 34.851 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 34.746 ; 34.746 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.753 ; 33.753 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 34.081 ; 34.081 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 34.081 ; 34.081 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.544 ; 34.544 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 33.881 ; 33.881 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 35.161 ; 35.161 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 35.052 ; 35.052 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.004 ; 35.004 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 34.464 ; 34.464 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.865 ; 34.865 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 33.757 ; 33.757 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 34.390 ; 34.390 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.773 ; 33.773 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 34.638 ; 34.638 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.742 ; 33.742 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 34.396 ; 34.396 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 34.643 ; 34.643 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.156 ; 34.156 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 33.701 ; 33.701 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.934 ; 10.934 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 12.060 ; 12.060 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.229 ; 11.229 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 12.006 ; 12.006 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.583 ; 12.583 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.583 ; 12.583 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.225 ; 11.225 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.348 ; 11.348 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.215 ; 11.215 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.303 ; 11.303 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.489 ; 10.489 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.583 ; 11.583 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 10.952 ; 10.952 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.271 ; 11.271 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.788 ; 11.788 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.165 ; 11.165 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.788 ; 11.788 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 10.593 ; 10.593 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.522  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.586  ; 7.586  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.091 ; 10.091 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.099  ; 9.099  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.709 ; 10.709 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.707  ; 9.707  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.151  ; 9.151  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 10.401 ; 10.401 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.995  ; 8.995  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.096 ; 11.096 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.213  ; 9.213  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.784  ; 8.784  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.442  ; 8.442  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 9.509  ; 9.509  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.840  ; 9.840  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 9.213  ; 9.213  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.616  ; 8.616  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 9.996  ; 9.996  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.013  ; 8.013  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.649  ; 7.649  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.641  ; 8.641  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.300  ; 8.300  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.691  ; 8.691  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.590  ; 8.590  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.559  ; 8.559  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.857  ; 8.857  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 9.019  ; 9.019  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.516  ; 8.516  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.968  ; 8.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.818  ; 8.818  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.020  ; 8.020  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.986  ; 7.986  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.586  ; 7.586  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.104  ; 8.104  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.351  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 3.962  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 8.795  ; 8.795  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 9.060  ; 9.060  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 9.176  ; 9.176  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 9.722  ; 9.722  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 10.723 ; 10.723 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 10.391 ; 10.391 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 12.158 ; 12.158 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 10.096 ; 10.096 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 11.884 ; 11.884 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 9.764  ; 9.764  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 11.267 ; 11.267 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 9.911  ; 9.911  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 10.678 ; 10.678 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 9.379  ; 9.379  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 10.645 ; 10.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 9.591  ; 9.591  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 9.463  ; 9.463  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 9.891  ; 9.891  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 9.772  ; 9.772  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 9.870  ; 9.870  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 11.168 ; 11.168 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 10.149 ; 10.149 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 10.000 ; 10.000 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 10.609 ; 10.609 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 9.814  ; 9.814  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 9.787  ; 9.787  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 10.061 ; 10.061 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 9.993  ; 9.993  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 9.309  ; 9.309  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 9.593  ; 9.593  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 9.921  ; 9.921  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 9.019  ; 9.019  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 8.795  ; 8.795  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 4.522  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.351  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 3.962  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 12.124 ; 12.124 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.017 ; 12.017 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 11.984 ; 11.984 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.330 ; 10.330 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.659 ; 11.659 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.924 ; 11.924 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.989 ; 11.989 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.684 ; 11.684 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.849 ; 11.849 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.195 ; 11.195 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.593 ; 10.593 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.241 ; 11.241 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 10.924 ; 10.924 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.553 ; 11.553 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 10.952 ; 10.952 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.420 ; 11.420 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.344 ; 11.344 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.215 ; 11.215 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.313 ; 11.313 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.330 ; 10.330 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.914 ; 10.914 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 12.060 ; 12.060 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.229 ; 11.229 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 12.006 ; 12.006 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 13.137 ; 13.137 ; Fall       ; clock                         ;
; JR               ; clock                         ; 11.953 ; 11.953 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 12.596 ; 12.596 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 12.134 ; 12.134 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 11.226 ; 11.226 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 12.260 ; 12.260 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 13.271 ; 13.271 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 13.046 ; 13.046 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.260 ; 12.260 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 12.124 ; 12.124 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 12.713 ; 12.713 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.474 ; 11.474 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.474 ; 11.474 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.669 ; 11.669 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.924 ; 11.924 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.979 ; 11.979 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.684 ; 11.684 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 12.092 ; 12.092 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.494 ; 11.494 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 12.141 ; 12.141 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.930 ; 11.930 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.989 ; 11.989 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.674 ; 11.674 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 12.082 ; 12.082 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.464 ; 11.464 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.603 ; 10.603 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.241 ; 11.241 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.202 ; 11.202 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 12.835 ; 12.835 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 14.939 ; 14.939 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 14.915 ; 14.915 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 13.514 ; 13.514 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 13.857 ; 13.857 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 13.494 ; 13.494 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 15.517 ; 15.517 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 13.096 ; 13.096 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 15.309 ; 15.309 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 15.207 ; 15.207 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 13.843 ; 13.843 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 14.397 ; 14.397 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 15.249 ; 15.249 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 13.754 ; 13.754 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 12.835 ; 12.835 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 13.418 ; 13.418 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 13.498 ; 13.498 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 14.520 ; 14.520 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 13.123 ; 13.123 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 14.214 ; 14.214 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 15.397 ; 15.397 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 14.692 ; 14.692 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 14.468 ; 14.468 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 14.567 ; 14.567 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 13.700 ; 13.700 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 13.690 ; 13.690 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 13.929 ; 13.929 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 14.396 ; 14.396 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 13.765 ; 13.765 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 13.858 ; 13.858 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 14.501 ; 14.501 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 13.949 ; 13.949 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 14.076 ; 14.076 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 10.934 ; 10.934 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.934 ; 10.934 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 12.060 ; 12.060 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.229 ; 11.229 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 12.006 ; 12.006 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.583 ; 12.583 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.225 ; 11.225 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 10.489 ; 10.489 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.348 ; 11.348 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.215 ; 11.215 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.303 ; 11.303 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.489 ; 10.489 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.952 ; 10.952 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.583 ; 11.583 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 10.952 ; 10.952 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.271 ; 11.271 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.165 ; 11.165 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.788 ; 11.788 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 10.593 ; 10.593 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -12.028 ; -9465.219     ;
; clock                         ; -6.702  ; -307.852      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.550 ; -3.341        ;
; DivisorFrequencia:inst4|inst2 ; -0.673 ; -85.439       ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -12.028 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.760     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.948 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.684     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.925 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.661     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.860 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.596     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.858 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.590     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.844 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.199      ; 12.575     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.838 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.567     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.825 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.200      ; 12.557     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.811 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.202      ; 12.545     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.795 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.197      ; 12.524     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.515     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.775 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.204      ; 12.511     ;
; -11.732 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.192      ; 12.456     ;
; -11.732 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.192      ; 12.456     ;
; -11.732 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.192      ; 12.456     ;
; -11.732 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.192      ; 12.456     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.702 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.720      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.600 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.616      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.514 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.530      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.503 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.521      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.328 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.344      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.254 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.270      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.184 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.202      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.157 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.175      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -6.002 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.017      ; 7.018      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.995 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.019      ; 7.013      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.941 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.017      ; 6.957      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.934 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.019      ; 6.952      ;
; -5.890 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.021      ; 6.910      ;
; -5.890 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.021      ; 6.910      ;
; -5.890 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.021      ; 6.910      ;
; -5.890 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.021      ; 6.910      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.550 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.624      ; 0.367      ;
; -1.050 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.624      ; 0.367      ;
; -0.900 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.713      ; 1.092      ;
; -0.891 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.711      ; 1.099      ;
; -0.400 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.713      ; 1.092      ;
; -0.391 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.711      ; 1.099      ;
; 0.215  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 1.056  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.206     ; 0.488      ;
; 1.057  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.206     ; 0.489      ;
; 1.174  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.202     ; 0.610      ;
; 1.180  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.200     ; 0.618      ;
; 1.183  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.202     ; 0.619      ;
; 1.183  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.202     ; 0.619      ;
; 1.186  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.204     ; 0.620      ;
; 1.187  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.202     ; 0.623      ;
; 1.188  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.206     ; 0.620      ;
; 1.191  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.204     ; 0.625      ;
; 1.191  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.202     ; 0.627      ;
; 1.306  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.200     ; 0.744      ;
; 1.313  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.200     ; 0.751      ;
; 1.314  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.204     ; 0.748      ;
; 1.322  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.200     ; 0.760      ;
; 1.569  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.204     ; 1.003      ;
; 1.656  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.109      ;
; 1.670  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 1.124      ;
; 1.705  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.163      ;
; 1.768  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.182     ; 1.224      ;
; 1.772  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.225      ;
; 1.776  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.234      ;
; 1.789  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.247      ;
; 1.809  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.183     ; 1.264      ;
; 1.821  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.279      ;
; 1.834  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.287      ;
; 1.843  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 1.297      ;
; 1.851  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.189     ; 1.300      ;
; 1.863  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.181     ; 1.320      ;
; 1.867  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.166     ; 1.339      ;
; 1.880  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.189     ; 1.329      ;
; 1.895  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.191     ; 1.342      ;
; 1.898  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.181     ; 1.355      ;
; 1.902  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.181     ; 1.359      ;
; 1.908  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 1.362      ;
; 1.920  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 1.374      ;
; 1.928  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.182     ; 1.384      ;
; 1.935  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 1.389      ;
; 1.942  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.401      ;
; 1.949  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.183     ; 1.404      ;
; 1.951  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.404      ;
; 1.953  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.412      ;
; 1.961  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.186     ; 1.413      ;
; 1.977  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 1.431      ;
; 1.988  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.189     ; 1.437      ;
; 1.993  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.186     ; 1.445      ;
; 1.997  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.182     ; 1.453      ;
; 1.998  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.181     ; 1.455      ;
; 2.000  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.458      ;
; 2.013  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 1.474      ;
; 2.015  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.175     ; 1.478      ;
; 2.016  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.178     ; 1.476      ;
; 2.019  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.162     ; 1.495      ;
; 2.025  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.186     ; 1.477      ;
; 2.026  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.189     ; 1.475      ;
; 2.030  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.488      ;
; 2.033  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.491      ;
; 2.034  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.188     ; 1.484      ;
; 2.035  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.178     ; 1.495      ;
; 2.036  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.495      ;
; 2.038  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.497      ;
; 2.040  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.182     ; 1.496      ;
; 2.040  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.157     ; 1.521      ;
; 2.041  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.182     ; 1.497      ;
; 2.044  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.185     ; 1.497      ;
; 2.045  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.189     ; 1.494      ;
; 2.051  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.510      ;
; 2.054  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.189     ; 1.503      ;
; 2.061  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.188     ; 1.511      ;
; 2.063  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.188     ; 1.513      ;
; 2.067  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.525      ;
; 2.073  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.180     ; 1.531      ;
; 2.074  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.187     ; 1.525      ;
; 2.075  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.191     ; 1.522      ;
; 2.076  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.535      ;
; 2.078  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.553      ;
; 2.079  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.181     ; 1.536      ;
; 2.081  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.188     ; 1.531      ;
; 2.081  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 1.542      ;
; 2.083  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.178     ; 1.543      ;
; 2.084  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.181     ; 1.541      ;
; 2.085  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.184     ; 1.539      ;
; 2.086  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.177     ; 1.547      ;
; 2.090  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.188     ; 1.540      ;
; 2.094  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.159     ; 1.573      ;
; 2.096  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.555      ;
; 2.101  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.175     ; 1.564      ;
; 2.102  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.181     ; 1.559      ;
; 2.104  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.182     ; 1.560      ;
; 2.105  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.179     ; 1.564      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.673 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.512      ;
; -0.673 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.512      ;
; -0.673 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.512      ;
; -0.665 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.890      ; 1.518      ;
; -0.640 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.545      ;
; -0.561 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.625      ;
; -0.561 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.625      ;
; -0.561 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.625      ;
; -0.561 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.625      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.889      ; 1.622      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.889      ; 1.622      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.889      ; 1.622      ;
; -0.552 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.638      ;
; -0.552 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.638      ;
; -0.552 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.638      ;
; -0.548 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.886      ; 1.631      ;
; -0.543 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.886      ; 1.636      ;
; -0.538 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.652      ;
; -0.538 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.652      ;
; -0.537 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.649      ;
; -0.531 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.655      ;
; -0.531 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.655      ;
; -0.528 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.645      ;
; -0.528 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.645      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.888      ; 1.659      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.888      ; 1.659      ;
; -0.522 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.888      ; 1.659      ;
; -0.520 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.665      ;
; -0.520 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.665      ;
; -0.497 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.884      ; 1.680      ;
; -0.496 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.677      ;
; -0.496 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.880      ; 1.677      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.450 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.735      ;
; -0.444 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.892      ; 1.741      ;
; -0.435 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.749      ;
; -0.435 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.749      ;
; -0.435 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.749      ;
; -0.435 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.749      ;
; -0.435 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.749      ;
; -0.435 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.749      ;
; -0.435 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.749      ;
; -0.427 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.896      ; 1.762      ;
; -0.427 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.896      ; 1.762      ;
; -0.427 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.896      ; 1.762      ;
; -0.427 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.896      ; 1.762      ;
; -0.425 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.886      ; 1.754      ;
; -0.416 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.901      ; 1.778      ;
; -0.411 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.885      ; 1.767      ;
; -0.411 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.885      ; 1.767      ;
; -0.411 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.885      ; 1.767      ;
; -0.409 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.896      ; 1.780      ;
; -0.409 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.896      ; 1.780      ;
; -0.405 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.886      ; 1.774      ;
; -0.405 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.886      ; 1.774      ;
; -0.396 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.895      ; 1.792      ;
; -0.393 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.884      ; 1.784      ;
; -0.393 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.884      ; 1.784      ;
; -0.383 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.894      ; 1.804      ;
; -0.380 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.806      ;
; -0.380 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.806      ;
; -0.380 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.806      ;
; -0.380 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.806      ;
; -0.380 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.806      ;
; -0.377 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.813      ;
; -0.377 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.813      ;
; -0.377 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.813      ;
; -0.374 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.885      ; 1.804      ;
; -0.374 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.885      ; 1.804      ;
; -0.374 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.885      ; 1.804      ;
; -0.373 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.897      ; 1.817      ;
; -0.361 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.823      ;
; -0.361 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.823      ;
; -0.361 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.823      ;
; -0.361 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.823      ;
; -0.361 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.823      ;
; -0.361 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.891      ; 1.823      ;
; -0.360 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.826      ;
; -0.360 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.826      ;
; -0.360 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.826      ;
; -0.360 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.826      ;
; -0.360 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.893      ; 1.826      ;
; -0.334 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 1.858      ;
; -0.334 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 1.858      ;
; -0.330 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 1.862      ;
; -0.325 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.894      ; 1.862      ;
; -0.325 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.894      ; 1.862      ;
; -0.325 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.894      ; 1.862      ;
; -0.317 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.894      ; 1.870      ;
; -0.308 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.900      ; 1.885      ;
; -0.308 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.900      ; 1.885      ;
; -0.308 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.900      ; 1.885      ;
; -0.308 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.900      ; 1.885      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.317  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 5.832  ; 5.832  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.486  ; 5.486  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.027  ; 5.027  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.736  ; 5.736  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.288  ; 5.288  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.068  ; 5.068  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.664  ; 5.664  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.951  ; 4.951  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.832  ; 5.832  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.017  ; 5.017  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.803  ; 4.803  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.668  ; 4.668  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 5.109  ; 5.109  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 5.396  ; 5.396  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 5.068  ; 5.068  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.735  ; 4.735  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 5.324  ; 5.324  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.394  ; 4.394  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.241  ; 4.241  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.700  ; 4.700  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.518  ; 4.518  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.724  ; 4.724  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.654  ; 4.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.636  ; 4.636  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.784  ; 4.784  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.878  ; 4.878  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.631  ; 4.631  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.840  ; 4.840  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.769  ; 4.769  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.368  ; 4.368  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.405  ; 4.405  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.166  ; 4.166  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.448  ; 4.448  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.679  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.076  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 14.046 ; 14.046 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 13.666 ; 13.666 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 13.739 ; 13.739 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 13.936 ; 13.936 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 13.660 ; 13.660 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 13.437 ; 13.437 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 13.887 ; 13.887 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 13.898 ; 13.898 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 13.755 ; 13.755 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 13.921 ; 13.921 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 13.958 ; 13.958 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 13.861 ; 13.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 13.887 ; 13.887 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 13.831 ; 13.831 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 13.436 ; 13.436 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 13.529 ; 13.529 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 13.570 ; 13.570 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 13.793 ; 13.793 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 13.486 ; 13.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 14.044 ; 14.044 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 14.046 ; 14.046 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 14.036 ; 14.036 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 13.755 ; 13.755 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 13.915 ; 13.915 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 13.444 ; 13.444 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 13.684 ; 13.684 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 13.441 ; 13.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 13.847 ; 13.847 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 13.424 ; 13.424 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 13.707 ; 13.707 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 13.844 ; 13.844 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 13.588 ; 13.588 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 13.388 ; 13.388 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.317  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.679  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.076  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.961  ; 7.961  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.124  ; 7.124  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.961  ; 7.961  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.120  ; 7.120  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.154  ; 7.154  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 7.064  ; 7.064  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.660  ; 6.660  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.634  ; 6.634  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.766  ; 6.766  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.894  ; 6.894  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.666  ; 6.666  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.760  ; 6.760  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.438  ; 6.438  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.623  ; 6.623  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.215  ; 6.215  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.541  ; 6.541  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.118  ; 6.118  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.392  ; 6.392  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.610  ; 6.610  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.407  ; 6.407  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 7.064  ; 7.064  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.255  ; 6.255  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.550  ; 6.550  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.283  ; 6.283  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.887  ; 6.887  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.391  ; 6.391  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.549  ; 6.549  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.455  ; 6.455  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.542  ; 6.542  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.453  ; 6.453  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.510  ; 6.510  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.066  ; 6.066  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.492  ; 6.492  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.350  ; 6.350  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.839  ; 6.839  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.454  ; 6.454  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.964  ; 6.964  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.912  ; 6.912  ; Fall       ; clock                         ;
; JAL              ; clock                         ; 8.892  ; 8.892  ; Fall       ; clock                         ;
; JR               ; clock                         ; 7.449  ; 7.449  ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 8.103  ; 8.103  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.851  ; 7.851  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.561  ; 7.561  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 8.351  ; 8.351  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 8.351  ; 8.351  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.706  ; 7.706  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.521  ; 7.521  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.961  ; 7.961  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 8.178  ; 8.178  ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.884  ; 6.884  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.569  ; 6.569  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.644  ; 6.644  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.766  ; 6.766  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.884  ; 6.884  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.666  ; 6.666  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.876  ; 6.876  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.064  ; 7.064  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.589  ; 6.589  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.851  ; 6.851  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.776  ; 6.776  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.894  ; 6.894  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.656  ; 6.656  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.866  ; 6.866  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.548  ; 6.548  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.623  ; 6.623  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.215  ; 6.215  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.551  ; 6.551  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.128  ; 6.128  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.392  ; 6.392  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.410  ; 6.410  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.387  ; 6.387  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 7.064  ; 7.064  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.285  ; 6.285  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 16.700 ; 16.700 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 16.320 ; 16.320 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 16.393 ; 16.393 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 16.590 ; 16.590 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 16.314 ; 16.314 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 16.091 ; 16.091 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 16.541 ; 16.541 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 16.552 ; 16.552 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 16.409 ; 16.409 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 16.575 ; 16.575 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 16.612 ; 16.612 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 16.515 ; 16.515 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 16.541 ; 16.541 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 16.485 ; 16.485 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 16.090 ; 16.090 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 16.183 ; 16.183 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 16.224 ; 16.224 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 16.447 ; 16.447 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 16.140 ; 16.140 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 16.698 ; 16.698 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 16.700 ; 16.700 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 16.690 ; 16.690 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 16.409 ; 16.409 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 16.569 ; 16.569 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 16.098 ; 16.098 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 16.338 ; 16.338 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 16.095 ; 16.095 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 16.501 ; 16.501 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 16.078 ; 16.078 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 16.361 ; 16.361 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 16.498 ; 16.498 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 16.242 ; 16.242 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 16.042 ; 16.042 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.964  ; 6.964  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.482  ; 6.482  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.370  ; 6.370  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.839  ; 6.839  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.454  ; 6.454  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.964  ; 6.964  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.912  ; 6.912  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 7.084  ; 7.084  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.402  ; 6.402  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.410  ; 6.410  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.407  ; 6.407  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 7.084  ; 7.084  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.375  ; 6.375  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.542  ; 6.542  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.460  ; 6.460  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.542  ; 6.542  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.453  ; 6.453  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.500  ; 6.500  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.145  ; 6.145  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.887  ; 6.887  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.580  ; 6.580  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.283  ; 6.283  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.887  ; 6.887  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.559  ; 6.559  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.723  ; 6.723  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.408  ; 6.408  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.723  ; 6.723  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.195  ; 6.195  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.541  ; 6.541  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.118  ; 6.118  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.317 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.166 ; 4.166 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.486 ; 5.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.027 ; 5.027 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.736 ; 5.736 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.288 ; 5.288 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.068 ; 5.068 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.664 ; 5.664 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.951 ; 4.951 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.832 ; 5.832 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.017 ; 5.017 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.803 ; 4.803 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.668 ; 4.668 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 5.109 ; 5.109 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 5.396 ; 5.396 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 5.068 ; 5.068 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.735 ; 4.735 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 5.324 ; 5.324 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.394 ; 4.394 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.241 ; 4.241 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.700 ; 4.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.518 ; 4.518 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.724 ; 4.724 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.654 ; 4.654 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.636 ; 4.636 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.784 ; 4.784 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.878 ; 4.878 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.631 ; 4.631 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.840 ; 4.840 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.769 ; 4.769 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.368 ; 4.368 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.405 ; 4.405 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.166 ; 4.166 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.448 ; 4.448 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.679 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.076 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.682 ; 4.682 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.807 ; 4.807 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.938 ; 4.938 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.164 ; 5.164 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.576 ; 5.576 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.509 ; 5.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 6.272 ; 6.272 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.297 ; 5.297 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 6.060 ; 6.060 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.180 ; 5.180 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.861 ; 5.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.164 ; 5.164 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.488 ; 5.488 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.951 ; 4.951 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.515 ; 5.515 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.012 ; 5.012 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.009 ; 5.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.207 ; 5.207 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.135 ; 5.135 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.199 ; 5.199 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.796 ; 5.796 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.357 ; 5.357 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.244 ; 5.244 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.502 ; 5.502 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.155 ; 5.155 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.157 ; 5.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.271 ; 5.271 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.268 ; 5.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.937 ; 4.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.085 ; 5.085 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.244 ; 5.244 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.795 ; 4.795 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.682 ; 4.682 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.317 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.679 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.076 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.735 ; 6.735 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.735 ; 6.735 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 6.863 ; 6.863 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.807 ; 6.807 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.765 ; 6.765 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.066 ; 6.066 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.660 ; 6.660 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.634 ; 6.634 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.766 ; 6.766 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.894 ; 6.894 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.666 ; 6.666 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.438 ; 6.438 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.215 ; 6.215 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.541 ; 6.541 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.392 ; 6.392 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.610 ; 6.610 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.407 ; 6.407 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 7.064 ; 7.064 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.255 ; 6.255 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.550 ; 6.550 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.283 ; 6.283 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.887 ; 6.887 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.391 ; 6.391 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.549 ; 6.549 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.455 ; 6.455 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.542 ; 6.542 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.453 ; 6.453 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.066 ; 6.066 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.492 ; 6.492 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.350 ; 6.350 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.839 ; 6.839 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.454 ; 6.454 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.964 ; 6.964 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.912 ; 6.912 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 7.358 ; 7.358 ; Fall       ; clock                         ;
; JR               ; clock                         ; 6.775 ; 6.775 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 7.084 ; 7.084 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.838 ; 6.838 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.424 ; 6.424 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.952 ; 6.952 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.408 ; 7.408 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.282 ; 7.282 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.952 ; 6.952 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 6.863 ; 6.863 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.061 ; 7.061 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.569 ; 6.569 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.569 ; 6.569 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.644 ; 6.644 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.766 ; 6.766 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.666 ; 6.666 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.876 ; 6.876 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.128 ; 6.128 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.589 ; 6.589 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.851 ; 6.851 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.776 ; 6.776 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.894 ; 6.894 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.656 ; 6.656 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.866 ; 6.866 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.548 ; 6.548 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.215 ; 6.215 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.551 ; 6.551 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.128 ; 6.128 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.392 ; 6.392 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 7.064 ; 7.064 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.285 ; 6.285 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 7.122 ; 7.122 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 8.086 ; 8.086 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.126 ; 8.126 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.462 ; 7.462 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.584 ; 7.584 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.481 ; 7.481 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 8.387 ; 8.387 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.259 ; 7.259 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 8.224 ; 8.224 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 8.291 ; 8.291 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.600 ; 7.600 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.979 ; 7.979 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 8.199 ; 8.199 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.587 ; 7.587 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.122 ; 7.122 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.425 ; 7.425 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.442 ; 7.442 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.935 ; 7.935 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.321 ; 7.321 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.827 ; 7.827 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.341 ; 8.341 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 8.068 ; 8.068 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.876 ; 7.876 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 8.023 ; 8.023 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.556 ; 7.556 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.585 ; 7.585 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.659 ; 7.659 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.897 ; 7.897 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.601 ; 7.601 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 7.615 ; 7.615 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.917 ; 7.917 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.650 ; 7.650 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 7.687 ; 7.687 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.370 ; 6.370 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.482 ; 6.482 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.370 ; 6.370 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.839 ; 6.839 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.454 ; 6.454 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.964 ; 6.964 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.912 ; 6.912 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.402 ; 6.402 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.407 ; 6.407 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 7.084 ; 7.084 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.145 ; 6.145 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.460 ; 6.460 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.542 ; 6.542 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.453 ; 6.453 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.500 ; 6.500 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.145 ; 6.145 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.283 ; 6.283 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.580 ; 6.580 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.283 ; 6.283 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.887 ; 6.887 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.559 ; 6.559 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.723 ; 6.723 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.195 ; 6.195 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.541 ; 6.541 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+--------------------------------+------------+---------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack               ; -27.057    ; -2.523  ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -27.057    ; -0.673  ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -15.251    ; -2.523  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -21545.321 ; -88.78  ; 0.0      ; 0.0     ; -1401.758           ;
;  DivisorFrequencia:inst4|inst2 ; -20891.976 ; -85.439 ; N/A      ; N/A     ; -1024.000           ;
;  clock                         ; -653.345   ; -4.317  ; N/A      ; N/A     ; -377.758            ;
+--------------------------------+------------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.522  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 11.096 ; 11.096 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 10.091 ; 10.091 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.099  ; 9.099  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.709 ; 10.709 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.707  ; 9.707  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.151  ; 9.151  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 10.401 ; 10.401 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.995  ; 8.995  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.096 ; 11.096 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.213  ; 9.213  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.784  ; 8.784  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.442  ; 8.442  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 9.509  ; 9.509  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.840  ; 9.840  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 9.213  ; 9.213  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.616  ; 8.616  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 9.996  ; 9.996  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.013  ; 8.013  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.649  ; 7.649  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.641  ; 8.641  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.300  ; 8.300  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.691  ; 8.691  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.590  ; 8.590  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.559  ; 8.559  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.857  ; 8.857  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 9.019  ; 9.019  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.516  ; 8.516  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.968  ; 8.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.818  ; 8.818  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.020  ; 8.020  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.986  ; 7.986  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.586  ; 7.586  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.104  ; 8.104  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.351  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 3.962  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 30.589 ; 30.589 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 29.774 ; 29.774 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 29.765 ; 29.765 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 30.279 ; 30.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 29.657 ; 29.657 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 29.095 ; 29.095 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 30.125 ; 30.125 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 30.243 ; 30.243 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.961 ; 29.961 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 30.232 ; 30.232 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 30.297 ; 30.297 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 30.246 ; 30.246 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 30.279 ; 30.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 30.174 ; 30.174 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.181 ; 29.181 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 29.509 ; 29.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 29.509 ; 29.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 29.972 ; 29.972 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.309 ; 29.309 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 30.589 ; 30.589 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 30.480 ; 30.480 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 30.432 ; 30.432 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.892 ; 29.892 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 30.293 ; 30.293 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 29.185 ; 29.185 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.818 ; 29.818 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.201 ; 29.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 30.066 ; 30.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.170 ; 29.170 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.824 ; 29.824 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 30.071 ; 30.071 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 29.584 ; 29.584 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.129 ; 29.129 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 4.522  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.351  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 3.962  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.436 ; 14.436 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.771 ; 12.771 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.436 ; 14.436 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.724 ; 12.724 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.801 ; 12.801 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.692 ; 11.692 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.659 ; 11.659 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.924 ; 11.924 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.989 ; 11.989 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.684 ; 11.684 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.849 ; 11.849 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.195 ; 11.195 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.593 ; 10.593 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.241 ; 11.241 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 10.924 ; 10.924 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.553 ; 11.553 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 10.952 ; 10.952 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.420 ; 11.420 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.344 ; 11.344 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.215 ; 11.215 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.313 ; 11.313 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.330 ; 10.330 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.914 ; 10.914 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 12.060 ; 12.060 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.229 ; 11.229 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 12.006 ; 12.006 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 16.485 ; 16.485 ; Fall       ; clock                         ;
; JR               ; clock                         ; 13.387 ; 13.387 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 14.793 ; 14.793 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.324 ; 14.324 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.748 ; 13.748 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 15.345 ; 15.345 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 15.345 ; 15.345 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 13.956 ; 13.956 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.374 ; 13.374 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.436 ; 14.436 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 15.106 ; 15.106 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.092 ; 12.092 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.474 ; 11.474 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.669 ; 11.669 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.924 ; 11.924 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.979 ; 11.979 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.684 ; 11.684 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 12.092 ; 12.092 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.494 ; 11.494 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 12.141 ; 12.141 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.930 ; 11.930 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.989 ; 11.989 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.674 ; 11.674 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 12.082 ; 12.082 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.464 ; 11.464 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.603 ; 10.603 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.241 ; 11.241 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.202 ; 11.202 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 12.563 ; 12.563 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 35.161 ; 35.161 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.346 ; 34.346 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 34.337 ; 34.337 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 34.851 ; 34.851 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 34.229 ; 34.229 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.667 ; 33.667 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 34.697 ; 34.697 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 34.815 ; 34.815 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 34.533 ; 34.533 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 34.804 ; 34.804 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.869 ; 34.869 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.818 ; 34.818 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.851 ; 34.851 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 34.746 ; 34.746 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.753 ; 33.753 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 34.081 ; 34.081 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 34.081 ; 34.081 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.544 ; 34.544 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 33.881 ; 33.881 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 35.161 ; 35.161 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 35.052 ; 35.052 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.004 ; 35.004 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 34.464 ; 34.464 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.865 ; 34.865 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 33.757 ; 33.757 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 34.390 ; 34.390 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.773 ; 33.773 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 34.638 ; 34.638 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.742 ; 33.742 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 34.396 ; 34.396 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 34.643 ; 34.643 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.156 ; 34.156 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 33.701 ; 33.701 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.934 ; 10.934 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 12.060 ; 12.060 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.229 ; 11.229 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 12.006 ; 12.006 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.583 ; 12.583 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.251 ; 11.251 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.583 ; 12.583 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.225 ; 11.225 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.348 ; 11.348 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.448 ; 11.448 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.215 ; 11.215 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.303 ; 11.303 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.489 ; 10.489 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.583 ; 11.583 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 10.952 ; 10.952 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.271 ; 11.271 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.430 ; 11.430 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.788 ; 11.788 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.165 ; 11.165 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.788 ; 11.788 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.289 ; 11.289 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 10.593 ; 10.593 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.317 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.166 ; 4.166 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.486 ; 5.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.027 ; 5.027 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.736 ; 5.736 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.288 ; 5.288 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.068 ; 5.068 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.664 ; 5.664 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.951 ; 4.951 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.832 ; 5.832 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 5.017 ; 5.017 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.803 ; 4.803 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.668 ; 4.668 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 5.109 ; 5.109 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 5.396 ; 5.396 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 5.068 ; 5.068 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.735 ; 4.735 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 5.324 ; 5.324 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.394 ; 4.394 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.241 ; 4.241 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.700 ; 4.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.518 ; 4.518 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.724 ; 4.724 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.654 ; 4.654 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.636 ; 4.636 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.784 ; 4.784 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.878 ; 4.878 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.631 ; 4.631 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.840 ; 4.840 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.769 ; 4.769 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.368 ; 4.368 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.405 ; 4.405 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.166 ; 4.166 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.448 ; 4.448 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.679 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.076 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.682 ; 4.682 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.807 ; 4.807 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.938 ; 4.938 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.164 ; 5.164 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.576 ; 5.576 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.509 ; 5.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 6.272 ; 6.272 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.297 ; 5.297 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 6.060 ; 6.060 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.180 ; 5.180 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.861 ; 5.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.164 ; 5.164 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.488 ; 5.488 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.951 ; 4.951 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.515 ; 5.515 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.012 ; 5.012 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.009 ; 5.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.207 ; 5.207 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.135 ; 5.135 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.199 ; 5.199 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.796 ; 5.796 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.357 ; 5.357 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.244 ; 5.244 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.502 ; 5.502 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.155 ; 5.155 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.157 ; 5.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.271 ; 5.271 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.268 ; 5.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.937 ; 4.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.085 ; 5.085 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.244 ; 5.244 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.795 ; 4.795 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.682 ; 4.682 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.317 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.679 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.076 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.735 ; 6.735 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.735 ; 6.735 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 6.863 ; 6.863 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.807 ; 6.807 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.765 ; 6.765 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.066 ; 6.066 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.660 ; 6.660 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.634 ; 6.634 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.766 ; 6.766 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.894 ; 6.894 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.666 ; 6.666 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.438 ; 6.438 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.215 ; 6.215 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.541 ; 6.541 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.392 ; 6.392 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.610 ; 6.610 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.407 ; 6.407 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 7.064 ; 7.064 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.255 ; 6.255 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.550 ; 6.550 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.283 ; 6.283 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.887 ; 6.887 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.391 ; 6.391 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.549 ; 6.549 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.455 ; 6.455 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.542 ; 6.542 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.453 ; 6.453 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.066 ; 6.066 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.492 ; 6.492 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.350 ; 6.350 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.839 ; 6.839 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.454 ; 6.454 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.964 ; 6.964 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.912 ; 6.912 ; Fall       ; clock                         ;
; JAL              ; clock                         ; 7.358 ; 7.358 ; Fall       ; clock                         ;
; JR               ; clock                         ; 6.775 ; 6.775 ; Fall       ; clock                         ;
; JUMP             ; clock                         ; 7.084 ; 7.084 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.838 ; 6.838 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.424 ; 6.424 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.952 ; 6.952 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.408 ; 7.408 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.282 ; 7.282 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.952 ; 6.952 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 6.863 ; 6.863 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.061 ; 7.061 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.569 ; 6.569 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.569 ; 6.569 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.644 ; 6.644 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.766 ; 6.766 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.666 ; 6.666 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.876 ; 6.876 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.128 ; 6.128 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.589 ; 6.589 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.851 ; 6.851 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.776 ; 6.776 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.894 ; 6.894 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.656 ; 6.656 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.866 ; 6.866 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.548 ; 6.548 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.215 ; 6.215 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.551 ; 6.551 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.128 ; 6.128 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.392 ; 6.392 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 7.064 ; 7.064 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.285 ; 6.285 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 7.122 ; 7.122 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 8.086 ; 8.086 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.126 ; 8.126 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.462 ; 7.462 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.584 ; 7.584 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.481 ; 7.481 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 8.387 ; 8.387 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.259 ; 7.259 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 8.224 ; 8.224 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 8.291 ; 8.291 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.600 ; 7.600 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.979 ; 7.979 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 8.199 ; 8.199 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.587 ; 7.587 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.122 ; 7.122 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.425 ; 7.425 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.442 ; 7.442 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.935 ; 7.935 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.321 ; 7.321 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.827 ; 7.827 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 8.341 ; 8.341 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 8.068 ; 8.068 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.876 ; 7.876 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 8.023 ; 8.023 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.556 ; 7.556 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.585 ; 7.585 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.659 ; 7.659 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.897 ; 7.897 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.601 ; 7.601 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 7.615 ; 7.615 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.917 ; 7.917 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.650 ; 7.650 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 7.687 ; 7.687 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.370 ; 6.370 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.482 ; 6.482 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.370 ; 6.370 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.839 ; 6.839 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.454 ; 6.454 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.964 ; 6.964 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.912 ; 6.912 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.402 ; 6.402 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.407 ; 6.407 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 7.084 ; 7.084 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.145 ; 6.145 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.460 ; 6.460 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.542 ; 6.542 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.453 ; 6.453 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.500 ; 6.500 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.145 ; 6.145 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.283 ; 6.283 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.580 ; 6.580 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.283 ; 6.283 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.887 ; 6.887 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.559 ; 6.559 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.723 ; 6.723 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.195 ; 6.195 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.541 ; 6.541 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.118 ; 6.118 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths  ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0         ; 0        ; 576708   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0         ; 8947     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 156392856 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2585038  ; 992       ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                             ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths  ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0         ; 0        ; 576708   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0         ; 8947     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 156392856 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2585038  ; 992       ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 159   ; 159   ;
; Unconstrained Output Port Paths ; 33595 ; 33595 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jul 02 16:09:43 2017
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.057
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.057    -20891.976 DivisorFrequencia:inst4|inst2 
    Info (332119):   -15.251      -653.345 clock 
Info (332146): Worst-case hold slack is -2.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.523        -4.317 clock 
    Info (332119):    -0.664       -17.823 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.028     -9465.219 DivisorFrequencia:inst4|inst2 
    Info (332119):    -6.702      -307.852 clock 
Info (332146): Worst-case hold slack is -1.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.550        -3.341 clock 
    Info (332119):    -0.673       -85.439 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Sun Jul 02 16:09:46 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


