TimeQuest Timing Analyzer report for Mod_Teste
Tue Aug 02 12:34:26 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_divisor:comb_114|CLK_saida'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'clock_divisor:comb_114|CLK_saida'
 17. Slow Model Minimum Pulse Width: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'clock_divisor:comb_114|CLK_saida'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock_divisor:comb_114|CLK_saida'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 32. Fast Model Hold: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'clock_divisor:comb_114|CLK_saida'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Fast Model Minimum Pulse Width: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 37. Fast Model Minimum Pulse Width: 'clock_divisor:comb_114|CLK_saida'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                           ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:comb_114|CLK_saida }                                                                                   ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+--------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                         ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+
; 112.75 MHz ; 112.75 MHz      ; clock_divisor:comb_114|CLK_saida                                                                                   ;                         ;
; 127.99 MHz ; 127.99 MHz      ; CLOCK_50                                                                                                           ;                         ;
; 157.83 MHz ; 83.64 MHz       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                              ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock_divisor:comb_114|CLK_saida                                                                                   ; -11.821 ; -817.237      ;
; CLOCK_50                                                                                                           ; -10.907 ; -317.473      ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.266  ; -48.720       ;
+--------------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.978 ; -44.562       ;
; CLOCK_50                                                                                                           ; -2.550 ; -2.550        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; 1.237  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.807 ; -283.054      ;
; CLOCK_50                                                                                                           ; -2.000 ; -223.916      ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; -0.500 ; -72.000       ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_divisor:comb_114|CLK_saida'                                                                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                          ; To Node                                 ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -11.821 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.295     ; 4.062      ;
; -11.817 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.295     ; 4.058      ;
; -11.759 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[6][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.295     ; 4.000      ;
; -11.756 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[4][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.295     ; 3.997      ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[0]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[5]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[0]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[0]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[0]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[0]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[0]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[0]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[5]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[5]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[5]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[5]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[5]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.735 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[5]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.193     ;
; -11.734 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[1]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.192     ;
; -11.734 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[1]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.192     ;
; -11.734 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[1]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.192     ;
; -11.734 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[1]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.192     ;
; -11.734 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[1]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.192     ;
; -11.734 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[1]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.192     ;
; -11.734 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[1]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.192     ;
; -11.733 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[4]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.191     ;
; -11.733 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[4]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.191     ;
; -11.733 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[4]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.191     ;
; -11.733 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[4]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.191     ;
; -11.733 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[4]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.191     ;
; -11.733 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[4]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.191     ;
; -11.733 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[4]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.191     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[2]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[7]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[2]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[2]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[2]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[2]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[2]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[2]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[7]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[7]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[7]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[7]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[7]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[7]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.190     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[3]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:comb_115|PCout[6]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[3]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[3]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[3]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[3]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[3]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[3]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:comb_115|PCout[6]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:comb_115|PCout[6]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:comb_115|PCout[6]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:comb_115|PCout[6]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:comb_115|PCout[6]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.731 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:comb_115|PCout[6]                    ; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida ; 1.000        ; -0.578     ; 12.189     ;
; -11.730 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.292     ; 3.974      ;
; -11.726 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.292     ; 3.970      ;
; -11.711 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[3][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.290     ; 3.957      ;
; -11.668 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[6][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.292     ; 3.912      ;
; -11.665 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[4][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.292     ; 3.909      ;
; -11.650 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[1][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.309     ; 3.877      ;
; -11.649 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[2][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.299     ; 3.886      ;
; -11.646 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[5][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.293     ; 3.889      ;
; -11.645 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[1][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.293     ; 3.888      ;
; -11.622 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[5][7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.307     ; 3.851      ;
; -11.620 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[3][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.287     ; 3.869      ;
; -11.597 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[1][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.300     ; 3.833      ;
; -11.586 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[0]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.826      ;
; -11.586 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.826      ;
; -11.585 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.825      ;
; -11.584 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.824      ;
; -11.583 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.823      ;
; -11.583 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[7]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.823      ;
; -11.582 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.822      ;
; -11.582 ; ULA:comb_118|ULAResult[7]                                                                                          ; PC:comb_115|PCout[6]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.822      ;
; -11.581 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[5][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.821      ;
; -11.580 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[6][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.297     ; 3.819      ;
; -11.579 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[7][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.819      ;
; -11.573 ; ULA:comb_118|ULAResult[5]                                                                                          ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.815      ;
; -11.571 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[6][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.297     ; 3.810      ;
; -11.570 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[4][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.297     ; 3.809      ;
; -11.569 ; ULA:comb_118|ULAResult[5]                                                                                          ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.811      ;
; -11.565 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[0]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.807      ;
; -11.565 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.807      ;
; -11.564 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.806      ;
; -11.563 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.805      ;
; -11.562 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.804      ;
; -11.562 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[7]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.804      ;
; -11.561 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.803      ;
; -11.561 ; ULA:comb_118|ULAResult[6]                                                                                          ; PC:comb_115|PCout[6]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.294     ; 3.803      ;
; -11.559 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[1][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.306     ; 3.789      ;
; -11.558 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[2][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.296     ; 3.798      ;
; -11.556 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[6][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.297     ; 3.795      ;
; -11.555 ; ULA:comb_118|ULAResult[4]                                                                                          ; Registerfile:comb_116|registrador[4][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.297     ; 3.794      ;
; -11.555 ; ULA:comb_118|ULAResult[7]                                                                                          ; Registerfile:comb_116|registrador[5][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -8.290     ; 3.801      ;
+---------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -10.907 ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.360     ; 3.012      ;
; -10.816 ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.357     ; 2.924      ;
; -10.804 ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.376     ; 2.893      ;
; -10.710 ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.362     ; 2.813      ;
; -10.659 ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.359     ; 2.765      ;
; -10.633 ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.224     ; 2.874      ;
; -10.613 ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.355     ; 2.723      ;
; -10.593 ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.377     ; 2.681      ;
; -10.517 ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.470     ; 3.012      ;
; -10.426 ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.467     ; 2.924      ;
; -10.414 ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.486     ; 2.893      ;
; -10.320 ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.472     ; 2.813      ;
; -10.269 ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.469     ; 2.765      ;
; -10.243 ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.334     ; 2.874      ;
; -10.223 ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.465     ; 2.723      ;
; -10.203 ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.487     ; 2.681      ;
; -9.434  ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.362     ; 1.537      ;
; -9.412  ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.360     ; 1.517      ;
; -9.363  ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.357     ; 1.471      ;
; -9.362  ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.359     ; 1.468      ;
; -9.220  ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.224     ; 1.461      ;
; -9.170  ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.355     ; 1.280      ;
; -9.126  ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.377     ; 1.214      ;
; -9.123  ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.376     ; 1.212      ;
; -9.044  ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.472     ; 1.537      ;
; -9.022  ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.470     ; 1.517      ;
; -8.973  ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.467     ; 1.471      ;
; -8.972  ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.469     ; 1.468      ;
; -8.830  ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.334     ; 1.461      ;
; -8.780  ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.465     ; 1.280      ;
; -8.736  ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.487     ; 1.214      ;
; -8.733  ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.486     ; 1.212      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.813  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.781      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.557  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.525      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.457  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.425      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.302  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.270      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.244  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.212      ;
; -6.228  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.639     ; 6.554      ;
; -6.228  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.639     ; 6.554      ;
; -6.228  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.639     ; 6.554      ;
; -6.228  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.639     ; 6.554      ;
; -6.228  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.639     ; 6.554      ;
; -6.228  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.639     ; 6.554      ;
; -6.228  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.639     ; 6.554      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -6.126  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 7.094      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.994  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.962      ;
; -5.956  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.924      ;
; -5.956  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.924      ;
; -5.956  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.924      ;
; -5.956  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.924      ;
; -5.956  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.003      ; 6.924      ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.266 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.431      ; 10.214     ;
; -6.266 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.431      ; 10.214     ;
; -6.266 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.431      ; 10.214     ;
; -6.266 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.431      ; 10.214     ;
; -6.266 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.431      ; 10.214     ;
; -6.266 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.431      ; 10.214     ;
; -6.266 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.431      ; 10.214     ;
; -6.243 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.430      ; 10.172     ;
; -6.243 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.430      ; 10.172     ;
; -6.243 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.430      ; 10.172     ;
; -6.243 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.430      ; 10.172     ;
; -6.243 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.430      ; 10.172     ;
; -6.243 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.430      ; 10.172     ;
; -6.243 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.430      ; 10.172     ;
; -6.229 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.178     ;
; -6.229 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.178     ;
; -6.229 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.178     ;
; -6.229 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.178     ;
; -6.229 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.178     ;
; -6.229 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.178     ;
; -6.229 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.178     ;
; -6.150 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.414      ; 10.075     ;
; -6.150 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.414      ; 10.075     ;
; -6.150 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.414      ; 10.075     ;
; -6.150 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.414      ; 10.075     ;
; -6.150 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.414      ; 10.075     ;
; -6.150 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.414      ; 10.075     ;
; -6.150 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.414      ; 10.075     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.144 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.074      ; 10.735     ;
; -6.139 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.413      ; 10.052     ;
; -6.139 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.413      ; 10.052     ;
; -6.139 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.413      ; 10.052     ;
; -6.139 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.413      ; 10.052     ;
; -6.139 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.413      ; 10.052     ;
; -6.139 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.413      ; 10.052     ;
; -6.139 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.413      ; 10.052     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.121 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.073      ; 10.693     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.107 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.052      ; 10.699     ;
; -6.047 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.411      ; 9.998      ;
; -6.047 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.411      ; 9.998      ;
; -6.047 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.411      ; 9.998      ;
; -6.047 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.411      ; 9.998      ;
; -6.047 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.411      ; 9.998      ;
; -6.047 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.411      ; 9.998      ;
; -6.047 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.411      ; 9.998      ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.028 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.057      ; 10.596     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -6.017 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.056      ; 10.573     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.933 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.054      ; 10.527     ;
; -5.847 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.808      ;
; -5.847 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.808      ;
; -5.847 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.808      ;
; -5.847 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.808      ;
; -5.847 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.808      ;
; -5.847 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.808      ;
; -5.847 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.278      ; 9.808      ;
; -5.799 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.416      ; 9.758      ;
; -5.799 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.416      ; 9.758      ;
; -5.799 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.416      ; 9.758      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock                                                                                                       ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.978 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.217     ; 5.448      ;
; -5.868 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.107     ; 5.448      ;
; -5.848 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.237     ; 5.598      ;
; -5.834 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.215     ; 5.590      ;
; -5.738 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.127     ; 5.598      ;
; -5.724 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.105     ; 5.590      ;
; -5.559 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.220     ; 5.870      ;
; -5.550 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.219     ; 5.878      ;
; -5.478 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.217     ; 5.448      ;
; -5.449 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.110     ; 5.870      ;
; -5.440 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.109     ; 5.878      ;
; -5.368 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.107     ; 5.448      ;
; -5.363 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.222     ; 6.068      ;
; -5.348 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.237     ; 5.598      ;
; -5.334 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.215     ; 5.590      ;
; -5.310 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.236     ; 6.135      ;
; -5.253 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.112     ; 6.068      ;
; -5.243 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 3.160      ;
; -5.238 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.127     ; 5.598      ;
; -5.224 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.105     ; 5.590      ;
; -5.200 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.126     ; 6.135      ;
; -5.120 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.084     ; 6.173      ;
; -5.059 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.220     ; 5.870      ;
; -5.050 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.219     ; 5.878      ;
; -5.018 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.398      ; 3.380      ;
; -5.010 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.974     ; 6.173      ;
; -4.949 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.110     ; 5.870      ;
; -4.940 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.109     ; 5.878      ;
; -4.863 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.222     ; 6.068      ;
; -4.810 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.236     ; 6.135      ;
; -4.753 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.112     ; 6.068      ;
; -4.731 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[1] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.416      ; 3.685      ;
; -4.719 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.266      ; 3.547      ;
; -4.700 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.126     ; 6.135      ;
; -4.672 ; Registerfile:comb_116|registrador[3][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.401      ; 3.729      ;
; -4.633 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.293      ; 3.160      ;
; -4.620 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.084     ; 6.173      ;
; -4.619 ; Registerfile:comb_116|registrador[2][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.408      ; 3.789      ;
; -4.587 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.404      ; 3.817      ;
; -4.578 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.407      ; 3.829      ;
; -4.576 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.418      ; 3.842      ;
; -4.519 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.400      ; 3.881      ;
; -4.510 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.974     ; 6.173      ;
; -4.421 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 3.982      ;
; -4.408 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.288      ; 3.380      ;
; -4.401 ; Registerfile:comb_116|registrador[2][2]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.419      ; 4.018      ;
; -4.394 ; Registerfile:comb_116|registrador[2][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 4.009      ;
; -4.383 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.402      ; 4.019      ;
; -4.377 ; Registerfile:comb_116|registrador[1][4]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.405      ; 4.028      ;
; -4.325 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.399      ; 4.074      ;
; -4.310 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.402      ; 4.092      ;
; -4.224 ; Registerfile:comb_116|registrador[3][6]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 4.179      ;
; -4.214 ; Registerfile:comb_116|registrador[1][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.407      ; 4.193      ;
; -4.194 ; Registerfile:comb_116|registrador[2][1]                                                                            ; ULA:comb_118|ULAResult[1] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.425      ; 4.231      ;
; -4.174 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.398      ; 4.224      ;
; -4.165 ; Registerfile:comb_116|registrador[3][6]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.396      ; 4.231      ;
; -4.152 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.264      ; 4.112      ;
; -4.133 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.400      ; 4.267      ;
; -4.121 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[1] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.306      ; 3.685      ;
; -4.109 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.156      ; 3.547      ;
; -4.101 ; Registerfile:comb_116|registrador[6][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.407      ; 4.306      ;
; -4.097 ; Registerfile:comb_116|registrador[1][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 4.306      ;
; -4.081 ; Registerfile:comb_116|registrador[2][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.406      ; 4.325      ;
; -4.070 ; Registerfile:comb_116|registrador[3][3]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.265      ; 4.195      ;
; -4.064 ; Registerfile:comb_116|registrador[2][5]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.408      ; 4.344      ;
; -4.062 ; Registerfile:comb_116|registrador[3][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.291      ; 3.729      ;
; -4.061 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.402      ; 4.341      ;
; -4.037 ; Registerfile:comb_116|registrador[1][5]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.407      ; 4.370      ;
; -4.033 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.397      ; 4.364      ;
; -4.029 ; Registerfile:comb_116|registrador[3][6]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.398      ; 4.369      ;
; -4.026 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 4.377      ;
; -4.009 ; Registerfile:comb_116|registrador[2][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.298      ; 3.789      ;
; -3.977 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.294      ; 3.817      ;
; -3.968 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.401      ; 4.433      ;
; -3.968 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.297      ; 3.829      ;
; -3.966 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.308      ; 3.842      ;
; -3.944 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.265      ; 4.321      ;
; -3.938 ; Registerfile:comb_116|registrador[3][3]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 4.465      ;
; -3.931 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.399      ; 4.468      ;
; -3.928 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.397      ; 4.469      ;
; -3.913 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.417      ; 4.504      ;
; -3.909 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.400      ; 4.491      ;
; -3.909 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.290      ; 3.881      ;
; -3.903 ; Registerfile:comb_116|registrador[7][1]                                                                            ; ULA:comb_118|ULAResult[1] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.422      ; 4.519      ;
; -3.895 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.398      ; 4.503      ;
; -3.871 ; Registerfile:comb_116|registrador[4][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.407      ; 4.536      ;
; -3.851 ; Registerfile:comb_116|registrador[2][2]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.404      ; 4.553      ;
; -3.829 ; Registerfile:comb_116|registrador[3][4]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 4.574      ;
; -3.812 ; Registerfile:comb_116|registrador[2][5]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.403      ; 4.591      ;
; -3.811 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.293      ; 3.982      ;
; -3.806 ; Registerfile:comb_116|registrador[2][5]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.405      ; 4.599      ;
; -3.801 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.395      ; 4.594      ;
; -3.794 ; Registerfile:comb_116|registrador[3][4]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.398      ; 4.604      ;
; -3.791 ; Registerfile:comb_116|registrador[2][2]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.309      ; 4.018      ;
; -3.790 ; Registerfile:comb_116|registrador[1][5]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.402      ; 4.612      ;
; -3.784 ; Registerfile:comb_116|registrador[2][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.293      ; 4.009      ;
; -3.777 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.396      ; 4.619      ;
; -3.773 ; Registerfile:comb_116|registrador[2][6]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.408      ; 4.635      ;
; -3.773 ; Registerfile:comb_116|registrador[2][1]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.411      ; 4.638      ;
; -3.773 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.292      ; 4.019      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                            ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.550 ; clock_divisor:comb_114|CLK_saida          ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 2.691      ; 0.657      ;
; -2.050 ; clock_divisor:comb_114|CLK_saida          ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; -0.500       ; 2.691      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.555  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.578  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.844      ;
; 0.580  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.846      ;
; 0.583  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.849      ;
; 0.663  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.671  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.676  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.942      ;
; 0.684  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.951      ;
; 0.707  ; PC:comb_115|PCout[4]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.519      ;
; 0.716  ; PC:comb_115|PCout[2]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.528      ;
; 0.719  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.984      ;
; 0.719  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.984      ;
; 0.720  ; PC:comb_115|PCout[3]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.532      ;
; 0.722  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.987      ;
; 0.722  ; PC:comb_115|PCout[0]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.534      ;
; 0.739  ; PC:comb_115|PCout[7]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.551      ;
; 0.745  ; PC:comb_115|PCout[1]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.557      ;
; 0.774  ; PC:comb_115|PCout[6]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.586      ;
; 0.795  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.801  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.805  ; clock_divisor:comb_114|contador[21]       ; clock_divisor:comb_114|contador[21]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; clock_divisor:comb_114|contador[16]       ; clock_divisor:comb_114|contador[16]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divisor:comb_114|contador[19]       ; clock_divisor:comb_114|contador[19]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divisor:comb_114|contador[23]       ; clock_divisor:comb_114|contador[23]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; clock_divisor:comb_114|contador[9]        ; clock_divisor:comb_114|contador[9]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; clock_divisor:comb_114|contador[10]       ; clock_divisor:comb_114|contador[10]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; clock_divisor:comb_114|contador[11]       ; clock_divisor:comb_114|contador[11]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.822  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.824  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.090      ;
; 0.829  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
; 0.832  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.837  ; clock_divisor:comb_114|contador[4]        ; clock_divisor:comb_114|contador[4]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; clock_divisor:comb_114|contador[6]        ; clock_divisor:comb_114|contador[6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_114|contador[20]       ; clock_divisor:comb_114|contador[20]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_114|contador[22]       ; clock_divisor:comb_114|contador[22]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_114|contador[24]       ; clock_divisor:comb_114|contador[24]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; clock_divisor:comb_114|contador[1]        ; clock_divisor:comb_114|contador[1]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; clock_divisor:comb_114|contador[17]       ; clock_divisor:comb_114|contador[17]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; clock_divisor:comb_114|contador[18]       ; clock_divisor:comb_114|contador[18]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; clock_divisor:comb_114|contador[2]        ; clock_divisor:comb_114|contador[2]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; clock_divisor:comb_114|contador[15]       ; clock_divisor:comb_114|contador[15]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.848  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.114      ;
; 0.853  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.856  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.871  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.877  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.143      ;
; 0.885  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.151      ;
; 0.901  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 1.165      ;
; 0.942  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.208      ;
; 0.942  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.208      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[0]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[1]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[3]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[4]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[5]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[6]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[7]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[8]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.943  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[2]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.981  ; PC:comb_115|PCout[5]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.578      ; 1.793      ;
; 1.001  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 1.015  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.280      ;
; 1.054  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 1.318      ;
; 1.068  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.006     ; 1.328      ;
; 1.069  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.335      ;
; 1.070  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.006     ; 1.330      ;
; 1.114  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.380      ;
; 1.115  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.382      ;
; 1.115  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.382      ;
; 1.115  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.382      ;
; 1.115  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.382      ;
; 1.115  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.382      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_divisor:comb_114|CLK_saida'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                 ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.237 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.811      ; 4.523      ;
; 1.249 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.811      ; 4.535      ;
; 1.250 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.811      ; 4.536      ;
; 1.500 ; Registerfile:comb_116|registrador[1][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.002     ; 1.764      ;
; 1.519 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.811      ; 4.805      ;
; 1.531 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.819      ; 4.825      ;
; 1.571 ; Registerfile:comb_116|registrador[3][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.011     ; 1.826      ;
; 1.667 ; Registerfile:comb_116|registrador[3][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 1.937      ;
; 1.707 ; Registerfile:comb_116|registrador[2][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.001      ; 1.974      ;
; 1.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.811      ; 4.997      ;
; 1.720 ; Registerfile:comb_116|registrador[3][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 1.990      ;
; 1.737 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.811      ; 4.523      ;
; 1.749 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.811      ; 4.535      ;
; 1.750 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.811      ; 4.536      ;
; 1.806 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[0]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.811      ; 5.092      ;
; 1.886 ; Registerfile:comb_116|registrador[3][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.152      ;
; 1.908 ; Registerfile:comb_116|registrador[2][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 2.183      ;
; 1.974 ; Registerfile:comb_116|registrador[2][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.010     ; 2.230      ;
; 1.983 ; Registerfile:comb_116|registrador[1][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 2.258      ;
; 2.019 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.811      ; 4.805      ;
; 2.031 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.819      ; 4.825      ;
; 2.058 ; Registerfile:comb_116|registrador[4][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 2.328      ;
; 2.070 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.818      ; 5.363      ;
; 2.084 ; Registerfile:comb_116|registrador[1][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.006      ; 2.356      ;
; 2.096 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.818      ; 5.389      ;
; 2.100 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.818      ; 5.393      ;
; 2.101 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.818      ; 5.394      ;
; 2.168 ; Registerfile:comb_116|registrador[6][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 2.438      ;
; 2.180 ; PC:comb_115|PCout[7]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.446      ;
; 2.185 ; Registerfile:comb_116|registrador[1][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.451      ;
; 2.211 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.811      ; 4.997      ;
; 2.269 ; Registerfile:comb_116|registrador[1][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.008      ; 2.543      ;
; 2.270 ; Registerfile:comb_116|registrador[5][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.003      ; 2.539      ;
; 2.306 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[0]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.811      ; 5.092      ;
; 2.345 ; Registerfile:comb_116|registrador[2][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 2.620      ;
; 2.374 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.814      ; 5.663      ;
; 2.391 ; Registerfile:comb_116|registrador[3][5]                                                                            ; Parallel_OUT:comb_122|DataOut[5]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.657      ;
; 2.412 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.820      ; 5.707      ;
; 2.416 ; PC:comb_115|PCout[5]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.682      ;
; 2.423 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[1][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.810      ; 5.708      ;
; 2.428 ; PC:comb_115|PCout[4]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.694      ;
; 2.434 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[2]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.700      ;
; 2.440 ; PC:comb_115|PCout[3]                                                                                               ; PC:comb_115|PCout[3]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.706      ;
; 2.442 ; Registerfile:comb_116|registrador[7][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.003      ; 2.711      ;
; 2.467 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.818      ; 5.760      ;
; 2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.818      ; 5.788      ;
; 2.509 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[1][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.815      ; 5.799      ;
; 2.512 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[4][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.817      ; 5.804      ;
; 2.515 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[6][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.817      ; 5.807      ;
; 2.570 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.818      ; 5.363      ;
; 2.590 ; Registerfile:comb_116|registrador[7][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.001      ; 2.857      ;
; 2.596 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.818      ; 5.389      ;
; 2.600 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.818      ; 5.393      ;
; 2.601 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.818      ; 5.394      ;
; 2.606 ; Registerfile:comb_116|registrador[7][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.003      ; 2.875      ;
; 2.607 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[5][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.807      ; 5.889      ;
; 2.610 ; PC:comb_115|PCout[0]                                                                                               ; PC:comb_115|PCout[0]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.876      ;
; 2.617 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.819      ; 5.911      ;
; 2.622 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.814      ; 5.911      ;
; 2.624 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[5][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.814      ; 5.913      ;
; 2.637 ; Registerfile:comb_116|registrador[1][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.008      ; 2.911      ;
; 2.644 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.818      ; 5.937      ;
; 2.646 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[1]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.912      ;
; 2.675 ; PC:comb_115|PCout[6]                                                                                               ; PC:comb_115|PCout[6]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 2.941      ;
; 2.686 ; Registerfile:comb_116|registrador[5][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.020      ; 2.972      ;
; 2.692 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.811      ; 5.978      ;
; 2.739 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[5][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.820      ; 6.034      ;
; 2.750 ; Registerfile:comb_116|registrador[6][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.008      ; 3.024      ;
; 2.754 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.820      ; 6.049      ;
; 2.774 ; Registerfile:comb_116|registrador[2][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 3.049      ;
; 2.775 ; Registerfile:comb_116|registrador[1][5]                                                                            ; Parallel_OUT:comb_122|DataOut[5]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 3.045      ;
; 2.788 ; Registerfile:comb_116|registrador[7][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.006     ; 3.048      ;
; 2.799 ; PC:comb_115|PCout[6]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.065      ;
; 2.804 ; Registerfile:comb_116|registrador[3][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 3.074      ;
; 2.808 ; PC:comb_115|PCout[3]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.074      ;
; 2.809 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[2]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.075      ;
; 2.814 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[3]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.080      ;
; 2.823 ; PC:comb_115|PCout[4]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.089      ;
; 2.838 ; Registerfile:comb_116|registrador[2][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.017     ; 3.087      ;
; 2.860 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.815      ; 6.150      ;
; 2.864 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.815      ; 6.154      ;
; 2.867 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.133      ;
; 2.871 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[4][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.817      ; 6.163      ;
; 2.874 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[6][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.817      ; 6.166      ;
; 2.874 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.814      ; 5.663      ;
; 2.877 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[3]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.143      ;
; 2.888 ; PC:comb_115|PCout[3]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.154      ;
; 2.897 ; PC:comb_115|PCout[5]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.163      ;
; 2.904 ; Registerfile:comb_116|registrador[3][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.018     ; 3.152      ;
; 2.912 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.820      ; 5.707      ;
; 2.919 ; Registerfile:comb_116|registrador[5][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.006      ; 3.191      ;
; 2.923 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[1][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.810      ; 5.708      ;
; 2.929 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.814      ; 6.218      ;
; 2.930 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.196      ;
; 2.945 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.814      ; 6.234      ;
; 2.947 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.213      ;
; 2.967 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.818      ; 5.760      ;
; 2.983 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 2.819      ; 6.277      ;
; 2.992 ; PC:comb_115|PCout[4]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 3.258      ;
; 2.995 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 2.818      ; 5.788      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                              ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[0]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[0]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[1]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[1]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[2]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[2]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[3]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[3]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[4]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[4]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[5]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[5]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[6]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[6]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[7]        ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[7]        ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|outclk   ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|outclk   ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|combout         ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|combout         ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[0]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[0]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[1]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[1]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[2]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[2]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[3]|datad      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[3]|datad      ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[4]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[4]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[5]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[5]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[6]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[6]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[7]|datac      ;
; -2.807 ; -2.807       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[7]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[0]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[0]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[1]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[1]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[2]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[2]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[3]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[3]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[4]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[4]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[5]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[5]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[6]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[6]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[7]        ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[7]        ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|outclk   ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|outclk   ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|combout         ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|combout         ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[0]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[0]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[1]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[1]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[2]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[2]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[3]|datad      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[3]|datad      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[4]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[4]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[5]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[5]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[6]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[6]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[7]|datac      ;
; -2.564 ; -2.564       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[7]|datac      ;
; -2.360 ; -2.360       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|combout         ;
; -2.360 ; -2.360       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|combout         ;
; -2.360 ; -2.360       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|datab           ;
; -2.360 ; -2.360       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|datab           ;
; -2.313 ; -2.313       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|combout         ;
; -2.313 ; -2.313       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|combout         ;
; -2.313 ; -2.313       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datab           ;
; -2.313 ; -2.313       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datab           ;
; -1.885 ; -1.885       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~3|combout      ;
; -1.885 ; -1.885       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~3|combout      ;
; -1.885 ; -1.885       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|dataa           ;
; -1.885 ; -1.885       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|dataa           ;
; -1.754 ; -1.754       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr3|combout         ;
; -1.754 ; -1.754       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr3|combout         ;
; -1.754 ; -1.754       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datad           ;
; -1.754 ; -1.754       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datad           ;
; -1.575 ; -1.575       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideNor7~3|combout      ;
; -1.575 ; -1.575       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideNor7~3|combout      ;
; -1.575 ; -1.575       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|dataa           ;
; -1.575 ; -1.575       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|dataa           ;
; -1.190 ; -1.190       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~2|combout      ;
; -1.190 ; -1.190       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~2|combout      ;
; -1.190 ; -1.190       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|datab           ;
; -1.190 ; -1.190       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|datab           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_divisor:comb_114|CLK_saida'                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][1] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_114|CLK_saida ; 2.739 ; 2.739 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_114|CLK_saida ; 1.938 ; 1.938 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_114|CLK_saida ; 2.296 ; 2.296 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_114|CLK_saida ; 2.232 ; 2.232 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_114|CLK_saida ; 2.446 ; 2.446 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_114|CLK_saida ; 2.739 ; 2.739 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_114|CLK_saida ; 2.011 ; 2.011 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_114|CLK_saida ; 2.165 ; 2.165 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_114|CLK_saida ; 2.311 ; 2.311 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_114|CLK_saida ; -0.435 ; -0.435 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_114|CLK_saida ; -0.435 ; -0.435 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_114|CLK_saida ; -1.625 ; -1.625 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_114|CLK_saida ; -1.223 ; -1.223 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_114|CLK_saida ; -0.913 ; -0.913 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_114|CLK_saida ; -1.191 ; -1.191 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_114|CLK_saida ; -0.705 ; -0.705 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_114|CLK_saida ; -1.271 ; -1.271 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_114|CLK_saida ; -0.787 ; -0.787 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                 ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                    ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                           ; 7.845  ; 7.845  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                           ; 7.845  ; 7.845  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                           ; 7.535  ; 7.535  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                           ; 7.523  ; 7.523  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                           ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                           ; 7.639  ; 7.639  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                           ; 7.669  ; 7.669  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                           ; 7.465  ; 7.465  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                           ; 7.534  ; 7.534  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_EN       ; CLOCK_50                                                                                                           ; 7.290  ; 7.290  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_RS       ; CLOCK_50                                                                                                           ; 7.519  ; 7.519  ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; CLOCK_50                                                                                                           ; 22.076 ; 22.076 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDG[7]     ; CLOCK_50                                                                                                           ; 22.076 ; 22.076 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDR[*]      ; CLOCK_50                                                                                                           ; 17.212 ; 17.212 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[0]     ; CLOCK_50                                                                                                           ; 16.174 ; 16.174 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[1]     ; CLOCK_50                                                                                                           ; 14.997 ; 14.997 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[2]     ; CLOCK_50                                                                                                           ; 15.857 ; 15.857 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[3]     ; CLOCK_50                                                                                                           ; 15.440 ; 15.440 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[4]     ; CLOCK_50                                                                                                           ; 15.682 ; 15.682 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[5]     ; CLOCK_50                                                                                                           ; 17.091 ; 17.091 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[6]     ; CLOCK_50                                                                                                           ; 15.955 ; 15.955 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[7]     ; CLOCK_50                                                                                                           ; 16.359 ; 16.359 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[8]     ; CLOCK_50                                                                                                           ; 16.551 ; 16.551 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[9]     ; CLOCK_50                                                                                                           ; 17.212 ; 17.212 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.704 ; 21.704 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.704 ; 21.704 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.576 ; 12.576 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.399 ; 11.399 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.259 ; 12.259 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.842 ; 11.842 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.084 ; 12.084 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.493 ; 13.493 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.357 ; 12.357 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.761 ; 12.761 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.953 ; 12.953 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.594 ; 21.594 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.594 ; 21.594 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.576 ; 12.576 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.399 ; 11.399 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.259 ; 12.259 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.842 ; 11.842 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.084 ; 12.084 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.493 ; 13.493 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.357 ; 12.357 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.761 ; 12.761 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.953 ; 12.953 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ; 18.377 ; 18.377 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 6.326  ;        ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[1]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 9.201  ; 9.201  ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[7]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 18.377 ; 18.377 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 6.326  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 6.326  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                    ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                           ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                           ; 7.845  ; 7.845  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                           ; 7.535  ; 7.535  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                           ; 7.523  ; 7.523  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                           ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                           ; 7.639  ; 7.639  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                           ; 7.669  ; 7.669  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                           ; 7.465  ; 7.465  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                           ; 7.534  ; 7.534  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_EN       ; CLOCK_50                                                                                                           ; 7.290  ; 7.290  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_RS       ; CLOCK_50                                                                                                           ; 7.519  ; 7.519  ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; CLOCK_50                                                                                                           ; 17.353 ; 17.353 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDG[7]     ; CLOCK_50                                                                                                           ; 17.353 ; 17.353 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDR[*]      ; CLOCK_50                                                                                                           ; 13.015 ; 13.015 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[0]     ; CLOCK_50                                                                                                           ; 15.050 ; 15.050 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[1]     ; CLOCK_50                                                                                                           ; 13.015 ; 13.015 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[2]     ; CLOCK_50                                                                                                           ; 14.051 ; 14.051 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[3]     ; CLOCK_50                                                                                                           ; 14.359 ; 14.359 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[4]     ; CLOCK_50                                                                                                           ; 13.626 ; 13.626 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[5]     ; CLOCK_50                                                                                                           ; 14.121 ; 14.121 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[6]     ; CLOCK_50                                                                                                           ; 13.701 ; 13.701 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[7]     ; CLOCK_50                                                                                                           ; 15.073 ; 15.073 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[8]     ; CLOCK_50                                                                                                           ; 14.591 ; 14.591 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[9]     ; CLOCK_50                                                                                                           ; 14.043 ; 14.043 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.755 ; 13.755 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.755 ; 13.755 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.417  ; 9.417  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.452 ; 11.452 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.417  ; 9.417  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.453 ; 10.453 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.761 ; 10.761 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.028 ; 10.028 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.523 ; 10.523 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.103 ; 10.103 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.475 ; 11.475 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.993 ; 10.993 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.445 ; 10.445 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.755 ; 13.755 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.755 ; 13.755 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.417  ; 9.417  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.452 ; 11.452 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.417  ; 9.417  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.453 ; 10.453 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.761 ; 10.761 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.028 ; 10.028 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.523 ; 10.523 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.103 ; 10.103 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.475 ; 11.475 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.993 ; 10.993 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.445 ; 10.445 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ; 6.326  ; 9.201  ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 6.326  ;        ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[1]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 9.201  ; 9.201  ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[7]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 14.108 ; 14.108 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 6.326  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 6.326  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock_divisor:comb_114|CLK_saida                                                                                   ; -5.460 ; -376.919      ;
; CLOCK_50                                                                                                           ; -4.964 ; -110.484      ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.562 ; -19.917       ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.004 ; -22.652       ;
; CLOCK_50                                                                                                           ; -1.591 ; -1.591        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; 0.700  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                           ; -2.000 ; -223.916      ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.003 ; -90.050       ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; -0.500 ; -72.000       ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_divisor:comb_114|CLK_saida'                                                                                                                                                                                                                          ;
+--------+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                 ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.460 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.824      ;
; -5.455 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.819      ;
; -5.426 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[6][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.790      ;
; -5.424 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[4][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.788      ;
; -5.423 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.165     ; 1.790      ;
; -5.418 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.165     ; 1.785      ;
; -5.395 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[1][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.181     ; 1.746      ;
; -5.389 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[3][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.164     ; 1.757      ;
; -5.389 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[5][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.166     ; 1.755      ;
; -5.389 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[1][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.166     ; 1.755      ;
; -5.389 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[6][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.165     ; 1.756      ;
; -5.387 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[4][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.165     ; 1.754      ;
; -5.385 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[5][7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.180     ; 1.737      ;
; -5.373 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[1][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.173     ; 1.732      ;
; -5.358 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[1][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.178     ; 1.712      ;
; -5.357 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[2][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.173     ; 1.716      ;
; -5.355 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[5][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.717      ;
; -5.355 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[6][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.171     ; 1.716      ;
; -5.354 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[4][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.171     ; 1.715      ;
; -5.352 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[3][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.161     ; 1.723      ;
; -5.352 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[5][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.163     ; 1.721      ;
; -5.352 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[1][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.163     ; 1.721      ;
; -5.351 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[5][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.183     ; 1.700      ;
; -5.351 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[7][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.713      ;
; -5.349 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[6][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.171     ; 1.710      ;
; -5.348 ; ULA:comb_118|ULAResult[1] ; Parallel_OUT:comb_122|DataOut[6]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.172     ; 1.708      ;
; -5.348 ; ULA:comb_118|ULAResult[1] ; Parallel_OUT:comb_122|DataOut[7]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.172     ; 1.708      ;
; -5.348 ; ULA:comb_118|ULAResult[1] ; Parallel_OUT:comb_122|DataOut[4]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.172     ; 1.708      ;
; -5.348 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[5][7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.177     ; 1.703      ;
; -5.347 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[4][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.171     ; 1.708      ;
; -5.343 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[6][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.171     ; 1.704      ;
; -5.336 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[1][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.698      ;
; -5.335 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.166     ; 1.701      ;
; -5.334 ; ULA:comb_118|ULAResult[5] ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.167     ; 1.699      ;
; -5.330 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.166     ; 1.696      ;
; -5.329 ; ULA:comb_118|ULAResult[5] ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.167     ; 1.694      ;
; -5.325 ; ULA:comb_118|ULAResult[4] ; Parallel_OUT:comb_122|DataOut[6]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.159     ; 1.698      ;
; -5.325 ; ULA:comb_118|ULAResult[4] ; Parallel_OUT:comb_122|DataOut[7]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.159     ; 1.698      ;
; -5.325 ; ULA:comb_118|ULAResult[4] ; Parallel_OUT:comb_122|DataOut[4]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.159     ; 1.698      ;
; -5.320 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[2][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.682      ;
; -5.318 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[5][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.167     ; 1.683      ;
; -5.318 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[6][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.682      ;
; -5.317 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[4][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.681      ;
; -5.314 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[5][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.176     ; 1.670      ;
; -5.314 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[5][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.180     ; 1.666      ;
; -5.314 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[7][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.167     ; 1.679      ;
; -5.312 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[6][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.676      ;
; -5.310 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[4][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.674      ;
; -5.309 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[1][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.173     ; 1.668      ;
; -5.306 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[6][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.670      ;
; -5.304 ; ULA:comb_118|ULAResult[0] ; Parallel_OUT:comb_122|DataOut[6]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.162     ; 1.674      ;
; -5.304 ; ULA:comb_118|ULAResult[0] ; Parallel_OUT:comb_122|DataOut[7]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.162     ; 1.674      ;
; -5.304 ; ULA:comb_118|ULAResult[0] ; Parallel_OUT:comb_122|DataOut[4]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.162     ; 1.674      ;
; -5.301 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[7][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.184     ; 1.649      ;
; -5.301 ; ULA:comb_118|ULAResult[1] ; Registerfile:comb_116|registrador[4][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.181     ; 1.652      ;
; -5.301 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[6][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.166     ; 1.667      ;
; -5.300 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[4][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.184     ; 1.648      ;
; -5.300 ; ULA:comb_118|ULAResult[5] ; Registerfile:comb_116|registrador[6][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.167     ; 1.665      ;
; -5.299 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[4][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.166     ; 1.665      ;
; -5.298 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[3][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.165     ; 1.665      ;
; -5.298 ; ULA:comb_118|ULAResult[5] ; Registerfile:comb_116|registrador[4][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.167     ; 1.663      ;
; -5.296 ; ULA:comb_118|ULAResult[1] ; Registerfile:comb_116|registrador[6][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.181     ; 1.647      ;
; -5.289 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[5][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.183     ; 1.638      ;
; -5.288 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[0]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.650      ;
; -5.288 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.650      ;
; -5.288 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.650      ;
; -5.288 ; ULA:comb_118|ULAResult[7] ; Parallel_OUT:comb_122|DataOut[6]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.156     ; 1.664      ;
; -5.288 ; ULA:comb_118|ULAResult[7] ; Parallel_OUT:comb_122|DataOut[7]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.156     ; 1.664      ;
; -5.288 ; ULA:comb_118|ULAResult[7] ; Parallel_OUT:comb_122|DataOut[4]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.156     ; 1.664      ;
; -5.287 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.649      ;
; -5.285 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.647      ;
; -5.285 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.647      ;
; -5.285 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[7]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.647      ;
; -5.285 ; ULA:comb_118|ULAResult[1] ; Parallel_OUT:comb_122|DataOut[2]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.194     ; 1.623      ;
; -5.285 ; ULA:comb_118|ULAResult[3] ; Parallel_OUT:comb_122|DataOut[6]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.106     ; 1.711      ;
; -5.285 ; ULA:comb_118|ULAResult[3] ; Parallel_OUT:comb_122|DataOut[7]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.106     ; 1.711      ;
; -5.285 ; ULA:comb_118|ULAResult[3] ; Parallel_OUT:comb_122|DataOut[4]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.106     ; 1.711      ;
; -5.284 ; ULA:comb_118|ULAResult[6] ; PC:comb_115|PCout[6]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.646      ;
; -5.278 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[2][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.640      ;
; -5.277 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[5][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.173     ; 1.636      ;
; -5.276 ; ULA:comb_118|ULAResult[1] ; Registerfile:comb_116|registrador[6][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.181     ; 1.627      ;
; -5.275 ; ULA:comb_118|ULAResult[1] ; Parallel_OUT:comb_122|DataOut[0]        ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.188     ; 1.619      ;
; -5.274 ; ULA:comb_118|ULAResult[1] ; Registerfile:comb_116|registrador[4][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.181     ; 1.625      ;
; -5.272 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[1][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.168     ; 1.636      ;
; -5.272 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[1][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.634      ;
; -5.272 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[0]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.635      ;
; -5.272 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.635      ;
; -5.272 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.635      ;
; -5.271 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.634      ;
; -5.270 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[1][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.179     ; 1.623      ;
; -5.269 ; ULA:comb_118|ULAResult[5] ; Registerfile:comb_116|registrador[1][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.180     ; 1.621      ;
; -5.269 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.632      ;
; -5.269 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.632      ;
; -5.269 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[7]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.632      ;
; -5.268 ; ULA:comb_118|ULAResult[7] ; PC:comb_115|PCout[6]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.169     ; 1.631      ;
; -5.264 ; ULA:comb_118|ULAResult[4] ; Registerfile:comb_116|registrador[5][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.170     ; 1.626      ;
; -5.264 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[3][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.162     ; 1.634      ;
; -5.264 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[5][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.164     ; 1.632      ;
; -5.264 ; ULA:comb_118|ULAResult[6] ; Registerfile:comb_116|registrador[1][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.164     ; 1.632      ;
; -5.264 ; ULA:comb_118|ULAResult[7] ; Registerfile:comb_116|registrador[7][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.500        ; -4.181     ; 1.615      ;
+--------+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.964 ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.127     ; 1.336      ;
; -4.927 ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.124     ; 1.302      ;
; -4.926 ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.140     ; 1.285      ;
; -4.882 ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.130     ; 1.251      ;
; -4.863 ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.074     ; 1.288      ;
; -4.839 ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.125     ; 1.213      ;
; -4.838 ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.126     ; 1.211      ;
; -4.838 ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.140     ; 1.197      ;
; -4.509 ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.172     ; 1.336      ;
; -4.472 ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.169     ; 1.302      ;
; -4.471 ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.185     ; 1.285      ;
; -4.427 ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.175     ; 1.251      ;
; -4.408 ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.119     ; 1.288      ;
; -4.384 ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.170     ; 1.213      ;
; -4.383 ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.171     ; 1.211      ;
; -4.383 ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.185     ; 1.197      ;
; -4.344 ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.130     ; 0.713      ;
; -4.321 ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.127     ; 0.693      ;
; -4.298 ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.126     ; 0.671      ;
; -4.295 ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.124     ; 0.670      ;
; -4.243 ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.074     ; 0.668      ;
; -4.220 ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.125     ; 0.594      ;
; -4.193 ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.140     ; 0.552      ;
; -4.189 ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.140     ; 0.548      ;
; -3.889 ; ULA:comb_118|ULAResult[0]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.175     ; 0.713      ;
; -3.866 ; ULA:comb_118|ULAResult[4]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.172     ; 0.693      ;
; -3.843 ; ULA:comb_118|ULAResult[5]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.171     ; 0.671      ;
; -3.840 ; ULA:comb_118|ULAResult[7]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.169     ; 0.670      ;
; -3.788 ; ULA:comb_118|ULAResult[3]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.119     ; 0.668      ;
; -3.765 ; ULA:comb_118|ULAResult[6]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.170     ; 0.594      ;
; -3.738 ; ULA:comb_118|ULAResult[2]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.185     ; 0.552      ;
; -3.734 ; ULA:comb_118|ULAResult[1]                                                                                          ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.185     ; 0.548      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -3.077 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 4.077      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.952 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.952      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.891 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.891      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.837 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.837      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.801 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.801      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.740 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.740      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.711      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.001      ; 3.710      ;
; -2.635 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.089     ; 3.545      ;
; -2.635 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.089     ; 3.545      ;
; -2.635 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.089     ; 3.545      ;
; -2.635 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.089     ; 3.545      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.562 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.624      ; 5.291      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.549 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.288      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.533 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.639      ; 5.262      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.522 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.625      ; 5.238      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.505 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.626      ; 5.227      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.495 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.623      ; 5.224      ;
; -2.468 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.534      ; 5.093      ;
; -2.468 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.534      ; 5.093      ;
; -2.468 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.534      ; 5.093      ;
; -2.468 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.534      ; 5.093      ;
; -2.468 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.534      ; 5.093      ;
; -2.468 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.534      ; 5.093      ;
; -2.468 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.534      ; 5.093      ;
; -2.465 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.103      ;
; -2.465 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.103      ;
; -2.465 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.103      ;
; -2.465 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.103      ;
; -2.465 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.103      ;
; -2.465 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.103      ;
; -2.465 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.103      ;
; -2.452 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.100      ;
; -2.452 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.100      ;
; -2.452 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.100      ;
; -2.452 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.100      ;
; -2.452 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.100      ;
; -2.452 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.100      ;
; -2.452 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.100      ;
; -2.436 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.074      ;
; -2.436 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.074      ;
; -2.436 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.074      ;
; -2.436 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.074      ;
; -2.436 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.074      ;
; -2.436 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.074      ;
; -2.436 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.548      ; 5.074      ;
; -2.408 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.039      ;
; -2.408 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.039      ;
; -2.408 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.039      ;
; -2.408 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.039      ;
; -2.408 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.039      ;
; -2.408 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.039      ;
; -2.408 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.039      ;
; -2.398 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.036      ;
; -2.398 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.036      ;
; -2.398 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.036      ;
; -2.398 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.036      ;
; -2.398 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.036      ;
; -2.398 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.036      ;
; -2.398 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_118|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.036      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.380 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_118|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 5.109      ;
; -2.371 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.629      ; 5.108      ;
; -2.371 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_118|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.629      ; 5.108      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock                                                                                                       ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.004 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.897      ; 3.015      ;
; -2.959 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.852      ; 3.015      ;
; -2.927 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.913      ; 3.108      ;
; -2.923 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.898      ; 3.097      ;
; -2.882 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.868      ; 3.108      ;
; -2.878 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.853      ; 3.097      ;
; -2.823 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.900      ; 3.199      ;
; -2.815 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.899      ; 3.206      ;
; -2.802 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 1.410      ;
; -2.778 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.855      ; 3.199      ;
; -2.770 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.854      ; 3.206      ;
; -2.732 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.903      ; 3.293      ;
; -2.712 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.913      ; 3.323      ;
; -2.698 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.206      ; 1.508      ;
; -2.687 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.858      ; 3.293      ;
; -2.667 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.868      ; 3.323      ;
; -2.646 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.847      ; 3.323      ;
; -2.601 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.802      ; 3.323      ;
; -2.584 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[1] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.222      ; 1.638      ;
; -2.573 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.158      ; 1.585      ;
; -2.543 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.214      ; 1.671      ;
; -2.540 ; Registerfile:comb_116|registrador[3][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.209      ; 1.669      ;
; -2.527 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.216      ; 1.689      ;
; -2.522 ; Registerfile:comb_116|registrador[2][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.218      ; 1.696      ;
; -2.504 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.897      ; 3.015      ;
; -2.498 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.223      ; 1.725      ;
; -2.483 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.211      ; 1.728      ;
; -2.483 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 1.729      ;
; -2.459 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 3.015      ;
; -2.445 ; Registerfile:comb_116|registrador[1][4]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.214      ; 1.769      ;
; -2.434 ; Registerfile:comb_116|registrador[1][6]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.210      ; 1.776      ;
; -2.427 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.913      ; 3.108      ;
; -2.423 ; Registerfile:comb_116|registrador[2][2]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.224      ; 1.801      ;
; -2.423 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.898      ; 3.097      ;
; -2.418 ; Registerfile:comb_116|registrador[2][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 1.794      ;
; -2.407 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 1.805      ;
; -2.389 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.208      ; 1.819      ;
; -2.388 ; Registerfile:comb_116|registrador[3][6]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 1.824      ;
; -2.382 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.868      ; 3.108      ;
; -2.378 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.853      ; 3.097      ;
; -2.368 ; Registerfile:comb_116|registrador[1][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.216      ; 1.848      ;
; -2.358 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.156      ; 1.798      ;
; -2.347 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.206      ; 1.859      ;
; -2.344 ; Registerfile:comb_116|registrador[3][6]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.207      ; 1.863      ;
; -2.340 ; Registerfile:comb_116|registrador[2][1]                                                                            ; ULA:comb_118|ULAResult[1] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.231      ; 1.891      ;
; -2.323 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.900      ; 3.199      ;
; -2.318 ; Registerfile:comb_116|registrador[2][5]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.218      ; 1.900      ;
; -2.315 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.899      ; 3.206      ;
; -2.302 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.208      ; 1.906      ;
; -2.298 ; Registerfile:comb_116|registrador[1][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.211      ; 1.913      ;
; -2.296 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.211      ; 1.915      ;
; -2.295 ; Registerfile:comb_116|registrador[3][6]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.206      ; 1.911      ;
; -2.293 ; Registerfile:comb_116|registrador[1][5]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.216      ; 1.923      ;
; -2.290 ; Registerfile:comb_116|registrador[6][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.216      ; 1.926      ;
; -2.286 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.213      ; 1.927      ;
; -2.279 ; Registerfile:comb_116|registrador[3][3]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.157      ; 1.878      ;
; -2.278 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.855      ; 3.199      ;
; -2.272 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.157      ; 1.885      ;
; -2.270 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.854      ; 3.206      ;
; -2.265 ; Registerfile:comb_116|registrador[2][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.215      ; 1.950      ;
; -2.258 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.206      ; 1.948      ;
; -2.257 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.167      ; 1.410      ;
; -2.252 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.210      ; 1.958      ;
; -2.251 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.209      ; 1.958      ;
; -2.249 ; Registerfile:comb_116|registrador[3][3]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.213      ; 1.964      ;
; -2.245 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[2] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.222      ; 1.977      ;
; -2.239 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.208      ; 1.969      ;
; -2.232 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.903      ; 3.293      ;
; -2.222 ; Registerfile:comb_116|registrador[2][3]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.209      ; 1.987      ;
; -2.219 ; Registerfile:comb_116|registrador[4][4]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.216      ; 1.997      ;
; -2.212 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.913      ; 3.323      ;
; -2.211 ; Registerfile:comb_116|registrador[2][2]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.214      ; 2.003      ;
; -2.205 ; Registerfile:comb_116|registrador[3][4]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 2.007      ;
; -2.205 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.207      ; 2.002      ;
; -2.197 ; Registerfile:comb_116|registrador[2][2]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.158      ; 1.961      ;
; -2.189 ; Registerfile:comb_116|registrador[2][6]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.218      ; 2.029      ;
; -2.188 ; Registerfile:comb_116|registrador[7][1]                                                                            ; ULA:comb_118|ULAResult[1] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.228      ; 2.040      ;
; -2.187 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.858      ; 3.293      ;
; -2.185 ; Registerfile:comb_116|registrador[3][1]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.207      ; 2.022      ;
; -2.180 ; Registerfile:comb_116|registrador[3][5]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.207      ; 2.027      ;
; -2.179 ; Registerfile:comb_116|registrador[2][5]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 2.033      ;
; -2.171 ; Registerfile:comb_116|registrador[2][4]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.218      ; 2.047      ;
; -2.167 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.868      ; 3.323      ;
; -2.165 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[4] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.210      ; 2.045      ;
; -2.163 ; Registerfile:comb_116|registrador[2][1]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.221      ; 2.058      ;
; -2.161 ; Registerfile:comb_116|registrador[1][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.210      ; 2.049      ;
; -2.157 ; Registerfile:comb_116|registrador[1][5]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.210      ; 2.053      ;
; -2.153 ; Registerfile:comb_116|registrador[7][0]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.218      ; 2.065      ;
; -2.153 ; Registerfile:comb_116|registrador[3][2]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.209      ; 2.056      ;
; -2.153 ; Registerfile:comb_116|registrador[3][7]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.161      ; 1.508      ;
; -2.152 ; Registerfile:comb_116|registrador[2][5]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.214      ; 2.062      ;
; -2.149 ; Registerfile:comb_116|registrador[3][4]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.206      ; 2.057      ;
; -2.146 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_118|ULAResult[3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.847      ; 3.323      ;
; -2.145 ; Registerfile:comb_116|registrador[2][6]                                                                            ; ULA:comb_118|ULAResult[6] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.213      ; 2.068      ;
; -2.144 ; Registerfile:comb_116|registrador[7][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.214      ; 2.070      ;
; -2.130 ; Registerfile:comb_116|registrador[2][2]                                                                            ; ULA:comb_118|ULAResult[7] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.208      ; 2.078      ;
; -2.129 ; Registerfile:comb_116|registrador[4][7]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.216      ; 2.087      ;
; -2.127 ; Registerfile:comb_116|registrador[5][4]                                                                            ; ULA:comb_118|ULAResult[0] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.214      ; 2.087      ;
; -2.114 ; Registerfile:comb_116|registrador[2][1]                                                                            ; ULA:comb_118|ULAResult[3] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.165      ; 2.051      ;
; -2.112 ; Registerfile:comb_116|registrador[1][5]                                                                            ; ULA:comb_118|ULAResult[5] ; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 2.100      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                            ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.591 ; clock_divisor:comb_114|CLK_saida          ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 1.665      ; 0.367      ;
; -1.091 ; clock_divisor:comb_114|CLK_saida          ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; -0.500       ; 1.665      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.256  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.271  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.272  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.424      ;
; 0.273  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.425      ;
; 0.298  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.450      ;
; 0.301  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.453      ;
; 0.313  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.464      ;
; 0.330  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.481      ;
; 0.333  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.484      ;
; 0.341  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.494      ;
; 0.352  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.503      ;
; 0.356  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; clock_divisor:comb_114|contador[21]       ; clock_divisor:comb_114|contador[21]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clock_divisor:comb_114|contador[23]       ; clock_divisor:comb_114|contador[23]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; clock_divisor:comb_114|contador[16]       ; clock_divisor:comb_114|contador[16]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; clock_divisor:comb_114|contador[19]       ; clock_divisor:comb_114|contador[19]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; clock_divisor:comb_114|contador[9]        ; clock_divisor:comb_114|contador[9]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clock_divisor:comb_114|contador[10]       ; clock_divisor:comb_114|contador[10]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clock_divisor:comb_114|contador[11]       ; clock_divisor:comb_114|contador[11]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; clock_divisor:comb_114|contador[4]        ; clock_divisor:comb_114|contador[4]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divisor:comb_114|contador[6]        ; clock_divisor:comb_114|contador[6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divisor:comb_114|contador[20]       ; clock_divisor:comb_114|contador[20]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divisor:comb_114|contador[22]       ; clock_divisor:comb_114|contador[22]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clock_divisor:comb_114|contador[24]       ; clock_divisor:comb_114|contador[24]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; clock_divisor:comb_114|contador[1]        ; clock_divisor:comb_114|contador[1]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; clock_divisor:comb_114|contador[2]        ; clock_divisor:comb_114|contador[2]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; clock_divisor:comb_114|contador[15]       ; clock_divisor:comb_114|contador[15]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clock_divisor:comb_114|contador[17]       ; clock_divisor:comb_114|contador[17]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clock_divisor:comb_114|contador[18]       ; clock_divisor:comb_114|contador[18]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.382  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.387  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.387  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.391  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.391  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.393  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.395  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.398  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.550      ;
; 0.407  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.558      ;
; 0.450  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.601      ;
; 0.469  ; PC:comb_115|PCout[4]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.134      ; 0.741      ;
; 0.474  ; PC:comb_115|PCout[2]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.134      ; 0.746      ;
; 0.477  ; PC:comb_115|PCout[3]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.134      ; 0.749      ;
; 0.478  ; PC:comb_115|PCout[0]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.134      ; 0.750      ;
; 0.482  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.634      ;
; 0.491  ; PC:comb_115|PCout[7]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.134      ; 0.763      ;
; 0.493  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; PC:comb_115|PCout[1]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.134      ; 0.765      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; clock_divisor:comb_114|contador[0]        ; clock_divisor:comb_114|contador[1]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.006     ; 0.642      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.006     ; 0.644      ;
; 0.498  ; clock_divisor:comb_114|contador[21]       ; clock_divisor:comb_114|contador[22]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_divisor:comb_114|contador[14]       ; clock_divisor:comb_114|contador[15]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; clock_divisor:comb_114|contador[23]       ; clock_divisor:comb_114|contador[24]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; clock_divisor:comb_114|contador[16]       ; clock_divisor:comb_114|contador[17]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; clock_divisor:comb_114|contador[9]        ; clock_divisor:comb_114|contador[10]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; clock_divisor:comb_114|contador[10]       ; clock_divisor:comb_114|contador[11]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.006      ; 0.662      ;
; 0.504  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.655      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.510  ; PC:comb_115|PCout[6]                      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; clock_divisor:comb_114|CLK_saida ; CLOCK_50    ; 0.000        ; 0.134      ; 0.782      ;
; 0.511  ; clock_divisor:comb_114|contador[20]       ; clock_divisor:comb_114|contador[21]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_divisor:comb_114|CLK_saida'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                 ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.700 ; Registerfile:comb_116|registrador[1][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.002     ; 0.850      ;
; 0.704 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.683      ; 2.661      ;
; 0.710 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.683      ; 2.667      ;
; 0.711 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.683      ; 2.668      ;
; 0.726 ; Registerfile:comb_116|registrador[3][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.010     ; 0.868      ;
; 0.738 ; Registerfile:comb_116|registrador[3][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.005      ; 0.895      ;
; 0.761 ; Registerfile:comb_116|registrador[3][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.005      ; 0.918      ;
; 0.771 ; Registerfile:comb_116|registrador[2][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.002      ; 0.925      ;
; 0.821 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.691      ; 2.786      ;
; 0.838 ; Registerfile:comb_116|registrador[2][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.011      ; 1.001      ;
; 0.845 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.683      ; 2.802      ;
; 0.850 ; Registerfile:comb_116|registrador[3][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.001      ; 1.003      ;
; 0.867 ; Registerfile:comb_116|registrador[1][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 1.028      ;
; 0.911 ; Registerfile:comb_116|registrador[2][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.009     ; 1.054      ;
; 0.912 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.683      ; 2.869      ;
; 0.922 ; Registerfile:comb_116|registrador[4][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 1.078      ;
; 0.949 ; Registerfile:comb_116|registrador[6][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 1.105      ;
; 0.971 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[0]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.683      ; 2.928      ;
; 0.973 ; Registerfile:comb_116|registrador[1][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.007      ; 1.132      ;
; 0.978 ; Registerfile:comb_116|registrador[1][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.130      ;
; 0.985 ; Registerfile:comb_116|registrador[5][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 1.141      ;
; 0.990 ; Registerfile:comb_116|registrador[1][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 1.151      ;
; 1.000 ; PC:comb_115|PCout[7]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.152      ;
; 1.042 ; Registerfile:comb_116|registrador[2][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.011      ; 1.205      ;
; 1.063 ; Registerfile:comb_116|registrador[7][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 1.219      ;
; 1.072 ; PC:comb_115|PCout[5]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.224      ;
; 1.082 ; PC:comb_115|PCout[3]                                                                                               ; PC:comb_115|PCout[3]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.234      ;
; 1.083 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.689      ; 3.046      ;
; 1.085 ; PC:comb_115|PCout[4]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.237      ;
; 1.085 ; Registerfile:comb_116|registrador[3][5]                                                                            ; Parallel_OUT:comb_122|DataOut[5]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.237      ;
; 1.086 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][0] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.689      ; 3.049      ;
; 1.091 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][7] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.689      ; 3.054      ;
; 1.092 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][4] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.689      ; 3.055      ;
; 1.101 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[2]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.253      ;
; 1.132 ; Registerfile:comb_116|registrador[7][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.002      ; 1.286      ;
; 1.159 ; Registerfile:comb_116|registrador[1][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 1.320      ;
; 1.166 ; PC:comb_115|PCout[0]                                                                                               ; PC:comb_115|PCout[0]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.318      ;
; 1.171 ; Registerfile:comb_116|registrador[5][3]                                                                            ; Parallel_OUT:comb_122|DataOut[3]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.019      ; 1.342      ;
; 1.172 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.692      ; 3.138      ;
; 1.178 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[1]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.330      ;
; 1.190 ; Registerfile:comb_116|registrador[7][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.003      ; 1.345      ;
; 1.193 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.685      ; 3.152      ;
; 1.204 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[3]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 1.683      ; 2.661      ;
; 1.210 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[1]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 1.683      ; 2.667      ;
; 1.211 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[4]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 1.683      ; 2.668      ;
; 1.215 ; PC:comb_115|PCout[4]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.367      ;
; 1.220 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[2]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.372      ;
; 1.224 ; Registerfile:comb_116|registrador[7][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.005     ; 1.371      ;
; 1.225 ; PC:comb_115|PCout[3]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.377      ;
; 1.227 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[1][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.682      ; 3.183      ;
; 1.235 ; PC:comb_115|PCout[6]                                                                                               ; PC:comb_115|PCout[6]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.387      ;
; 1.237 ; Registerfile:comb_116|registrador[6][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 1.398      ;
; 1.238 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[3]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.390      ;
; 1.242 ; PC:comb_115|PCout[6]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.394      ;
; 1.247 ; Registerfile:comb_116|registrador[2][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.011      ; 1.410      ;
; 1.248 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][3] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.689      ; 3.211      ;
; 1.250 ; PC:comb_115|PCout[3]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.402      ;
; 1.254 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[3]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.406      ;
; 1.265 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.689      ; 3.228      ;
; 1.265 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.691      ; 3.230      ;
; 1.267 ; Registerfile:comb_116|registrador[3][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.005      ; 1.424      ;
; 1.274 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[1][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.687      ; 3.235      ;
; 1.275 ; Registerfile:comb_116|registrador[1][5]                                                                            ; Parallel_OUT:comb_122|DataOut[5]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.004      ; 1.431      ;
; 1.276 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.428      ;
; 1.276 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[4][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.688      ; 3.238      ;
; 1.279 ; PC:comb_115|PCout[5]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.431      ;
; 1.280 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[6][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.688      ; 3.242      ;
; 1.291 ; Registerfile:comb_116|registrador[5][4]                                                                            ; Parallel_OUT:comb_122|DataOut[4]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.007      ; 1.450      ;
; 1.292 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[4]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.444      ;
; 1.301 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.453      ;
; 1.313 ; Registerfile:comb_116|registrador[2][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.015     ; 1.450      ;
; 1.316 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[7][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.685      ; 3.275      ;
; 1.317 ; PC:comb_115|PCout[1]                                                                                               ; PC:comb_115|PCout[5]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.469      ;
; 1.319 ; PC:comb_115|PCout[4]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.471      ;
; 1.320 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[5][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.685      ; 3.279      ;
; 1.321 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 1.691      ; 2.786      ;
; 1.322 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.682      ; 3.278      ;
; 1.332 ; Registerfile:comb_116|registrador[3][2]                                                                            ; Parallel_OUT:comb_122|DataOut[2]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.016     ; 1.468      ;
; 1.334 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[5][5] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.679      ; 3.287      ;
; 1.335 ; Registerfile:comb_116|registrador[6][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.004     ; 1.483      ;
; 1.340 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[2][2] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.689      ; 3.303      ;
; 1.340 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[5][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.692      ; 3.306      ;
; 1.345 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[2]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 1.683      ; 2.802      ;
; 1.347 ; PC:comb_115|PCout[0]                                                                                               ; PC:comb_115|PCout[2]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.499      ;
; 1.354 ; Registerfile:comb_116|registrador[4][6]                                                                            ; Parallel_OUT:comb_122|DataOut[6]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.008      ; 1.514      ;
; 1.354 ; PC:comb_115|PCout[3]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.506      ;
; 1.354 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[3][1] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.691      ; 3.319      ;
; 1.375 ; PC:comb_115|PCout[5]                                                                                               ; PC:comb_115|PCout[6]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.527      ;
; 1.376 ; Registerfile:comb_116|registrador[2][1]                                                                            ; Parallel_OUT:comb_122|DataOut[1]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 1.537      ;
; 1.381 ; PC:comb_115|PCout[0]                                                                                               ; PC:comb_115|PCout[3]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.533      ;
; 1.385 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[4][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.688      ; 3.347      ;
; 1.386 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_116|registrador[6][6] ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 1.688      ; 3.348      ;
; 1.398 ; Registerfile:comb_116|registrador[5][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.005     ; 1.545      ;
; 1.398 ; Registerfile:comb_116|registrador[4][7]                                                                            ; Parallel_OUT:comb_122|DataOut[7]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.009      ; 1.559      ;
; 1.399 ; Registerfile:comb_116|registrador[4][0]                                                                            ; Parallel_OUT:comb_122|DataOut[0]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; -0.004     ; 1.547      ;
; 1.405 ; PC:comb_115|PCout[2]                                                                                               ; PC:comb_115|PCout[7]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.557      ;
; 1.408 ; PC:comb_115|PCout[0]                                                                                               ; PC:comb_115|PCout[1]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.560      ;
; 1.412 ; Registerfile:comb_116|registrador[2][5]                                                                            ; Parallel_OUT:comb_122|DataOut[5]        ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.006      ; 1.570      ;
; 1.412 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_115|PCout[5]                    ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida ; -0.500       ; 1.683      ; 2.869      ;
; 1.415 ; PC:comb_115|PCout[4]                                                                                               ; PC:comb_115|PCout[6]                    ; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida ; 0.000        ; 0.000      ; 1.567      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_119|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                              ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[0]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[0]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[1]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[1]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[2]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[2]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[3]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[3]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[4]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[4]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[5]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[5]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[6]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[6]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[7]        ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_118|ULAResult[7]        ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|outclk   ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0clkctrl|outclk   ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|combout         ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|combout         ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[0]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[0]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[1]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[1]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[2]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[2]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[3]|datad      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[3]|datad      ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[4]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[4]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[5]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[5]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[6]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[6]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[7]|datac      ;
; -1.003 ; -1.003       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|ULAResult[7]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[0]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[0]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[1]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[1]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[2]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[2]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[3]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[3]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[4]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[4]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[5]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[5]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[6]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[6]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[7]        ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_118|ULAResult[7]        ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|inclk[0] ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|outclk   ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0clkctrl|outclk   ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|combout         ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|combout         ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[0]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[0]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[1]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[1]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[2]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[2]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[3]|datad      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[3]|datad      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[4]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[4]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[5]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[5]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[6]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[6]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[7]|datac      ;
; -0.890 ; -0.890       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|ULAResult[7]|datac      ;
; -0.809 ; -0.809       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|combout         ;
; -0.809 ; -0.809       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|combout         ;
; -0.809 ; -0.809       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|datab           ;
; -0.809 ; -0.809       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_118|Mux16~0|datab           ;
; -0.803 ; -0.803       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|combout         ;
; -0.803 ; -0.803       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|combout         ;
; -0.803 ; -0.803       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datab           ;
; -0.803 ; -0.803       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datab           ;
; -0.624 ; -0.624       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~3|combout      ;
; -0.624 ; -0.624       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~3|combout      ;
; -0.624 ; -0.624       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|dataa           ;
; -0.624 ; -0.624       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|dataa           ;
; -0.529 ; -0.529       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr3|combout         ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr3|combout         ;
; -0.529 ; -0.529       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datad           ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_118|Mux16~0|datad           ;
; -0.462 ; -0.462       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideNor7~3|combout      ;
; -0.462 ; -0.462       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideNor7~3|combout      ;
; -0.462 ; -0.462       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|dataa           ;
; -0.462 ; -0.462       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_117|WideOr4|dataa           ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~2|combout      ;
; -0.266 ; -0.266       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideNor7~2|combout      ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|datab           ;
; -0.266 ; -0.266       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_117|WideOr4|datab           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_divisor:comb_114|CLK_saida'                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; PC:comb_115|PCout[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Parallel_OUT:comb_122|DataOut[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_114|CLK_saida ; Rise       ; Registerfile:comb_116|registrador[5][1] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_114|CLK_saida ; 1.106 ; 1.106 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_114|CLK_saida ; 0.645 ; 0.645 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_114|CLK_saida ; 0.782 ; 0.782 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_114|CLK_saida ; 0.773 ; 0.773 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_114|CLK_saida ; 0.885 ; 0.885 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_114|CLK_saida ; 1.106 ; 1.106 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_114|CLK_saida ; 0.699 ; 0.699 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_114|CLK_saida ; 0.754 ; 0.754 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_114|CLK_saida ; 0.835 ; 0.835 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_114|CLK_saida ; 0.074  ; 0.074  ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_114|CLK_saida ; 0.074  ; 0.074  ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_114|CLK_saida ; -0.464 ; -0.464 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_114|CLK_saida ; -0.284 ; -0.284 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_114|CLK_saida ; -0.164 ; -0.164 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_114|CLK_saida ; -0.373 ; -0.373 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_114|CLK_saida ; -0.066 ; -0.066 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_114|CLK_saida ; -0.334 ; -0.334 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_114|CLK_saida ; -0.106 ; -0.106 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                 ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                    ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                           ; 4.290  ; 4.290  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                           ; 4.290  ; 4.290  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                           ; 4.138  ; 4.138  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                           ; 4.133  ; 4.133  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                           ; 4.050  ; 4.050  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                           ; 4.180  ; 4.180  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                           ; 4.205  ; 4.205  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                           ; 4.130  ; 4.130  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                           ; 4.153  ; 4.153  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_EN       ; CLOCK_50                                                                                                           ; 4.066  ; 4.066  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_RS       ; CLOCK_50                                                                                                           ; 4.120  ; 4.120  ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; CLOCK_50                                                                                                           ; 11.308 ; 11.308 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDG[7]     ; CLOCK_50                                                                                                           ; 11.308 ; 11.308 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDR[*]      ; CLOCK_50                                                                                                           ; 9.040  ; 9.040  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[0]     ; CLOCK_50                                                                                                           ; 8.541  ; 8.541  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[1]     ; CLOCK_50                                                                                                           ; 8.071  ; 8.071  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[2]     ; CLOCK_50                                                                                                           ; 8.535  ; 8.535  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[3]     ; CLOCK_50                                                                                                           ; 8.346  ; 8.346  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[4]     ; CLOCK_50                                                                                                           ; 8.381  ; 8.381  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[5]     ; CLOCK_50                                                                                                           ; 9.040  ; 9.040  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[6]     ; CLOCK_50                                                                                                           ; 8.520  ; 8.520  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[7]     ; CLOCK_50                                                                                                           ; 8.616  ; 8.616  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[8]     ; CLOCK_50                                                                                                           ; 8.702  ; 8.702  ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[9]     ; CLOCK_50                                                                                                           ; 9.010  ; 9.010  ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.071 ; 11.071 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.071 ; 11.071 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.101  ; 7.101  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.602  ; 6.602  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.132  ; 6.132  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.596  ; 6.596  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.407  ; 6.407  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.442  ; 6.442  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.101  ; 7.101  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.581  ; 6.581  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.677  ; 6.677  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.763  ; 6.763  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.071  ; 7.071  ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.026 ; 11.026 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.026 ; 11.026 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.101  ; 7.101  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.602  ; 6.602  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.132  ; 6.132  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.596  ; 6.596  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.407  ; 6.407  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.442  ; 6.442  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.101  ; 7.101  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.581  ; 6.581  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.677  ; 6.677  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.763  ; 6.763  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.071  ; 7.071  ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ; 9.066  ; 9.066  ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 3.388  ;        ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[1]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 5.041  ; 5.041  ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[7]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 9.066  ; 9.066  ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 3.388  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 3.388  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+--------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                    ;
+--------------+--------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                           ; 4.050 ; 4.050 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                           ; 4.290 ; 4.290 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                           ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                           ; 4.133 ; 4.133 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                           ; 4.050 ; 4.050 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                           ; 4.180 ; 4.180 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                           ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                           ; 4.130 ; 4.130 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                           ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_EN       ; CLOCK_50                                                                                                           ; 4.066 ; 4.066 ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_RS       ; CLOCK_50                                                                                                           ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; CLOCK_50                                                                                                           ; 9.165 ; 9.165 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDG[7]     ; CLOCK_50                                                                                                           ; 9.165 ; 9.165 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDR[*]      ; CLOCK_50                                                                                                           ; 7.203 ; 7.203 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[0]     ; CLOCK_50                                                                                                           ; 8.032 ; 8.032 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[1]     ; CLOCK_50                                                                                                           ; 7.203 ; 7.203 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[2]     ; CLOCK_50                                                                                                           ; 7.747 ; 7.747 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[3]     ; CLOCK_50                                                                                                           ; 7.817 ; 7.817 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[4]     ; CLOCK_50                                                                                                           ; 7.442 ; 7.442 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[5]     ; CLOCK_50                                                                                                           ; 7.686 ; 7.686 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[6]     ; CLOCK_50                                                                                                           ; 7.491 ; 7.491 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[7]     ; CLOCK_50                                                                                                           ; 8.038 ; 8.038 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[8]     ; CLOCK_50                                                                                                           ; 7.792 ; 7.792 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[9]     ; CLOCK_50                                                                                                           ; 7.543 ; 7.543 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.093 ; 6.093 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.808 ; 5.808 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.503 ; 5.503 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.747 ; 5.747 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.099 ; 6.099 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 5.853 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.604 ; 5.604 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.093 ; 6.093 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.808 ; 5.808 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.503 ; 5.503 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.747 ; 5.747 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.099 ; 6.099 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 5.853 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.604 ; 5.604 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ; 3.388 ; 5.041 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 3.388 ;       ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[1]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 5.041 ; 5.041 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[7]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 7.292 ; 7.292 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ;       ; 3.388 ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ;       ; 3.388 ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
+--------------+--------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                    ; -11.821  ; -5.978  ; N/A      ; N/A     ; -2.807              ;
;  CLOCK_50                                                                                                           ; -10.907  ; -2.550  ; N/A      ; N/A     ; -2.000              ;
;  RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.266   ; -5.978  ; N/A      ; N/A     ; -2.807              ;
;  clock_divisor:comb_114|CLK_saida                                                                                   ; -11.821  ; 0.700   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                                     ; -1183.43 ; -47.112 ; 0.0      ; 0.0     ; -578.97             ;
;  CLOCK_50                                                                                                           ; -317.473 ; -2.550  ; N/A      ; N/A     ; -223.916            ;
;  RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -48.720  ; -44.562 ; N/A      ; N/A     ; -283.054            ;
;  clock_divisor:comb_114|CLK_saida                                                                                   ; -817.237 ; 0.000   ; N/A      ; N/A     ; -72.000             ;
+---------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_114|CLK_saida ; 2.739 ; 2.739 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_114|CLK_saida ; 1.938 ; 1.938 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_114|CLK_saida ; 2.296 ; 2.296 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_114|CLK_saida ; 2.232 ; 2.232 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_114|CLK_saida ; 2.446 ; 2.446 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_114|CLK_saida ; 2.739 ; 2.739 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_114|CLK_saida ; 2.011 ; 2.011 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_114|CLK_saida ; 2.165 ; 2.165 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_114|CLK_saida ; 2.311 ; 2.311 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_114|CLK_saida ; 0.074  ; 0.074  ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_114|CLK_saida ; 0.074  ; 0.074  ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_114|CLK_saida ; -0.464 ; -0.464 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_114|CLK_saida ; -0.284 ; -0.284 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_114|CLK_saida ; -0.164 ; -0.164 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_114|CLK_saida ; -0.373 ; -0.373 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_114|CLK_saida ; -0.066 ; -0.066 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_114|CLK_saida ; -0.334 ; -0.334 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_114|CLK_saida ; -0.106 ; -0.106 ; Rise       ; clock_divisor:comb_114|CLK_saida ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                 ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                    ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                           ; 7.845  ; 7.845  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                           ; 7.845  ; 7.845  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                           ; 7.535  ; 7.535  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                           ; 7.523  ; 7.523  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                           ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                           ; 7.639  ; 7.639  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                           ; 7.669  ; 7.669  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                           ; 7.465  ; 7.465  ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                           ; 7.534  ; 7.534  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_EN       ; CLOCK_50                                                                                                           ; 7.290  ; 7.290  ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_RS       ; CLOCK_50                                                                                                           ; 7.519  ; 7.519  ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; CLOCK_50                                                                                                           ; 22.076 ; 22.076 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDG[7]     ; CLOCK_50                                                                                                           ; 22.076 ; 22.076 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDR[*]      ; CLOCK_50                                                                                                           ; 17.212 ; 17.212 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[0]     ; CLOCK_50                                                                                                           ; 16.174 ; 16.174 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[1]     ; CLOCK_50                                                                                                           ; 14.997 ; 14.997 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[2]     ; CLOCK_50                                                                                                           ; 15.857 ; 15.857 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[3]     ; CLOCK_50                                                                                                           ; 15.440 ; 15.440 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[4]     ; CLOCK_50                                                                                                           ; 15.682 ; 15.682 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[5]     ; CLOCK_50                                                                                                           ; 17.091 ; 17.091 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[6]     ; CLOCK_50                                                                                                           ; 15.955 ; 15.955 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[7]     ; CLOCK_50                                                                                                           ; 16.359 ; 16.359 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[8]     ; CLOCK_50                                                                                                           ; 16.551 ; 16.551 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[9]     ; CLOCK_50                                                                                                           ; 17.212 ; 17.212 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.704 ; 21.704 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.704 ; 21.704 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.576 ; 12.576 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.399 ; 11.399 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.259 ; 12.259 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.842 ; 11.842 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.084 ; 12.084 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.493 ; 13.493 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.357 ; 12.357 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.761 ; 12.761 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.953 ; 12.953 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.594 ; 21.594 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.594 ; 21.594 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.576 ; 12.576 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.399 ; 11.399 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.259 ; 12.259 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.842 ; 11.842 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.084 ; 12.084 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.493 ; 13.493 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.357 ; 12.357 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.761 ; 12.761 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.953 ; 12.953 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.614 ; 13.614 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ; 18.377 ; 18.377 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 6.326  ;        ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[1]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 9.201  ; 9.201  ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[7]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 18.377 ; 18.377 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 6.326  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ;        ; 6.326  ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
+--------------+--------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+--------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                    ;
+--------------+--------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                           ; 4.050 ; 4.050 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                           ; 4.290 ; 4.290 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                           ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                           ; 4.133 ; 4.133 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                           ; 4.050 ; 4.050 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                           ; 4.180 ; 4.180 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                           ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                           ; 4.130 ; 4.130 ; Rise       ; CLOCK_50                                                                                                           ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                           ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_EN       ; CLOCK_50                                                                                                           ; 4.066 ; 4.066 ; Rise       ; CLOCK_50                                                                                                           ;
; LCD_RS       ; CLOCK_50                                                                                                           ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; CLOCK_50                                                                                                           ; 9.165 ; 9.165 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDG[7]     ; CLOCK_50                                                                                                           ; 9.165 ; 9.165 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDR[*]      ; CLOCK_50                                                                                                           ; 7.203 ; 7.203 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[0]     ; CLOCK_50                                                                                                           ; 8.032 ; 8.032 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[1]     ; CLOCK_50                                                                                                           ; 7.203 ; 7.203 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[2]     ; CLOCK_50                                                                                                           ; 7.747 ; 7.747 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[3]     ; CLOCK_50                                                                                                           ; 7.817 ; 7.817 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[4]     ; CLOCK_50                                                                                                           ; 7.442 ; 7.442 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[5]     ; CLOCK_50                                                                                                           ; 7.686 ; 7.686 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[6]     ; CLOCK_50                                                                                                           ; 7.491 ; 7.491 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[7]     ; CLOCK_50                                                                                                           ; 8.038 ; 8.038 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[8]     ; CLOCK_50                                                                                                           ; 7.792 ; 7.792 ; Rise       ; CLOCK_50                                                                                                           ;
;  LEDR[9]     ; CLOCK_50                                                                                                           ; 7.543 ; 7.543 ; Rise       ; CLOCK_50                                                                                                           ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.093 ; 6.093 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.808 ; 5.808 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.503 ; 5.503 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.747 ; 5.747 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.099 ; 6.099 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 5.853 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.604 ; 5.604 ; Rise       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.226 ; 7.226 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.093 ; 6.093 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.264 ; 5.264 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.808 ; 5.808 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.503 ; 5.503 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.747 ; 5.747 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.099 ; 6.099 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 5.853 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.604 ; 5.604 ; Fall       ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ; 3.388 ; 5.041 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 3.388 ;       ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[1]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 5.041 ; 5.041 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[7]     ; clock_divisor:comb_114|CLK_saida                                                                                   ; 7.292 ; 7.292 ; Rise       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
; LEDG[*]      ; clock_divisor:comb_114|CLK_saida                                                                                   ;       ; 3.388 ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
;  LEDG[0]     ; clock_divisor:comb_114|CLK_saida                                                                                   ;       ; 3.388 ; Fall       ; clock_divisor:comb_114|CLK_saida                                                                                   ;
+--------------+--------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                         ; To Clock                                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                           ; CLOCK_50                                                                                                           ; 2515     ; 0        ; 0        ; 0        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; CLOCK_50                                                                                                           ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                           ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida                                                                                   ; 444760   ; 0        ; 0        ; 0        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida                                                                                   ; 10068    ; 0        ; 0        ; 0        ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida                                                                                   ; 40167    ; 40167    ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 68192    ; 0        ; 68192    ; 0        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2464     ; 0        ; 2464     ; 0        ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4632     ; 4632     ; 4632     ; 4632     ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                         ; To Clock                                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                           ; CLOCK_50                                                                                                           ; 2515     ; 0        ; 0        ; 0        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; CLOCK_50                                                                                                           ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                           ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; clock_divisor:comb_114|CLK_saida                                                                                   ; 444760   ; 0        ; 0        ; 0        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; clock_divisor:comb_114|CLK_saida                                                                                   ; 10068    ; 0        ; 0        ; 0        ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_114|CLK_saida                                                                                   ; 40167    ; 40167    ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 68192    ; 0        ; 68192    ; 0        ;
; clock_divisor:comb_114|CLK_saida                                                                                   ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2464     ; 0        ; 2464     ; 0        ;
; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4632     ; 4632     ; 4632     ; 4632     ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 172   ; 172  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 02 12:34:24 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clock_divisor:comb_114|CLK_saida clock_divisor:comb_114|CLK_saida
    Info (332105): create_clock -period 1.000 -name RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: comb_120|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: comb_117|WideNor7~3  from: dataa  to: combout
    Info (332098): Cell: comb_117|WideNor7~3  from: datab  to: combout
    Info (332098): Cell: comb_117|WideOr4~2  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.821
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.821      -817.237 clock_divisor:comb_114|CLK_saida 
    Info (332119):   -10.907      -317.473 CLOCK_50 
    Info (332119):    -6.266       -48.720 RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -5.978
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.978       -44.562 RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.550        -2.550 CLOCK_50 
    Info (332119):     1.237         0.000 clock_divisor:comb_114|CLK_saida 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.807      -283.054 RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -223.916 CLOCK_50 
    Info (332119):    -0.500       -72.000 clock_divisor:comb_114|CLK_saida 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: comb_120|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: comb_117|WideNor7~3  from: dataa  to: combout
    Info (332098): Cell: comb_117|WideNor7~3  from: datab  to: combout
    Info (332098): Cell: comb_117|WideOr4~2  from: datab  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.460      -376.919 clock_divisor:comb_114|CLK_saida 
    Info (332119):    -4.964      -110.484 CLOCK_50 
    Info (332119):    -2.562       -19.917 RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.004       -22.652 RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.591        -1.591 CLOCK_50 
    Info (332119):     0.700         0.000 clock_divisor:comb_114|CLK_saida 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -223.916 CLOCK_50 
    Info (332119):    -1.003       -90.050 RomInstMem:comb_120|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -72.000 clock_divisor:comb_114|CLK_saida 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4549 megabytes
    Info: Processing ended: Tue Aug 02 12:34:26 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


