/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by hwemulgen, DO NOT EDIT it.
 *
 * Copyright (C) 2012 by Amaury Pouly
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#include "hwemul_soc.h"

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_ahb_burst8_en =
{
    "AHB_BURST8_EN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_apb_burst4_en =
{
    "APB_BURST4_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_rsvd0 =
{
    "RSVD0",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_reset_channel =
{
    "RESET_CHANNEL",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_clkgate_channel =
{
    "CLKGATE_CHANNEL",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl0_freeze_channel =
{
    "FREEZE_CHANNEL",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ctrl0 =
{
    "HW_APBH_CTRL0",
    0x80004000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_apbh_ctrl0_ahb_burst8_en,
        &soc_imx233_apbh_ctrl0_apb_burst4_en,
        &soc_imx233_apbh_ctrl0_clkgate,
        &soc_imx233_apbh_ctrl0_clkgate_channel,
        &soc_imx233_apbh_ctrl0_freeze_channel,
        &soc_imx233_apbh_ctrl0_reset_channel,
        &soc_imx233_apbh_ctrl0_rsvd0,
        &soc_imx233_apbh_ctrl0_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch7_cmdcmplt_irq_en =
{
    "CH7_CMDCMPLT_IRQ_EN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch6_cmdcmplt_irq_en =
{
    "CH6_CMDCMPLT_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch5_cmdcmplt_irq_en =
{
    "CH5_CMDCMPLT_IRQ_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch4_cmdcmplt_irq_en =
{
    "CH4_CMDCMPLT_IRQ_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch3_cmdcmplt_irq_en =
{
    "CH3_CMDCMPLT_IRQ_EN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch2_cmdcmplt_irq_en =
{
    "CH2_CMDCMPLT_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch1_cmdcmplt_irq_en =
{
    "CH1_CMDCMPLT_IRQ_EN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch0_cmdcmplt_irq_en =
{
    "CH0_CMDCMPLT_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_rsvd0 =
{
    "RSVD0",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch7_cmdcmplt_irq =
{
    "CH7_CMDCMPLT_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch6_cmdcmplt_irq =
{
    "CH6_CMDCMPLT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch5_cmdcmplt_irq =
{
    "CH5_CMDCMPLT_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch4_cmdcmplt_irq =
{
    "CH4_CMDCMPLT_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch3_cmdcmplt_irq =
{
    "CH3_CMDCMPLT_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch2_cmdcmplt_irq =
{
    "CH2_CMDCMPLT_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch1_cmdcmplt_irq =
{
    "CH1_CMDCMPLT_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl1_ch0_cmdcmplt_irq =
{
    "CH0_CMDCMPLT_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ctrl1 =
{
    "HW_APBH_CTRL1",
    0x80004010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_imx233_apbh_ctrl1_ch0_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch0_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_ch1_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch1_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_ch2_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch2_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_ch3_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch3_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_ch4_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch4_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_ch5_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch5_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_ch6_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch6_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_ch7_cmdcmplt_irq,
        &soc_imx233_apbh_ctrl1_ch7_cmdcmplt_irq_en,
        &soc_imx233_apbh_ctrl1_rsvd0,
        &soc_imx233_apbh_ctrl1_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch7_error_status =
{
    "CH7_ERROR_STATUS",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch6_error_status =
{
    "CH6_ERROR_STATUS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch5_error_status =
{
    "CH5_ERROR_STATUS",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch4_error_status =
{
    "CH4_ERROR_STATUS",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch3_error_status =
{
    "CH3_ERROR_STATUS",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch2_error_status =
{
    "CH2_ERROR_STATUS",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch1_error_status =
{
    "CH1_ERROR_STATUS",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch0_error_status =
{
    "CH0_ERROR_STATUS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_rsvd0 =
{
    "RSVD0",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch7_error_irq =
{
    "CH7_ERROR_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch6_error_irq =
{
    "CH6_ERROR_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch5_error_irq =
{
    "CH5_ERROR_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch4_error_irq =
{
    "CH4_ERROR_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch3_error_irq =
{
    "CH3_ERROR_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch2_error_irq =
{
    "CH2_ERROR_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch1_error_irq =
{
    "CH1_ERROR_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_ctrl2_ch0_error_irq =
{
    "CH0_ERROR_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ctrl2 =
{
    "HW_APBH_CTRL2",
    0x80004020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_imx233_apbh_ctrl2_ch0_error_irq,
        &soc_imx233_apbh_ctrl2_ch0_error_status,
        &soc_imx233_apbh_ctrl2_ch1_error_irq,
        &soc_imx233_apbh_ctrl2_ch1_error_status,
        &soc_imx233_apbh_ctrl2_ch2_error_irq,
        &soc_imx233_apbh_ctrl2_ch2_error_status,
        &soc_imx233_apbh_ctrl2_ch3_error_irq,
        &soc_imx233_apbh_ctrl2_ch3_error_status,
        &soc_imx233_apbh_ctrl2_ch4_error_irq,
        &soc_imx233_apbh_ctrl2_ch4_error_status,
        &soc_imx233_apbh_ctrl2_ch5_error_irq,
        &soc_imx233_apbh_ctrl2_ch5_error_status,
        &soc_imx233_apbh_ctrl2_ch6_error_irq,
        &soc_imx233_apbh_ctrl2_ch6_error_status,
        &soc_imx233_apbh_ctrl2_ch7_error_irq,
        &soc_imx233_apbh_ctrl2_ch7_error_status,
        &soc_imx233_apbh_ctrl2_rsvd0,
        &soc_imx233_apbh_ctrl2_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch7 =
{
    "CH7",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch6 =
{
    "CH6",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch5 =
{
    "CH5",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch4 =
{
    "CH4",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch3 =
{
    "CH3",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch2 =
{
    "CH2",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch1 =
{
    "CH1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_devsel_ch0 =
{
    "CH0",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_apbh_devsel =
{
    "HW_APBH_DEVSEL",
    0x80004030,
    0,
    8,
    {
        &soc_imx233_apbh_devsel_ch0,
        &soc_imx233_apbh_devsel_ch1,
        &soc_imx233_apbh_devsel_ch2,
        &soc_imx233_apbh_devsel_ch3,
        &soc_imx233_apbh_devsel_ch4,
        &soc_imx233_apbh_devsel_ch5,
        &soc_imx233_apbh_devsel_ch6,
        &soc_imx233_apbh_devsel_ch7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_apbh_version =
{
    "HW_APBH_VERSION",
    0x800043f0,
    0,
    3,
    {
        &soc_imx233_apbh_version_major,
        &soc_imx233_apbh_version_minor,
        &soc_imx233_apbh_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_curcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch0_curcmdar =
{
    "HW_APBH_CH0_CURCMDAR",
    0x80004040,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch1_curcmdar =
{
    "HW_APBH_CH1_CURCMDAR",
    0x800040b0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch2_curcmdar =
{
    "HW_APBH_CH2_CURCMDAR",
    0x80004120,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch3_curcmdar =
{
    "HW_APBH_CH3_CURCMDAR",
    0x80004190,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch4_curcmdar =
{
    "HW_APBH_CH4_CURCMDAR",
    0x80004200,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch5_curcmdar =
{
    "HW_APBH_CH5_CURCMDAR",
    0x80004270,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch6_curcmdar =
{
    "HW_APBH_CH6_CURCMDAR",
    0x800042e0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch7_curcmdar =
{
    "HW_APBH_CH7_CURCMDAR",
    0x80004350,
    0,
    1,
    {
        &soc_imx233_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_nxtcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch0_nxtcmdar =
{
    "HW_APBH_CH0_NXTCMDAR",
    0x80004050,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch1_nxtcmdar =
{
    "HW_APBH_CH1_NXTCMDAR",
    0x800040c0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch2_nxtcmdar =
{
    "HW_APBH_CH2_NXTCMDAR",
    0x80004130,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch3_nxtcmdar =
{
    "HW_APBH_CH3_NXTCMDAR",
    0x800041a0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch4_nxtcmdar =
{
    "HW_APBH_CH4_NXTCMDAR",
    0x80004210,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch5_nxtcmdar =
{
    "HW_APBH_CH5_NXTCMDAR",
    0x80004280,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch6_nxtcmdar =
{
    "HW_APBH_CH6_NXTCMDAR",
    0x800042f0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch7_nxtcmdar =
{
    "HW_APBH_CH7_NXTCMDAR",
    0x80004360,
    0,
    1,
    {
        &soc_imx233_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_xfer_count =
{
    "XFER_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_cmdwords =
{
    "CMDWORDS",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_rsvd1 =
{
    "RSVD1",
    9, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_haltonterminate =
{
    "HALTONTERMINATE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_wait4endcmd =
{
    "WAIT4ENDCMD",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_semaphore =
{
    "SEMAPHORE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_nandwait4ready =
{
    "NANDWAIT4READY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_nandlock =
{
    "NANDLOCK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_irqoncmplt =
{
    "IRQONCMPLT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_chain =
{
    "CHAIN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_cmd_command =
{
    "COMMAND",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch0_cmd =
{
    "HW_APBH_CH0_CMD",
    0x80004060,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch1_cmd =
{
    "HW_APBH_CH1_CMD",
    0x800040d0,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch2_cmd =
{
    "HW_APBH_CH2_CMD",
    0x80004140,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch3_cmd =
{
    "HW_APBH_CH3_CMD",
    0x800041b0,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch4_cmd =
{
    "HW_APBH_CH4_CMD",
    0x80004220,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch5_cmd =
{
    "HW_APBH_CH5_CMD",
    0x80004290,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch6_cmd =
{
    "HW_APBH_CH6_CMD",
    0x80004300,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch7_cmd =
{
    "HW_APBH_CH7_CMD",
    0x80004370,
    0,
    11,
    {
        &soc_imx233_apbh_chn_cmd_chain,
        &soc_imx233_apbh_chn_cmd_cmdwords,
        &soc_imx233_apbh_chn_cmd_command,
        &soc_imx233_apbh_chn_cmd_haltonterminate,
        &soc_imx233_apbh_chn_cmd_irqoncmplt,
        &soc_imx233_apbh_chn_cmd_nandlock,
        &soc_imx233_apbh_chn_cmd_nandwait4ready,
        &soc_imx233_apbh_chn_cmd_rsvd1,
        &soc_imx233_apbh_chn_cmd_semaphore,
        &soc_imx233_apbh_chn_cmd_wait4endcmd,
        &soc_imx233_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_bar_address =
{
    "ADDRESS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch0_bar =
{
    "HW_APBH_CH0_BAR",
    0x80004070,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch1_bar =
{
    "HW_APBH_CH1_BAR",
    0x800040e0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch2_bar =
{
    "HW_APBH_CH2_BAR",
    0x80004150,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch3_bar =
{
    "HW_APBH_CH3_BAR",
    0x800041c0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch4_bar =
{
    "HW_APBH_CH4_BAR",
    0x80004230,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch5_bar =
{
    "HW_APBH_CH5_BAR",
    0x800042a0,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch6_bar =
{
    "HW_APBH_CH6_BAR",
    0x80004310,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch7_bar =
{
    "HW_APBH_CH7_BAR",
    0x80004380,
    0,
    1,
    {
        &soc_imx233_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_sema_rsvd2 =
{
    "RSVD2",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_sema_phore =
{
    "PHORE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_sema_rsvd1 =
{
    "RSVD1",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_sema_increment_sema =
{
    "INCREMENT_SEMA",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch0_sema =
{
    "HW_APBH_CH0_SEMA",
    0x80004080,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch1_sema =
{
    "HW_APBH_CH1_SEMA",
    0x800040f0,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch2_sema =
{
    "HW_APBH_CH2_SEMA",
    0x80004160,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch3_sema =
{
    "HW_APBH_CH3_SEMA",
    0x800041d0,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch4_sema =
{
    "HW_APBH_CH4_SEMA",
    0x80004240,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch5_sema =
{
    "HW_APBH_CH5_SEMA",
    0x800042b0,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch6_sema =
{
    "HW_APBH_CH6_SEMA",
    0x80004320,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch7_sema =
{
    "HW_APBH_CH7_SEMA",
    0x80004390,
    0,
    4,
    {
        &soc_imx233_apbh_chn_sema_increment_sema,
        &soc_imx233_apbh_chn_sema_phore,
        &soc_imx233_apbh_chn_sema_rsvd1,
        &soc_imx233_apbh_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_req =
{
    "REQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_burst =
{
    "BURST",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_kick =
{
    "KICK",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_end =
{
    "END",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_sense =
{
    "SENSE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_ready =
{
    "READY",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_lock =
{
    "LOCK",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_nextcmdaddrvalid =
{
    "NEXTCMDADDRVALID",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_rd_fifo_empty =
{
    "RD_FIFO_EMPTY",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_rd_fifo_full =
{
    "RD_FIFO_FULL",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_wr_fifo_empty =
{
    "WR_FIFO_EMPTY",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_wr_fifo_full =
{
    "WR_FIFO_FULL",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_rsvd1 =
{
    "RSVD1",
    5, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug1_statemachine =
{
    "STATEMACHINE",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch0_debug1 =
{
    "HW_APBH_CH0_DEBUG1",
    0x80004090,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch1_debug1 =
{
    "HW_APBH_CH1_DEBUG1",
    0x80004100,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch2_debug1 =
{
    "HW_APBH_CH2_DEBUG1",
    0x80004170,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch3_debug1 =
{
    "HW_APBH_CH3_DEBUG1",
    0x800041e0,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch4_debug1 =
{
    "HW_APBH_CH4_DEBUG1",
    0x80004250,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch5_debug1 =
{
    "HW_APBH_CH5_DEBUG1",
    0x800042c0,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch6_debug1 =
{
    "HW_APBH_CH6_DEBUG1",
    0x80004330,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch7_debug1 =
{
    "HW_APBH_CH7_DEBUG1",
    0x800043a0,
    0,
    14,
    {
        &soc_imx233_apbh_chn_debug1_burst,
        &soc_imx233_apbh_chn_debug1_end,
        &soc_imx233_apbh_chn_debug1_kick,
        &soc_imx233_apbh_chn_debug1_lock,
        &soc_imx233_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbh_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbh_chn_debug1_rd_fifo_full,
        &soc_imx233_apbh_chn_debug1_ready,
        &soc_imx233_apbh_chn_debug1_req,
        &soc_imx233_apbh_chn_debug1_rsvd1,
        &soc_imx233_apbh_chn_debug1_sense,
        &soc_imx233_apbh_chn_debug1_statemachine,
        &soc_imx233_apbh_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug2_apb_bytes =
{
    "APB_BYTES",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbh_chn_debug2_ahb_bytes =
{
    "AHB_BYTES",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch0_debug2 =
{
    "HW_APBH_CH0_DEBUG2",
    0x800040a0,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch1_debug2 =
{
    "HW_APBH_CH1_DEBUG2",
    0x80004110,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch2_debug2 =
{
    "HW_APBH_CH2_DEBUG2",
    0x80004180,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch3_debug2 =
{
    "HW_APBH_CH3_DEBUG2",
    0x800041f0,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch4_debug2 =
{
    "HW_APBH_CH4_DEBUG2",
    0x80004260,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch5_debug2 =
{
    "HW_APBH_CH5_DEBUG2",
    0x800042d0,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch6_debug2 =
{
    "HW_APBH_CH6_DEBUG2",
    0x80004340,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbh_ch7_debug2 =
{
    "HW_APBH_CH7_DEBUG2",
    0x800043b0,
    0,
    2,
    {
        &soc_imx233_apbh_chn_debug2_ahb_bytes,
        &soc_imx233_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl0_rsvd0 =
{
    "RSVD0",
    0, 29
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ctrl0 =
{
    "HW_APBX_CTRL0",
    0x80024000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_apbx_ctrl0_clkgate,
        &soc_imx233_apbx_ctrl0_rsvd0,
        &soc_imx233_apbx_ctrl0_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch15_cmdcmplt_irq_en =
{
    "CH15_CMDCMPLT_IRQ_EN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch14_cmdcmplt_irq_en =
{
    "CH14_CMDCMPLT_IRQ_EN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch13_cmdcmplt_irq_en =
{
    "CH13_CMDCMPLT_IRQ_EN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch12_cmdcmplt_irq_en =
{
    "CH12_CMDCMPLT_IRQ_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch11_cmdcmplt_irq_en =
{
    "CH11_CMDCMPLT_IRQ_EN",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch10_cmdcmplt_irq_en =
{
    "CH10_CMDCMPLT_IRQ_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch9_cmdcmplt_irq_en =
{
    "CH9_CMDCMPLT_IRQ_EN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch8_cmdcmplt_irq_en =
{
    "CH8_CMDCMPLT_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch7_cmdcmplt_irq_en =
{
    "CH7_CMDCMPLT_IRQ_EN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch6_cmdcmplt_irq_en =
{
    "CH6_CMDCMPLT_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch5_cmdcmplt_irq_en =
{
    "CH5_CMDCMPLT_IRQ_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch4_cmdcmplt_irq_en =
{
    "CH4_CMDCMPLT_IRQ_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch3_cmdcmplt_irq_en =
{
    "CH3_CMDCMPLT_IRQ_EN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch2_cmdcmplt_irq_en =
{
    "CH2_CMDCMPLT_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch1_cmdcmplt_irq_en =
{
    "CH1_CMDCMPLT_IRQ_EN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch0_cmdcmplt_irq_en =
{
    "CH0_CMDCMPLT_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch15_cmdcmplt_irq =
{
    "CH15_CMDCMPLT_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch14_cmdcmplt_irq =
{
    "CH14_CMDCMPLT_IRQ",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch13_cmdcmplt_irq =
{
    "CH13_CMDCMPLT_IRQ",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch12_cmdcmplt_irq =
{
    "CH12_CMDCMPLT_IRQ",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch11_cmdcmplt_irq =
{
    "CH11_CMDCMPLT_IRQ",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch10_cmdcmplt_irq =
{
    "CH10_CMDCMPLT_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch9_cmdcmplt_irq =
{
    "CH9_CMDCMPLT_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch8_cmdcmplt_irq =
{
    "CH8_CMDCMPLT_IRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch7_cmdcmplt_irq =
{
    "CH7_CMDCMPLT_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch6_cmdcmplt_irq =
{
    "CH6_CMDCMPLT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch5_cmdcmplt_irq =
{
    "CH5_CMDCMPLT_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch4_cmdcmplt_irq =
{
    "CH4_CMDCMPLT_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch3_cmdcmplt_irq =
{
    "CH3_CMDCMPLT_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch2_cmdcmplt_irq =
{
    "CH2_CMDCMPLT_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch1_cmdcmplt_irq =
{
    "CH1_CMDCMPLT_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl1_ch0_cmdcmplt_irq =
{
    "CH0_CMDCMPLT_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ctrl1 =
{
    "HW_APBX_CTRL1",
    0x80024010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    32,
    {
        &soc_imx233_apbx_ctrl1_ch0_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch0_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch10_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch10_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch11_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch11_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch12_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch12_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch13_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch13_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch14_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch14_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch15_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch15_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch1_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch1_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch2_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch2_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch3_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch3_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch4_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch4_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch5_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch5_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch6_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch6_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch7_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch7_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch8_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch8_cmdcmplt_irq_en,
        &soc_imx233_apbx_ctrl1_ch9_cmdcmplt_irq,
        &soc_imx233_apbx_ctrl1_ch9_cmdcmplt_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch15_error_status =
{
    "CH15_ERROR_STATUS",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch14_error_status =
{
    "CH14_ERROR_STATUS",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch13_error_status =
{
    "CH13_ERROR_STATUS",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch12_error_status =
{
    "CH12_ERROR_STATUS",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch11_error_status =
{
    "CH11_ERROR_STATUS",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch10_error_status =
{
    "CH10_ERROR_STATUS",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch9_error_status =
{
    "CH9_ERROR_STATUS",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch8_error_status =
{
    "CH8_ERROR_STATUS",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch7_error_status =
{
    "CH7_ERROR_STATUS",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch6_error_status =
{
    "CH6_ERROR_STATUS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch5_error_status =
{
    "CH5_ERROR_STATUS",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch4_error_status =
{
    "CH4_ERROR_STATUS",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch3_error_status =
{
    "CH3_ERROR_STATUS",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch2_error_status =
{
    "CH2_ERROR_STATUS",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch1_error_status =
{
    "CH1_ERROR_STATUS",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch0_error_status =
{
    "CH0_ERROR_STATUS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch15_error_irq =
{
    "CH15_ERROR_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch14_error_irq =
{
    "CH14_ERROR_IRQ",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch13_error_irq =
{
    "CH13_ERROR_IRQ",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch12_error_irq =
{
    "CH12_ERROR_IRQ",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch11_error_irq =
{
    "CH11_ERROR_IRQ",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch10_error_irq =
{
    "CH10_ERROR_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch9_error_irq =
{
    "CH9_ERROR_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch8_error_irq =
{
    "CH8_ERROR_IRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch7_error_irq =
{
    "CH7_ERROR_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch6_error_irq =
{
    "CH6_ERROR_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch5_error_irq =
{
    "CH5_ERROR_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch4_error_irq =
{
    "CH4_ERROR_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch3_error_irq =
{
    "CH3_ERROR_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch2_error_irq =
{
    "CH2_ERROR_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch1_error_irq =
{
    "CH1_ERROR_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_ctrl2_ch0_error_irq =
{
    "CH0_ERROR_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ctrl2 =
{
    "HW_APBX_CTRL2",
    0x80024020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    32,
    {
        &soc_imx233_apbx_ctrl2_ch0_error_irq,
        &soc_imx233_apbx_ctrl2_ch0_error_status,
        &soc_imx233_apbx_ctrl2_ch10_error_irq,
        &soc_imx233_apbx_ctrl2_ch10_error_status,
        &soc_imx233_apbx_ctrl2_ch11_error_irq,
        &soc_imx233_apbx_ctrl2_ch11_error_status,
        &soc_imx233_apbx_ctrl2_ch12_error_irq,
        &soc_imx233_apbx_ctrl2_ch12_error_status,
        &soc_imx233_apbx_ctrl2_ch13_error_irq,
        &soc_imx233_apbx_ctrl2_ch13_error_status,
        &soc_imx233_apbx_ctrl2_ch14_error_irq,
        &soc_imx233_apbx_ctrl2_ch14_error_status,
        &soc_imx233_apbx_ctrl2_ch15_error_irq,
        &soc_imx233_apbx_ctrl2_ch15_error_status,
        &soc_imx233_apbx_ctrl2_ch1_error_irq,
        &soc_imx233_apbx_ctrl2_ch1_error_status,
        &soc_imx233_apbx_ctrl2_ch2_error_irq,
        &soc_imx233_apbx_ctrl2_ch2_error_status,
        &soc_imx233_apbx_ctrl2_ch3_error_irq,
        &soc_imx233_apbx_ctrl2_ch3_error_status,
        &soc_imx233_apbx_ctrl2_ch4_error_irq,
        &soc_imx233_apbx_ctrl2_ch4_error_status,
        &soc_imx233_apbx_ctrl2_ch5_error_irq,
        &soc_imx233_apbx_ctrl2_ch5_error_status,
        &soc_imx233_apbx_ctrl2_ch6_error_irq,
        &soc_imx233_apbx_ctrl2_ch6_error_status,
        &soc_imx233_apbx_ctrl2_ch7_error_irq,
        &soc_imx233_apbx_ctrl2_ch7_error_status,
        &soc_imx233_apbx_ctrl2_ch8_error_irq,
        &soc_imx233_apbx_ctrl2_ch8_error_status,
        &soc_imx233_apbx_ctrl2_ch9_error_irq,
        &soc_imx233_apbx_ctrl2_ch9_error_status,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_channel_ctrl_reset_channel =
{
    "RESET_CHANNEL",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_channel_ctrl_freeze_channel =
{
    "FREEZE_CHANNEL",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_apbx_channel_ctrl =
{
    "HW_APBX_CHANNEL_CTRL",
    0x80024030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_apbx_channel_ctrl_freeze_channel,
        &soc_imx233_apbx_channel_ctrl_reset_channel,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch15 =
{
    "CH15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch14 =
{
    "CH14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch13 =
{
    "CH13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch12 =
{
    "CH12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch11 =
{
    "CH11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch10 =
{
    "CH10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch9 =
{
    "CH9",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch8 =
{
    "CH8",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch7 =
{
    "CH7",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch6 =
{
    "CH6",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch5 =
{
    "CH5",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch4 =
{
    "CH4",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch3 =
{
    "CH3",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch2 =
{
    "CH2",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch1 =
{
    "CH1",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_devsel_ch0 =
{
    "CH0",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_apbx_devsel =
{
    "HW_APBX_DEVSEL",
    0x80024040,
    0,
    16,
    {
        &soc_imx233_apbx_devsel_ch0,
        &soc_imx233_apbx_devsel_ch1,
        &soc_imx233_apbx_devsel_ch10,
        &soc_imx233_apbx_devsel_ch11,
        &soc_imx233_apbx_devsel_ch12,
        &soc_imx233_apbx_devsel_ch13,
        &soc_imx233_apbx_devsel_ch14,
        &soc_imx233_apbx_devsel_ch15,
        &soc_imx233_apbx_devsel_ch2,
        &soc_imx233_apbx_devsel_ch3,
        &soc_imx233_apbx_devsel_ch4,
        &soc_imx233_apbx_devsel_ch5,
        &soc_imx233_apbx_devsel_ch6,
        &soc_imx233_apbx_devsel_ch7,
        &soc_imx233_apbx_devsel_ch8,
        &soc_imx233_apbx_devsel_ch9,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_apbx_version =
{
    "HW_APBX_VERSION",
    0x80024800,
    0,
    3,
    {
        &soc_imx233_apbx_version_major,
        &soc_imx233_apbx_version_minor,
        &soc_imx233_apbx_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_curcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch0_curcmdar =
{
    "HW_APBX_CH0_CURCMDAR",
    0x80024100,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch1_curcmdar =
{
    "HW_APBX_CH1_CURCMDAR",
    0x80024170,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch2_curcmdar =
{
    "HW_APBX_CH2_CURCMDAR",
    0x800241e0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch3_curcmdar =
{
    "HW_APBX_CH3_CURCMDAR",
    0x80024250,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch4_curcmdar =
{
    "HW_APBX_CH4_CURCMDAR",
    0x800242c0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch5_curcmdar =
{
    "HW_APBX_CH5_CURCMDAR",
    0x80024330,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch6_curcmdar =
{
    "HW_APBX_CH6_CURCMDAR",
    0x800243a0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch7_curcmdar =
{
    "HW_APBX_CH7_CURCMDAR",
    0x80024410,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch8_curcmdar =
{
    "HW_APBX_CH8_CURCMDAR",
    0x80024480,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch9_curcmdar =
{
    "HW_APBX_CH9_CURCMDAR",
    0x800244f0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch10_curcmdar =
{
    "HW_APBX_CH10_CURCMDAR",
    0x80024560,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch11_curcmdar =
{
    "HW_APBX_CH11_CURCMDAR",
    0x800245d0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch12_curcmdar =
{
    "HW_APBX_CH12_CURCMDAR",
    0x80024640,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch13_curcmdar =
{
    "HW_APBX_CH13_CURCMDAR",
    0x800246b0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch14_curcmdar =
{
    "HW_APBX_CH14_CURCMDAR",
    0x80024720,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch15_curcmdar =
{
    "HW_APBX_CH15_CURCMDAR",
    0x80024790,
    0,
    1,
    {
        &soc_imx233_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_nxtcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch0_nxtcmdar =
{
    "HW_APBX_CH0_NXTCMDAR",
    0x80024110,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch1_nxtcmdar =
{
    "HW_APBX_CH1_NXTCMDAR",
    0x80024180,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch2_nxtcmdar =
{
    "HW_APBX_CH2_NXTCMDAR",
    0x800241f0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch3_nxtcmdar =
{
    "HW_APBX_CH3_NXTCMDAR",
    0x80024260,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch4_nxtcmdar =
{
    "HW_APBX_CH4_NXTCMDAR",
    0x800242d0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch5_nxtcmdar =
{
    "HW_APBX_CH5_NXTCMDAR",
    0x80024340,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch6_nxtcmdar =
{
    "HW_APBX_CH6_NXTCMDAR",
    0x800243b0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch7_nxtcmdar =
{
    "HW_APBX_CH7_NXTCMDAR",
    0x80024420,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch8_nxtcmdar =
{
    "HW_APBX_CH8_NXTCMDAR",
    0x80024490,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch9_nxtcmdar =
{
    "HW_APBX_CH9_NXTCMDAR",
    0x80024500,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch10_nxtcmdar =
{
    "HW_APBX_CH10_NXTCMDAR",
    0x80024570,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch11_nxtcmdar =
{
    "HW_APBX_CH11_NXTCMDAR",
    0x800245e0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch12_nxtcmdar =
{
    "HW_APBX_CH12_NXTCMDAR",
    0x80024650,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch13_nxtcmdar =
{
    "HW_APBX_CH13_NXTCMDAR",
    0x800246c0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch14_nxtcmdar =
{
    "HW_APBX_CH14_NXTCMDAR",
    0x80024730,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch15_nxtcmdar =
{
    "HW_APBX_CH15_NXTCMDAR",
    0x800247a0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_xfer_count =
{
    "XFER_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_cmdwords =
{
    "CMDWORDS",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_rsvd1 =
{
    "RSVD1",
    9, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_haltonterminate =
{
    "HALTONTERMINATE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_wait4endcmd =
{
    "WAIT4ENDCMD",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_semaphore =
{
    "SEMAPHORE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_rsvd0 =
{
    "RSVD0",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_irqoncmplt =
{
    "IRQONCMPLT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_chain =
{
    "CHAIN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_cmd_command =
{
    "COMMAND",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch0_cmd =
{
    "HW_APBX_CH0_CMD",
    0x80024120,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch1_cmd =
{
    "HW_APBX_CH1_CMD",
    0x80024190,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch2_cmd =
{
    "HW_APBX_CH2_CMD",
    0x80024200,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch3_cmd =
{
    "HW_APBX_CH3_CMD",
    0x80024270,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch4_cmd =
{
    "HW_APBX_CH4_CMD",
    0x800242e0,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch5_cmd =
{
    "HW_APBX_CH5_CMD",
    0x80024350,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch6_cmd =
{
    "HW_APBX_CH6_CMD",
    0x800243c0,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch7_cmd =
{
    "HW_APBX_CH7_CMD",
    0x80024430,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch8_cmd =
{
    "HW_APBX_CH8_CMD",
    0x800244a0,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch9_cmd =
{
    "HW_APBX_CH9_CMD",
    0x80024510,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch10_cmd =
{
    "HW_APBX_CH10_CMD",
    0x80024580,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch11_cmd =
{
    "HW_APBX_CH11_CMD",
    0x800245f0,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch12_cmd =
{
    "HW_APBX_CH12_CMD",
    0x80024660,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch13_cmd =
{
    "HW_APBX_CH13_CMD",
    0x800246d0,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch14_cmd =
{
    "HW_APBX_CH14_CMD",
    0x80024740,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch15_cmd =
{
    "HW_APBX_CH15_CMD",
    0x800247b0,
    0,
    10,
    {
        &soc_imx233_apbx_chn_cmd_chain,
        &soc_imx233_apbx_chn_cmd_cmdwords,
        &soc_imx233_apbx_chn_cmd_command,
        &soc_imx233_apbx_chn_cmd_haltonterminate,
        &soc_imx233_apbx_chn_cmd_irqoncmplt,
        &soc_imx233_apbx_chn_cmd_rsvd0,
        &soc_imx233_apbx_chn_cmd_rsvd1,
        &soc_imx233_apbx_chn_cmd_semaphore,
        &soc_imx233_apbx_chn_cmd_wait4endcmd,
        &soc_imx233_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_bar_address =
{
    "ADDRESS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch0_bar =
{
    "HW_APBX_CH0_BAR",
    0x80024130,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch1_bar =
{
    "HW_APBX_CH1_BAR",
    0x800241a0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch2_bar =
{
    "HW_APBX_CH2_BAR",
    0x80024210,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch3_bar =
{
    "HW_APBX_CH3_BAR",
    0x80024280,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch4_bar =
{
    "HW_APBX_CH4_BAR",
    0x800242f0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch5_bar =
{
    "HW_APBX_CH5_BAR",
    0x80024360,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch6_bar =
{
    "HW_APBX_CH6_BAR",
    0x800243d0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch7_bar =
{
    "HW_APBX_CH7_BAR",
    0x80024440,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch8_bar =
{
    "HW_APBX_CH8_BAR",
    0x800244b0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch9_bar =
{
    "HW_APBX_CH9_BAR",
    0x80024520,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch10_bar =
{
    "HW_APBX_CH10_BAR",
    0x80024590,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch11_bar =
{
    "HW_APBX_CH11_BAR",
    0x80024600,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch12_bar =
{
    "HW_APBX_CH12_BAR",
    0x80024670,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch13_bar =
{
    "HW_APBX_CH13_BAR",
    0x800246e0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch14_bar =
{
    "HW_APBX_CH14_BAR",
    0x80024750,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch15_bar =
{
    "HW_APBX_CH15_BAR",
    0x800247c0,
    0,
    1,
    {
        &soc_imx233_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_sema_rsvd2 =
{
    "RSVD2",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_sema_phore =
{
    "PHORE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_sema_rsvd1 =
{
    "RSVD1",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_sema_increment_sema =
{
    "INCREMENT_SEMA",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch0_sema =
{
    "HW_APBX_CH0_SEMA",
    0x80024140,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch1_sema =
{
    "HW_APBX_CH1_SEMA",
    0x800241b0,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch2_sema =
{
    "HW_APBX_CH2_SEMA",
    0x80024220,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch3_sema =
{
    "HW_APBX_CH3_SEMA",
    0x80024290,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch4_sema =
{
    "HW_APBX_CH4_SEMA",
    0x80024300,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch5_sema =
{
    "HW_APBX_CH5_SEMA",
    0x80024370,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch6_sema =
{
    "HW_APBX_CH6_SEMA",
    0x800243e0,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch7_sema =
{
    "HW_APBX_CH7_SEMA",
    0x80024450,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch8_sema =
{
    "HW_APBX_CH8_SEMA",
    0x800244c0,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch9_sema =
{
    "HW_APBX_CH9_SEMA",
    0x80024530,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch10_sema =
{
    "HW_APBX_CH10_SEMA",
    0x800245a0,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch11_sema =
{
    "HW_APBX_CH11_SEMA",
    0x80024610,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch12_sema =
{
    "HW_APBX_CH12_SEMA",
    0x80024680,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch13_sema =
{
    "HW_APBX_CH13_SEMA",
    0x800246f0,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch14_sema =
{
    "HW_APBX_CH14_SEMA",
    0x80024760,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch15_sema =
{
    "HW_APBX_CH15_SEMA",
    0x800247d0,
    0,
    4,
    {
        &soc_imx233_apbx_chn_sema_increment_sema,
        &soc_imx233_apbx_chn_sema_phore,
        &soc_imx233_apbx_chn_sema_rsvd1,
        &soc_imx233_apbx_chn_sema_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_req =
{
    "REQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_burst =
{
    "BURST",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_kick =
{
    "KICK",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_end =
{
    "END",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_rsvd2 =
{
    "RSVD2",
    25, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_nextcmdaddrvalid =
{
    "NEXTCMDADDRVALID",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_rd_fifo_empty =
{
    "RD_FIFO_EMPTY",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_rd_fifo_full =
{
    "RD_FIFO_FULL",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_wr_fifo_empty =
{
    "WR_FIFO_EMPTY",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_wr_fifo_full =
{
    "WR_FIFO_FULL",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_rsvd1 =
{
    "RSVD1",
    5, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug1_statemachine =
{
    "STATEMACHINE",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch0_debug1 =
{
    "HW_APBX_CH0_DEBUG1",
    0x80024150,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch1_debug1 =
{
    "HW_APBX_CH1_DEBUG1",
    0x800241c0,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch2_debug1 =
{
    "HW_APBX_CH2_DEBUG1",
    0x80024230,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch3_debug1 =
{
    "HW_APBX_CH3_DEBUG1",
    0x800242a0,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch4_debug1 =
{
    "HW_APBX_CH4_DEBUG1",
    0x80024310,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch5_debug1 =
{
    "HW_APBX_CH5_DEBUG1",
    0x80024380,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch6_debug1 =
{
    "HW_APBX_CH6_DEBUG1",
    0x800243f0,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch7_debug1 =
{
    "HW_APBX_CH7_DEBUG1",
    0x80024460,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch8_debug1 =
{
    "HW_APBX_CH8_DEBUG1",
    0x800244d0,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch9_debug1 =
{
    "HW_APBX_CH9_DEBUG1",
    0x80024540,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch10_debug1 =
{
    "HW_APBX_CH10_DEBUG1",
    0x800245b0,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch11_debug1 =
{
    "HW_APBX_CH11_DEBUG1",
    0x80024620,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch12_debug1 =
{
    "HW_APBX_CH12_DEBUG1",
    0x80024690,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch13_debug1 =
{
    "HW_APBX_CH13_DEBUG1",
    0x80024700,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch14_debug1 =
{
    "HW_APBX_CH14_DEBUG1",
    0x80024770,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch15_debug1 =
{
    "HW_APBX_CH15_DEBUG1",
    0x800247e0,
    0,
    12,
    {
        &soc_imx233_apbx_chn_debug1_burst,
        &soc_imx233_apbx_chn_debug1_end,
        &soc_imx233_apbx_chn_debug1_kick,
        &soc_imx233_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_imx233_apbx_chn_debug1_rd_fifo_empty,
        &soc_imx233_apbx_chn_debug1_rd_fifo_full,
        &soc_imx233_apbx_chn_debug1_req,
        &soc_imx233_apbx_chn_debug1_rsvd1,
        &soc_imx233_apbx_chn_debug1_rsvd2,
        &soc_imx233_apbx_chn_debug1_statemachine,
        &soc_imx233_apbx_chn_debug1_wr_fifo_empty,
        &soc_imx233_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug2_apb_bytes =
{
    "APB_BYTES",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_apbx_chn_debug2_ahb_bytes =
{
    "AHB_BYTES",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch0_debug2 =
{
    "HW_APBX_CH0_DEBUG2",
    0x80024160,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch1_debug2 =
{
    "HW_APBX_CH1_DEBUG2",
    0x800241d0,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch2_debug2 =
{
    "HW_APBX_CH2_DEBUG2",
    0x80024240,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch3_debug2 =
{
    "HW_APBX_CH3_DEBUG2",
    0x800242b0,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch4_debug2 =
{
    "HW_APBX_CH4_DEBUG2",
    0x80024320,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch5_debug2 =
{
    "HW_APBX_CH5_DEBUG2",
    0x80024390,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch6_debug2 =
{
    "HW_APBX_CH6_DEBUG2",
    0x80024400,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch7_debug2 =
{
    "HW_APBX_CH7_DEBUG2",
    0x80024470,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch8_debug2 =
{
    "HW_APBX_CH8_DEBUG2",
    0x800244e0,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch9_debug2 =
{
    "HW_APBX_CH9_DEBUG2",
    0x80024550,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch10_debug2 =
{
    "HW_APBX_CH10_DEBUG2",
    0x800245c0,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch11_debug2 =
{
    "HW_APBX_CH11_DEBUG2",
    0x80024630,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch12_debug2 =
{
    "HW_APBX_CH12_DEBUG2",
    0x800246a0,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch13_debug2 =
{
    "HW_APBX_CH13_DEBUG2",
    0x80024710,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch14_debug2 =
{
    "HW_APBX_CH14_DEBUG2",
    0x80024780,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_imx233_apbx_ch15_debug2 =
{
    "HW_APBX_CH15_DEBUG2",
    0x800247f0,
    0,
    2,
    {
        &soc_imx233_apbx_chn_debug2_ahb_bytes,
        &soc_imx233_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_rsrvd3 =
{
    "RSRVD3",
    21, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_rsrvd1 =
{
    "RSRVD1",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_lr_swap =
{
    "LR_SWAP",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_edge_sync =
{
    "EDGE_SYNC",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_invert_1bit =
{
    "INVERT_1BIT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_offset_enable =
{
    "OFFSET_ENABLE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_hpf_enable =
{
    "HPF_ENABLE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_word_length =
{
    "WORD_LENGTH",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_loopback =
{
    "LOOPBACK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_audioin_ctrl =
{
    "HW_AUDIOIN_CTRL",
    0x8004c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_audioin_ctrl_clkgate,
        &soc_imx233_audioin_ctrl_dmawait_count,
        &soc_imx233_audioin_ctrl_edge_sync,
        &soc_imx233_audioin_ctrl_fifo_error_irq_en,
        &soc_imx233_audioin_ctrl_fifo_overflow_irq,
        &soc_imx233_audioin_ctrl_fifo_underflow_irq,
        &soc_imx233_audioin_ctrl_hpf_enable,
        &soc_imx233_audioin_ctrl_invert_1bit,
        &soc_imx233_audioin_ctrl_loopback,
        &soc_imx233_audioin_ctrl_lr_swap,
        &soc_imx233_audioin_ctrl_offset_enable,
        &soc_imx233_audioin_ctrl_rsrvd1,
        &soc_imx233_audioin_ctrl_rsrvd3,
        &soc_imx233_audioin_ctrl_run,
        &soc_imx233_audioin_ctrl_sftrst,
        &soc_imx233_audioin_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_stat_adc_present =
{
    "ADC_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_stat_rsrvd3 =
{
    "RSRVD3",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_audioin_stat =
{
    "HW_AUDIOIN_STAT",
    0x8004c010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_audioin_stat_adc_present,
        &soc_imx233_audioin_stat_rsrvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_osr =
{
    "OSR",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_basemult =
{
    "BASEMULT",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_rsrvd2 =
{
    "RSRVD2",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_src_hold =
{
    "SRC_HOLD",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_rsrvd1 =
{
    "RSRVD1",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_src_int =
{
    "SRC_INT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_rsrvd0 =
{
    "RSRVD0",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcsrr_src_frac =
{
    "SRC_FRAC",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_audioin_adcsrr =
{
    "HW_AUDIOIN_ADCSRR",
    0x8004c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_audioin_adcsrr_basemult,
        &soc_imx233_audioin_adcsrr_osr,
        &soc_imx233_audioin_adcsrr_rsrvd0,
        &soc_imx233_audioin_adcsrr_rsrvd1,
        &soc_imx233_audioin_adcsrr_rsrvd2,
        &soc_imx233_audioin_adcsrr_src_frac,
        &soc_imx233_audioin_adcsrr_src_hold,
        &soc_imx233_audioin_adcsrr_src_int,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_rsrvd5 =
{
    "RSRVD5",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_volume_update_left =
{
    "VOLUME_UPDATE_LEFT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_rsrvd4 =
{
    "RSRVD4",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_en_zcd =
{
    "EN_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_rsrvd3 =
{
    "RSRVD3",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_volume_left =
{
    "VOLUME_LEFT",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_rsrvd2 =
{
    "RSRVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_volume_update_right =
{
    "VOLUME_UPDATE_RIGHT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_rsrvd1 =
{
    "RSRVD1",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvolume_volume_right =
{
    "VOLUME_RIGHT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_audioin_adcvolume =
{
    "HW_AUDIOIN_ADCVOLUME",
    0x8004c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_audioin_adcvolume_en_zcd,
        &soc_imx233_audioin_adcvolume_rsrvd1,
        &soc_imx233_audioin_adcvolume_rsrvd2,
        &soc_imx233_audioin_adcvolume_rsrvd3,
        &soc_imx233_audioin_adcvolume_rsrvd4,
        &soc_imx233_audioin_adcvolume_rsrvd5,
        &soc_imx233_audioin_adcvolume_volume_left,
        &soc_imx233_audioin_adcvolume_volume_right,
        &soc_imx233_audioin_adcvolume_volume_update_left,
        &soc_imx233_audioin_adcvolume_volume_update_right,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcdebug_enable_adcdma =
{
    "ENABLE_ADCDMA",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcdebug_rsrvd1 =
{
    "RSRVD1",
    4, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcdebug_adc_dma_req_hand_shake_clk_cross =
{
    "ADC_DMA_REQ_HAND_SHAKE_CLK_CROSS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcdebug_set_interrupt3_hand_shake =
{
    "SET_INTERRUPT3_HAND_SHAKE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcdebug_dma_preq =
{
    "DMA_PREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcdebug_fifo_status =
{
    "FIFO_STATUS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_audioin_adcdebug =
{
    "HW_AUDIOIN_ADCDEBUG",
    0x8004c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_audioin_adcdebug_adc_dma_req_hand_shake_clk_cross,
        &soc_imx233_audioin_adcdebug_dma_preq,
        &soc_imx233_audioin_adcdebug_enable_adcdma,
        &soc_imx233_audioin_adcdebug_fifo_status,
        &soc_imx233_audioin_adcdebug_rsrvd1,
        &soc_imx233_audioin_adcdebug_set_interrupt3_hand_shake,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_rsrvd4 =
{
    "RSRVD4",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_volume_update_pending =
{
    "VOLUME_UPDATE_PENDING",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_rsrvd3 =
{
    "RSRVD3",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_en_adc_zcd =
{
    "EN_ADC_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_mute =
{
    "MUTE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_rsrvd2 =
{
    "RSRVD2",
    14, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_select_left =
{
    "SELECT_LEFT",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_gain_left =
{
    "GAIN_LEFT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_select_right =
{
    "SELECT_RIGHT",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_adcvol_gain_right =
{
    "GAIN_RIGHT",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_audioin_adcvol =
{
    "HW_AUDIOIN_ADCVOL",
    0x8004c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_audioin_adcvol_en_adc_zcd,
        &soc_imx233_audioin_adcvol_gain_left,
        &soc_imx233_audioin_adcvol_gain_right,
        &soc_imx233_audioin_adcvol_mute,
        &soc_imx233_audioin_adcvol_rsrvd1,
        &soc_imx233_audioin_adcvol_rsrvd2,
        &soc_imx233_audioin_adcvol_rsrvd3,
        &soc_imx233_audioin_adcvol_rsrvd4,
        &soc_imx233_audioin_adcvol_select_left,
        &soc_imx233_audioin_adcvol_select_right,
        &soc_imx233_audioin_adcvol_volume_update_pending,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_rsrvd6 =
{
    "RSRVD6",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_divide_line1 =
{
    "DIVIDE_LINE1",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_divide_line2 =
{
    "DIVIDE_LINE2",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_rsrvd5 =
{
    "RSRVD5",
    25, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_mic_select =
{
    "MIC_SELECT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_rsrvd4 =
{
    "RSRVD4",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_mic_resistor =
{
    "MIC_RESISTOR",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_rsrvd3 =
{
    "RSRVD3",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_mic_bias =
{
    "MIC_BIAS",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_rsrvd2 =
{
    "RSRVD2",
    6, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_mic_chopclk =
{
    "MIC_CHOPCLK",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_rsrvd1 =
{
    "RSRVD1",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_micline_mic_gain =
{
    "MIC_GAIN",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_audioin_micline =
{
    "HW_AUDIOIN_MICLINE",
    0x8004c060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_imx233_audioin_micline_divide_line1,
        &soc_imx233_audioin_micline_divide_line2,
        &soc_imx233_audioin_micline_mic_bias,
        &soc_imx233_audioin_micline_mic_chopclk,
        &soc_imx233_audioin_micline_mic_gain,
        &soc_imx233_audioin_micline_mic_resistor,
        &soc_imx233_audioin_micline_mic_select,
        &soc_imx233_audioin_micline_rsrvd1,
        &soc_imx233_audioin_micline_rsrvd2,
        &soc_imx233_audioin_micline_rsrvd3,
        &soc_imx233_audioin_micline_rsrvd4,
        &soc_imx233_audioin_micline_rsrvd5,
        &soc_imx233_audioin_micline_rsrvd6,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_rsrvd4 =
{
    "RSRVD4",
    11, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_dither_off =
{
    "DITHER_OFF",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_slow_dither =
{
    "SLOW_DITHER",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_invert_adcclk =
{
    "INVERT_ADCCLK",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_rsrvd3 =
{
    "RSRVD3",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_adcclk_shift =
{
    "ADCCLK_SHIFT",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_rsrvd2 =
{
    "RSRVD2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_anaclkctrl_adcdiv =
{
    "ADCDIV",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_audioin_anaclkctrl =
{
    "HW_AUDIOIN_ANACLKCTRL",
    0x8004c070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_imx233_audioin_anaclkctrl_adcclk_shift,
        &soc_imx233_audioin_anaclkctrl_adcdiv,
        &soc_imx233_audioin_anaclkctrl_clkgate,
        &soc_imx233_audioin_anaclkctrl_dither_off,
        &soc_imx233_audioin_anaclkctrl_invert_adcclk,
        &soc_imx233_audioin_anaclkctrl_rsrvd2,
        &soc_imx233_audioin_anaclkctrl_rsrvd3,
        &soc_imx233_audioin_anaclkctrl_rsrvd4,
        &soc_imx233_audioin_anaclkctrl_slow_dither,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_data_high =
{
    "HIGH",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioin_data_low =
{
    "LOW",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_audioin_data =
{
    "HW_AUDIOIN_DATA",
    0x8004c080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_audioin_data_high,
        &soc_imx233_audioin_data_low,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_rsrvd4 =
{
    "RSRVD4",
    21, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_rsrvd3 =
{
    "RSRVD3",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_lr_swap =
{
    "LR_SWAP",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_edge_sync =
{
    "EDGE_SYNC",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_invert_1bit =
{
    "INVERT_1BIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_ss3d_effect =
{
    "SS3D_EFFECT",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_word_length =
{
    "WORD_LENGTH",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_dac_zero_enable =
{
    "DAC_ZERO_ENABLE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_loopback =
{
    "LOOPBACK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_audioout_ctrl =
{
    "HW_AUDIOOUT_CTRL",
    0x80048000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_imx233_audioout_ctrl_clkgate,
        &soc_imx233_audioout_ctrl_dac_zero_enable,
        &soc_imx233_audioout_ctrl_dmawait_count,
        &soc_imx233_audioout_ctrl_edge_sync,
        &soc_imx233_audioout_ctrl_fifo_error_irq_en,
        &soc_imx233_audioout_ctrl_fifo_overflow_irq,
        &soc_imx233_audioout_ctrl_fifo_underflow_irq,
        &soc_imx233_audioout_ctrl_invert_1bit,
        &soc_imx233_audioout_ctrl_loopback,
        &soc_imx233_audioout_ctrl_lr_swap,
        &soc_imx233_audioout_ctrl_rsrvd1,
        &soc_imx233_audioout_ctrl_rsrvd2,
        &soc_imx233_audioout_ctrl_rsrvd3,
        &soc_imx233_audioout_ctrl_rsrvd4,
        &soc_imx233_audioout_ctrl_run,
        &soc_imx233_audioout_ctrl_sftrst,
        &soc_imx233_audioout_ctrl_ss3d_effect,
        &soc_imx233_audioout_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_stat_dac_present =
{
    "DAC_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_stat_rsrvd1 =
{
    "RSRVD1",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_audioout_stat =
{
    "HW_AUDIOOUT_STAT",
    0x80048010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_audioout_stat_dac_present,
        &soc_imx233_audioout_stat_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_osr =
{
    "OSR",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_basemult =
{
    "BASEMULT",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_rsrvd2 =
{
    "RSRVD2",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_src_hold =
{
    "SRC_HOLD",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_rsrvd1 =
{
    "RSRVD1",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_src_int =
{
    "SRC_INT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_rsrvd0 =
{
    "RSRVD0",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacsrr_src_frac =
{
    "SRC_FRAC",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_audioout_dacsrr =
{
    "HW_AUDIOOUT_DACSRR",
    0x80048020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_audioout_dacsrr_basemult,
        &soc_imx233_audioout_dacsrr_osr,
        &soc_imx233_audioout_dacsrr_rsrvd0,
        &soc_imx233_audioout_dacsrr_rsrvd1,
        &soc_imx233_audioout_dacsrr_rsrvd2,
        &soc_imx233_audioout_dacsrr_src_frac,
        &soc_imx233_audioout_dacsrr_src_hold,
        &soc_imx233_audioout_dacsrr_src_int,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_rsrvd4 =
{
    "RSRVD4",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_volume_update_left =
{
    "VOLUME_UPDATE_LEFT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_rsrvd3 =
{
    "RSRVD3",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_en_zcd =
{
    "EN_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_mute_left =
{
    "MUTE_LEFT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_volume_left =
{
    "VOLUME_LEFT",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_rsrvd2 =
{
    "RSRVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_volume_update_right =
{
    "VOLUME_UPDATE_RIGHT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_rsrvd1 =
{
    "RSRVD1",
    9, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_mute_right =
{
    "MUTE_RIGHT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacvolume_volume_right =
{
    "VOLUME_RIGHT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_audioout_dacvolume =
{
    "HW_AUDIOOUT_DACVOLUME",
    0x80048030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_audioout_dacvolume_en_zcd,
        &soc_imx233_audioout_dacvolume_mute_left,
        &soc_imx233_audioout_dacvolume_mute_right,
        &soc_imx233_audioout_dacvolume_rsrvd1,
        &soc_imx233_audioout_dacvolume_rsrvd2,
        &soc_imx233_audioout_dacvolume_rsrvd3,
        &soc_imx233_audioout_dacvolume_rsrvd4,
        &soc_imx233_audioout_dacvolume_volume_left,
        &soc_imx233_audioout_dacvolume_volume_right,
        &soc_imx233_audioout_dacvolume_volume_update_left,
        &soc_imx233_audioout_dacvolume_volume_update_right,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_enable_dacdma =
{
    "ENABLE_DACDMA",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_rsrvd2 =
{
    "RSRVD2",
    12, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_ram_ss =
{
    "RAM_SS",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_set_interrupt1_clk_cross =
{
    "SET_INTERRUPT1_CLK_CROSS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_set_interrupt0_clk_cross =
{
    "SET_INTERRUPT0_CLK_CROSS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_set_interrupt1_hand_shake =
{
    "SET_INTERRUPT1_HAND_SHAKE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_set_interrupt0_hand_shake =
{
    "SET_INTERRUPT0_HAND_SHAKE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_dma_preq =
{
    "DMA_PREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_dacdebug_fifo_status =
{
    "FIFO_STATUS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_audioout_dacdebug =
{
    "HW_AUDIOOUT_DACDEBUG",
    0x80048040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_audioout_dacdebug_dma_preq,
        &soc_imx233_audioout_dacdebug_enable_dacdma,
        &soc_imx233_audioout_dacdebug_fifo_status,
        &soc_imx233_audioout_dacdebug_ram_ss,
        &soc_imx233_audioout_dacdebug_rsrvd1,
        &soc_imx233_audioout_dacdebug_rsrvd2,
        &soc_imx233_audioout_dacdebug_set_interrupt0_clk_cross,
        &soc_imx233_audioout_dacdebug_set_interrupt0_hand_shake,
        &soc_imx233_audioout_dacdebug_set_interrupt1_clk_cross,
        &soc_imx233_audioout_dacdebug_set_interrupt1_hand_shake,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_rsrvd5 =
{
    "RSRVD5",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_volume_update_pending =
{
    "VOLUME_UPDATE_PENDING",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_rsrvd4 =
{
    "RSRVD4",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_en_mstr_zcd =
{
    "EN_MSTR_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_mute =
{
    "MUTE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_rsrvd3 =
{
    "RSRVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_select =
{
    "SELECT",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_rsrvd2 =
{
    "RSRVD2",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_vol_left =
{
    "VOL_LEFT",
    8, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_hpvol_vol_right =
{
    "VOL_RIGHT",
    0, 6
};

static struct hwemul_soc_reg_t soc_imx233_audioout_hpvol =
{
    "HW_AUDIOOUT_HPVOL",
    0x80048050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_audioout_hpvol_en_mstr_zcd,
        &soc_imx233_audioout_hpvol_mute,
        &soc_imx233_audioout_hpvol_rsrvd1,
        &soc_imx233_audioout_hpvol_rsrvd2,
        &soc_imx233_audioout_hpvol_rsrvd3,
        &soc_imx233_audioout_hpvol_rsrvd4,
        &soc_imx233_audioout_hpvol_rsrvd5,
        &soc_imx233_audioout_hpvol_select,
        &soc_imx233_audioout_hpvol_vol_left,
        &soc_imx233_audioout_hpvol_vol_right,
        &soc_imx233_audioout_hpvol_volume_update_pending,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_reserved_rsrvd1 =
{
    "RSRVD1",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_audioout_reserved =
{
    "HW_AUDIOOUT_RESERVED",
    0x80048060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_audioout_reserved_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_rsrvd7 =
{
    "RSRVD7",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_speaker =
{
    "SPEAKER",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_rsrvd6 =
{
    "RSRVD6",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_selfbias =
{
    "SELFBIAS",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_rsrvd5 =
{
    "RSRVD5",
    17, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_right_adc =
{
    "RIGHT_ADC",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_rsrvd4 =
{
    "RSRVD4",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_dac =
{
    "DAC",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_rsrvd3 =
{
    "RSRVD3",
    9, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_adc =
{
    "ADC",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_rsrvd2 =
{
    "RSRVD2",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_capless =
{
    "CAPLESS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_rsrvd1 =
{
    "RSRVD1",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_pwrdn_headphone =
{
    "HEADPHONE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_audioout_pwrdn =
{
    "HW_AUDIOOUT_PWRDN",
    0x80048070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_audioout_pwrdn_adc,
        &soc_imx233_audioout_pwrdn_capless,
        &soc_imx233_audioout_pwrdn_dac,
        &soc_imx233_audioout_pwrdn_headphone,
        &soc_imx233_audioout_pwrdn_right_adc,
        &soc_imx233_audioout_pwrdn_rsrvd1,
        &soc_imx233_audioout_pwrdn_rsrvd2,
        &soc_imx233_audioout_pwrdn_rsrvd3,
        &soc_imx233_audioout_pwrdn_rsrvd4,
        &soc_imx233_audioout_pwrdn_rsrvd5,
        &soc_imx233_audioout_pwrdn_rsrvd6,
        &soc_imx233_audioout_pwrdn_rsrvd7,
        &soc_imx233_audioout_pwrdn_selfbias,
        &soc_imx233_audioout_pwrdn_speaker,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_rsrvd4 =
{
    "RSRVD4",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_fastsettling =
{
    "FASTSETTLING",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_raise_ref =
{
    "RAISE_REF",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_xtal_bgr_bias =
{
    "XTAL_BGR_BIAS",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_rsrvd3 =
{
    "RSRVD3",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_vbg_adj =
{
    "VBG_ADJ",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_low_pwr =
{
    "LOW_PWR",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_lw_ref =
{
    "LW_REF",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_bias_ctrl =
{
    "BIAS_CTRL",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_rsrvd2 =
{
    "RSRVD2",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_vddxtal_to_vddd =
{
    "VDDXTAL_TO_VDDD",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_adj_adc =
{
    "ADJ_ADC",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_adj_vag =
{
    "ADJ_VAG",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_adc_refval =
{
    "ADC_REFVAL",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_vag_val =
{
    "VAG_VAL",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_rsrvd1 =
{
    "RSRVD1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_refctrl_dac_adj =
{
    "DAC_ADJ",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_audioout_refctrl =
{
    "HW_AUDIOOUT_REFCTRL",
    0x80048080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    17,
    {
        &soc_imx233_audioout_refctrl_adc_refval,
        &soc_imx233_audioout_refctrl_adj_adc,
        &soc_imx233_audioout_refctrl_adj_vag,
        &soc_imx233_audioout_refctrl_bias_ctrl,
        &soc_imx233_audioout_refctrl_dac_adj,
        &soc_imx233_audioout_refctrl_fastsettling,
        &soc_imx233_audioout_refctrl_low_pwr,
        &soc_imx233_audioout_refctrl_lw_ref,
        &soc_imx233_audioout_refctrl_raise_ref,
        &soc_imx233_audioout_refctrl_rsrvd1,
        &soc_imx233_audioout_refctrl_rsrvd2,
        &soc_imx233_audioout_refctrl_rsrvd3,
        &soc_imx233_audioout_refctrl_rsrvd4,
        &soc_imx233_audioout_refctrl_vag_val,
        &soc_imx233_audioout_refctrl_vbg_adj,
        &soc_imx233_audioout_refctrl_vddxtal_to_vddd,
        &soc_imx233_audioout_refctrl_xtal_bgr_bias,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd8 =
{
    "RSRVD8",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_short_cm_sts =
{
    "SHORT_CM_STS",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd7 =
{
    "RSRVD7",
    25, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_short_lr_sts =
{
    "SHORT_LR_STS",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd6 =
{
    "RSRVD6",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_shortmode_cm =
{
    "SHORTMODE_CM",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd5 =
{
    "RSRVD5",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_shortmode_lr =
{
    "SHORTMODE_LR",
    17, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd4 =
{
    "RSRVD4",
    15, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_short_lvladjl =
{
    "SHORT_LVLADJL",
    12, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd3 =
{
    "RSRVD3",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_short_lvladjr =
{
    "SHORT_LVLADJR",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd2 =
{
    "RSRVD2",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_hp_hold_gnd =
{
    "HP_HOLD_GND",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_hp_classab =
{
    "HP_CLASSAB",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anactrl_rsrvd1 =
{
    "RSRVD1",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_audioout_anactrl =
{
    "HW_AUDIOOUT_ANACTRL",
    0x80048090,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_audioout_anactrl_hp_classab,
        &soc_imx233_audioout_anactrl_hp_hold_gnd,
        &soc_imx233_audioout_anactrl_rsrvd1,
        &soc_imx233_audioout_anactrl_rsrvd2,
        &soc_imx233_audioout_anactrl_rsrvd3,
        &soc_imx233_audioout_anactrl_rsrvd4,
        &soc_imx233_audioout_anactrl_rsrvd5,
        &soc_imx233_audioout_anactrl_rsrvd6,
        &soc_imx233_audioout_anactrl_rsrvd7,
        &soc_imx233_audioout_anactrl_rsrvd8,
        &soc_imx233_audioout_anactrl_short_cm_sts,
        &soc_imx233_audioout_anactrl_short_lr_sts,
        &soc_imx233_audioout_anactrl_short_lvladjl,
        &soc_imx233_audioout_anactrl_short_lvladjr,
        &soc_imx233_audioout_anactrl_shortmode_cm,
        &soc_imx233_audioout_anactrl_shortmode_lr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_rsrvd4 =
{
    "RSRVD4",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_hp_antipop =
{
    "HP_ANTIPOP",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_rsrvd3 =
{
    "RSRVD3",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_tm_adcin_tohp =
{
    "TM_ADCIN_TOHP",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_tm_loop =
{
    "TM_LOOP",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_tm_hpcommon =
{
    "TM_HPCOMMON",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_hp_i1_adj =
{
    "HP_I1_ADJ",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_hp_iall_adj =
{
    "HP_IALL_ADJ",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_rsrvd2 =
{
    "RSRVD2",
    14, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_vag_classa =
{
    "VAG_CLASSA",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_vag_double_i =
{
    "VAG_DOUBLE_I",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_rsrvd1 =
{
    "RSRVD1",
    4, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_adctodac_loop =
{
    "ADCTODAC_LOOP",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_dac_classa =
{
    "DAC_CLASSA",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_dac_double_i =
{
    "DAC_DOUBLE_I",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_test_dac_dis_rtz =
{
    "DAC_DIS_RTZ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_audioout_test =
{
    "HW_AUDIOOUT_TEST",
    0x800480a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_audioout_test_adctodac_loop,
        &soc_imx233_audioout_test_dac_classa,
        &soc_imx233_audioout_test_dac_dis_rtz,
        &soc_imx233_audioout_test_dac_double_i,
        &soc_imx233_audioout_test_hp_antipop,
        &soc_imx233_audioout_test_hp_i1_adj,
        &soc_imx233_audioout_test_hp_iall_adj,
        &soc_imx233_audioout_test_rsrvd1,
        &soc_imx233_audioout_test_rsrvd2,
        &soc_imx233_audioout_test_rsrvd3,
        &soc_imx233_audioout_test_rsrvd4,
        &soc_imx233_audioout_test_tm_adcin_tohp,
        &soc_imx233_audioout_test_tm_hpcommon,
        &soc_imx233_audioout_test_tm_loop,
        &soc_imx233_audioout_test_vag_classa,
        &soc_imx233_audioout_test_vag_double_i,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_bistctrl_rsvd0 =
{
    "RSVD0",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_bistctrl_fail =
{
    "FAIL",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_bistctrl_pass =
{
    "PASS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_bistctrl_done =
{
    "DONE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_bistctrl_start =
{
    "START",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_audioout_bistctrl =
{
    "HW_AUDIOOUT_BISTCTRL",
    0x800480b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_imx233_audioout_bistctrl_done,
        &soc_imx233_audioout_bistctrl_fail,
        &soc_imx233_audioout_bistctrl_pass,
        &soc_imx233_audioout_bistctrl_rsvd0,
        &soc_imx233_audioout_bistctrl_start,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_biststat0_rsvd0 =
{
    "RSVD0",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_biststat0_data =
{
    "DATA",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_audioout_biststat0 =
{
    "HW_AUDIOOUT_BISTSTAT0",
    0x800480c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_audioout_biststat0_data,
        &soc_imx233_audioout_biststat0_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_biststat1_rsvd1 =
{
    "RSVD1",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_biststat1_state =
{
    "STATE",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_biststat1_rsvd0 =
{
    "RSVD0",
    8, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_biststat1_addr =
{
    "ADDR",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_audioout_biststat1 =
{
    "HW_AUDIOOUT_BISTSTAT1",
    0x800480d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_audioout_biststat1_addr,
        &soc_imx233_audioout_biststat1_rsvd0,
        &soc_imx233_audioout_biststat1_rsvd1,
        &soc_imx233_audioout_biststat1_state,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anaclkctrl_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anaclkctrl_rsrvd3 =
{
    "RSRVD3",
    5, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anaclkctrl_invert_dacclk =
{
    "INVERT_DACCLK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anaclkctrl_rsrvd2 =
{
    "RSRVD2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_anaclkctrl_dacdiv =
{
    "DACDIV",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_audioout_anaclkctrl =
{
    "HW_AUDIOOUT_ANACLKCTRL",
    0x800480e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_imx233_audioout_anaclkctrl_clkgate,
        &soc_imx233_audioout_anaclkctrl_dacdiv,
        &soc_imx233_audioout_anaclkctrl_invert_dacclk,
        &soc_imx233_audioout_anaclkctrl_rsrvd2,
        &soc_imx233_audioout_anaclkctrl_rsrvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_data_high =
{
    "HIGH",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_data_low =
{
    "LOW",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_audioout_data =
{
    "HW_AUDIOOUT_DATA",
    0x800480f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_audioout_data_high,
        &soc_imx233_audioout_data_low,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_rsrvd2 =
{
    "RSRVD2",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_mute =
{
    "MUTE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_i1_adj =
{
    "I1_ADJ",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_iall_adj =
{
    "IALL_ADJ",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_rsrvd1 =
{
    "RSRVD1",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_posdriver =
{
    "POSDRIVER",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_negdriver =
{
    "NEGDRIVER",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_speakerctrl_rsrvd0 =
{
    "RSRVD0",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_audioout_speakerctrl =
{
    "HW_AUDIOOUT_SPEAKERCTRL",
    0x80048100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_audioout_speakerctrl_i1_adj,
        &soc_imx233_audioout_speakerctrl_iall_adj,
        &soc_imx233_audioout_speakerctrl_mute,
        &soc_imx233_audioout_speakerctrl_negdriver,
        &soc_imx233_audioout_speakerctrl_posdriver,
        &soc_imx233_audioout_speakerctrl_rsrvd0,
        &soc_imx233_audioout_speakerctrl_rsrvd1,
        &soc_imx233_audioout_speakerctrl_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_audioout_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_audioout_version =
{
    "HW_AUDIOOUT_VERSION",
    0x80048200,
    0,
    3,
    {
        &soc_imx233_audioout_version_major,
        &soc_imx233_audioout_version_minor,
        &soc_imx233_audioout_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_rsvd5 =
{
    "RSVD5",
    23, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_debugsyndrome =
{
    "DEBUGSYNDROME",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_rsvd4 =
{
    "RSVD4",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_m2m_layout =
{
    "M2M_LAYOUT",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_m2m_encode =
{
    "M2M_ENCODE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_m2m_enable =
{
    "M2M_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_rsvd3 =
{
    "RSVD3",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_debug_stall_irq_en =
{
    "DEBUG_STALL_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_rsvd2 =
{
    "RSVD2",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_complete_irq_en =
{
    "COMPLETE_IRQ_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_rsvd1 =
{
    "RSVD1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_bm_error_irq =
{
    "BM_ERROR_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_debug_stall_irq =
{
    "DEBUG_STALL_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_rsvd0 =
{
    "RSVD0",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_ctrl_complete_irq =
{
    "COMPLETE_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_bch_ctrl =
{
    "HW_BCH_CTRL",
    0x8000a000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    17,
    {
        &soc_imx233_bch_ctrl_bm_error_irq,
        &soc_imx233_bch_ctrl_clkgate,
        &soc_imx233_bch_ctrl_complete_irq,
        &soc_imx233_bch_ctrl_complete_irq_en,
        &soc_imx233_bch_ctrl_debug_stall_irq,
        &soc_imx233_bch_ctrl_debug_stall_irq_en,
        &soc_imx233_bch_ctrl_debugsyndrome,
        &soc_imx233_bch_ctrl_m2m_enable,
        &soc_imx233_bch_ctrl_m2m_encode,
        &soc_imx233_bch_ctrl_m2m_layout,
        &soc_imx233_bch_ctrl_rsvd0,
        &soc_imx233_bch_ctrl_rsvd1,
        &soc_imx233_bch_ctrl_rsvd2,
        &soc_imx233_bch_ctrl_rsvd3,
        &soc_imx233_bch_ctrl_rsvd4,
        &soc_imx233_bch_ctrl_rsvd5,
        &soc_imx233_bch_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_handle =
{
    "HANDLE",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_completed_ce =
{
    "COMPLETED_CE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_status_blk0 =
{
    "STATUS_BLK0",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_rsvd1 =
{
    "RSVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_allones =
{
    "ALLONES",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_corrected =
{
    "CORRECTED",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_uncorrectable =
{
    "UNCORRECTABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_status0_rsvd0 =
{
    "RSVD0",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_bch_status0 =
{
    "HW_BCH_STATUS0",
    0x8000a010,
    0,
    8,
    {
        &soc_imx233_bch_status0_allones,
        &soc_imx233_bch_status0_completed_ce,
        &soc_imx233_bch_status0_corrected,
        &soc_imx233_bch_status0_handle,
        &soc_imx233_bch_status0_rsvd0,
        &soc_imx233_bch_status0_rsvd1,
        &soc_imx233_bch_status0_status_blk0,
        &soc_imx233_bch_status0_uncorrectable,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_mode_rsvd =
{
    "RSVD",
    8, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_mode_erase_threshold =
{
    "ERASE_THRESHOLD",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_bch_mode =
{
    "HW_BCH_MODE",
    0x8000a020,
    0,
    2,
    {
        &soc_imx233_bch_mode_erase_threshold,
        &soc_imx233_bch_mode_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_encodeptr_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_encodeptr =
{
    "HW_BCH_ENCODEPTR",
    0x8000a030,
    0,
    1,
    {
        &soc_imx233_bch_encodeptr_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_dataptr_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_dataptr =
{
    "HW_BCH_DATAPTR",
    0x8000a040,
    0,
    1,
    {
        &soc_imx233_bch_dataptr_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_metaptr_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_metaptr =
{
    "HW_BCH_METAPTR",
    0x8000a050,
    0,
    1,
    {
        &soc_imx233_bch_metaptr_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs15_select =
{
    "CS15_SELECT",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs14_select =
{
    "CS14_SELECT",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs13_select =
{
    "CS13_SELECT",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs12_select =
{
    "CS12_SELECT",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs11_select =
{
    "CS11_SELECT",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs10_select =
{
    "CS10_SELECT",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs9_select =
{
    "CS9_SELECT",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs8_select =
{
    "CS8_SELECT",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs7_select =
{
    "CS7_SELECT",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs6_select =
{
    "CS6_SELECT",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs5_select =
{
    "CS5_SELECT",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs4_select =
{
    "CS4_SELECT",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs3_select =
{
    "CS3_SELECT",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs2_select =
{
    "CS2_SELECT",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs1_select =
{
    "CS1_SELECT",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_layoutselect_cs0_select =
{
    "CS0_SELECT",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_bch_layoutselect =
{
    "HW_BCH_LAYOUTSELECT",
    0x8000a070,
    0,
    16,
    {
        &soc_imx233_bch_layoutselect_cs0_select,
        &soc_imx233_bch_layoutselect_cs10_select,
        &soc_imx233_bch_layoutselect_cs11_select,
        &soc_imx233_bch_layoutselect_cs12_select,
        &soc_imx233_bch_layoutselect_cs13_select,
        &soc_imx233_bch_layoutselect_cs14_select,
        &soc_imx233_bch_layoutselect_cs15_select,
        &soc_imx233_bch_layoutselect_cs1_select,
        &soc_imx233_bch_layoutselect_cs2_select,
        &soc_imx233_bch_layoutselect_cs3_select,
        &soc_imx233_bch_layoutselect_cs4_select,
        &soc_imx233_bch_layoutselect_cs5_select,
        &soc_imx233_bch_layoutselect_cs6_select,
        &soc_imx233_bch_layoutselect_cs7_select,
        &soc_imx233_bch_layoutselect_cs8_select,
        &soc_imx233_bch_layoutselect_cs9_select,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash0layout0_nblocks =
{
    "NBLOCKS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash0layout0_meta_size =
{
    "META_SIZE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash0layout0_ecc0 =
{
    "ECC0",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash0layout0_data0_size =
{
    "DATA0_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash0layout0 =
{
    "HW_BCH_FLASH0LAYOUT0",
    0x8000a080,
    0,
    4,
    {
        &soc_imx233_bch_flash0layout0_data0_size,
        &soc_imx233_bch_flash0layout0_ecc0,
        &soc_imx233_bch_flash0layout0_meta_size,
        &soc_imx233_bch_flash0layout0_nblocks,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash0layout1_page_size =
{
    "PAGE_SIZE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash0layout1_eccn =
{
    "ECCN",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash0layout1_datan_size =
{
    "DATAN_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash0layout1 =
{
    "HW_BCH_FLASH0LAYOUT1",
    0x8000a090,
    0,
    3,
    {
        &soc_imx233_bch_flash0layout1_datan_size,
        &soc_imx233_bch_flash0layout1_eccn,
        &soc_imx233_bch_flash0layout1_page_size,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash1layout0_nblocks =
{
    "NBLOCKS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash1layout0_meta_size =
{
    "META_SIZE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash1layout0_ecc0 =
{
    "ECC0",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash1layout0_data0_size =
{
    "DATA0_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash1layout0 =
{
    "HW_BCH_FLASH1LAYOUT0",
    0x8000a0a0,
    0,
    4,
    {
        &soc_imx233_bch_flash1layout0_data0_size,
        &soc_imx233_bch_flash1layout0_ecc0,
        &soc_imx233_bch_flash1layout0_meta_size,
        &soc_imx233_bch_flash1layout0_nblocks,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash1layout1_page_size =
{
    "PAGE_SIZE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash1layout1_eccn =
{
    "ECCN",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash1layout1_datan_size =
{
    "DATAN_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash1layout1 =
{
    "HW_BCH_FLASH1LAYOUT1",
    0x8000a0b0,
    0,
    3,
    {
        &soc_imx233_bch_flash1layout1_datan_size,
        &soc_imx233_bch_flash1layout1_eccn,
        &soc_imx233_bch_flash1layout1_page_size,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash2layout0_nblocks =
{
    "NBLOCKS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash2layout0_meta_size =
{
    "META_SIZE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash2layout0_ecc0 =
{
    "ECC0",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash2layout0_data0_size =
{
    "DATA0_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash2layout0 =
{
    "HW_BCH_FLASH2LAYOUT0",
    0x8000a0c0,
    0,
    4,
    {
        &soc_imx233_bch_flash2layout0_data0_size,
        &soc_imx233_bch_flash2layout0_ecc0,
        &soc_imx233_bch_flash2layout0_meta_size,
        &soc_imx233_bch_flash2layout0_nblocks,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash2layout1_page_size =
{
    "PAGE_SIZE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash2layout1_eccn =
{
    "ECCN",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash2layout1_datan_size =
{
    "DATAN_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash2layout1 =
{
    "HW_BCH_FLASH2LAYOUT1",
    0x8000a0d0,
    0,
    3,
    {
        &soc_imx233_bch_flash2layout1_datan_size,
        &soc_imx233_bch_flash2layout1_eccn,
        &soc_imx233_bch_flash2layout1_page_size,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash3layout0_nblocks =
{
    "NBLOCKS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash3layout0_meta_size =
{
    "META_SIZE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash3layout0_ecc0 =
{
    "ECC0",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash3layout0_data0_size =
{
    "DATA0_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash3layout0 =
{
    "HW_BCH_FLASH3LAYOUT0",
    0x8000a0e0,
    0,
    4,
    {
        &soc_imx233_bch_flash3layout0_data0_size,
        &soc_imx233_bch_flash3layout0_ecc0,
        &soc_imx233_bch_flash3layout0_meta_size,
        &soc_imx233_bch_flash3layout0_nblocks,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash3layout1_page_size =
{
    "PAGE_SIZE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash3layout1_eccn =
{
    "ECCN",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_flash3layout1_datan_size =
{
    "DATAN_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_bch_flash3layout1 =
{
    "HW_BCH_FLASH3LAYOUT1",
    0x8000a0f0,
    0,
    3,
    {
        &soc_imx233_bch_flash3layout1_datan_size,
        &soc_imx233_bch_flash3layout1_eccn,
        &soc_imx233_bch_flash3layout1_page_size,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_rsvd1 =
{
    "RSVD1",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_rom_bist_enable =
{
    "ROM_BIST_ENABLE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_rom_bist_complete =
{
    "ROM_BIST_COMPLETE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_debug_syndrome_symbol =
{
    "KES_DEBUG_SYNDROME_SYMBOL",
    16, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_debug_shift_synd =
{
    "KES_DEBUG_SHIFT_SYND",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_debug_payload_flag =
{
    "KES_DEBUG_PAYLOAD_FLAG",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_debug_mode4k =
{
    "KES_DEBUG_MODE4K",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_debug_kick =
{
    "KES_DEBUG_KICK",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_standalone =
{
    "KES_STANDALONE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_debug_step =
{
    "KES_DEBUG_STEP",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_kes_debug_stall =
{
    "KES_DEBUG_STALL",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_bm_kes_test_bypass =
{
    "BM_KES_TEST_BYPASS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_rsvd0 =
{
    "RSVD0",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_debug0_debug_reg_select =
{
    "DEBUG_REG_SELECT",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_bch_debug0 =
{
    "HW_BCH_DEBUG0",
    0x8000a100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_bch_debug0_bm_kes_test_bypass,
        &soc_imx233_bch_debug0_debug_reg_select,
        &soc_imx233_bch_debug0_kes_debug_kick,
        &soc_imx233_bch_debug0_kes_debug_mode4k,
        &soc_imx233_bch_debug0_kes_debug_payload_flag,
        &soc_imx233_bch_debug0_kes_debug_shift_synd,
        &soc_imx233_bch_debug0_kes_debug_stall,
        &soc_imx233_bch_debug0_kes_debug_step,
        &soc_imx233_bch_debug0_kes_debug_syndrome_symbol,
        &soc_imx233_bch_debug0_kes_standalone,
        &soc_imx233_bch_debug0_rom_bist_complete,
        &soc_imx233_bch_debug0_rom_bist_enable,
        &soc_imx233_bch_debug0_rsvd0,
        &soc_imx233_bch_debug0_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_dbgkesread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_dbgkesread =
{
    "HW_BCH_DBGKESREAD",
    0x8000a110,
    0,
    1,
    {
        &soc_imx233_bch_dbgkesread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_dbgcsferead_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_dbgcsferead =
{
    "HW_BCH_DBGCSFEREAD",
    0x8000a120,
    0,
    1,
    {
        &soc_imx233_bch_dbgcsferead_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_dbgsyndgenread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_dbgsyndgenread =
{
    "HW_BCH_DBGSYNDGENREAD",
    0x8000a130,
    0,
    1,
    {
        &soc_imx233_bch_dbgsyndgenread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_dbgahbmread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_dbgahbmread =
{
    "HW_BCH_DBGAHBMREAD",
    0x8000a140,
    0,
    1,
    {
        &soc_imx233_bch_dbgahbmread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_blockname_name =
{
    "NAME",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_bch_blockname =
{
    "HW_BCH_BLOCKNAME",
    0x8000a150,
    0,
    1,
    {
        &soc_imx233_bch_blockname_name,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_bch_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_bch_version =
{
    "HW_BCH_VERSION",
    0x8000a160,
    0,
    3,
    {
        &soc_imx233_bch_version_major,
        &soc_imx233_bch_version_minor,
        &soc_imx233_bch_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_rsrvd6 =
{
    "RSRVD6",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_lfr_sel =
{
    "LFR_SEL",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_rsrvd5 =
{
    "RSRVD5",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_cp_sel =
{
    "CP_SEL",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_rsrvd4 =
{
    "RSRVD4",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_div_sel =
{
    "DIV_SEL",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_rsrvd3 =
{
    "RSRVD3",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_en_usb_clks =
{
    "EN_USB_CLKS",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_rsrvd2 =
{
    "RSRVD2",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_power =
{
    "POWER",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl0_rsrvd1 =
{
    "RSRVD1",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_pllctrl0 =
{
    "HW_CLKCTRL_PLLCTRL0",
    0x80040000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_clkctrl_pllctrl0_cp_sel,
        &soc_imx233_clkctrl_pllctrl0_div_sel,
        &soc_imx233_clkctrl_pllctrl0_en_usb_clks,
        &soc_imx233_clkctrl_pllctrl0_lfr_sel,
        &soc_imx233_clkctrl_pllctrl0_power,
        &soc_imx233_clkctrl_pllctrl0_rsrvd1,
        &soc_imx233_clkctrl_pllctrl0_rsrvd2,
        &soc_imx233_clkctrl_pllctrl0_rsrvd3,
        &soc_imx233_clkctrl_pllctrl0_rsrvd4,
        &soc_imx233_clkctrl_pllctrl0_rsrvd5,
        &soc_imx233_clkctrl_pllctrl0_rsrvd6,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl1_lock =
{
    "LOCK",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl1_force_lock =
{
    "FORCE_LOCK",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl1_rsrvd1 =
{
    "RSRVD1",
    16, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pllctrl1_lock_count =
{
    "LOCK_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_pllctrl1 =
{
    "HW_CLKCTRL_PLLCTRL1",
    0x80040010,
    0,
    4,
    {
        &soc_imx233_clkctrl_pllctrl1_force_lock,
        &soc_imx233_clkctrl_pllctrl1_lock,
        &soc_imx233_clkctrl_pllctrl1_lock_count,
        &soc_imx233_clkctrl_pllctrl1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_rsrvd5 =
{
    "RSRVD5",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_busy_ref_xtal =
{
    "BUSY_REF_XTAL",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_busy_ref_cpu =
{
    "BUSY_REF_CPU",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_rsrvd4 =
{
    "RSRVD4",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_div_xtal_frac_en =
{
    "DIV_XTAL_FRAC_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_div_xtal =
{
    "DIV_XTAL",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_rsrvd3 =
{
    "RSRVD3",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_interrupt_wait =
{
    "INTERRUPT_WAIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_div_cpu_frac_en =
{
    "DIV_CPU_FRAC_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_rsrvd1 =
{
    "RSRVD1",
    6, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_cpu_div_cpu =
{
    "DIV_CPU",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_cpu =
{
    "HW_CLKCTRL_CPU",
    0x80040020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_imx233_clkctrl_cpu_busy_ref_cpu,
        &soc_imx233_clkctrl_cpu_busy_ref_xtal,
        &soc_imx233_clkctrl_cpu_div_cpu,
        &soc_imx233_clkctrl_cpu_div_cpu_frac_en,
        &soc_imx233_clkctrl_cpu_div_xtal,
        &soc_imx233_clkctrl_cpu_div_xtal_frac_en,
        &soc_imx233_clkctrl_cpu_interrupt_wait,
        &soc_imx233_clkctrl_cpu_rsrvd1,
        &soc_imx233_clkctrl_cpu_rsrvd2,
        &soc_imx233_clkctrl_cpu_rsrvd3,
        &soc_imx233_clkctrl_cpu_rsrvd4,
        &soc_imx233_clkctrl_cpu_rsrvd5,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_rsrvd4 =
{
    "RSRVD4",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_dcp_as_enable =
{
    "DCP_AS_ENABLE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_pxp_as_enable =
{
    "PXP_AS_ENABLE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_apbhdma_as_enable =
{
    "APBHDMA_AS_ENABLE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_apbxdma_as_enable =
{
    "APBXDMA_AS_ENABLE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_traffic_jam_as_enable =
{
    "TRAFFIC_JAM_AS_ENABLE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_traffic_as_enable =
{
    "TRAFFIC_AS_ENABLE",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_cpu_data_as_enable =
{
    "CPU_DATA_AS_ENABLE",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_cpu_instr_as_enable =
{
    "CPU_INSTR_AS_ENABLE",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_auto_slow_mode =
{
    "AUTO_SLOW_MODE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_rsrvd2 =
{
    "RSRVD2",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_slow_div =
{
    "SLOW_DIV",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_rsrvd1 =
{
    "RSRVD1",
    6, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_div_frac_en =
{
    "DIV_FRAC_EN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_hbus_div =
{
    "DIV",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_hbus =
{
    "HW_CLKCTRL_HBUS",
    0x80040030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_clkctrl_hbus_apbhdma_as_enable,
        &soc_imx233_clkctrl_hbus_apbxdma_as_enable,
        &soc_imx233_clkctrl_hbus_auto_slow_mode,
        &soc_imx233_clkctrl_hbus_busy,
        &soc_imx233_clkctrl_hbus_cpu_data_as_enable,
        &soc_imx233_clkctrl_hbus_cpu_instr_as_enable,
        &soc_imx233_clkctrl_hbus_dcp_as_enable,
        &soc_imx233_clkctrl_hbus_div,
        &soc_imx233_clkctrl_hbus_div_frac_en,
        &soc_imx233_clkctrl_hbus_pxp_as_enable,
        &soc_imx233_clkctrl_hbus_rsrvd1,
        &soc_imx233_clkctrl_hbus_rsrvd2,
        &soc_imx233_clkctrl_hbus_rsrvd4,
        &soc_imx233_clkctrl_hbus_slow_div,
        &soc_imx233_clkctrl_hbus_traffic_as_enable,
        &soc_imx233_clkctrl_hbus_traffic_jam_as_enable,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xbus_busy =
{
    "BUSY",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xbus_rsrvd1 =
{
    "RSRVD1",
    11, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xbus_div_frac_en =
{
    "DIV_FRAC_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xbus_div =
{
    "DIV",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_xbus =
{
    "HW_CLKCTRL_XBUS",
    0x80040040,
    0,
    4,
    {
        &soc_imx233_clkctrl_xbus_busy,
        &soc_imx233_clkctrl_xbus_div,
        &soc_imx233_clkctrl_xbus_div_frac_en,
        &soc_imx233_clkctrl_xbus_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_uart_clk_gate =
{
    "UART_CLK_GATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_filt_clk24m_gate =
{
    "FILT_CLK24M_GATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_pwm_clk24m_gate =
{
    "PWM_CLK24M_GATE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_dri_clk24m_gate =
{
    "DRI_CLK24M_GATE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_digctrl_clk1m_gate =
{
    "DIGCTRL_CLK1M_GATE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_timrot_clk32k_gate =
{
    "TIMROT_CLK32K_GATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_rsrvd1 =
{
    "RSRVD1",
    2, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_xtal_div_uart =
{
    "DIV_UART",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_xtal =
{
    "HW_CLKCTRL_XTAL",
    0x80040050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_clkctrl_xtal_digctrl_clk1m_gate,
        &soc_imx233_clkctrl_xtal_div_uart,
        &soc_imx233_clkctrl_xtal_dri_clk24m_gate,
        &soc_imx233_clkctrl_xtal_filt_clk24m_gate,
        &soc_imx233_clkctrl_xtal_pwm_clk24m_gate,
        &soc_imx233_clkctrl_xtal_rsrvd1,
        &soc_imx233_clkctrl_xtal_timrot_clk32k_gate,
        &soc_imx233_clkctrl_xtal_uart_clk_gate,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pix_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pix_rsrvd2 =
{
    "RSRVD2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pix_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pix_rsrvd1 =
{
    "RSRVD1",
    13, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pix_div_frac_en =
{
    "DIV_FRAC_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_pix_div =
{
    "DIV",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_pix =
{
    "HW_CLKCTRL_PIX",
    0x80040060,
    0,
    6,
    {
        &soc_imx233_clkctrl_pix_busy,
        &soc_imx233_clkctrl_pix_clkgate,
        &soc_imx233_clkctrl_pix_div,
        &soc_imx233_clkctrl_pix_div_frac_en,
        &soc_imx233_clkctrl_pix_rsrvd1,
        &soc_imx233_clkctrl_pix_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ssp_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ssp_rsrvd2 =
{
    "RSRVD2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ssp_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ssp_rsrvd1 =
{
    "RSRVD1",
    10, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ssp_div_frac_en =
{
    "DIV_FRAC_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ssp_div =
{
    "DIV",
    0, 8
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_ssp =
{
    "HW_CLKCTRL_SSP",
    0x80040070,
    0,
    6,
    {
        &soc_imx233_clkctrl_ssp_busy,
        &soc_imx233_clkctrl_ssp_clkgate,
        &soc_imx233_clkctrl_ssp_div,
        &soc_imx233_clkctrl_ssp_div_frac_en,
        &soc_imx233_clkctrl_ssp_rsrvd1,
        &soc_imx233_clkctrl_ssp_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_gpmi_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_gpmi_rsrvd2 =
{
    "RSRVD2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_gpmi_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_gpmi_rsrvd1 =
{
    "RSRVD1",
    11, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_gpmi_div_frac_en =
{
    "DIV_FRAC_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_gpmi_div =
{
    "DIV",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_gpmi =
{
    "HW_CLKCTRL_GPMI",
    0x80040080,
    0,
    6,
    {
        &soc_imx233_clkctrl_gpmi_busy,
        &soc_imx233_clkctrl_gpmi_clkgate,
        &soc_imx233_clkctrl_gpmi_div,
        &soc_imx233_clkctrl_gpmi_div_frac_en,
        &soc_imx233_clkctrl_gpmi_rsrvd1,
        &soc_imx233_clkctrl_gpmi_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_spdif_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_spdif_rsrvd =
{
    "RSRVD",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_spdif =
{
    "HW_CLKCTRL_SPDIF",
    0x80040090,
    0,
    2,
    {
        &soc_imx233_clkctrl_spdif_clkgate,
        &soc_imx233_clkctrl_spdif_rsrvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_sync_mode_en =
{
    "SYNC_MODE_EN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_busy_ref_xtal =
{
    "BUSY_REF_XTAL",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_busy_ref_emi =
{
    "BUSY_REF_EMI",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_busy_ref_cpu =
{
    "BUSY_REF_CPU",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_busy_sync_mode =
{
    "BUSY_SYNC_MODE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_rsrvd3 =
{
    "RSRVD3",
    18, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_busy_dcc_resync =
{
    "BUSY_DCC_RESYNC",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_dcc_resync_enable =
{
    "DCC_RESYNC_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_rsrvd2 =
{
    "RSRVD2",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_div_xtal =
{
    "DIV_XTAL",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_emi_div_emi =
{
    "DIV_EMI",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_emi =
{
    "HW_CLKCTRL_EMI",
    0x800400a0,
    0,
    13,
    {
        &soc_imx233_clkctrl_emi_busy_dcc_resync,
        &soc_imx233_clkctrl_emi_busy_ref_cpu,
        &soc_imx233_clkctrl_emi_busy_ref_emi,
        &soc_imx233_clkctrl_emi_busy_ref_xtal,
        &soc_imx233_clkctrl_emi_busy_sync_mode,
        &soc_imx233_clkctrl_emi_clkgate,
        &soc_imx233_clkctrl_emi_dcc_resync_enable,
        &soc_imx233_clkctrl_emi_div_emi,
        &soc_imx233_clkctrl_emi_div_xtal,
        &soc_imx233_clkctrl_emi_rsrvd1,
        &soc_imx233_clkctrl_emi_rsrvd2,
        &soc_imx233_clkctrl_emi_rsrvd3,
        &soc_imx233_clkctrl_emi_sync_mode_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_rsrvd3 =
{
    "RSRVD3",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_auto_div =
{
    "AUTO_DIV",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_ir_busy =
{
    "IR_BUSY",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_irov_busy =
{
    "IROV_BUSY",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_rsrvd2 =
{
    "RSRVD2",
    25, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_irov_div =
{
    "IROV_DIV",
    16, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_ir_ir_div =
{
    "IR_DIV",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_ir =
{
    "HW_CLKCTRL_IR",
    0x800400b0,
    0,
    9,
    {
        &soc_imx233_clkctrl_ir_auto_div,
        &soc_imx233_clkctrl_ir_clkgate,
        &soc_imx233_clkctrl_ir_ir_busy,
        &soc_imx233_clkctrl_ir_ir_div,
        &soc_imx233_clkctrl_ir_irov_busy,
        &soc_imx233_clkctrl_ir_irov_div,
        &soc_imx233_clkctrl_ir_rsrvd1,
        &soc_imx233_clkctrl_ir_rsrvd2,
        &soc_imx233_clkctrl_ir_rsrvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_saif_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_saif_rsrvd2 =
{
    "RSRVD2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_saif_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_saif_rsrvd1 =
{
    "RSRVD1",
    17, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_saif_div_frac_en =
{
    "DIV_FRAC_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_saif_div =
{
    "DIV",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_saif =
{
    "HW_CLKCTRL_SAIF",
    0x800400c0,
    0,
    6,
    {
        &soc_imx233_clkctrl_saif_busy,
        &soc_imx233_clkctrl_saif_clkgate,
        &soc_imx233_clkctrl_saif_div,
        &soc_imx233_clkctrl_saif_div_frac_en,
        &soc_imx233_clkctrl_saif_rsrvd1,
        &soc_imx233_clkctrl_saif_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_tv_clk_tv108m_gate =
{
    "CLK_TV108M_GATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_tv_clk_tv_gate =
{
    "CLK_TV_GATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_tv_rsrvd =
{
    "RSRVD",
    0, 29
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_tv =
{
    "HW_CLKCTRL_TV",
    0x800400d0,
    0,
    3,
    {
        &soc_imx233_clkctrl_tv_clk_tv108m_gate,
        &soc_imx233_clkctrl_tv_clk_tv_gate,
        &soc_imx233_clkctrl_tv_rsrvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_etm_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_etm_rsrvd2 =
{
    "RSRVD2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_etm_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_etm_rsrvd1 =
{
    "RSRVD1",
    7, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_etm_div_frac_en =
{
    "DIV_FRAC_EN",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_etm_div =
{
    "DIV",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_etm =
{
    "HW_CLKCTRL_ETM",
    0x800400e0,
    0,
    6,
    {
        &soc_imx233_clkctrl_etm_busy,
        &soc_imx233_clkctrl_etm_clkgate,
        &soc_imx233_clkctrl_etm_div,
        &soc_imx233_clkctrl_etm_div_frac_en,
        &soc_imx233_clkctrl_etm_rsrvd1,
        &soc_imx233_clkctrl_etm_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_clkgateio =
{
    "CLKGATEIO",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_io_stable =
{
    "IO_STABLE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_iofrac =
{
    "IOFRAC",
    24, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_clkgatepix =
{
    "CLKGATEPIX",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_pix_stable =
{
    "PIX_STABLE",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_pixfrac =
{
    "PIXFRAC",
    16, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_clkgateemi =
{
    "CLKGATEEMI",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_emi_stable =
{
    "EMI_STABLE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_emifrac =
{
    "EMIFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_clkgatecpu =
{
    "CLKGATECPU",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_cpu_stable =
{
    "CPU_STABLE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac_cpufrac =
{
    "CPUFRAC",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_frac =
{
    "HW_CLKCTRL_FRAC",
    0x800400f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_imx233_clkctrl_frac_clkgatecpu,
        &soc_imx233_clkctrl_frac_clkgateemi,
        &soc_imx233_clkctrl_frac_clkgateio,
        &soc_imx233_clkctrl_frac_clkgatepix,
        &soc_imx233_clkctrl_frac_cpu_stable,
        &soc_imx233_clkctrl_frac_cpufrac,
        &soc_imx233_clkctrl_frac_emi_stable,
        &soc_imx233_clkctrl_frac_emifrac,
        &soc_imx233_clkctrl_frac_io_stable,
        &soc_imx233_clkctrl_frac_iofrac,
        &soc_imx233_clkctrl_frac_pix_stable,
        &soc_imx233_clkctrl_frac_pixfrac,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac1_clkgatevid =
{
    "CLKGATEVID",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac1_vid_stable =
{
    "VID_STABLE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_frac1_rsrvd1 =
{
    "RSRVD1",
    0, 29
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_frac1 =
{
    "HW_CLKCTRL_FRAC1",
    0x80040100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_clkctrl_frac1_clkgatevid,
        &soc_imx233_clkctrl_frac1_rsrvd1,
        &soc_imx233_clkctrl_frac1_vid_stable,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_rsrvd1 =
{
    "RSRVD1",
    9, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_etm =
{
    "BYPASS_ETM",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_cpu =
{
    "BYPASS_CPU",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_emi =
{
    "BYPASS_EMI",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_ssp =
{
    "BYPASS_SSP",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_gpmi =
{
    "BYPASS_GPMI",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_ir =
{
    "BYPASS_IR",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_rsrvd0 =
{
    "RSRVD0",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_pix =
{
    "BYPASS_PIX",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_clkseq_bypass_saif =
{
    "BYPASS_SAIF",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_clkseq =
{
    "HW_CLKCTRL_CLKSEQ",
    0x80040110,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_clkctrl_clkseq_bypass_cpu,
        &soc_imx233_clkctrl_clkseq_bypass_emi,
        &soc_imx233_clkctrl_clkseq_bypass_etm,
        &soc_imx233_clkctrl_clkseq_bypass_gpmi,
        &soc_imx233_clkctrl_clkseq_bypass_ir,
        &soc_imx233_clkctrl_clkseq_bypass_pix,
        &soc_imx233_clkctrl_clkseq_bypass_saif,
        &soc_imx233_clkctrl_clkseq_bypass_ssp,
        &soc_imx233_clkctrl_clkseq_rsrvd0,
        &soc_imx233_clkctrl_clkseq_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_reset_rsrvd =
{
    "RSRVD",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_reset_chip =
{
    "CHIP",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_reset_dig =
{
    "DIG",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_reset =
{
    "HW_CLKCTRL_RESET",
    0x80040120,
    0,
    3,
    {
        &soc_imx233_clkctrl_reset_chip,
        &soc_imx233_clkctrl_reset_dig,
        &soc_imx233_clkctrl_reset_rsrvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_status_cpu_limit =
{
    "CPU_LIMIT",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_status_rsrvd =
{
    "RSRVD",
    0, 29
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_status =
{
    "HW_CLKCTRL_STATUS",
    0x80040130,
    0,
    2,
    {
        &soc_imx233_clkctrl_status_cpu_limit,
        &soc_imx233_clkctrl_status_rsrvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_clkctrl_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_clkctrl_version =
{
    "HW_CLKCTRL_VERSION",
    0x80040140,
    0,
    3,
    {
        &soc_imx233_clkctrl_version_major,
        &soc_imx233_clkctrl_version_minor,
        &soc_imx233_clkctrl_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_present_crypto =
{
    "PRESENT_CRYPTO",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_present_csc =
{
    "PRESENT_CSC",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_rsvd1 =
{
    "RSVD1",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_gather_residual_writes =
{
    "GATHER_RESIDUAL_WRITES",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_enable_context_caching =
{
    "ENABLE_CONTEXT_CACHING",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_enable_context_switching =
{
    "ENABLE_CONTEXT_SWITCHING",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_rsvd0 =
{
    "RSVD0",
    9, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_csc_interrupt_enable =
{
    "CSC_INTERRUPT_ENABLE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_ctrl_channel_interrupt_enable =
{
    "CHANNEL_INTERRUPT_ENABLE",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ctrl =
{
    "HW_DCP_CTRL",
    0x80028000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_dcp_ctrl_channel_interrupt_enable,
        &soc_imx233_dcp_ctrl_clkgate,
        &soc_imx233_dcp_ctrl_csc_interrupt_enable,
        &soc_imx233_dcp_ctrl_enable_context_caching,
        &soc_imx233_dcp_ctrl_enable_context_switching,
        &soc_imx233_dcp_ctrl_gather_residual_writes,
        &soc_imx233_dcp_ctrl_present_crypto,
        &soc_imx233_dcp_ctrl_present_csc,
        &soc_imx233_dcp_ctrl_rsvd0,
        &soc_imx233_dcp_ctrl_rsvd1,
        &soc_imx233_dcp_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_rsvd2 =
{
    "RSVD2",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_otp_key_ready =
{
    "OTP_KEY_READY",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_cur_channel =
{
    "CUR_CHANNEL",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_ready_channels =
{
    "READY_CHANNELS",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_rsvd1 =
{
    "RSVD1",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_cscirq =
{
    "CSCIRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_rsvd0 =
{
    "RSVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_stat_irq =
{
    "IRQ",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_dcp_stat =
{
    "HW_DCP_STAT",
    0x80028010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_dcp_stat_cscirq,
        &soc_imx233_dcp_stat_cur_channel,
        &soc_imx233_dcp_stat_irq,
        &soc_imx233_dcp_stat_otp_key_ready,
        &soc_imx233_dcp_stat_ready_channels,
        &soc_imx233_dcp_stat_rsvd0,
        &soc_imx233_dcp_stat_rsvd1,
        &soc_imx233_dcp_stat_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_channelctrl_rsvd =
{
    "RSVD",
    19, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_channelctrl_csc_priority =
{
    "CSC_PRIORITY",
    17, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_channelctrl_ch0_irq_merged =
{
    "CH0_IRQ_MERGED",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_channelctrl_high_priority_channel =
{
    "HIGH_PRIORITY_CHANNEL",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_channelctrl_enable_channel =
{
    "ENABLE_CHANNEL",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dcp_channelctrl =
{
    "HW_DCP_CHANNELCTRL",
    0x80028020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_imx233_dcp_channelctrl_ch0_irq_merged,
        &soc_imx233_dcp_channelctrl_csc_priority,
        &soc_imx233_dcp_channelctrl_enable_channel,
        &soc_imx233_dcp_channelctrl_high_priority_channel,
        &soc_imx233_dcp_channelctrl_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_capability0_disable_decrypt =
{
    "DISABLE_DECRYPT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_capability0_enable_tzone =
{
    "ENABLE_TZONE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_capability0_rsvd =
{
    "RSVD",
    12, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_capability0_num_channels =
{
    "NUM_CHANNELS",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_capability0_num_keys =
{
    "NUM_KEYS",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dcp_capability0 =
{
    "HW_DCP_CAPABILITY0",
    0x80028030,
    0,
    5,
    {
        &soc_imx233_dcp_capability0_disable_decrypt,
        &soc_imx233_dcp_capability0_enable_tzone,
        &soc_imx233_dcp_capability0_num_channels,
        &soc_imx233_dcp_capability0_num_keys,
        &soc_imx233_dcp_capability0_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_capability1_hash_algorithms =
{
    "HASH_ALGORITHMS",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_capability1_cipher_algorithms =
{
    "CIPHER_ALGORITHMS",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dcp_capability1 =
{
    "HW_DCP_CAPABILITY1",
    0x80028040,
    0,
    2,
    {
        &soc_imx233_dcp_capability1_cipher_algorithms,
        &soc_imx233_dcp_capability1_hash_algorithms,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_context_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_context =
{
    "HW_DCP_CONTEXT",
    0x80028050,
    0,
    1,
    {
        &soc_imx233_dcp_context_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_key_rsvd =
{
    "RSVD",
    8, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_key_rsvd_index =
{
    "RSVD_INDEX",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_key_index =
{
    "INDEX",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_key_rsvd_subword =
{
    "RSVD_SUBWORD",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_key_subword =
{
    "SUBWORD",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_dcp_key =
{
    "HW_DCP_KEY",
    0x80028060,
    0,
    5,
    {
        &soc_imx233_dcp_key_index,
        &soc_imx233_dcp_key_rsvd,
        &soc_imx233_dcp_key_rsvd_index,
        &soc_imx233_dcp_key_rsvd_subword,
        &soc_imx233_dcp_key_subword,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_keydata_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_keydata =
{
    "HW_DCP_KEYDATA",
    0x80028070,
    0,
    1,
    {
        &soc_imx233_dcp_keydata_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet0_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_packet0 =
{
    "HW_DCP_PACKET0",
    0x80028080,
    0,
    1,
    {
        &soc_imx233_dcp_packet0_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_tag =
{
    "TAG",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_output_wordswap =
{
    "OUTPUT_WORDSWAP",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_output_byteswap =
{
    "OUTPUT_BYTESWAP",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_input_wordswap =
{
    "INPUT_WORDSWAP",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_input_byteswap =
{
    "INPUT_BYTESWAP",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_key_wordswap =
{
    "KEY_WORDSWAP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_key_byteswap =
{
    "KEY_BYTESWAP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_test_sema_irq =
{
    "TEST_SEMA_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_constant_fill =
{
    "CONSTANT_FILL",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_hash_output =
{
    "HASH_OUTPUT",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_check_hash =
{
    "CHECK_HASH",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_hash_term =
{
    "HASH_TERM",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_hash_init =
{
    "HASH_INIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_payload_key =
{
    "PAYLOAD_KEY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_otp_key =
{
    "OTP_KEY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_cipher_init =
{
    "CIPHER_INIT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_cipher_encrypt =
{
    "CIPHER_ENCRYPT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_enable_blit =
{
    "ENABLE_BLIT",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_enable_hash =
{
    "ENABLE_HASH",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_enable_cipher =
{
    "ENABLE_CIPHER",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_enable_memcopy =
{
    "ENABLE_MEMCOPY",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_chain_contiguous =
{
    "CHAIN_CONTIGUOUS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_chain =
{
    "CHAIN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_decr_semaphore =
{
    "DECR_SEMAPHORE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet1_interrupt =
{
    "INTERRUPT",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dcp_packet1 =
{
    "HW_DCP_PACKET1",
    0x80028090,
    0,
    25,
    {
        &soc_imx233_dcp_packet1_chain,
        &soc_imx233_dcp_packet1_chain_contiguous,
        &soc_imx233_dcp_packet1_check_hash,
        &soc_imx233_dcp_packet1_cipher_encrypt,
        &soc_imx233_dcp_packet1_cipher_init,
        &soc_imx233_dcp_packet1_constant_fill,
        &soc_imx233_dcp_packet1_decr_semaphore,
        &soc_imx233_dcp_packet1_enable_blit,
        &soc_imx233_dcp_packet1_enable_cipher,
        &soc_imx233_dcp_packet1_enable_hash,
        &soc_imx233_dcp_packet1_enable_memcopy,
        &soc_imx233_dcp_packet1_hash_init,
        &soc_imx233_dcp_packet1_hash_output,
        &soc_imx233_dcp_packet1_hash_term,
        &soc_imx233_dcp_packet1_input_byteswap,
        &soc_imx233_dcp_packet1_input_wordswap,
        &soc_imx233_dcp_packet1_interrupt,
        &soc_imx233_dcp_packet1_key_byteswap,
        &soc_imx233_dcp_packet1_key_wordswap,
        &soc_imx233_dcp_packet1_otp_key,
        &soc_imx233_dcp_packet1_output_byteswap,
        &soc_imx233_dcp_packet1_output_wordswap,
        &soc_imx233_dcp_packet1_payload_key,
        &soc_imx233_dcp_packet1_tag,
        &soc_imx233_dcp_packet1_test_sema_irq,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet2_cipher_cfg =
{
    "CIPHER_CFG",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet2_rsvd =
{
    "RSVD",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet2_hash_select =
{
    "HASH_SELECT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet2_key_select =
{
    "KEY_SELECT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet2_cipher_mode =
{
    "CIPHER_MODE",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet2_cipher_select =
{
    "CIPHER_SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_dcp_packet2 =
{
    "HW_DCP_PACKET2",
    0x800280a0,
    0,
    6,
    {
        &soc_imx233_dcp_packet2_cipher_cfg,
        &soc_imx233_dcp_packet2_cipher_mode,
        &soc_imx233_dcp_packet2_cipher_select,
        &soc_imx233_dcp_packet2_hash_select,
        &soc_imx233_dcp_packet2_key_select,
        &soc_imx233_dcp_packet2_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet3_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_packet3 =
{
    "HW_DCP_PACKET3",
    0x800280b0,
    0,
    1,
    {
        &soc_imx233_dcp_packet3_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet4_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_packet4 =
{
    "HW_DCP_PACKET4",
    0x800280c0,
    0,
    1,
    {
        &soc_imx233_dcp_packet4_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet5_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_packet5 =
{
    "HW_DCP_PACKET5",
    0x800280d0,
    0,
    1,
    {
        &soc_imx233_dcp_packet5_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_packet6_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_packet6 =
{
    "HW_DCP_PACKET6",
    0x800280e0,
    0,
    1,
    {
        &soc_imx233_dcp_packet6_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_rsvd1 =
{
    "RSVD1",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_clip =
{
    "CLIP",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_upsample =
{
    "UPSAMPLE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_scale =
{
    "SCALE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_rotate =
{
    "ROTATE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_subsample =
{
    "SUBSAMPLE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_delta =
{
    "DELTA",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_rgb_format =
{
    "RGB_FORMAT",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_yuv_format =
{
    "YUV_FORMAT",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_rsvd0 =
{
    "RSVD0",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscctrl0_enable =
{
    "ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscctrl0 =
{
    "HW_DCP_CSCCTRL0",
    0x80028300,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_dcp_cscctrl0_clip,
        &soc_imx233_dcp_cscctrl0_delta,
        &soc_imx233_dcp_cscctrl0_enable,
        &soc_imx233_dcp_cscctrl0_rgb_format,
        &soc_imx233_dcp_cscctrl0_rotate,
        &soc_imx233_dcp_cscctrl0_rsvd0,
        &soc_imx233_dcp_cscctrl0_rsvd1,
        &soc_imx233_dcp_cscctrl0_scale,
        &soc_imx233_dcp_cscctrl0_subsample,
        &soc_imx233_dcp_cscctrl0_upsample,
        &soc_imx233_dcp_cscctrl0_yuv_format,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_rsvd3 =
{
    "RSVD3",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_error_code =
{
    "ERROR_CODE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_rsvd2 =
{
    "RSVD2",
    7, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_error_pagefault =
{
    "ERROR_PAGEFAULT",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_error_dst =
{
    "ERROR_DST",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_error_src =
{
    "ERROR_SRC",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_rsvd1 =
{
    "RSVD1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_error_setup =
{
    "ERROR_SETUP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_rsvd0 =
{
    "RSVD0",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscstat_complete =
{
    "COMPLETE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscstat =
{
    "HW_DCP_CSCSTAT",
    0x80028310,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_dcp_cscstat_complete,
        &soc_imx233_dcp_cscstat_error_code,
        &soc_imx233_dcp_cscstat_error_dst,
        &soc_imx233_dcp_cscstat_error_pagefault,
        &soc_imx233_dcp_cscstat_error_setup,
        &soc_imx233_dcp_cscstat_error_src,
        &soc_imx233_dcp_cscstat_rsvd0,
        &soc_imx233_dcp_cscstat_rsvd1,
        &soc_imx233_dcp_cscstat_rsvd2,
        &soc_imx233_dcp_cscstat_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscoutbufparam_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscoutbufparam_field_size =
{
    "FIELD_SIZE",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscoutbufparam_line_size =
{
    "LINE_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscoutbufparam =
{
    "HW_DCP_CSCOUTBUFPARAM",
    0x80028320,
    0,
    3,
    {
        &soc_imx233_dcp_cscoutbufparam_field_size,
        &soc_imx233_dcp_cscoutbufparam_line_size,
        &soc_imx233_dcp_cscoutbufparam_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscinbufparam_rsvd1 =
{
    "RSVD1",
    12, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscinbufparam_line_size =
{
    "LINE_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscinbufparam =
{
    "HW_DCP_CSCINBUFPARAM",
    0x80028330,
    0,
    2,
    {
        &soc_imx233_dcp_cscinbufparam_line_size,
        &soc_imx233_dcp_cscinbufparam_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscrgb_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscrgb =
{
    "HW_DCP_CSCRGB",
    0x80028340,
    0,
    1,
    {
        &soc_imx233_dcp_cscrgb_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscluma_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscluma =
{
    "HW_DCP_CSCLUMA",
    0x80028350,
    0,
    1,
    {
        &soc_imx233_dcp_cscluma_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscchromau_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscchromau =
{
    "HW_DCP_CSCCHROMAU",
    0x80028360,
    0,
    1,
    {
        &soc_imx233_dcp_cscchromau_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscchromav_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscchromav =
{
    "HW_DCP_CSCCHROMAV",
    0x80028370,
    0,
    1,
    {
        &soc_imx233_dcp_cscchromav_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff0_rsvd1 =
{
    "RSVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff0_c0 =
{
    "C0",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff0_uv_offset =
{
    "UV_OFFSET",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff0_y_offset =
{
    "Y_OFFSET",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dcp_csccoeff0 =
{
    "HW_DCP_CSCCOEFF0",
    0x80028380,
    0,
    4,
    {
        &soc_imx233_dcp_csccoeff0_c0,
        &soc_imx233_dcp_csccoeff0_rsvd1,
        &soc_imx233_dcp_csccoeff0_uv_offset,
        &soc_imx233_dcp_csccoeff0_y_offset,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff1_rsvd1 =
{
    "RSVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff1_c1 =
{
    "C1",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff1_rsvd0 =
{
    "RSVD0",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff1_c4 =
{
    "C4",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_dcp_csccoeff1 =
{
    "HW_DCP_CSCCOEFF1",
    0x80028390,
    0,
    4,
    {
        &soc_imx233_dcp_csccoeff1_c1,
        &soc_imx233_dcp_csccoeff1_c4,
        &soc_imx233_dcp_csccoeff1_rsvd0,
        &soc_imx233_dcp_csccoeff1_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff2_rsvd1 =
{
    "RSVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff2_c2 =
{
    "C2",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff2_rsvd0 =
{
    "RSVD0",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_csccoeff2_c3 =
{
    "C3",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_dcp_csccoeff2 =
{
    "HW_DCP_CSCCOEFF2",
    0x800283a0,
    0,
    4,
    {
        &soc_imx233_dcp_csccoeff2_c2,
        &soc_imx233_dcp_csccoeff2_c3,
        &soc_imx233_dcp_csccoeff2_rsvd0,
        &soc_imx233_dcp_csccoeff2_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscclip_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscclip_height =
{
    "HEIGHT",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscclip_width =
{
    "WIDTH",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscclip =
{
    "HW_DCP_CSCCLIP",
    0x800283d0,
    0,
    3,
    {
        &soc_imx233_dcp_cscclip_height,
        &soc_imx233_dcp_cscclip_rsvd1,
        &soc_imx233_dcp_cscclip_width,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscxscale_rsvd1 =
{
    "RSVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscxscale_int =
{
    "INT",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscxscale_frac =
{
    "FRAC",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscxscale_width =
{
    "WIDTH",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscxscale =
{
    "HW_DCP_CSCXSCALE",
    0x800283e0,
    0,
    4,
    {
        &soc_imx233_dcp_cscxscale_frac,
        &soc_imx233_dcp_cscxscale_int,
        &soc_imx233_dcp_cscxscale_rsvd1,
        &soc_imx233_dcp_cscxscale_width,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscyscale_rsvd1 =
{
    "RSVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscyscale_int =
{
    "INT",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscyscale_frac =
{
    "FRAC",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_cscyscale_height =
{
    "HEIGHT",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_dcp_cscyscale =
{
    "HW_DCP_CSCYSCALE",
    0x800283f0,
    0,
    4,
    {
        &soc_imx233_dcp_cscyscale_frac,
        &soc_imx233_dcp_cscyscale_height,
        &soc_imx233_dcp_cscyscale_int,
        &soc_imx233_dcp_cscyscale_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_dbgselect_rsvd =
{
    "RSVD",
    8, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_dbgselect_index =
{
    "INDEX",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dcp_dbgselect =
{
    "HW_DCP_DBGSELECT",
    0x80028400,
    0,
    2,
    {
        &soc_imx233_dcp_dbgselect_index,
        &soc_imx233_dcp_dbgselect_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_dbgdata_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_dbgdata =
{
    "HW_DCP_DBGDATA",
    0x80028410,
    0,
    1,
    {
        &soc_imx233_dcp_dbgdata_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_pagetable_base =
{
    "BASE",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_pagetable_flush =
{
    "FLUSH",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_pagetable_enable =
{
    "ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dcp_pagetable =
{
    "HW_DCP_PAGETABLE",
    0x80028420,
    0,
    3,
    {
        &soc_imx233_dcp_pagetable_base,
        &soc_imx233_dcp_pagetable_enable,
        &soc_imx233_dcp_pagetable_flush,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dcp_version =
{
    "HW_DCP_VERSION",
    0x80028430,
    0,
    3,
    {
        &soc_imx233_dcp_version_major,
        &soc_imx233_dcp_version_minor,
        &soc_imx233_dcp_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chncmdptr_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch0cmdptr =
{
    "HW_DCP_CH0CMDPTR",
    0x80028100,
    0,
    1,
    {
        &soc_imx233_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch1cmdptr =
{
    "HW_DCP_CH1CMDPTR",
    0x80028140,
    0,
    1,
    {
        &soc_imx233_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch2cmdptr =
{
    "HW_DCP_CH2CMDPTR",
    0x80028180,
    0,
    1,
    {
        &soc_imx233_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch3cmdptr =
{
    "HW_DCP_CH3CMDPTR",
    0x800281c0,
    0,
    1,
    {
        &soc_imx233_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnsema_rsvd2 =
{
    "RSVD2",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnsema_value =
{
    "VALUE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnsema_rsvd1 =
{
    "RSVD1",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnsema_increment =
{
    "INCREMENT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch0sema =
{
    "HW_DCP_CH0SEMA",
    0x80028110,
    0,
    4,
    {
        &soc_imx233_dcp_chnsema_increment,
        &soc_imx233_dcp_chnsema_rsvd1,
        &soc_imx233_dcp_chnsema_rsvd2,
        &soc_imx233_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch1sema =
{
    "HW_DCP_CH1SEMA",
    0x80028150,
    0,
    4,
    {
        &soc_imx233_dcp_chnsema_increment,
        &soc_imx233_dcp_chnsema_rsvd1,
        &soc_imx233_dcp_chnsema_rsvd2,
        &soc_imx233_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch2sema =
{
    "HW_DCP_CH2SEMA",
    0x80028190,
    0,
    4,
    {
        &soc_imx233_dcp_chnsema_increment,
        &soc_imx233_dcp_chnsema_rsvd1,
        &soc_imx233_dcp_chnsema_rsvd2,
        &soc_imx233_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch3sema =
{
    "HW_DCP_CH3SEMA",
    0x800281d0,
    0,
    4,
    {
        &soc_imx233_dcp_chnsema_increment,
        &soc_imx233_dcp_chnsema_rsvd1,
        &soc_imx233_dcp_chnsema_rsvd2,
        &soc_imx233_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_tag =
{
    "TAG",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_error_code =
{
    "ERROR_CODE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_rsvd0 =
{
    "RSVD0",
    7, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_error_pagefault =
{
    "ERROR_PAGEFAULT",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_error_dst =
{
    "ERROR_DST",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_error_src =
{
    "ERROR_SRC",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_error_packet =
{
    "ERROR_PACKET",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_error_setup =
{
    "ERROR_SETUP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_hash_mismatch =
{
    "HASH_MISMATCH",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnstat_rsvd_complete =
{
    "RSVD_COMPLETE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch0stat =
{
    "HW_DCP_CH0STAT",
    0x80028120,
    0,
    10,
    {
        &soc_imx233_dcp_chnstat_error_code,
        &soc_imx233_dcp_chnstat_error_dst,
        &soc_imx233_dcp_chnstat_error_packet,
        &soc_imx233_dcp_chnstat_error_pagefault,
        &soc_imx233_dcp_chnstat_error_setup,
        &soc_imx233_dcp_chnstat_error_src,
        &soc_imx233_dcp_chnstat_hash_mismatch,
        &soc_imx233_dcp_chnstat_rsvd0,
        &soc_imx233_dcp_chnstat_rsvd_complete,
        &soc_imx233_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch1stat =
{
    "HW_DCP_CH1STAT",
    0x80028160,
    0,
    10,
    {
        &soc_imx233_dcp_chnstat_error_code,
        &soc_imx233_dcp_chnstat_error_dst,
        &soc_imx233_dcp_chnstat_error_packet,
        &soc_imx233_dcp_chnstat_error_pagefault,
        &soc_imx233_dcp_chnstat_error_setup,
        &soc_imx233_dcp_chnstat_error_src,
        &soc_imx233_dcp_chnstat_hash_mismatch,
        &soc_imx233_dcp_chnstat_rsvd0,
        &soc_imx233_dcp_chnstat_rsvd_complete,
        &soc_imx233_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch2stat =
{
    "HW_DCP_CH2STAT",
    0x800281a0,
    0,
    10,
    {
        &soc_imx233_dcp_chnstat_error_code,
        &soc_imx233_dcp_chnstat_error_dst,
        &soc_imx233_dcp_chnstat_error_packet,
        &soc_imx233_dcp_chnstat_error_pagefault,
        &soc_imx233_dcp_chnstat_error_setup,
        &soc_imx233_dcp_chnstat_error_src,
        &soc_imx233_dcp_chnstat_hash_mismatch,
        &soc_imx233_dcp_chnstat_rsvd0,
        &soc_imx233_dcp_chnstat_rsvd_complete,
        &soc_imx233_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch3stat =
{
    "HW_DCP_CH3STAT",
    0x800281e0,
    0,
    10,
    {
        &soc_imx233_dcp_chnstat_error_code,
        &soc_imx233_dcp_chnstat_error_dst,
        &soc_imx233_dcp_chnstat_error_packet,
        &soc_imx233_dcp_chnstat_error_pagefault,
        &soc_imx233_dcp_chnstat_error_setup,
        &soc_imx233_dcp_chnstat_error_src,
        &soc_imx233_dcp_chnstat_hash_mismatch,
        &soc_imx233_dcp_chnstat_rsvd0,
        &soc_imx233_dcp_chnstat_rsvd_complete,
        &soc_imx233_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnopts_rsvd =
{
    "RSVD",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dcp_chnopts_recovery_timer =
{
    "RECOVERY_TIMER",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch0opts =
{
    "HW_DCP_CH0OPTS",
    0x80028130,
    0,
    2,
    {
        &soc_imx233_dcp_chnopts_recovery_timer,
        &soc_imx233_dcp_chnopts_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch1opts =
{
    "HW_DCP_CH1OPTS",
    0x80028170,
    0,
    2,
    {
        &soc_imx233_dcp_chnopts_recovery_timer,
        &soc_imx233_dcp_chnopts_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch2opts =
{
    "HW_DCP_CH2OPTS",
    0x800281b0,
    0,
    2,
    {
        &soc_imx233_dcp_chnopts_recovery_timer,
        &soc_imx233_dcp_chnopts_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_dcp_ch3opts =
{
    "HW_DCP_CH3OPTS",
    0x800281f0,
    0,
    2,
    {
        &soc_imx233_dcp_chnopts_recovery_timer,
        &soc_imx233_dcp_chnopts_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_rsvd3 =
{
    "RSVD3",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_xtal24m_gate =
{
    "XTAL24M_GATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_trap_irq =
{
    "TRAP_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_rsvd2 =
{
    "RSVD2",
    27, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_cache_bist_tmode =
{
    "CACHE_BIST_TMODE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_lcd_bist_clken =
{
    "LCD_BIST_CLKEN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_lcd_bist_start =
{
    "LCD_BIST_START",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_dcp_bist_clken =
{
    "DCP_BIST_CLKEN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_dcp_bist_start =
{
    "DCP_BIST_START",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_arm_bist_clken =
{
    "ARM_BIST_CLKEN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_usb_testmode =
{
    "USB_TESTMODE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_analog_testmode =
{
    "ANALOG_TESTMODE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_digital_testmode =
{
    "DIGITAL_TESTMODE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_arm_bist_start =
{
    "ARM_BIST_START",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_uart_loopback =
{
    "UART_LOOPBACK",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_saif_loopback =
{
    "SAIF_LOOPBACK",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_saif_clkmux_sel =
{
    "SAIF_CLKMUX_SEL",
    13, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_saif_clkmst_sel =
{
    "SAIF_CLKMST_SEL",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_saif_alt_bitclk_sel =
{
    "SAIF_ALT_BITCLK_SEL",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_rsvd1 =
{
    "RSVD1",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_sy_endian =
{
    "SY_ENDIAN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_sy_sftrst =
{
    "SY_SFTRST",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_sy_clkgate =
{
    "SY_CLKGATE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_use_serial_jtag =
{
    "USE_SERIAL_JTAG",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_trap_in_range =
{
    "TRAP_IN_RANGE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_trap_enable =
{
    "TRAP_ENABLE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_debug_disable =
{
    "DEBUG_DISABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_usb_clkgate =
{
    "USB_CLKGATE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_jtag_shield =
{
    "JTAG_SHIELD",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ctrl_latch_entropy =
{
    "LATCH_ENTROPY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ctrl =
{
    "HW_DIGCTL_CTRL",
    0x8001c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    30,
    {
        &soc_imx233_digctl_ctrl_analog_testmode,
        &soc_imx233_digctl_ctrl_arm_bist_clken,
        &soc_imx233_digctl_ctrl_arm_bist_start,
        &soc_imx233_digctl_ctrl_cache_bist_tmode,
        &soc_imx233_digctl_ctrl_dcp_bist_clken,
        &soc_imx233_digctl_ctrl_dcp_bist_start,
        &soc_imx233_digctl_ctrl_debug_disable,
        &soc_imx233_digctl_ctrl_digital_testmode,
        &soc_imx233_digctl_ctrl_jtag_shield,
        &soc_imx233_digctl_ctrl_latch_entropy,
        &soc_imx233_digctl_ctrl_lcd_bist_clken,
        &soc_imx233_digctl_ctrl_lcd_bist_start,
        &soc_imx233_digctl_ctrl_rsvd1,
        &soc_imx233_digctl_ctrl_rsvd2,
        &soc_imx233_digctl_ctrl_rsvd3,
        &soc_imx233_digctl_ctrl_saif_alt_bitclk_sel,
        &soc_imx233_digctl_ctrl_saif_clkmst_sel,
        &soc_imx233_digctl_ctrl_saif_clkmux_sel,
        &soc_imx233_digctl_ctrl_saif_loopback,
        &soc_imx233_digctl_ctrl_sy_clkgate,
        &soc_imx233_digctl_ctrl_sy_endian,
        &soc_imx233_digctl_ctrl_sy_sftrst,
        &soc_imx233_digctl_ctrl_trap_enable,
        &soc_imx233_digctl_ctrl_trap_in_range,
        &soc_imx233_digctl_ctrl_trap_irq,
        &soc_imx233_digctl_ctrl_uart_loopback,
        &soc_imx233_digctl_ctrl_usb_clkgate,
        &soc_imx233_digctl_ctrl_usb_testmode,
        &soc_imx233_digctl_ctrl_use_serial_jtag,
        &soc_imx233_digctl_ctrl_xtal24m_gate,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_usb_hs_present =
{
    "USB_HS_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_usb_otg_present =
{
    "USB_OTG_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_usb_host_present =
{
    "USB_HOST_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_usb_device_present =
{
    "USB_DEVICE_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_rsvd2 =
{
    "RSVD2",
    11, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_dcp_bist_fail =
{
    "DCP_BIST_FAIL",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_dcp_bist_pass =
{
    "DCP_BIST_PASS",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_dcp_bist_done =
{
    "DCP_BIST_DONE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_lcd_bist_fail =
{
    "LCD_BIST_FAIL",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_lcd_bist_pass =
{
    "LCD_BIST_PASS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_lcd_bist_done =
{
    "LCD_BIST_DONE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_jtag_in_use =
{
    "JTAG_IN_USE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_package_type =
{
    "PACKAGE_TYPE",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_status_written =
{
    "WRITTEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_digctl_status =
{
    "HW_DIGCTL_STATUS",
    0x8001c010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_digctl_status_dcp_bist_done,
        &soc_imx233_digctl_status_dcp_bist_fail,
        &soc_imx233_digctl_status_dcp_bist_pass,
        &soc_imx233_digctl_status_jtag_in_use,
        &soc_imx233_digctl_status_lcd_bist_done,
        &soc_imx233_digctl_status_lcd_bist_fail,
        &soc_imx233_digctl_status_lcd_bist_pass,
        &soc_imx233_digctl_status_package_type,
        &soc_imx233_digctl_status_rsvd2,
        &soc_imx233_digctl_status_usb_device_present,
        &soc_imx233_digctl_status_usb_host_present,
        &soc_imx233_digctl_status_usb_hs_present,
        &soc_imx233_digctl_status_usb_otg_present,
        &soc_imx233_digctl_status_written,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_hclkcount_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_hclkcount =
{
    "HW_DIGCTL_HCLKCOUNT",
    0x8001c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_hclkcount_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ramctrl_rsvd1 =
{
    "RSVD1",
    12, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ramctrl_speed_select =
{
    "SPEED_SELECT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ramctrl_rsvd0 =
{
    "RSVD0",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ramctrl_ram_repair_en =
{
    "RAM_REPAIR_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ramctrl =
{
    "HW_DIGCTL_RAMCTRL",
    0x8001c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_digctl_ramctrl_ram_repair_en,
        &soc_imx233_digctl_ramctrl_rsvd0,
        &soc_imx233_digctl_ramctrl_rsvd1,
        &soc_imx233_digctl_ramctrl_speed_select,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ramrepair_rsvd1 =
{
    "RSVD1",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ramrepair_addr =
{
    "ADDR",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ramrepair =
{
    "HW_DIGCTL_RAMREPAIR",
    0x8001c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_digctl_ramrepair_addr,
        &soc_imx233_digctl_ramrepair_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_romctrl_rsvd0 =
{
    "RSVD0",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_romctrl_rd_margin =
{
    "RD_MARGIN",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_digctl_romctrl =
{
    "HW_DIGCTL_ROMCTRL",
    0x8001c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_digctl_romctrl_rd_margin,
        &soc_imx233_digctl_romctrl_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_writeonce_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_writeonce =
{
    "HW_DIGCTL_WRITEONCE",
    0x8001c060,
    0,
    1,
    {
        &soc_imx233_digctl_writeonce_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_entropy_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_entropy =
{
    "HW_DIGCTL_ENTROPY",
    0x8001c090,
    0,
    1,
    {
        &soc_imx233_digctl_entropy_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_entropy_latched_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_entropy_latched =
{
    "HW_DIGCTL_ENTROPY_LATCHED",
    0x8001c0a0,
    0,
    1,
    {
        &soc_imx233_digctl_entropy_latched_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_rsvd2 =
{
    "RSVD2",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_sjtag_state =
{
    "SJTAG_STATE",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_rsvd1 =
{
    "RSVD1",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_sjtag_tdo =
{
    "SJTAG_TDO",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_sjtag_tdi =
{
    "SJTAG_TDI",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_sjtag_mode =
{
    "SJTAG_MODE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_delayed_active =
{
    "DELAYED_ACTIVE",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_active =
{
    "ACTIVE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_sjtag_pin_state =
{
    "SJTAG_PIN_STATE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_sjtag_debug_data =
{
    "SJTAG_DEBUG_DATA",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sjtagdbg_sjtag_debug_oe =
{
    "SJTAG_DEBUG_OE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_digctl_sjtagdbg =
{
    "HW_DIGCTL_SJTAGDBG",
    0x8001c0b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_digctl_sjtagdbg_active,
        &soc_imx233_digctl_sjtagdbg_delayed_active,
        &soc_imx233_digctl_sjtagdbg_rsvd1,
        &soc_imx233_digctl_sjtagdbg_rsvd2,
        &soc_imx233_digctl_sjtagdbg_sjtag_debug_data,
        &soc_imx233_digctl_sjtagdbg_sjtag_debug_oe,
        &soc_imx233_digctl_sjtagdbg_sjtag_mode,
        &soc_imx233_digctl_sjtagdbg_sjtag_pin_state,
        &soc_imx233_digctl_sjtagdbg_sjtag_state,
        &soc_imx233_digctl_sjtagdbg_sjtag_tdi,
        &soc_imx233_digctl_sjtagdbg_sjtag_tdo,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_microseconds_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_microseconds =
{
    "HW_DIGCTL_MICROSECONDS",
    0x8001c0c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_microseconds_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_dbgrd_complement =
{
    "COMPLEMENT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_dbgrd =
{
    "HW_DIGCTL_DBGRD",
    0x8001c0d0,
    0,
    1,
    {
        &soc_imx233_digctl_dbgrd_complement,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_dbg_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_dbg =
{
    "HW_DIGCTL_DBG",
    0x8001c0e0,
    0,
    1,
    {
        &soc_imx233_digctl_dbg_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_rsvd1 =
{
    "RSVD1",
    11, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_bist_debug_mode =
{
    "BIST_DEBUG_MODE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_bist_data_change =
{
    "BIST_DATA_CHANGE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_bist_clken =
{
    "BIST_CLKEN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_rsvd0 =
{
    "RSVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_fail =
{
    "FAIL",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_pass =
{
    "PASS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_done =
{
    "DONE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_bist_csr_start =
{
    "START",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_bist_csr =
{
    "HW_DIGCTL_OCRAM_BIST_CSR",
    0x8001c0f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_imx233_digctl_ocram_bist_csr_bist_clken,
        &soc_imx233_digctl_ocram_bist_csr_bist_data_change,
        &soc_imx233_digctl_ocram_bist_csr_bist_debug_mode,
        &soc_imx233_digctl_ocram_bist_csr_done,
        &soc_imx233_digctl_ocram_bist_csr_fail,
        &soc_imx233_digctl_ocram_bist_csr_pass,
        &soc_imx233_digctl_ocram_bist_csr_rsvd0,
        &soc_imx233_digctl_ocram_bist_csr_rsvd1,
        &soc_imx233_digctl_ocram_bist_csr_start,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status0_faildata00 =
{
    "FAILDATA00",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status0 =
{
    "HW_DIGCTL_OCRAM_STATUS0",
    0x8001c110,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status0_faildata00,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status1_faildata01 =
{
    "FAILDATA01",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status1 =
{
    "HW_DIGCTL_OCRAM_STATUS1",
    0x8001c120,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status1_faildata01,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status2_faildata10 =
{
    "FAILDATA10",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status2 =
{
    "HW_DIGCTL_OCRAM_STATUS2",
    0x8001c130,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status2_faildata10,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status3_faildata11 =
{
    "FAILDATA11",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status3 =
{
    "HW_DIGCTL_OCRAM_STATUS3",
    0x8001c140,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status3_faildata11,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status4_faildata20 =
{
    "FAILDATA20",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status4 =
{
    "HW_DIGCTL_OCRAM_STATUS4",
    0x8001c150,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status4_faildata20,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status5_faildata21 =
{
    "FAILDATA21",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status5 =
{
    "HW_DIGCTL_OCRAM_STATUS5",
    0x8001c160,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status5_faildata21,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status6_faildata30 =
{
    "FAILDATA30",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status6 =
{
    "HW_DIGCTL_OCRAM_STATUS6",
    0x8001c170,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status6_faildata30,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status7_faildata31 =
{
    "FAILDATA31",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status7 =
{
    "HW_DIGCTL_OCRAM_STATUS7",
    0x8001c180,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_digctl_ocram_status7_faildata31,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status8_rsvd3 =
{
    "RSVD3",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status8_failaddr01 =
{
    "FAILADDR01",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status8_rsvd2 =
{
    "RSVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status8_failaddr00 =
{
    "FAILADDR00",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status8 =
{
    "HW_DIGCTL_OCRAM_STATUS8",
    0x8001c190,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_digctl_ocram_status8_failaddr00,
        &soc_imx233_digctl_ocram_status8_failaddr01,
        &soc_imx233_digctl_ocram_status8_rsvd2,
        &soc_imx233_digctl_ocram_status8_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status9_rsvd3 =
{
    "RSVD3",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status9_failaddr11 =
{
    "FAILADDR11",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status9_rsvd2 =
{
    "RSVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status9_failaddr10 =
{
    "FAILADDR10",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status9 =
{
    "HW_DIGCTL_OCRAM_STATUS9",
    0x8001c1a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_digctl_ocram_status9_failaddr10,
        &soc_imx233_digctl_ocram_status9_failaddr11,
        &soc_imx233_digctl_ocram_status9_rsvd2,
        &soc_imx233_digctl_ocram_status9_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status10_rsvd3 =
{
    "RSVD3",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status10_failaddr21 =
{
    "FAILADDR21",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status10_rsvd2 =
{
    "RSVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status10_failaddr20 =
{
    "FAILADDR20",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status10 =
{
    "HW_DIGCTL_OCRAM_STATUS10",
    0x8001c1b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_digctl_ocram_status10_failaddr20,
        &soc_imx233_digctl_ocram_status10_failaddr21,
        &soc_imx233_digctl_ocram_status10_rsvd2,
        &soc_imx233_digctl_ocram_status10_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status11_rsvd3 =
{
    "RSVD3",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status11_failaddr31 =
{
    "FAILADDR31",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status11_rsvd2 =
{
    "RSVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status11_failaddr30 =
{
    "FAILADDR30",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status11 =
{
    "HW_DIGCTL_OCRAM_STATUS11",
    0x8001c1c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_digctl_ocram_status11_failaddr30,
        &soc_imx233_digctl_ocram_status11_failaddr31,
        &soc_imx233_digctl_ocram_status11_rsvd2,
        &soc_imx233_digctl_ocram_status11_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_rsvd3 =
{
    "RSVD3",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_failstate11 =
{
    "FAILSTATE11",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_rsvd2 =
{
    "RSVD2",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_failstate10 =
{
    "FAILSTATE10",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_rsvd1 =
{
    "RSVD1",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_failstate01 =
{
    "FAILSTATE01",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_rsvd0 =
{
    "RSVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status12_failstate00 =
{
    "FAILSTATE00",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status12 =
{
    "HW_DIGCTL_OCRAM_STATUS12",
    0x8001c1d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_digctl_ocram_status12_failstate00,
        &soc_imx233_digctl_ocram_status12_failstate01,
        &soc_imx233_digctl_ocram_status12_failstate10,
        &soc_imx233_digctl_ocram_status12_failstate11,
        &soc_imx233_digctl_ocram_status12_rsvd0,
        &soc_imx233_digctl_ocram_status12_rsvd1,
        &soc_imx233_digctl_ocram_status12_rsvd2,
        &soc_imx233_digctl_ocram_status12_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_rsvd3 =
{
    "RSVD3",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_failstate31 =
{
    "FAILSTATE31",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_rsvd2 =
{
    "RSVD2",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_failstate30 =
{
    "FAILSTATE30",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_rsvd1 =
{
    "RSVD1",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_failstate21 =
{
    "FAILSTATE21",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_rsvd0 =
{
    "RSVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ocram_status13_failstate20 =
{
    "FAILSTATE20",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ocram_status13 =
{
    "HW_DIGCTL_OCRAM_STATUS13",
    0x8001c1e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_digctl_ocram_status13_failstate20,
        &soc_imx233_digctl_ocram_status13_failstate21,
        &soc_imx233_digctl_ocram_status13_failstate30,
        &soc_imx233_digctl_ocram_status13_failstate31,
        &soc_imx233_digctl_ocram_status13_rsvd0,
        &soc_imx233_digctl_ocram_status13_rsvd1,
        &soc_imx233_digctl_ocram_status13_rsvd2,
        &soc_imx233_digctl_ocram_status13_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_scratch0_ptr =
{
    "PTR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_scratch0 =
{
    "HW_DIGCTL_SCRATCH0",
    0x8001c290,
    0,
    1,
    {
        &soc_imx233_digctl_scratch0_ptr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_scratch1_ptr =
{
    "PTR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_scratch1 =
{
    "HW_DIGCTL_SCRATCH1",
    0x8001c2a0,
    0,
    1,
    {
        &soc_imx233_digctl_scratch1_ptr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_rsvd4 =
{
    "RSVD4",
    18, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_valid_ss =
{
    "VALID_SS",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_rsvd3 =
{
    "RSVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_drty_ss =
{
    "DRTY_SS",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_rsvd2 =
{
    "RSVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_cache_ss =
{
    "CACHE_SS",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_rsvd1 =
{
    "RSVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_dtag_ss =
{
    "DTAG_SS",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_rsvd0 =
{
    "RSVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_armcache_itag_ss =
{
    "ITAG_SS",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_digctl_armcache =
{
    "HW_DIGCTL_ARMCACHE",
    0x8001c2b0,
    0,
    10,
    {
        &soc_imx233_digctl_armcache_cache_ss,
        &soc_imx233_digctl_armcache_drty_ss,
        &soc_imx233_digctl_armcache_dtag_ss,
        &soc_imx233_digctl_armcache_itag_ss,
        &soc_imx233_digctl_armcache_rsvd0,
        &soc_imx233_digctl_armcache_rsvd1,
        &soc_imx233_digctl_armcache_rsvd2,
        &soc_imx233_digctl_armcache_rsvd3,
        &soc_imx233_digctl_armcache_rsvd4,
        &soc_imx233_digctl_armcache_valid_ss,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_debug_trap_addr_low_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_debug_trap_addr_low =
{
    "HW_DIGCTL_DEBUG_TRAP_ADDR_LOW",
    0x8001c2c0,
    0,
    1,
    {
        &soc_imx233_digctl_debug_trap_addr_low_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_debug_trap_addr_high_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_debug_trap_addr_high =
{
    "HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH",
    0x8001c2d0,
    0,
    1,
    {
        &soc_imx233_digctl_debug_trap_addr_high_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_sgtl_copyright =
{
    "COPYRIGHT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_sgtl =
{
    "HW_DIGCTL_SGTL",
    0x8001c300,
    0,
    1,
    {
        &soc_imx233_digctl_sgtl_copyright,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_chipid_product_code =
{
    "PRODUCT_CODE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_chipid_rsvd0 =
{
    "RSVD0",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_chipid_revision =
{
    "REVISION",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_digctl_chipid =
{
    "HW_DIGCTL_CHIPID",
    0x8001c310,
    0,
    3,
    {
        &soc_imx233_digctl_chipid_product_code,
        &soc_imx233_digctl_chipid_revision,
        &soc_imx233_digctl_chipid_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_rsvd3 =
{
    "RSVD3",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_l3_master_select =
{
    "L3_MASTER_SELECT",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_rsvd2 =
{
    "RSVD2",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_l2_master_select =
{
    "L2_MASTER_SELECT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_rsvd1 =
{
    "RSVD1",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_l1_master_select =
{
    "L1_MASTER_SELECT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_rsvd0 =
{
    "RSVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_ahb_stats_select_l0_master_select =
{
    "L0_MASTER_SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_digctl_ahb_stats_select =
{
    "HW_DIGCTL_AHB_STATS_SELECT",
    0x8001c330,
    0,
    8,
    {
        &soc_imx233_digctl_ahb_stats_select_l0_master_select,
        &soc_imx233_digctl_ahb_stats_select_l1_master_select,
        &soc_imx233_digctl_ahb_stats_select_l2_master_select,
        &soc_imx233_digctl_ahb_stats_select_l3_master_select,
        &soc_imx233_digctl_ahb_stats_select_rsvd0,
        &soc_imx233_digctl_ahb_stats_select_rsvd1,
        &soc_imx233_digctl_ahb_stats_select_rsvd2,
        &soc_imx233_digctl_ahb_stats_select_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l0_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l0_ahb_active_cycles =
{
    "HW_DIGCTL_L0_AHB_ACTIVE_CYCLES",
    0x8001c340,
    0,
    1,
    {
        &soc_imx233_digctl_l0_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l0_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l0_ahb_data_stalled =
{
    "HW_DIGCTL_L0_AHB_DATA_STALLED",
    0x8001c350,
    0,
    1,
    {
        &soc_imx233_digctl_l0_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l0_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l0_ahb_data_cycles =
{
    "HW_DIGCTL_L0_AHB_DATA_CYCLES",
    0x8001c360,
    0,
    1,
    {
        &soc_imx233_digctl_l0_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l1_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l1_ahb_active_cycles =
{
    "HW_DIGCTL_L1_AHB_ACTIVE_CYCLES",
    0x8001c370,
    0,
    1,
    {
        &soc_imx233_digctl_l1_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l1_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l1_ahb_data_stalled =
{
    "HW_DIGCTL_L1_AHB_DATA_STALLED",
    0x8001c380,
    0,
    1,
    {
        &soc_imx233_digctl_l1_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l1_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l1_ahb_data_cycles =
{
    "HW_DIGCTL_L1_AHB_DATA_CYCLES",
    0x8001c390,
    0,
    1,
    {
        &soc_imx233_digctl_l1_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l2_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l2_ahb_active_cycles =
{
    "HW_DIGCTL_L2_AHB_ACTIVE_CYCLES",
    0x8001c3a0,
    0,
    1,
    {
        &soc_imx233_digctl_l2_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l2_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l2_ahb_data_stalled =
{
    "HW_DIGCTL_L2_AHB_DATA_STALLED",
    0x8001c3b0,
    0,
    1,
    {
        &soc_imx233_digctl_l2_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l2_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l2_ahb_data_cycles =
{
    "HW_DIGCTL_L2_AHB_DATA_CYCLES",
    0x8001c3c0,
    0,
    1,
    {
        &soc_imx233_digctl_l2_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l3_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l3_ahb_active_cycles =
{
    "HW_DIGCTL_L3_AHB_ACTIVE_CYCLES",
    0x8001c3d0,
    0,
    1,
    {
        &soc_imx233_digctl_l3_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l3_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l3_ahb_data_stalled =
{
    "HW_DIGCTL_L3_AHB_DATA_STALLED",
    0x8001c3e0,
    0,
    1,
    {
        &soc_imx233_digctl_l3_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_l3_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_digctl_l3_ahb_data_cycles =
{
    "HW_DIGCTL_L3_AHB_DATA_CYCLES",
    0x8001c3f0,
    0,
    1,
    {
        &soc_imx233_digctl_l3_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_emiclk_delay_rsvd0 =
{
    "RSVD0",
    5, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_emiclk_delay_num_taps =
{
    "NUM_TAPS",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_digctl_emiclk_delay =
{
    "HW_DIGCTL_EMICLK_DELAY",
    0x8001c500,
    0,
    2,
    {
        &soc_imx233_digctl_emiclk_delay_num_taps,
        &soc_imx233_digctl_emiclk_delay_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_mpten_loc_rsvd0 =
{
    "RSVD0",
    12, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_digctl_mpten_loc_loc =
{
    "LOC",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte0_loc =
{
    "HW_DIGCTL_MPTE0_LOC",
    0x8001c400,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte1_loc =
{
    "HW_DIGCTL_MPTE1_LOC",
    0x8001c410,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte2_loc =
{
    "HW_DIGCTL_MPTE2_LOC",
    0x8001c420,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte3_loc =
{
    "HW_DIGCTL_MPTE3_LOC",
    0x8001c430,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte4_loc =
{
    "HW_DIGCTL_MPTE4_LOC",
    0x8001c440,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte5_loc =
{
    "HW_DIGCTL_MPTE5_LOC",
    0x8001c450,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte6_loc =
{
    "HW_DIGCTL_MPTE6_LOC",
    0x8001c460,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte7_loc =
{
    "HW_DIGCTL_MPTE7_LOC",
    0x8001c470,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte8_loc =
{
    "HW_DIGCTL_MPTE8_LOC",
    0x8001c480,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte9_loc =
{
    "HW_DIGCTL_MPTE9_LOC",
    0x8001c490,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte10_loc =
{
    "HW_DIGCTL_MPTE10_LOC",
    0x8001c4a0,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte11_loc =
{
    "HW_DIGCTL_MPTE11_LOC",
    0x8001c4b0,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte12_loc =
{
    "HW_DIGCTL_MPTE12_LOC",
    0x8001c4c0,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte13_loc =
{
    "HW_DIGCTL_MPTE13_LOC",
    0x8001c4d0,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte14_loc =
{
    "HW_DIGCTL_MPTE14_LOC",
    0x8001c4e0,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_t soc_imx233_digctl_mpte15_loc =
{
    "HW_DIGCTL_MPTE15_LOC",
    0x8001c4f0,
    0,
    2,
    {
        &soc_imx233_digctl_mpten_loc_loc,
        &soc_imx233_digctl_mpten_loc_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_ahb0_w_priority =
{
    "AHB0_W_PRIORITY",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_ahb0_r_priority =
{
    "AHB0_R_PRIORITY",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_ahb0_fifo_type_reg =
{
    "AHB0_FIFO_TYPE_REG",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl00_addr_cmp_en =
{
    "ADDR_CMP_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl00 =
{
    "HW_DRAM_CTL00",
    0x800e0000,
    0,
    8,
    {
        &soc_imx233_dram_ctl00_addr_cmp_en,
        &soc_imx233_dram_ctl00_ahb0_fifo_type_reg,
        &soc_imx233_dram_ctl00_ahb0_r_priority,
        &soc_imx233_dram_ctl00_ahb0_w_priority,
        &soc_imx233_dram_ctl00_rsvd1,
        &soc_imx233_dram_ctl00_rsvd2,
        &soc_imx233_dram_ctl00_rsvd3,
        &soc_imx233_dram_ctl00_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_ahb2_fifo_type_reg =
{
    "AHB2_FIFO_TYPE_REG",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_ahb1_w_priority =
{
    "AHB1_W_PRIORITY",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_ahb1_r_priority =
{
    "AHB1_R_PRIORITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl01_ahb1_fifo_type_reg =
{
    "AHB1_FIFO_TYPE_REG",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl01 =
{
    "HW_DRAM_CTL01",
    0x800e0004,
    0,
    8,
    {
        &soc_imx233_dram_ctl01_ahb1_fifo_type_reg,
        &soc_imx233_dram_ctl01_ahb1_r_priority,
        &soc_imx233_dram_ctl01_ahb1_w_priority,
        &soc_imx233_dram_ctl01_ahb2_fifo_type_reg,
        &soc_imx233_dram_ctl01_rsvd1,
        &soc_imx233_dram_ctl01_rsvd2,
        &soc_imx233_dram_ctl01_rsvd3,
        &soc_imx233_dram_ctl01_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_ahb3_r_priority =
{
    "AHB3_R_PRIORITY",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_ahb3_fifo_type_reg =
{
    "AHB3_FIFO_TYPE_REG",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_ahb2_w_priority =
{
    "AHB2_W_PRIORITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl02_ahb2_r_priority =
{
    "AHB2_R_PRIORITY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl02 =
{
    "HW_DRAM_CTL02",
    0x800e0008,
    0,
    8,
    {
        &soc_imx233_dram_ctl02_ahb2_r_priority,
        &soc_imx233_dram_ctl02_ahb2_w_priority,
        &soc_imx233_dram_ctl02_ahb3_fifo_type_reg,
        &soc_imx233_dram_ctl02_ahb3_r_priority,
        &soc_imx233_dram_ctl02_rsvd1,
        &soc_imx233_dram_ctl02_rsvd2,
        &soc_imx233_dram_ctl02_rsvd3,
        &soc_imx233_dram_ctl02_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_auto_refresh_mode =
{
    "AUTO_REFRESH_MODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_arefresh =
{
    "AREFRESH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_ap =
{
    "AP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl03_ahb3_w_priority =
{
    "AHB3_W_PRIORITY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl03 =
{
    "HW_DRAM_CTL03",
    0x800e000c,
    0,
    8,
    {
        &soc_imx233_dram_ctl03_ahb3_w_priority,
        &soc_imx233_dram_ctl03_ap,
        &soc_imx233_dram_ctl03_arefresh,
        &soc_imx233_dram_ctl03_auto_refresh_mode,
        &soc_imx233_dram_ctl03_rsvd1,
        &soc_imx233_dram_ctl03_rsvd2,
        &soc_imx233_dram_ctl03_rsvd3,
        &soc_imx233_dram_ctl03_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_dll_bypass_mode =
{
    "DLL_BYPASS_MODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_dlllockreg =
{
    "DLLLOCKREG",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_concurrentap =
{
    "CONCURRENTAP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl04_bank_split_en =
{
    "BANK_SPLIT_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl04 =
{
    "HW_DRAM_CTL04",
    0x800e0010,
    0,
    8,
    {
        &soc_imx233_dram_ctl04_bank_split_en,
        &soc_imx233_dram_ctl04_concurrentap,
        &soc_imx233_dram_ctl04_dll_bypass_mode,
        &soc_imx233_dram_ctl04_dlllockreg,
        &soc_imx233_dram_ctl04_rsvd1,
        &soc_imx233_dram_ctl04_rsvd2,
        &soc_imx233_dram_ctl04_rsvd3,
        &soc_imx233_dram_ctl04_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_intrptreada =
{
    "INTRPTREADA",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_intrptapburst =
{
    "INTRPTAPBURST",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_fast_write =
{
    "FAST_WRITE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl05_en_lowpower_mode =
{
    "EN_LOWPOWER_MODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl05 =
{
    "HW_DRAM_CTL05",
    0x800e0014,
    0,
    8,
    {
        &soc_imx233_dram_ctl05_en_lowpower_mode,
        &soc_imx233_dram_ctl05_fast_write,
        &soc_imx233_dram_ctl05_intrptapburst,
        &soc_imx233_dram_ctl05_intrptreada,
        &soc_imx233_dram_ctl05_rsvd1,
        &soc_imx233_dram_ctl05_rsvd2,
        &soc_imx233_dram_ctl05_rsvd3,
        &soc_imx233_dram_ctl05_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_power_down =
{
    "POWER_DOWN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_placement_en =
{
    "PLACEMENT_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_no_cmd_init =
{
    "NO_CMD_INIT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl06_intrptwritea =
{
    "INTRPTWRITEA",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl06 =
{
    "HW_DRAM_CTL06",
    0x800e0018,
    0,
    8,
    {
        &soc_imx233_dram_ctl06_intrptwritea,
        &soc_imx233_dram_ctl06_no_cmd_init,
        &soc_imx233_dram_ctl06_placement_en,
        &soc_imx233_dram_ctl06_power_down,
        &soc_imx233_dram_ctl06_rsvd1,
        &soc_imx233_dram_ctl06_rsvd2,
        &soc_imx233_dram_ctl06_rsvd3,
        &soc_imx233_dram_ctl06_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_rw_same_en =
{
    "RW_SAME_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_reg_dimm_enable =
{
    "REG_DIMM_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_rd2rd_turn =
{
    "RD2RD_TURN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl07_priority_en =
{
    "PRIORITY_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl07 =
{
    "HW_DRAM_CTL07",
    0x800e001c,
    0,
    8,
    {
        &soc_imx233_dram_ctl07_priority_en,
        &soc_imx233_dram_ctl07_rd2rd_turn,
        &soc_imx233_dram_ctl07_reg_dimm_enable,
        &soc_imx233_dram_ctl07_rsvd1,
        &soc_imx233_dram_ctl07_rsvd2,
        &soc_imx233_dram_ctl07_rsvd3,
        &soc_imx233_dram_ctl07_rsvd4,
        &soc_imx233_dram_ctl07_rw_same_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_tras_lockout =
{
    "TRAS_LOCKOUT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_start =
{
    "START",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_srefresh =
{
    "SREFRESH",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl08_sdr_mode =
{
    "SDR_MODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl08 =
{
    "HW_DRAM_CTL08",
    0x800e0020,
    0,
    8,
    {
        &soc_imx233_dram_ctl08_rsvd1,
        &soc_imx233_dram_ctl08_rsvd2,
        &soc_imx233_dram_ctl08_rsvd3,
        &soc_imx233_dram_ctl08_rsvd4,
        &soc_imx233_dram_ctl08_sdr_mode,
        &soc_imx233_dram_ctl08_srefresh,
        &soc_imx233_dram_ctl08_start,
        &soc_imx233_dram_ctl08_tras_lockout,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_rsvd4 =
{
    "RSVD4",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_out_of_range_type =
{
    "OUT_OF_RANGE_TYPE",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_rsvd3 =
{
    "RSVD3",
    18, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_out_of_range_source_id =
{
    "OUT_OF_RANGE_SOURCE_ID",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_write_modereg =
{
    "WRITE_MODEREG",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl09_writeinterp =
{
    "WRITEINTERP",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl09 =
{
    "HW_DRAM_CTL09",
    0x800e0024,
    0,
    8,
    {
        &soc_imx233_dram_ctl09_out_of_range_source_id,
        &soc_imx233_dram_ctl09_out_of_range_type,
        &soc_imx233_dram_ctl09_rsvd1,
        &soc_imx233_dram_ctl09_rsvd2,
        &soc_imx233_dram_ctl09_rsvd3,
        &soc_imx233_dram_ctl09_rsvd4,
        &soc_imx233_dram_ctl09_write_modereg,
        &soc_imx233_dram_ctl09_writeinterp,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_rsvd4 =
{
    "RSVD4",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_age_count =
{
    "AGE_COUNT",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_rsvd3 =
{
    "RSVD3",
    19, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_addr_pins =
{
    "ADDR_PINS",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_rsvd2 =
{
    "RSVD2",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_temrs =
{
    "TEMRS",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_rsvd1 =
{
    "RSVD1",
    2, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl10_q_fullness =
{
    "Q_FULLNESS",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl10 =
{
    "HW_DRAM_CTL10",
    0x800e0028,
    0,
    8,
    {
        &soc_imx233_dram_ctl10_addr_pins,
        &soc_imx233_dram_ctl10_age_count,
        &soc_imx233_dram_ctl10_q_fullness,
        &soc_imx233_dram_ctl10_rsvd1,
        &soc_imx233_dram_ctl10_rsvd2,
        &soc_imx233_dram_ctl10_rsvd3,
        &soc_imx233_dram_ctl10_rsvd4,
        &soc_imx233_dram_ctl10_temrs,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_rsvd4 =
{
    "RSVD4",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_max_cs_reg =
{
    "MAX_CS_REG",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_rsvd3 =
{
    "RSVD3",
    19, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_command_age_count =
{
    "COMMAND_AGE_COUNT",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_rsvd2 =
{
    "RSVD2",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_column_size =
{
    "COLUMN_SIZE",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_rsvd1 =
{
    "RSVD1",
    3, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl11_caslat =
{
    "CASLAT",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl11 =
{
    "HW_DRAM_CTL11",
    0x800e002c,
    0,
    8,
    {
        &soc_imx233_dram_ctl11_caslat,
        &soc_imx233_dram_ctl11_column_size,
        &soc_imx233_dram_ctl11_command_age_count,
        &soc_imx233_dram_ctl11_max_cs_reg,
        &soc_imx233_dram_ctl11_rsvd1,
        &soc_imx233_dram_ctl11_rsvd2,
        &soc_imx233_dram_ctl11_rsvd3,
        &soc_imx233_dram_ctl11_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl12_rsvd3 =
{
    "RSVD3",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl12_twr_int =
{
    "TWR_INT",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl12_rsvd2 =
{
    "RSVD2",
    19, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl12_trrd =
{
    "TRRD",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl12_obsolete =
{
    "OBSOLETE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl12_rsvd1 =
{
    "RSVD1",
    3, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl12_tcke =
{
    "TCKE",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl12 =
{
    "HW_DRAM_CTL12",
    0x800e0030,
    0,
    7,
    {
        &soc_imx233_dram_ctl12_obsolete,
        &soc_imx233_dram_ctl12_rsvd1,
        &soc_imx233_dram_ctl12_rsvd2,
        &soc_imx233_dram_ctl12_rsvd3,
        &soc_imx233_dram_ctl12_tcke,
        &soc_imx233_dram_ctl12_trrd,
        &soc_imx233_dram_ctl12_twr_int,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_rsvd4 =
{
    "RSVD4",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_caslat_lin_gate =
{
    "CASLAT_LIN_GATE",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_rsvd3 =
{
    "RSVD3",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_caslat_lin =
{
    "CASLAT_LIN",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_rsvd2 =
{
    "RSVD2",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_aprebit =
{
    "APREBIT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_rsvd1 =
{
    "RSVD1",
    3, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl13_twtr =
{
    "TWTR",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl13 =
{
    "HW_DRAM_CTL13",
    0x800e0034,
    0,
    8,
    {
        &soc_imx233_dram_ctl13_aprebit,
        &soc_imx233_dram_ctl13_caslat_lin,
        &soc_imx233_dram_ctl13_caslat_lin_gate,
        &soc_imx233_dram_ctl13_rsvd1,
        &soc_imx233_dram_ctl13_rsvd2,
        &soc_imx233_dram_ctl13_rsvd3,
        &soc_imx233_dram_ctl13_rsvd4,
        &soc_imx233_dram_ctl13_twtr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_rsvd4 =
{
    "RSVD4",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_max_col_reg =
{
    "MAX_COL_REG",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_rsvd3 =
{
    "RSVD3",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_lowpower_refresh_enable =
{
    "LOWPOWER_REFRESH_ENABLE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_rsvd2 =
{
    "RSVD2",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_initaref =
{
    "INITAREF",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_rsvd1 =
{
    "RSVD1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl14_cs_map =
{
    "CS_MAP",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl14 =
{
    "HW_DRAM_CTL14",
    0x800e0038,
    0,
    8,
    {
        &soc_imx233_dram_ctl14_cs_map,
        &soc_imx233_dram_ctl14_initaref,
        &soc_imx233_dram_ctl14_lowpower_refresh_enable,
        &soc_imx233_dram_ctl14_max_col_reg,
        &soc_imx233_dram_ctl14_rsvd1,
        &soc_imx233_dram_ctl14_rsvd2,
        &soc_imx233_dram_ctl14_rsvd3,
        &soc_imx233_dram_ctl14_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_rsvd4 =
{
    "RSVD4",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_trp =
{
    "TRP",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_rsvd3 =
{
    "RSVD3",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_tdal =
{
    "TDAL",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_rsvd2 =
{
    "RSVD2",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_port_busy =
{
    "PORT_BUSY",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_rsvd1 =
{
    "RSVD1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl15_max_row_reg =
{
    "MAX_ROW_REG",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl15 =
{
    "HW_DRAM_CTL15",
    0x800e003c,
    0,
    8,
    {
        &soc_imx233_dram_ctl15_max_row_reg,
        &soc_imx233_dram_ctl15_port_busy,
        &soc_imx233_dram_ctl15_rsvd1,
        &soc_imx233_dram_ctl15_rsvd2,
        &soc_imx233_dram_ctl15_rsvd3,
        &soc_imx233_dram_ctl15_rsvd4,
        &soc_imx233_dram_ctl15_tdal,
        &soc_imx233_dram_ctl15_trp,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_rsvd4 =
{
    "RSVD4",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_tmrd =
{
    "TMRD",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_rsvd3 =
{
    "RSVD3",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_lowpower_control =
{
    "LOWPOWER_CONTROL",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_rsvd2 =
{
    "RSVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_lowpower_auto_enable =
{
    "LOWPOWER_AUTO_ENABLE",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_rsvd1 =
{
    "RSVD1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl16_int_ack =
{
    "INT_ACK",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl16 =
{
    "HW_DRAM_CTL16",
    0x800e0040,
    0,
    8,
    {
        &soc_imx233_dram_ctl16_int_ack,
        &soc_imx233_dram_ctl16_lowpower_auto_enable,
        &soc_imx233_dram_ctl16_lowpower_control,
        &soc_imx233_dram_ctl16_rsvd1,
        &soc_imx233_dram_ctl16_rsvd2,
        &soc_imx233_dram_ctl16_rsvd3,
        &soc_imx233_dram_ctl16_rsvd4,
        &soc_imx233_dram_ctl16_tmrd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl17_dll_start_point =
{
    "DLL_START_POINT",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl17_dll_lock =
{
    "DLL_LOCK",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl17_dll_increment =
{
    "DLL_INCREMENT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl17_rsvd1 =
{
    "RSVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl17_trc =
{
    "TRC",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl17 =
{
    "HW_DRAM_CTL17",
    0x800e0044,
    0,
    5,
    {
        &soc_imx233_dram_ctl17_dll_increment,
        &soc_imx233_dram_ctl17_dll_lock,
        &soc_imx233_dram_ctl17_dll_start_point,
        &soc_imx233_dram_ctl17_rsvd1,
        &soc_imx233_dram_ctl17_trc,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_rsvd4 =
{
    "RSVD4",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_dll_dqs_delay_1 =
{
    "DLL_DQS_DELAY_1",
    24, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_rsvd3 =
{
    "RSVD3",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_dll_dqs_delay_0 =
{
    "DLL_DQS_DELAY_0",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_rsvd2 =
{
    "RSVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_int_status =
{
    "INT_STATUS",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_rsvd1 =
{
    "RSVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl18_int_mask =
{
    "INT_MASK",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl18 =
{
    "HW_DRAM_CTL18",
    0x800e0048,
    0,
    8,
    {
        &soc_imx233_dram_ctl18_dll_dqs_delay_0,
        &soc_imx233_dram_ctl18_dll_dqs_delay_1,
        &soc_imx233_dram_ctl18_int_mask,
        &soc_imx233_dram_ctl18_int_status,
        &soc_imx233_dram_ctl18_rsvd1,
        &soc_imx233_dram_ctl18_rsvd2,
        &soc_imx233_dram_ctl18_rsvd3,
        &soc_imx233_dram_ctl18_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl19_dqs_out_shift_bypass =
{
    "DQS_OUT_SHIFT_BYPASS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl19_rsvd1 =
{
    "RSVD1",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl19_dqs_out_shift =
{
    "DQS_OUT_SHIFT",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl19_dll_dqs_delay_bypass_1 =
{
    "DLL_DQS_DELAY_BYPASS_1",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl19_dll_dqs_delay_bypass_0 =
{
    "DLL_DQS_DELAY_BYPASS_0",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl19 =
{
    "HW_DRAM_CTL19",
    0x800e004c,
    0,
    5,
    {
        &soc_imx233_dram_ctl19_dll_dqs_delay_bypass_0,
        &soc_imx233_dram_ctl19_dll_dqs_delay_bypass_1,
        &soc_imx233_dram_ctl19_dqs_out_shift,
        &soc_imx233_dram_ctl19_dqs_out_shift_bypass,
        &soc_imx233_dram_ctl19_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl20_trcd_int =
{
    "TRCD_INT",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl20_tras_min =
{
    "TRAS_MIN",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl20_wr_dqs_shift_bypass =
{
    "WR_DQS_SHIFT_BYPASS",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl20_rsvd1 =
{
    "RSVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl20_wr_dqs_shift =
{
    "WR_DQS_SHIFT",
    0, 6
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl20 =
{
    "HW_DRAM_CTL20",
    0x800e0050,
    0,
    5,
    {
        &soc_imx233_dram_ctl20_rsvd1,
        &soc_imx233_dram_ctl20_tras_min,
        &soc_imx233_dram_ctl20_trcd_int,
        &soc_imx233_dram_ctl20_wr_dqs_shift,
        &soc_imx233_dram_ctl20_wr_dqs_shift_bypass,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl21_obsolete =
{
    "OBSOLETE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl21_rsvd1 =
{
    "RSVD1",
    18, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl21_out_of_range_length =
{
    "OUT_OF_RANGE_LENGTH",
    8, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl21_trfc =
{
    "TRFC",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl21 =
{
    "HW_DRAM_CTL21",
    0x800e0054,
    0,
    4,
    {
        &soc_imx233_dram_ctl21_obsolete,
        &soc_imx233_dram_ctl21_out_of_range_length,
        &soc_imx233_dram_ctl21_rsvd1,
        &soc_imx233_dram_ctl21_trfc,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl22_rsvd2 =
{
    "RSVD2",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl22_ahb0_wrcnt =
{
    "AHB0_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl22_rsvd1 =
{
    "RSVD1",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl22_ahb0_rdcnt =
{
    "AHB0_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl22 =
{
    "HW_DRAM_CTL22",
    0x800e0058,
    0,
    4,
    {
        &soc_imx233_dram_ctl22_ahb0_rdcnt,
        &soc_imx233_dram_ctl22_ahb0_wrcnt,
        &soc_imx233_dram_ctl22_rsvd1,
        &soc_imx233_dram_ctl22_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl23_rsvd2 =
{
    "RSVD2",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl23_ahb1_wrcnt =
{
    "AHB1_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl23_rsvd1 =
{
    "RSVD1",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl23_ahb1_rdcnt =
{
    "AHB1_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl23 =
{
    "HW_DRAM_CTL23",
    0x800e005c,
    0,
    4,
    {
        &soc_imx233_dram_ctl23_ahb1_rdcnt,
        &soc_imx233_dram_ctl23_ahb1_wrcnt,
        &soc_imx233_dram_ctl23_rsvd1,
        &soc_imx233_dram_ctl23_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl24_rsvd2 =
{
    "RSVD2",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl24_ahb2_wrcnt =
{
    "AHB2_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl24_rsvd1 =
{
    "RSVD1",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl24_ahb2_rdcnt =
{
    "AHB2_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl24 =
{
    "HW_DRAM_CTL24",
    0x800e0060,
    0,
    4,
    {
        &soc_imx233_dram_ctl24_ahb2_rdcnt,
        &soc_imx233_dram_ctl24_ahb2_wrcnt,
        &soc_imx233_dram_ctl24_rsvd1,
        &soc_imx233_dram_ctl24_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl25_rsvd2 =
{
    "RSVD2",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl25_ahb3_wrcnt =
{
    "AHB3_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl25_rsvd1 =
{
    "RSVD1",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl25_ahb3_rdcnt =
{
    "AHB3_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl25 =
{
    "HW_DRAM_CTL25",
    0x800e0064,
    0,
    4,
    {
        &soc_imx233_dram_ctl25_ahb3_rdcnt,
        &soc_imx233_dram_ctl25_ahb3_wrcnt,
        &soc_imx233_dram_ctl25_rsvd1,
        &soc_imx233_dram_ctl25_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl26_obsolete =
{
    "OBSOLETE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl26_rsvd1 =
{
    "RSVD1",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl26_tref =
{
    "TREF",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl26 =
{
    "HW_DRAM_CTL26",
    0x800e0068,
    0,
    3,
    {
        &soc_imx233_dram_ctl26_obsolete,
        &soc_imx233_dram_ctl26_rsvd1,
        &soc_imx233_dram_ctl26_tref,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl27_obsolete =
{
    "OBSOLETE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl27 =
{
    "HW_DRAM_CTL27",
    0x800e006c,
    0,
    1,
    {
        &soc_imx233_dram_ctl27_obsolete,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl28_obsolete =
{
    "OBSOLETE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl28 =
{
    "HW_DRAM_CTL28",
    0x800e0070,
    0,
    1,
    {
        &soc_imx233_dram_ctl28_obsolete,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl29_lowpower_internal_cnt =
{
    "LOWPOWER_INTERNAL_CNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl29_lowpower_external_cnt =
{
    "LOWPOWER_EXTERNAL_CNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl29 =
{
    "HW_DRAM_CTL29",
    0x800e0074,
    0,
    2,
    {
        &soc_imx233_dram_ctl29_lowpower_external_cnt,
        &soc_imx233_dram_ctl29_lowpower_internal_cnt,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl30_lowpower_refresh_hold =
{
    "LOWPOWER_REFRESH_HOLD",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl30_lowpower_power_down_cnt =
{
    "LOWPOWER_POWER_DOWN_CNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl30 =
{
    "HW_DRAM_CTL30",
    0x800e0078,
    0,
    2,
    {
        &soc_imx233_dram_ctl30_lowpower_power_down_cnt,
        &soc_imx233_dram_ctl30_lowpower_refresh_hold,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl31_tdll =
{
    "TDLL",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl31_lowpower_self_refresh_cnt =
{
    "LOWPOWER_SELF_REFRESH_CNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl31 =
{
    "HW_DRAM_CTL31",
    0x800e007c,
    0,
    2,
    {
        &soc_imx233_dram_ctl31_lowpower_self_refresh_cnt,
        &soc_imx233_dram_ctl31_tdll,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl32_txsnr =
{
    "TXSNR",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl32_tras_max =
{
    "TRAS_MAX",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl32 =
{
    "HW_DRAM_CTL32",
    0x800e0080,
    0,
    2,
    {
        &soc_imx233_dram_ctl32_tras_max,
        &soc_imx233_dram_ctl32_txsnr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl33_version =
{
    "VERSION",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl33_txsr =
{
    "TXSR",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl33 =
{
    "HW_DRAM_CTL33",
    0x800e0084,
    0,
    2,
    {
        &soc_imx233_dram_ctl33_txsr,
        &soc_imx233_dram_ctl33_version,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl34_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl34_tinit =
{
    "TINIT",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl34 =
{
    "HW_DRAM_CTL34",
    0x800e0088,
    0,
    2,
    {
        &soc_imx233_dram_ctl34_rsvd1,
        &soc_imx233_dram_ctl34_tinit,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl35_rsvd1 =
{
    "RSVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl35_out_of_range_addr =
{
    "OUT_OF_RANGE_ADDR",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl35 =
{
    "HW_DRAM_CTL35",
    0x800e008c,
    0,
    2,
    {
        &soc_imx233_dram_ctl35_out_of_range_addr,
        &soc_imx233_dram_ctl35_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_rsvd4 =
{
    "RSVD4",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_pwrup_srefresh_exit =
{
    "PWRUP_SREFRESH_EXIT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_rsvd3 =
{
    "RSVD3",
    17, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_enable_quick_srefresh =
{
    "ENABLE_QUICK_SREFRESH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_rsvd2 =
{
    "RSVD2",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_bus_share_enable =
{
    "BUS_SHARE_ENABLE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl36_active_aging =
{
    "ACTIVE_AGING",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl36 =
{
    "HW_DRAM_CTL36",
    0x800e0090,
    0,
    8,
    {
        &soc_imx233_dram_ctl36_active_aging,
        &soc_imx233_dram_ctl36_bus_share_enable,
        &soc_imx233_dram_ctl36_enable_quick_srefresh,
        &soc_imx233_dram_ctl36_pwrup_srefresh_exit,
        &soc_imx233_dram_ctl36_rsvd1,
        &soc_imx233_dram_ctl36_rsvd2,
        &soc_imx233_dram_ctl36_rsvd3,
        &soc_imx233_dram_ctl36_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl37_obsolete =
{
    "OBSOLETE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl37_rsvd2 =
{
    "RSVD2",
    18, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl37_bus_share_timeout =
{
    "BUS_SHARE_TIMEOUT",
    8, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl37_rsvd1 =
{
    "RSVD1",
    1, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl37_tref_enable =
{
    "TREF_ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl37 =
{
    "HW_DRAM_CTL37",
    0x800e0094,
    0,
    5,
    {
        &soc_imx233_dram_ctl37_bus_share_timeout,
        &soc_imx233_dram_ctl37_obsolete,
        &soc_imx233_dram_ctl37_rsvd1,
        &soc_imx233_dram_ctl37_rsvd2,
        &soc_imx233_dram_ctl37_tref_enable,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl38_rsvd2 =
{
    "RSVD2",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl38_emrs2_data_0 =
{
    "EMRS2_DATA_0",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl38_rsvd1 =
{
    "RSVD1",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl38_emrs1_data =
{
    "EMRS1_DATA",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl38 =
{
    "HW_DRAM_CTL38",
    0x800e0098,
    0,
    4,
    {
        &soc_imx233_dram_ctl38_emrs1_data,
        &soc_imx233_dram_ctl38_emrs2_data_0,
        &soc_imx233_dram_ctl38_rsvd1,
        &soc_imx233_dram_ctl38_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl39_rsvd2 =
{
    "RSVD2",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl39_emrs2_data_2 =
{
    "EMRS2_DATA_2",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl39_rsvd1 =
{
    "RSVD1",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl39_emrs2_data_1 =
{
    "EMRS2_DATA_1",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl39 =
{
    "HW_DRAM_CTL39",
    0x800e009c,
    0,
    4,
    {
        &soc_imx233_dram_ctl39_emrs2_data_1,
        &soc_imx233_dram_ctl39_emrs2_data_2,
        &soc_imx233_dram_ctl39_rsvd1,
        &soc_imx233_dram_ctl39_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl40_tpdex =
{
    "TPDEX",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl40_rsvd1 =
{
    "RSVD1",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dram_ctl40_emrs2_data_3 =
{
    "EMRS2_DATA_3",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_dram_ctl40 =
{
    "HW_DRAM_CTL40",
    0x800e00a0,
    0,
    3,
    {
        &soc_imx233_dram_ctl40_emrs2_data_3,
        &soc_imx233_dram_ctl40_rsvd1,
        &soc_imx233_dram_ctl40_tpdex,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_enable_inputs =
{
    "ENABLE_INPUTS",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_rsvd4 =
{
    "RSVD4",
    27, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_stop_on_oflow_error =
{
    "STOP_ON_OFLOW_ERROR",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_stop_on_pilot_error =
{
    "STOP_ON_PILOT_ERROR",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_rsvd3 =
{
    "RSVD3",
    21, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_dma_delay_count =
{
    "DMA_DELAY_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_reacquire_phase =
{
    "REACQUIRE_PHASE",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_rsvd2 =
{
    "RSVD2",
    12, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_overflow_irq_en =
{
    "OVERFLOW_IRQ_EN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_pilot_sync_loss_irq_en =
{
    "PILOT_SYNC_LOSS_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_attention_irq_en =
{
    "ATTENTION_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_rsvd1 =
{
    "RSVD1",
    4, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_overflow_irq =
{
    "OVERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_pilot_sync_loss_irq =
{
    "PILOT_SYNC_LOSS_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_attention_irq =
{
    "ATTENTION_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dri_ctrl =
{
    "HW_DRI_CTRL",
    0x80074000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_imx233_dri_ctrl_attention_irq,
        &soc_imx233_dri_ctrl_attention_irq_en,
        &soc_imx233_dri_ctrl_clkgate,
        &soc_imx233_dri_ctrl_dma_delay_count,
        &soc_imx233_dri_ctrl_enable_inputs,
        &soc_imx233_dri_ctrl_overflow_irq,
        &soc_imx233_dri_ctrl_overflow_irq_en,
        &soc_imx233_dri_ctrl_pilot_sync_loss_irq,
        &soc_imx233_dri_ctrl_pilot_sync_loss_irq_en,
        &soc_imx233_dri_ctrl_reacquire_phase,
        &soc_imx233_dri_ctrl_rsvd1,
        &soc_imx233_dri_ctrl_rsvd2,
        &soc_imx233_dri_ctrl_rsvd3,
        &soc_imx233_dri_ctrl_rsvd4,
        &soc_imx233_dri_ctrl_run,
        &soc_imx233_dri_ctrl_sftrst,
        &soc_imx233_dri_ctrl_stop_on_oflow_error,
        &soc_imx233_dri_ctrl_stop_on_pilot_error,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_timing_rsvd2 =
{
    "RSVD2",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_timing_pilot_rep_rate =
{
    "PILOT_REP_RATE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_timing_rsvd1 =
{
    "RSVD1",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_timing_gap_detection_interval =
{
    "GAP_DETECTION_INTERVAL",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_dri_timing =
{
    "HW_DRI_TIMING",
    0x80074010,
    0,
    4,
    {
        &soc_imx233_dri_timing_gap_detection_interval,
        &soc_imx233_dri_timing_pilot_rep_rate,
        &soc_imx233_dri_timing_rsvd1,
        &soc_imx233_dri_timing_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_dri_present =
{
    "DRI_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_rsvd3 =
{
    "RSVD3",
    20, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_pilot_phase =
{
    "PILOT_PHASE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_rsvd2 =
{
    "RSVD2",
    4, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_overflow_irq_summary =
{
    "OVERFLOW_IRQ_SUMMARY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_pilot_sync_loss_irq_summary =
{
    "PILOT_SYNC_LOSS_IRQ_SUMMARY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_attention_irq_summary =
{
    "ATTENTION_IRQ_SUMMARY",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_stat_rsvd1 =
{
    "RSVD1",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_dri_stat =
{
    "HW_DRI_STAT",
    0x80074020,
    0,
    8,
    {
        &soc_imx233_dri_stat_attention_irq_summary,
        &soc_imx233_dri_stat_dri_present,
        &soc_imx233_dri_stat_overflow_irq_summary,
        &soc_imx233_dri_stat_pilot_phase,
        &soc_imx233_dri_stat_pilot_sync_loss_irq_summary,
        &soc_imx233_dri_stat_rsvd1,
        &soc_imx233_dri_stat_rsvd2,
        &soc_imx233_dri_stat_rsvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_dri_data =
{
    "HW_DRI_DATA",
    0x80074030,
    0,
    1,
    {
        &soc_imx233_dri_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_dmareq =
{
    "DMAREQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_dmacmdkick =
{
    "DMACMDKICK",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_dri_clk_input =
{
    "DRI_CLK_INPUT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_dri_data_input =
{
    "DRI_DATA_INPUT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_test_mode =
{
    "TEST_MODE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_pilot_rep_rate =
{
    "PILOT_REP_RATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_spare =
{
    "SPARE",
    18, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug0_frame =
{
    "FRAME",
    0, 17
};

static struct hwemul_soc_reg_t soc_imx233_dri_debug0 =
{
    "HW_DRI_DEBUG0",
    0x80074040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_dri_debug0_dmacmdkick,
        &soc_imx233_dri_debug0_dmareq,
        &soc_imx233_dri_debug0_dri_clk_input,
        &soc_imx233_dri_debug0_dri_data_input,
        &soc_imx233_dri_debug0_frame,
        &soc_imx233_dri_debug0_pilot_rep_rate,
        &soc_imx233_dri_debug0_spare,
        &soc_imx233_dri_debug0_test_mode,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug1_invert_pilot =
{
    "INVERT_PILOT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug1_invert_attention =
{
    "INVERT_ATTENTION",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug1_invert_dri_data =
{
    "INVERT_DRI_DATA",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug1_invert_dri_clock =
{
    "INVERT_DRI_CLOCK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug1_reverse_frame =
{
    "REVERSE_FRAME",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug1_rsvd1 =
{
    "RSVD1",
    18, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_debug1_swizzled_frame =
{
    "SWIZZLED_FRAME",
    0, 17
};

static struct hwemul_soc_reg_t soc_imx233_dri_debug1 =
{
    "HW_DRI_DEBUG1",
    0x80074050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_imx233_dri_debug1_invert_attention,
        &soc_imx233_dri_debug1_invert_dri_clock,
        &soc_imx233_dri_debug1_invert_dri_data,
        &soc_imx233_dri_debug1_invert_pilot,
        &soc_imx233_dri_debug1_reverse_frame,
        &soc_imx233_dri_debug1_rsvd1,
        &soc_imx233_dri_debug1_swizzled_frame,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_dri_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_dri_version =
{
    "HW_DRI_VERSION",
    0x80074060,
    0,
    3,
    {
        &soc_imx233_dri_version_major,
        &soc_imx233_dri_version_minor,
        &soc_imx233_dri_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_ahbm_sftrst =
{
    "AHBM_SFTRST",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_rsrvd2 =
{
    "RSRVD2",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_throttle =
{
    "THROTTLE",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_rsrvd1 =
{
    "RSRVD1",
    11, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_debug_stall_irq_en =
{
    "DEBUG_STALL_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_debug_write_irq_en =
{
    "DEBUG_WRITE_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_complete_irq_en =
{
    "COMPLETE_IRQ_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_rsrvd0 =
{
    "RSRVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_bm_error_irq =
{
    "BM_ERROR_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_debug_stall_irq =
{
    "DEBUG_STALL_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_debug_write_irq =
{
    "DEBUG_WRITE_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_ctrl_complete_irq =
{
    "COMPLETE_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_ctrl =
{
    "HW_ECC8_CTRL",
    0x80008000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_ecc8_ctrl_ahbm_sftrst,
        &soc_imx233_ecc8_ctrl_bm_error_irq,
        &soc_imx233_ecc8_ctrl_clkgate,
        &soc_imx233_ecc8_ctrl_complete_irq,
        &soc_imx233_ecc8_ctrl_complete_irq_en,
        &soc_imx233_ecc8_ctrl_debug_stall_irq,
        &soc_imx233_ecc8_ctrl_debug_stall_irq_en,
        &soc_imx233_ecc8_ctrl_debug_write_irq,
        &soc_imx233_ecc8_ctrl_debug_write_irq_en,
        &soc_imx233_ecc8_ctrl_rsrvd0,
        &soc_imx233_ecc8_ctrl_rsrvd1,
        &soc_imx233_ecc8_ctrl_rsrvd2,
        &soc_imx233_ecc8_ctrl_sftrst,
        &soc_imx233_ecc8_ctrl_throttle,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_handle =
{
    "HANDLE",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_completed_ce =
{
    "COMPLETED_CE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_rs8ecc_enc_present =
{
    "RS8ECC_ENC_PRESENT",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_rs8ecc_dec_present =
{
    "RS8ECC_DEC_PRESENT",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_rs4ecc_enc_present =
{
    "RS4ECC_ENC_PRESENT",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_rs4ecc_dec_present =
{
    "RS4ECC_DEC_PRESENT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_status_aux =
{
    "STATUS_AUX",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_rsvd1 =
{
    "RSVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_allones =
{
    "ALLONES",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_corrected =
{
    "CORRECTED",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_uncorrectable =
{
    "UNCORRECTABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status0_rsvd0 =
{
    "RSVD0",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_status0 =
{
    "HW_ECC8_STATUS0",
    0x80008010,
    0,
    12,
    {
        &soc_imx233_ecc8_status0_allones,
        &soc_imx233_ecc8_status0_completed_ce,
        &soc_imx233_ecc8_status0_corrected,
        &soc_imx233_ecc8_status0_handle,
        &soc_imx233_ecc8_status0_rs4ecc_dec_present,
        &soc_imx233_ecc8_status0_rs4ecc_enc_present,
        &soc_imx233_ecc8_status0_rs8ecc_dec_present,
        &soc_imx233_ecc8_status0_rs8ecc_enc_present,
        &soc_imx233_ecc8_status0_rsvd0,
        &soc_imx233_ecc8_status0_rsvd1,
        &soc_imx233_ecc8_status0_status_aux,
        &soc_imx233_ecc8_status0_uncorrectable,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload7 =
{
    "STATUS_PAYLOAD7",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload6 =
{
    "STATUS_PAYLOAD6",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload5 =
{
    "STATUS_PAYLOAD5",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload4 =
{
    "STATUS_PAYLOAD4",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload3 =
{
    "STATUS_PAYLOAD3",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload2 =
{
    "STATUS_PAYLOAD2",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload1 =
{
    "STATUS_PAYLOAD1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_status1_status_payload0 =
{
    "STATUS_PAYLOAD0",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_status1 =
{
    "HW_ECC8_STATUS1",
    0x80008020,
    0,
    8,
    {
        &soc_imx233_ecc8_status1_status_payload0,
        &soc_imx233_ecc8_status1_status_payload1,
        &soc_imx233_ecc8_status1_status_payload2,
        &soc_imx233_ecc8_status1_status_payload3,
        &soc_imx233_ecc8_status1_status_payload4,
        &soc_imx233_ecc8_status1_status_payload5,
        &soc_imx233_ecc8_status1_status_payload6,
        &soc_imx233_ecc8_status1_status_payload7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_rsrvd1 =
{
    "RSRVD1",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_debug_syndrome_symbol =
{
    "KES_DEBUG_SYNDROME_SYMBOL",
    16, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_debug_shift_synd =
{
    "KES_DEBUG_SHIFT_SYND",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_debug_payload_flag =
{
    "KES_DEBUG_PAYLOAD_FLAG",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_debug_mode4k =
{
    "KES_DEBUG_MODE4K",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_debug_kick =
{
    "KES_DEBUG_KICK",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_standalone =
{
    "KES_STANDALONE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_debug_step =
{
    "KES_DEBUG_STEP",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_kes_debug_stall =
{
    "KES_DEBUG_STALL",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_bm_kes_test_bypass =
{
    "BM_KES_TEST_BYPASS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_rsrvd0 =
{
    "RSRVD0",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_debug0_debug_reg_select =
{
    "DEBUG_REG_SELECT",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_debug0 =
{
    "HW_ECC8_DEBUG0",
    0x80008030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_imx233_ecc8_debug0_bm_kes_test_bypass,
        &soc_imx233_ecc8_debug0_debug_reg_select,
        &soc_imx233_ecc8_debug0_kes_debug_kick,
        &soc_imx233_ecc8_debug0_kes_debug_mode4k,
        &soc_imx233_ecc8_debug0_kes_debug_payload_flag,
        &soc_imx233_ecc8_debug0_kes_debug_shift_synd,
        &soc_imx233_ecc8_debug0_kes_debug_stall,
        &soc_imx233_ecc8_debug0_kes_debug_step,
        &soc_imx233_ecc8_debug0_kes_debug_syndrome_symbol,
        &soc_imx233_ecc8_debug0_kes_standalone,
        &soc_imx233_ecc8_debug0_rsrvd0,
        &soc_imx233_ecc8_debug0_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_dbgkesread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_dbgkesread =
{
    "HW_ECC8_DBGKESREAD",
    0x80008040,
    0,
    1,
    {
        &soc_imx233_ecc8_dbgkesread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_dbgcsferead_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_dbgcsferead =
{
    "HW_ECC8_DBGCSFEREAD",
    0x80008050,
    0,
    1,
    {
        &soc_imx233_ecc8_dbgcsferead_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_dbgsyndgenread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_dbgsyndgenread =
{
    "HW_ECC8_DBGSYNDGENREAD",
    0x80008060,
    0,
    1,
    {
        &soc_imx233_ecc8_dbgsyndgenread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_dbgahbmread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_dbgahbmread =
{
    "HW_ECC8_DBGAHBMREAD",
    0x80008070,
    0,
    1,
    {
        &soc_imx233_ecc8_dbgahbmread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_blockname_name =
{
    "NAME",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_blockname =
{
    "HW_ECC8_BLOCKNAME",
    0x80008080,
    0,
    1,
    {
        &soc_imx233_ecc8_blockname_name,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ecc8_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ecc8_version =
{
    "HW_ECC8_VERSION",
    0x800080a0,
    0,
    3,
    {
        &soc_imx233_ecc8_version_major,
        &soc_imx233_ecc8_version_minor,
        &soc_imx233_ecc8_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_trap_sr =
{
    "TRAP_SR",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_trap_init =
{
    "TRAP_INIT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_axi_depth =
{
    "AXI_DEPTH",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_dll_shift_reset =
{
    "DLL_SHIFT_RESET",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_dll_reset =
{
    "DLL_RESET",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_arb_mode =
{
    "ARB_MODE",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_rsvd3 =
{
    "RSVD3",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_port_priority_order =
{
    "PORT_PRIORITY_ORDER",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_rsvd2 =
{
    "RSVD2",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_priority_write_iter =
{
    "PRIORITY_WRITE_ITER",
    12, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_rsvd1 =
{
    "RSVD1",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_high_priority_write =
{
    "HIGH_PRIORITY_WRITE",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_rsvd0 =
{
    "RSVD0",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_mem_width =
{
    "MEM_WIDTH",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_write_protect =
{
    "WRITE_PROTECT",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_reset_out =
{
    "RESET_OUT",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ctrl_ce_select =
{
    "CE_SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_emi_ctrl =
{
    "HW_EMI_CTRL",
    0x80020000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    19,
    {
        &soc_imx233_emi_ctrl_arb_mode,
        &soc_imx233_emi_ctrl_axi_depth,
        &soc_imx233_emi_ctrl_ce_select,
        &soc_imx233_emi_ctrl_clkgate,
        &soc_imx233_emi_ctrl_dll_reset,
        &soc_imx233_emi_ctrl_dll_shift_reset,
        &soc_imx233_emi_ctrl_high_priority_write,
        &soc_imx233_emi_ctrl_mem_width,
        &soc_imx233_emi_ctrl_port_priority_order,
        &soc_imx233_emi_ctrl_priority_write_iter,
        &soc_imx233_emi_ctrl_reset_out,
        &soc_imx233_emi_ctrl_rsvd0,
        &soc_imx233_emi_ctrl_rsvd1,
        &soc_imx233_emi_ctrl_rsvd2,
        &soc_imx233_emi_ctrl_rsvd3,
        &soc_imx233_emi_ctrl_sftrst,
        &soc_imx233_emi_ctrl_trap_init,
        &soc_imx233_emi_ctrl_trap_sr,
        &soc_imx233_emi_ctrl_write_protect,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_stat_dram_present =
{
    "DRAM_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_stat_nor_present =
{
    "NOR_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_stat_large_dram_enabled =
{
    "LARGE_DRAM_ENABLED",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_stat_rsvd0 =
{
    "RSVD0",
    2, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_stat_dram_halted =
{
    "DRAM_HALTED",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_stat_nor_busy =
{
    "NOR_BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_emi_stat =
{
    "HW_EMI_STAT",
    0x80020010,
    0,
    6,
    {
        &soc_imx233_emi_stat_dram_halted,
        &soc_imx233_emi_stat_dram_present,
        &soc_imx233_emi_stat_large_dram_enabled,
        &soc_imx233_emi_stat_nor_busy,
        &soc_imx233_emi_stat_nor_present,
        &soc_imx233_emi_stat_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_rsvd4 =
{
    "RSVD4",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_thz =
{
    "THZ",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_rsvd2 =
{
    "RSVD2",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_tdh =
{
    "TDH",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_rsvd1 =
{
    "RSVD1",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_tds =
{
    "TDS",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_rsvd0 =
{
    "RSVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_time_tas =
{
    "TAS",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_emi_time =
{
    "HW_EMI_TIME",
    0x80020020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_emi_time_rsvd0,
        &soc_imx233_emi_time_rsvd1,
        &soc_imx233_emi_time_rsvd2,
        &soc_imx233_emi_time_rsvd4,
        &soc_imx233_emi_time_tas,
        &soc_imx233_emi_time_tdh,
        &soc_imx233_emi_time_tds,
        &soc_imx233_emi_time_thz,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_csr_rsvd1 =
{
    "RSVD1",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_csr_done =
{
    "DONE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_csr_start =
{
    "START",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_emi_ddr_test_mode_csr =
{
    "HW_EMI_DDR_TEST_MODE_CSR",
    0x80020030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_emi_ddr_test_mode_csr_done,
        &soc_imx233_emi_ddr_test_mode_csr_rsvd1,
        &soc_imx233_emi_ddr_test_mode_csr_start,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_debug_rsvd1 =
{
    "RSVD1",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_debug_nor_state =
{
    "NOR_STATE",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_emi_debug =
{
    "HW_EMI_DEBUG",
    0x80020080,
    0,
    2,
    {
        &soc_imx233_emi_debug_nor_state,
        &soc_imx233_emi_debug_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_status0_rsvd1 =
{
    "RSVD1",
    13, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_status0_addr0 =
{
    "ADDR0",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_emi_ddr_test_mode_status0 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS0",
    0x80020090,
    0,
    2,
    {
        &soc_imx233_emi_ddr_test_mode_status0_addr0,
        &soc_imx233_emi_ddr_test_mode_status0_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_status1_rsvd1 =
{
    "RSVD1",
    13, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_status1_addr1 =
{
    "ADDR1",
    0, 12
};

static struct hwemul_soc_reg_t soc_imx233_emi_ddr_test_mode_status1 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS1",
    0x800200a0,
    0,
    2,
    {
        &soc_imx233_emi_ddr_test_mode_status1_addr1,
        &soc_imx233_emi_ddr_test_mode_status1_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_status2_data0 =
{
    "DATA0",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_emi_ddr_test_mode_status2 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS2",
    0x800200b0,
    0,
    1,
    {
        &soc_imx233_emi_ddr_test_mode_status2_data0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_ddr_test_mode_status3_data1 =
{
    "DATA1",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_emi_ddr_test_mode_status3 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS3",
    0x800200c0,
    0,
    1,
    {
        &soc_imx233_emi_ddr_test_mode_status3_data1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_emi_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_emi_version =
{
    "HW_EMI_VERSION",
    0x800200f0,
    0,
    3,
    {
        &soc_imx233_emi_version_major,
        &soc_imx233_emi_version_minor,
        &soc_imx233_emi_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_dev_irq_en =
{
    "DEV_IRQ_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_timeout_irq_en =
{
    "TIMEOUT_IRQ_EN",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_udma =
{
    "UDMA",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_command_mode =
{
    "COMMAND_MODE",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_word_length =
{
    "WORD_LENGTH",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_lock_cs =
{
    "LOCK_CS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_cs =
{
    "CS",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_address =
{
    "ADDRESS",
    17, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_address_increment =
{
    "ADDRESS_INCREMENT",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_ctrl0 =
{
    "HW_GPMI_CTRL0",
    0x8000c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_imx233_gpmi_ctrl0_address,
        &soc_imx233_gpmi_ctrl0_address_increment,
        &soc_imx233_gpmi_ctrl0_clkgate,
        &soc_imx233_gpmi_ctrl0_command_mode,
        &soc_imx233_gpmi_ctrl0_cs,
        &soc_imx233_gpmi_ctrl0_dev_irq_en,
        &soc_imx233_gpmi_ctrl0_lock_cs,
        &soc_imx233_gpmi_ctrl0_run,
        &soc_imx233_gpmi_ctrl0_sftrst,
        &soc_imx233_gpmi_ctrl0_timeout_irq_en,
        &soc_imx233_gpmi_ctrl0_udma,
        &soc_imx233_gpmi_ctrl0_word_length,
        &soc_imx233_gpmi_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_compare_mask =
{
    "MASK",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_compare_reference =
{
    "REFERENCE",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_compare =
{
    "HW_GPMI_COMPARE",
    0x8000c010,
    0,
    2,
    {
        &soc_imx233_gpmi_compare_mask,
        &soc_imx233_gpmi_compare_reference,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_eccctrl_handle =
{
    "HANDLE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_eccctrl_rsvd2 =
{
    "RSVD2",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_eccctrl_ecc_cmd =
{
    "ECC_CMD",
    13, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_eccctrl_enable_ecc =
{
    "ENABLE_ECC",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_eccctrl_rsvd1 =
{
    "RSVD1",
    9, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_eccctrl_buffer_mask =
{
    "BUFFER_MASK",
    0, 8
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_eccctrl =
{
    "HW_GPMI_ECCCTRL",
    0x8000c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_gpmi_eccctrl_buffer_mask,
        &soc_imx233_gpmi_eccctrl_ecc_cmd,
        &soc_imx233_gpmi_eccctrl_enable_ecc,
        &soc_imx233_gpmi_eccctrl_handle,
        &soc_imx233_gpmi_eccctrl_rsvd1,
        &soc_imx233_gpmi_eccctrl_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ecccount_rsvd2 =
{
    "RSVD2",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ecccount_count =
{
    "COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_ecccount =
{
    "HW_GPMI_ECCCOUNT",
    0x8000c030,
    0,
    2,
    {
        &soc_imx233_gpmi_ecccount_count,
        &soc_imx233_gpmi_ecccount_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_payload_address =
{
    "ADDRESS",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_payload_rsvd0 =
{
    "RSVD0",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_payload =
{
    "HW_GPMI_PAYLOAD",
    0x8000c040,
    0,
    2,
    {
        &soc_imx233_gpmi_payload_address,
        &soc_imx233_gpmi_payload_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_auxiliary_address =
{
    "ADDRESS",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_auxiliary_rsvd0 =
{
    "RSVD0",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_auxiliary =
{
    "HW_GPMI_AUXILIARY",
    0x8000c050,
    0,
    2,
    {
        &soc_imx233_gpmi_auxiliary_address,
        &soc_imx233_gpmi_auxiliary_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_rsvd2 =
{
    "RSVD2",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_ce3_sel =
{
    "CE3_SEL",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_ce2_sel =
{
    "CE2_SEL",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_ce1_sel =
{
    "CE1_SEL",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_ce0_sel =
{
    "CE0_SEL",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_ganged_rdybusy =
{
    "GANGED_RDYBUSY",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_bch_mode =
{
    "BCH_MODE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_dll_enable =
{
    "DLL_ENABLE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_half_period =
{
    "HALF_PERIOD",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_rdn_delay =
{
    "RDN_DELAY",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_dma2ecc_mode =
{
    "DMA2ECC_MODE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_dev_irq =
{
    "DEV_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_timeout_irq =
{
    "TIMEOUT_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_burst_en =
{
    "BURST_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_abort_wait_for_ready3 =
{
    "ABORT_WAIT_FOR_READY3",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_abort_wait_for_ready2 =
{
    "ABORT_WAIT_FOR_READY2",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_abort_wait_for_ready1 =
{
    "ABORT_WAIT_FOR_READY1",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_abort_wait_for_ready0 =
{
    "ABORT_WAIT_FOR_READY0",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_dev_reset =
{
    "DEV_RESET",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_ata_irqrdy_polarity =
{
    "ATA_IRQRDY_POLARITY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_camera_mode =
{
    "CAMERA_MODE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_ctrl1_gpmi_mode =
{
    "GPMI_MODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_ctrl1 =
{
    "HW_GPMI_CTRL1",
    0x8000c060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    22,
    {
        &soc_imx233_gpmi_ctrl1_abort_wait_for_ready0,
        &soc_imx233_gpmi_ctrl1_abort_wait_for_ready1,
        &soc_imx233_gpmi_ctrl1_abort_wait_for_ready2,
        &soc_imx233_gpmi_ctrl1_abort_wait_for_ready3,
        &soc_imx233_gpmi_ctrl1_ata_irqrdy_polarity,
        &soc_imx233_gpmi_ctrl1_bch_mode,
        &soc_imx233_gpmi_ctrl1_burst_en,
        &soc_imx233_gpmi_ctrl1_camera_mode,
        &soc_imx233_gpmi_ctrl1_ce0_sel,
        &soc_imx233_gpmi_ctrl1_ce1_sel,
        &soc_imx233_gpmi_ctrl1_ce2_sel,
        &soc_imx233_gpmi_ctrl1_ce3_sel,
        &soc_imx233_gpmi_ctrl1_dev_irq,
        &soc_imx233_gpmi_ctrl1_dev_reset,
        &soc_imx233_gpmi_ctrl1_dll_enable,
        &soc_imx233_gpmi_ctrl1_dma2ecc_mode,
        &soc_imx233_gpmi_ctrl1_ganged_rdybusy,
        &soc_imx233_gpmi_ctrl1_gpmi_mode,
        &soc_imx233_gpmi_ctrl1_half_period,
        &soc_imx233_gpmi_ctrl1_rdn_delay,
        &soc_imx233_gpmi_ctrl1_rsvd2,
        &soc_imx233_gpmi_ctrl1_timeout_irq,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing0_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing0_address_setup =
{
    "ADDRESS_SETUP",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing0_data_hold =
{
    "DATA_HOLD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing0_data_setup =
{
    "DATA_SETUP",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_timing0 =
{
    "HW_GPMI_TIMING0",
    0x8000c070,
    0,
    4,
    {
        &soc_imx233_gpmi_timing0_address_setup,
        &soc_imx233_gpmi_timing0_data_hold,
        &soc_imx233_gpmi_timing0_data_setup,
        &soc_imx233_gpmi_timing0_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing1_device_busy_timeout =
{
    "DEVICE_BUSY_TIMEOUT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing1_rsvd1 =
{
    "RSVD1",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_timing1 =
{
    "HW_GPMI_TIMING1",
    0x8000c080,
    0,
    2,
    {
        &soc_imx233_gpmi_timing1_device_busy_timeout,
        &soc_imx233_gpmi_timing1_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing2_udma_trp =
{
    "UDMA_TRP",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing2_udma_env =
{
    "UDMA_ENV",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing2_udma_hold =
{
    "UDMA_HOLD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_timing2_udma_setup =
{
    "UDMA_SETUP",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_timing2 =
{
    "HW_GPMI_TIMING2",
    0x8000c090,
    0,
    4,
    {
        &soc_imx233_gpmi_timing2_udma_env,
        &soc_imx233_gpmi_timing2_udma_hold,
        &soc_imx233_gpmi_timing2_udma_setup,
        &soc_imx233_gpmi_timing2_udma_trp,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_data =
{
    "HW_GPMI_DATA",
    0x8000c0a0,
    0,
    1,
    {
        &soc_imx233_gpmi_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_rsvd1 =
{
    "RSVD1",
    12, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_rdy_timeout =
{
    "RDY_TIMEOUT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_ata_irq =
{
    "ATA_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_invalid_buffer_mask =
{
    "INVALID_BUFFER_MASK",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_fifo_empty =
{
    "FIFO_EMPTY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_fifo_full =
{
    "FIFO_FULL",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_dev3_error =
{
    "DEV3_ERROR",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_dev2_error =
{
    "DEV2_ERROR",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_dev1_error =
{
    "DEV1_ERROR",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_stat_dev0_error =
{
    "DEV0_ERROR",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_stat =
{
    "HW_GPMI_STAT",
    0x8000c0b0,
    0,
    11,
    {
        &soc_imx233_gpmi_stat_ata_irq,
        &soc_imx233_gpmi_stat_dev0_error,
        &soc_imx233_gpmi_stat_dev1_error,
        &soc_imx233_gpmi_stat_dev2_error,
        &soc_imx233_gpmi_stat_dev3_error,
        &soc_imx233_gpmi_stat_fifo_empty,
        &soc_imx233_gpmi_stat_fifo_full,
        &soc_imx233_gpmi_stat_invalid_buffer_mask,
        &soc_imx233_gpmi_stat_present,
        &soc_imx233_gpmi_stat_rdy_timeout,
        &soc_imx233_gpmi_stat_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_ready3 =
{
    "READY3",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_ready2 =
{
    "READY2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_ready1 =
{
    "READY1",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_ready0 =
{
    "READY0",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_wait_for_ready_end3 =
{
    "WAIT_FOR_READY_END3",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_wait_for_ready_end2 =
{
    "WAIT_FOR_READY_END2",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_wait_for_ready_end1 =
{
    "WAIT_FOR_READY_END1",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_wait_for_ready_end0 =
{
    "WAIT_FOR_READY_END0",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_sense3 =
{
    "SENSE3",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_sense2 =
{
    "SENSE2",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_sense1 =
{
    "SENSE1",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_sense0 =
{
    "SENSE0",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_dmareq3 =
{
    "DMAREQ3",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_dmareq2 =
{
    "DMAREQ2",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_dmareq1 =
{
    "DMAREQ1",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_dmareq0 =
{
    "DMAREQ0",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_cmd_end =
{
    "CMD_END",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_udma_state =
{
    "UDMA_STATE",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_busy =
{
    "BUSY",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_pin_state =
{
    "PIN_STATE",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug_main_state =
{
    "MAIN_STATE",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_debug =
{
    "HW_GPMI_DEBUG",
    0x8000c0c0,
    0,
    21,
    {
        &soc_imx233_gpmi_debug_busy,
        &soc_imx233_gpmi_debug_cmd_end,
        &soc_imx233_gpmi_debug_dmareq0,
        &soc_imx233_gpmi_debug_dmareq1,
        &soc_imx233_gpmi_debug_dmareq2,
        &soc_imx233_gpmi_debug_dmareq3,
        &soc_imx233_gpmi_debug_main_state,
        &soc_imx233_gpmi_debug_pin_state,
        &soc_imx233_gpmi_debug_ready0,
        &soc_imx233_gpmi_debug_ready1,
        &soc_imx233_gpmi_debug_ready2,
        &soc_imx233_gpmi_debug_ready3,
        &soc_imx233_gpmi_debug_sense0,
        &soc_imx233_gpmi_debug_sense1,
        &soc_imx233_gpmi_debug_sense2,
        &soc_imx233_gpmi_debug_sense3,
        &soc_imx233_gpmi_debug_udma_state,
        &soc_imx233_gpmi_debug_wait_for_ready_end0,
        &soc_imx233_gpmi_debug_wait_for_ready_end1,
        &soc_imx233_gpmi_debug_wait_for_ready_end2,
        &soc_imx233_gpmi_debug_wait_for_ready_end3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_version =
{
    "HW_GPMI_VERSION",
    0x8000c0d0,
    0,
    3,
    {
        &soc_imx233_gpmi_version_major,
        &soc_imx233_gpmi_version_minor,
        &soc_imx233_gpmi_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_rsvd1 =
{
    "RSVD1",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_synd2gpmi_be =
{
    "SYND2GPMI_BE",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_gpmi2synd_valid =
{
    "GPMI2SYND_VALID",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_gpmi2synd_ready =
{
    "GPMI2SYND_READY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_synd2gpmi_valid =
{
    "SYND2GPMI_VALID",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_synd2gpmi_ready =
{
    "SYND2GPMI_READY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_view_delayed_rdn =
{
    "VIEW_DELAYED_RDN",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_update_window =
{
    "UPDATE_WINDOW",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug2_rdn_tap =
{
    "RDN_TAP",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_debug2 =
{
    "HW_GPMI_DEBUG2",
    0x8000c0e0,
    0,
    9,
    {
        &soc_imx233_gpmi_debug2_gpmi2synd_ready,
        &soc_imx233_gpmi_debug2_gpmi2synd_valid,
        &soc_imx233_gpmi_debug2_rdn_tap,
        &soc_imx233_gpmi_debug2_rsvd1,
        &soc_imx233_gpmi_debug2_synd2gpmi_be,
        &soc_imx233_gpmi_debug2_synd2gpmi_ready,
        &soc_imx233_gpmi_debug2_synd2gpmi_valid,
        &soc_imx233_gpmi_debug2_update_window,
        &soc_imx233_gpmi_debug2_view_delayed_rdn,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug3_apb_word_cntr =
{
    "APB_WORD_CNTR",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_gpmi_debug3_dev_word_cntr =
{
    "DEV_WORD_CNTR",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_gpmi_debug3 =
{
    "HW_GPMI_DEBUG3",
    0x8000c0f0,
    0,
    2,
    {
        &soc_imx233_gpmi_debug3_apb_word_cntr,
        &soc_imx233_gpmi_debug3_dev_word_cntr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_rsvd1 =
{
    "RSVD1",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_pre_ack =
{
    "PRE_ACK",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_acknowledge =
{
    "ACKNOWLEDGE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_send_nak_on_last =
{
    "SEND_NAK_ON_LAST",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_pio_mode =
{
    "PIO_MODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_multi_master =
{
    "MULTI_MASTER",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_clock_held =
{
    "CLOCK_HELD",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_retain_clock =
{
    "RETAIN_CLOCK",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_post_send_stop =
{
    "POST_SEND_STOP",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_pre_send_start =
{
    "PRE_SEND_START",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_slave_address_enable =
{
    "SLAVE_ADDRESS_ENABLE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_master_mode =
{
    "MASTER_MODE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_direction =
{
    "DIRECTION",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_i2c_ctrl0 =
{
    "HW_I2C_CTRL0",
    0x80058000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    17,
    {
        &soc_imx233_i2c_ctrl0_acknowledge,
        &soc_imx233_i2c_ctrl0_clkgate,
        &soc_imx233_i2c_ctrl0_clock_held,
        &soc_imx233_i2c_ctrl0_direction,
        &soc_imx233_i2c_ctrl0_master_mode,
        &soc_imx233_i2c_ctrl0_multi_master,
        &soc_imx233_i2c_ctrl0_pio_mode,
        &soc_imx233_i2c_ctrl0_post_send_stop,
        &soc_imx233_i2c_ctrl0_pre_ack,
        &soc_imx233_i2c_ctrl0_pre_send_start,
        &soc_imx233_i2c_ctrl0_retain_clock,
        &soc_imx233_i2c_ctrl0_rsvd1,
        &soc_imx233_i2c_ctrl0_run,
        &soc_imx233_i2c_ctrl0_send_nak_on_last,
        &soc_imx233_i2c_ctrl0_sftrst,
        &soc_imx233_i2c_ctrl0_slave_address_enable,
        &soc_imx233_i2c_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing0_rsvd2 =
{
    "RSVD2",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing0_high_count =
{
    "HIGH_COUNT",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing0_rsvd1 =
{
    "RSVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing0_rcv_count =
{
    "RCV_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_i2c_timing0 =
{
    "HW_I2C_TIMING0",
    0x80058010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_i2c_timing0_high_count,
        &soc_imx233_i2c_timing0_rcv_count,
        &soc_imx233_i2c_timing0_rsvd1,
        &soc_imx233_i2c_timing0_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing1_rsvd2 =
{
    "RSVD2",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing1_low_count =
{
    "LOW_COUNT",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing1_rsvd1 =
{
    "RSVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing1_xmit_count =
{
    "XMIT_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_i2c_timing1 =
{
    "HW_I2C_TIMING1",
    0x80058020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_i2c_timing1_low_count,
        &soc_imx233_i2c_timing1_rsvd1,
        &soc_imx233_i2c_timing1_rsvd2,
        &soc_imx233_i2c_timing1_xmit_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing2_rsvd2 =
{
    "RSVD2",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing2_bus_free =
{
    "BUS_FREE",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing2_rsvd1 =
{
    "RSVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_timing2_leadin_count =
{
    "LEADIN_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_i2c_timing2 =
{
    "HW_I2C_TIMING2",
    0x80058030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_i2c_timing2_bus_free,
        &soc_imx233_i2c_timing2_leadin_count,
        &soc_imx233_i2c_timing2_rsvd1,
        &soc_imx233_i2c_timing2_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_rsvd1 =
{
    "RSVD1",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_clr_got_a_nak =
{
    "CLR_GOT_A_NAK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_ack_mode =
{
    "ACK_MODE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_force_data_idle =
{
    "FORCE_DATA_IDLE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_force_clk_idle =
{
    "FORCE_CLK_IDLE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_bcast_slave_en =
{
    "BCAST_SLAVE_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_slave_address_byte =
{
    "SLAVE_ADDRESS_BYTE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_bus_free_irq_en =
{
    "BUS_FREE_IRQ_EN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_data_engine_cmplt_irq_en =
{
    "DATA_ENGINE_CMPLT_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_no_slave_ack_irq_en =
{
    "NO_SLAVE_ACK_IRQ_EN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_oversize_xfer_term_irq_en =
{
    "OVERSIZE_XFER_TERM_IRQ_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_early_term_irq_en =
{
    "EARLY_TERM_IRQ_EN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_master_loss_irq_en =
{
    "MASTER_LOSS_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_slave_stop_irq_en =
{
    "SLAVE_STOP_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_slave_irq_en =
{
    "SLAVE_IRQ_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_bus_free_irq =
{
    "BUS_FREE_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_data_engine_cmplt_irq =
{
    "DATA_ENGINE_CMPLT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_no_slave_ack_irq =
{
    "NO_SLAVE_ACK_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_oversize_xfer_term_irq =
{
    "OVERSIZE_XFER_TERM_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_early_term_irq =
{
    "EARLY_TERM_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_master_loss_irq =
{
    "MASTER_LOSS_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_slave_stop_irq =
{
    "SLAVE_STOP_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_ctrl1_slave_irq =
{
    "SLAVE_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_i2c_ctrl1 =
{
    "HW_I2C_CTRL1",
    0x80058040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    23,
    {
        &soc_imx233_i2c_ctrl1_ack_mode,
        &soc_imx233_i2c_ctrl1_bcast_slave_en,
        &soc_imx233_i2c_ctrl1_bus_free_irq,
        &soc_imx233_i2c_ctrl1_bus_free_irq_en,
        &soc_imx233_i2c_ctrl1_clr_got_a_nak,
        &soc_imx233_i2c_ctrl1_data_engine_cmplt_irq,
        &soc_imx233_i2c_ctrl1_data_engine_cmplt_irq_en,
        &soc_imx233_i2c_ctrl1_early_term_irq,
        &soc_imx233_i2c_ctrl1_early_term_irq_en,
        &soc_imx233_i2c_ctrl1_force_clk_idle,
        &soc_imx233_i2c_ctrl1_force_data_idle,
        &soc_imx233_i2c_ctrl1_master_loss_irq,
        &soc_imx233_i2c_ctrl1_master_loss_irq_en,
        &soc_imx233_i2c_ctrl1_no_slave_ack_irq,
        &soc_imx233_i2c_ctrl1_no_slave_ack_irq_en,
        &soc_imx233_i2c_ctrl1_oversize_xfer_term_irq,
        &soc_imx233_i2c_ctrl1_oversize_xfer_term_irq_en,
        &soc_imx233_i2c_ctrl1_rsvd1,
        &soc_imx233_i2c_ctrl1_slave_address_byte,
        &soc_imx233_i2c_ctrl1_slave_irq,
        &soc_imx233_i2c_ctrl1_slave_irq_en,
        &soc_imx233_i2c_ctrl1_slave_stop_irq,
        &soc_imx233_i2c_ctrl1_slave_stop_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_master_present =
{
    "MASTER_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_slave_present =
{
    "SLAVE_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_any_enabled_irq =
{
    "ANY_ENABLED_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_got_a_nak =
{
    "GOT_A_NAK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_rsvd1 =
{
    "RSVD1",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_rcvd_slave_addr =
{
    "RCVD_SLAVE_ADDR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_slave_addr_eq_zero =
{
    "SLAVE_ADDR_EQ_ZERO",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_slave_found =
{
    "SLAVE_FOUND",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_slave_searching =
{
    "SLAVE_SEARCHING",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_data_engine_dma_wait =
{
    "DATA_ENGINE_DMA_WAIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_bus_busy =
{
    "BUS_BUSY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_clk_gen_busy =
{
    "CLK_GEN_BUSY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_data_engine_busy =
{
    "DATA_ENGINE_BUSY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_slave_busy =
{
    "SLAVE_BUSY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_bus_free_irq_summary =
{
    "BUS_FREE_IRQ_SUMMARY",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_data_engine_cmplt_irq_summary =
{
    "DATA_ENGINE_CMPLT_IRQ_SUMMARY",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_no_slave_ack_irq_summary =
{
    "NO_SLAVE_ACK_IRQ_SUMMARY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_oversize_xfer_term_irq_summary =
{
    "OVERSIZE_XFER_TERM_IRQ_SUMMARY",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_early_term_irq_summary =
{
    "EARLY_TERM_IRQ_SUMMARY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_master_loss_irq_summary =
{
    "MASTER_LOSS_IRQ_SUMMARY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_slave_stop_irq_summary =
{
    "SLAVE_STOP_IRQ_SUMMARY",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_stat_slave_irq_summary =
{
    "SLAVE_IRQ_SUMMARY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_i2c_stat =
{
    "HW_I2C_STAT",
    0x80058050,
    0,
    22,
    {
        &soc_imx233_i2c_stat_any_enabled_irq,
        &soc_imx233_i2c_stat_bus_busy,
        &soc_imx233_i2c_stat_bus_free_irq_summary,
        &soc_imx233_i2c_stat_clk_gen_busy,
        &soc_imx233_i2c_stat_data_engine_busy,
        &soc_imx233_i2c_stat_data_engine_cmplt_irq_summary,
        &soc_imx233_i2c_stat_data_engine_dma_wait,
        &soc_imx233_i2c_stat_early_term_irq_summary,
        &soc_imx233_i2c_stat_got_a_nak,
        &soc_imx233_i2c_stat_master_loss_irq_summary,
        &soc_imx233_i2c_stat_master_present,
        &soc_imx233_i2c_stat_no_slave_ack_irq_summary,
        &soc_imx233_i2c_stat_oversize_xfer_term_irq_summary,
        &soc_imx233_i2c_stat_rcvd_slave_addr,
        &soc_imx233_i2c_stat_rsvd1,
        &soc_imx233_i2c_stat_slave_addr_eq_zero,
        &soc_imx233_i2c_stat_slave_busy,
        &soc_imx233_i2c_stat_slave_found,
        &soc_imx233_i2c_stat_slave_irq_summary,
        &soc_imx233_i2c_stat_slave_present,
        &soc_imx233_i2c_stat_slave_searching,
        &soc_imx233_i2c_stat_slave_stop_irq_summary,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_i2c_data =
{
    "HW_I2C_DATA",
    0x80058060,
    0,
    1,
    {
        &soc_imx233_i2c_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_dmareq =
{
    "DMAREQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_dmaendcmd =
{
    "DMAENDCMD",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_dmakick =
{
    "DMAKICK",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_dmaterminate =
{
    "DMATERMINATE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_tbd =
{
    "TBD",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_dma_state =
{
    "DMA_STATE",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_start_toggle =
{
    "START_TOGGLE",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_stop_toggle =
{
    "STOP_TOGGLE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_grab_toggle =
{
    "GRAB_TOGGLE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_change_toggle =
{
    "CHANGE_TOGGLE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_testmode =
{
    "TESTMODE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_slave_hold_clk =
{
    "SLAVE_HOLD_CLK",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug0_slave_state =
{
    "SLAVE_STATE",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_i2c_debug0 =
{
    "HW_I2C_DEBUG0",
    0x80058070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_imx233_i2c_debug0_change_toggle,
        &soc_imx233_i2c_debug0_dma_state,
        &soc_imx233_i2c_debug0_dmaendcmd,
        &soc_imx233_i2c_debug0_dmakick,
        &soc_imx233_i2c_debug0_dmareq,
        &soc_imx233_i2c_debug0_dmaterminate,
        &soc_imx233_i2c_debug0_grab_toggle,
        &soc_imx233_i2c_debug0_slave_hold_clk,
        &soc_imx233_i2c_debug0_slave_state,
        &soc_imx233_i2c_debug0_start_toggle,
        &soc_imx233_i2c_debug0_stop_toggle,
        &soc_imx233_i2c_debug0_tbd,
        &soc_imx233_i2c_debug0_testmode,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_i2c_clk_in =
{
    "I2C_CLK_IN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_i2c_data_in =
{
    "I2C_DATA_IN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_rsvd4 =
{
    "RSVD4",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_dma_byte_enables =
{
    "DMA_BYTE_ENABLES",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_clk_gen_state =
{
    "CLK_GEN_STATE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_rsvd2 =
{
    "RSVD2",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_lst_mode =
{
    "LST_MODE",
    9, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_local_slave_test =
{
    "LOCAL_SLAVE_TEST",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_rsvd1 =
{
    "RSVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_force_clk_on =
{
    "FORCE_CLK_ON",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_force_arb_loss =
{
    "FORCE_ARB_LOSS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_force_rcv_ack =
{
    "FORCE_RCV_ACK",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_force_i2c_data_oe =
{
    "FORCE_I2C_DATA_OE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_debug1_force_i2c_clk_oe =
{
    "FORCE_I2C_CLK_OE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_i2c_debug1 =
{
    "HW_I2C_DEBUG1",
    0x80058080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_i2c_debug1_clk_gen_state,
        &soc_imx233_i2c_debug1_dma_byte_enables,
        &soc_imx233_i2c_debug1_force_arb_loss,
        &soc_imx233_i2c_debug1_force_clk_on,
        &soc_imx233_i2c_debug1_force_i2c_clk_oe,
        &soc_imx233_i2c_debug1_force_i2c_data_oe,
        &soc_imx233_i2c_debug1_force_rcv_ack,
        &soc_imx233_i2c_debug1_i2c_clk_in,
        &soc_imx233_i2c_debug1_i2c_data_in,
        &soc_imx233_i2c_debug1_local_slave_test,
        &soc_imx233_i2c_debug1_lst_mode,
        &soc_imx233_i2c_debug1_rsvd1,
        &soc_imx233_i2c_debug1_rsvd2,
        &soc_imx233_i2c_debug1_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_i2c_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_i2c_version =
{
    "HW_I2C_VERSION",
    0x80058090,
    0,
    3,
    {
        &soc_imx233_i2c_version_major,
        &soc_imx233_i2c_version_minor,
        &soc_imx233_i2c_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_vector_irqvector =
{
    "IRQVECTOR",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_vector_rsrvd1 =
{
    "RSRVD1",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_icoll_vector =
{
    "HW_ICOLL_VECTOR",
    0x80000000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_icoll_vector_irqvector,
        &soc_imx233_icoll_vector_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_levelack_rsrvd1 =
{
    "RSRVD1",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_levelack_irqlevelack =
{
    "IRQLEVELACK",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_icoll_levelack =
{
    "HW_ICOLL_LEVELACK",
    0x80000010,
    0,
    2,
    {
        &soc_imx233_icoll_levelack_irqlevelack,
        &soc_imx233_icoll_levelack_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_rsrvd3 =
{
    "RSRVD3",
    24, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_vector_pitch =
{
    "VECTOR_PITCH",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_bypass_fsm =
{
    "BYPASS_FSM",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_no_nesting =
{
    "NO_NESTING",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_arm_rse_mode =
{
    "ARM_RSE_MODE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_fiq_final_enable =
{
    "FIQ_FINAL_ENABLE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_irq_final_enable =
{
    "IRQ_FINAL_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_ctrl_rsrvd1 =
{
    "RSRVD1",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_icoll_ctrl =
{
    "HW_ICOLL_CTRL",
    0x80000020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_icoll_ctrl_arm_rse_mode,
        &soc_imx233_icoll_ctrl_bypass_fsm,
        &soc_imx233_icoll_ctrl_clkgate,
        &soc_imx233_icoll_ctrl_fiq_final_enable,
        &soc_imx233_icoll_ctrl_irq_final_enable,
        &soc_imx233_icoll_ctrl_no_nesting,
        &soc_imx233_icoll_ctrl_rsrvd1,
        &soc_imx233_icoll_ctrl_rsrvd3,
        &soc_imx233_icoll_ctrl_sftrst,
        &soc_imx233_icoll_ctrl_vector_pitch,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_vbase_table_address =
{
    "TABLE_ADDRESS",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_vbase_rsrvd1 =
{
    "RSRVD1",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_icoll_vbase =
{
    "HW_ICOLL_VBASE",
    0x80000040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_icoll_vbase_rsrvd1,
        &soc_imx233_icoll_vbase_table_address,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_stat_rsrvd1 =
{
    "RSRVD1",
    7, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_stat_vector_number =
{
    "VECTOR_NUMBER",
    0, 6
};

static struct hwemul_soc_reg_t soc_imx233_icoll_stat =
{
    "HW_ICOLL_STAT",
    0x80000070,
    0,
    2,
    {
        &soc_imx233_icoll_stat_rsrvd1,
        &soc_imx233_icoll_stat_vector_number,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_inservice =
{
    "INSERVICE",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_level_requests =
{
    "LEVEL_REQUESTS",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_requests_by_level =
{
    "REQUESTS_BY_LEVEL",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_rsrvd2 =
{
    "RSRVD2",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_fiq =
{
    "FIQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_irq =
{
    "IRQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_debug_vector_fsm =
{
    "VECTOR_FSM",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_icoll_debug =
{
    "HW_ICOLL_DEBUG",
    0x80001120,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_icoll_debug_fiq,
        &soc_imx233_icoll_debug_inservice,
        &soc_imx233_icoll_debug_irq,
        &soc_imx233_icoll_debug_level_requests,
        &soc_imx233_icoll_debug_requests_by_level,
        &soc_imx233_icoll_debug_rsrvd1,
        &soc_imx233_icoll_debug_rsrvd2,
        &soc_imx233_icoll_debug_vector_fsm,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_dbgread0_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_icoll_dbgread0 =
{
    "HW_ICOLL_DBGREAD0",
    0x80001130,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_icoll_dbgread0_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_dbgread1_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_icoll_dbgread1 =
{
    "HW_ICOLL_DBGREAD1",
    0x80001140,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_icoll_dbgread1_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_dbgflag_rsrvd1 =
{
    "RSRVD1",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_dbgflag_flag =
{
    "FLAG",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_icoll_dbgflag =
{
    "HW_ICOLL_DBGFLAG",
    0x80001150,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_icoll_dbgflag_flag,
        &soc_imx233_icoll_dbgflag_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_icoll_version =
{
    "HW_ICOLL_VERSION",
    0x800011e0,
    0,
    3,
    {
        &soc_imx233_icoll_version_major,
        &soc_imx233_icoll_version_minor,
        &soc_imx233_icoll_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_rawn_raw_irqs =
{
    "RAW_IRQS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_icoll_raw0 =
{
    "HW_ICOLL_RAW0",
    0x800000a0,
    0,
    1,
    {
        &soc_imx233_icoll_rawn_raw_irqs,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_raw1 =
{
    "HW_ICOLL_RAW1",
    0x800000b0,
    0,
    1,
    {
        &soc_imx233_icoll_rawn_raw_irqs,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_raw2 =
{
    "HW_ICOLL_RAW2",
    0x800000c0,
    0,
    1,
    {
        &soc_imx233_icoll_rawn_raw_irqs,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_raw3 =
{
    "HW_ICOLL_RAW3",
    0x800000d0,
    0,
    1,
    {
        &soc_imx233_icoll_rawn_raw_irqs,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_interruptn_rsrvd1 =
{
    "RSRVD1",
    5, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_interruptn_enfiq =
{
    "ENFIQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_interruptn_softirq =
{
    "SOFTIRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_interruptn_enable =
{
    "ENABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_interruptn_priority =
{
    "PRIORITY",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt0 =
{
    "HW_ICOLL_INTERRUPT0",
    0x80000120,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt1 =
{
    "HW_ICOLL_INTERRUPT1",
    0x80000130,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt2 =
{
    "HW_ICOLL_INTERRUPT2",
    0x80000140,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt3 =
{
    "HW_ICOLL_INTERRUPT3",
    0x80000150,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt4 =
{
    "HW_ICOLL_INTERRUPT4",
    0x80000160,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt5 =
{
    "HW_ICOLL_INTERRUPT5",
    0x80000170,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt6 =
{
    "HW_ICOLL_INTERRUPT6",
    0x80000180,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt7 =
{
    "HW_ICOLL_INTERRUPT7",
    0x80000190,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt8 =
{
    "HW_ICOLL_INTERRUPT8",
    0x800001a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt9 =
{
    "HW_ICOLL_INTERRUPT9",
    0x800001b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt10 =
{
    "HW_ICOLL_INTERRUPT10",
    0x800001c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt11 =
{
    "HW_ICOLL_INTERRUPT11",
    0x800001d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt12 =
{
    "HW_ICOLL_INTERRUPT12",
    0x800001e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt13 =
{
    "HW_ICOLL_INTERRUPT13",
    0x800001f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt14 =
{
    "HW_ICOLL_INTERRUPT14",
    0x80000200,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt15 =
{
    "HW_ICOLL_INTERRUPT15",
    0x80000210,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt16 =
{
    "HW_ICOLL_INTERRUPT16",
    0x80000220,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt17 =
{
    "HW_ICOLL_INTERRUPT17",
    0x80000230,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt18 =
{
    "HW_ICOLL_INTERRUPT18",
    0x80000240,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt19 =
{
    "HW_ICOLL_INTERRUPT19",
    0x80000250,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt20 =
{
    "HW_ICOLL_INTERRUPT20",
    0x80000260,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt21 =
{
    "HW_ICOLL_INTERRUPT21",
    0x80000270,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt22 =
{
    "HW_ICOLL_INTERRUPT22",
    0x80000280,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt23 =
{
    "HW_ICOLL_INTERRUPT23",
    0x80000290,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt24 =
{
    "HW_ICOLL_INTERRUPT24",
    0x800002a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt25 =
{
    "HW_ICOLL_INTERRUPT25",
    0x800002b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt26 =
{
    "HW_ICOLL_INTERRUPT26",
    0x800002c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt27 =
{
    "HW_ICOLL_INTERRUPT27",
    0x800002d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt28 =
{
    "HW_ICOLL_INTERRUPT28",
    0x800002e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt29 =
{
    "HW_ICOLL_INTERRUPT29",
    0x800002f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt30 =
{
    "HW_ICOLL_INTERRUPT30",
    0x80000300,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt31 =
{
    "HW_ICOLL_INTERRUPT31",
    0x80000310,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt32 =
{
    "HW_ICOLL_INTERRUPT32",
    0x80000320,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt33 =
{
    "HW_ICOLL_INTERRUPT33",
    0x80000330,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt34 =
{
    "HW_ICOLL_INTERRUPT34",
    0x80000340,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt35 =
{
    "HW_ICOLL_INTERRUPT35",
    0x80000350,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt36 =
{
    "HW_ICOLL_INTERRUPT36",
    0x80000360,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt37 =
{
    "HW_ICOLL_INTERRUPT37",
    0x80000370,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt38 =
{
    "HW_ICOLL_INTERRUPT38",
    0x80000380,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt39 =
{
    "HW_ICOLL_INTERRUPT39",
    0x80000390,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt40 =
{
    "HW_ICOLL_INTERRUPT40",
    0x800003a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt41 =
{
    "HW_ICOLL_INTERRUPT41",
    0x800003b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt42 =
{
    "HW_ICOLL_INTERRUPT42",
    0x800003c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt43 =
{
    "HW_ICOLL_INTERRUPT43",
    0x800003d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt44 =
{
    "HW_ICOLL_INTERRUPT44",
    0x800003e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt45 =
{
    "HW_ICOLL_INTERRUPT45",
    0x800003f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt46 =
{
    "HW_ICOLL_INTERRUPT46",
    0x80000400,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt47 =
{
    "HW_ICOLL_INTERRUPT47",
    0x80000410,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt48 =
{
    "HW_ICOLL_INTERRUPT48",
    0x80000420,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt49 =
{
    "HW_ICOLL_INTERRUPT49",
    0x80000430,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt50 =
{
    "HW_ICOLL_INTERRUPT50",
    0x80000440,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt51 =
{
    "HW_ICOLL_INTERRUPT51",
    0x80000450,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt52 =
{
    "HW_ICOLL_INTERRUPT52",
    0x80000460,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt53 =
{
    "HW_ICOLL_INTERRUPT53",
    0x80000470,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt54 =
{
    "HW_ICOLL_INTERRUPT54",
    0x80000480,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt55 =
{
    "HW_ICOLL_INTERRUPT55",
    0x80000490,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt56 =
{
    "HW_ICOLL_INTERRUPT56",
    0x800004a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt57 =
{
    "HW_ICOLL_INTERRUPT57",
    0x800004b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt58 =
{
    "HW_ICOLL_INTERRUPT58",
    0x800004c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt59 =
{
    "HW_ICOLL_INTERRUPT59",
    0x800004d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt60 =
{
    "HW_ICOLL_INTERRUPT60",
    0x800004e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt61 =
{
    "HW_ICOLL_INTERRUPT61",
    0x800004f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt62 =
{
    "HW_ICOLL_INTERRUPT62",
    0x80000500,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt63 =
{
    "HW_ICOLL_INTERRUPT63",
    0x80000510,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt64 =
{
    "HW_ICOLL_INTERRUPT64",
    0x80000520,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt65 =
{
    "HW_ICOLL_INTERRUPT65",
    0x80000530,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt66 =
{
    "HW_ICOLL_INTERRUPT66",
    0x80000540,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt67 =
{
    "HW_ICOLL_INTERRUPT67",
    0x80000550,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt68 =
{
    "HW_ICOLL_INTERRUPT68",
    0x80000560,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt69 =
{
    "HW_ICOLL_INTERRUPT69",
    0x80000570,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt70 =
{
    "HW_ICOLL_INTERRUPT70",
    0x80000580,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt71 =
{
    "HW_ICOLL_INTERRUPT71",
    0x80000590,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt72 =
{
    "HW_ICOLL_INTERRUPT72",
    0x800005a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt73 =
{
    "HW_ICOLL_INTERRUPT73",
    0x800005b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt74 =
{
    "HW_ICOLL_INTERRUPT74",
    0x800005c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt75 =
{
    "HW_ICOLL_INTERRUPT75",
    0x800005d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt76 =
{
    "HW_ICOLL_INTERRUPT76",
    0x800005e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt77 =
{
    "HW_ICOLL_INTERRUPT77",
    0x800005f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt78 =
{
    "HW_ICOLL_INTERRUPT78",
    0x80000600,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt79 =
{
    "HW_ICOLL_INTERRUPT79",
    0x80000610,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt80 =
{
    "HW_ICOLL_INTERRUPT80",
    0x80000620,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt81 =
{
    "HW_ICOLL_INTERRUPT81",
    0x80000630,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt82 =
{
    "HW_ICOLL_INTERRUPT82",
    0x80000640,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt83 =
{
    "HW_ICOLL_INTERRUPT83",
    0x80000650,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt84 =
{
    "HW_ICOLL_INTERRUPT84",
    0x80000660,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt85 =
{
    "HW_ICOLL_INTERRUPT85",
    0x80000670,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt86 =
{
    "HW_ICOLL_INTERRUPT86",
    0x80000680,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt87 =
{
    "HW_ICOLL_INTERRUPT87",
    0x80000690,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt88 =
{
    "HW_ICOLL_INTERRUPT88",
    0x800006a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt89 =
{
    "HW_ICOLL_INTERRUPT89",
    0x800006b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt90 =
{
    "HW_ICOLL_INTERRUPT90",
    0x800006c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt91 =
{
    "HW_ICOLL_INTERRUPT91",
    0x800006d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt92 =
{
    "HW_ICOLL_INTERRUPT92",
    0x800006e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt93 =
{
    "HW_ICOLL_INTERRUPT93",
    0x800006f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt94 =
{
    "HW_ICOLL_INTERRUPT94",
    0x80000700,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt95 =
{
    "HW_ICOLL_INTERRUPT95",
    0x80000710,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt96 =
{
    "HW_ICOLL_INTERRUPT96",
    0x80000720,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt97 =
{
    "HW_ICOLL_INTERRUPT97",
    0x80000730,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt98 =
{
    "HW_ICOLL_INTERRUPT98",
    0x80000740,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt99 =
{
    "HW_ICOLL_INTERRUPT99",
    0x80000750,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt100 =
{
    "HW_ICOLL_INTERRUPT100",
    0x80000760,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt101 =
{
    "HW_ICOLL_INTERRUPT101",
    0x80000770,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt102 =
{
    "HW_ICOLL_INTERRUPT102",
    0x80000780,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt103 =
{
    "HW_ICOLL_INTERRUPT103",
    0x80000790,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt104 =
{
    "HW_ICOLL_INTERRUPT104",
    0x800007a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt105 =
{
    "HW_ICOLL_INTERRUPT105",
    0x800007b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt106 =
{
    "HW_ICOLL_INTERRUPT106",
    0x800007c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt107 =
{
    "HW_ICOLL_INTERRUPT107",
    0x800007d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt108 =
{
    "HW_ICOLL_INTERRUPT108",
    0x800007e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt109 =
{
    "HW_ICOLL_INTERRUPT109",
    0x800007f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt110 =
{
    "HW_ICOLL_INTERRUPT110",
    0x80000800,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt111 =
{
    "HW_ICOLL_INTERRUPT111",
    0x80000810,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt112 =
{
    "HW_ICOLL_INTERRUPT112",
    0x80000820,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt113 =
{
    "HW_ICOLL_INTERRUPT113",
    0x80000830,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt114 =
{
    "HW_ICOLL_INTERRUPT114",
    0x80000840,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt115 =
{
    "HW_ICOLL_INTERRUPT115",
    0x80000850,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt116 =
{
    "HW_ICOLL_INTERRUPT116",
    0x80000860,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt117 =
{
    "HW_ICOLL_INTERRUPT117",
    0x80000870,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt118 =
{
    "HW_ICOLL_INTERRUPT118",
    0x80000880,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt119 =
{
    "HW_ICOLL_INTERRUPT119",
    0x80000890,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt120 =
{
    "HW_ICOLL_INTERRUPT120",
    0x800008a0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt121 =
{
    "HW_ICOLL_INTERRUPT121",
    0x800008b0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt122 =
{
    "HW_ICOLL_INTERRUPT122",
    0x800008c0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt123 =
{
    "HW_ICOLL_INTERRUPT123",
    0x800008d0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt124 =
{
    "HW_ICOLL_INTERRUPT124",
    0x800008e0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt125 =
{
    "HW_ICOLL_INTERRUPT125",
    0x800008f0,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt126 =
{
    "HW_ICOLL_INTERRUPT126",
    0x80000900,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_interrupt127 =
{
    "HW_ICOLL_INTERRUPT127",
    0x80000910,
    0,
    5,
    {
        &soc_imx233_icoll_interruptn_enable,
        &soc_imx233_icoll_interruptn_enfiq,
        &soc_imx233_icoll_interruptn_priority,
        &soc_imx233_icoll_interruptn_rsrvd1,
        &soc_imx233_icoll_interruptn_softirq,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_icoll_dbgrequestn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_icoll_dbgrequest0 =
{
    "HW_ICOLL_DBGREQUEST0",
    0x80001160,
    0,
    1,
    {
        &soc_imx233_icoll_dbgrequestn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_dbgrequest1 =
{
    "HW_ICOLL_DBGREQUEST1",
    0x80001170,
    0,
    1,
    {
        &soc_imx233_icoll_dbgrequestn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_dbgrequest2 =
{
    "HW_ICOLL_DBGREQUEST2",
    0x80001180,
    0,
    1,
    {
        &soc_imx233_icoll_dbgrequestn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_icoll_dbgrequest3 =
{
    "HW_ICOLL_DBGREQUEST3",
    0x80001190,
    0,
    1,
    {
        &soc_imx233_icoll_dbgrequestn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_rsvd2 =
{
    "RSVD2",
    27, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_mta =
{
    "MTA",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_mode =
{
    "MODE",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_speed =
{
    "SPEED",
    19, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_rsvd1 =
{
    "RSVD1",
    14, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_tc_time_div =
{
    "TC_TIME_DIV",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_tc_type =
{
    "TC_TYPE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_sir_gap =
{
    "SIR_GAP",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_sipen =
{
    "SIPEN",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_tcen =
{
    "TCEN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_txen =
{
    "TXEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_ctrl_rxen =
{
    "RXEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ir_ctrl =
{
    "HW_IR_CTRL",
    0x80078000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_ir_ctrl_clkgate,
        &soc_imx233_ir_ctrl_mode,
        &soc_imx233_ir_ctrl_mta,
        &soc_imx233_ir_ctrl_rsvd1,
        &soc_imx233_ir_ctrl_rsvd2,
        &soc_imx233_ir_ctrl_rxen,
        &soc_imx233_ir_ctrl_sftrst,
        &soc_imx233_ir_ctrl_sipen,
        &soc_imx233_ir_ctrl_sir_gap,
        &soc_imx233_ir_ctrl_speed,
        &soc_imx233_ir_ctrl_tc_time_div,
        &soc_imx233_ir_ctrl_tc_type,
        &soc_imx233_ir_ctrl_tcen,
        &soc_imx233_ir_ctrl_txen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_run =
{
    "RUN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_rsvd2 =
{
    "RSVD2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_empty =
{
    "EMPTY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_int =
{
    "INT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_change =
{
    "CHANGE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_new_mta =
{
    "NEW_MTA",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_new_mode =
{
    "NEW_MODE",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_new_speed =
{
    "NEW_SPEED",
    19, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_bof_type =
{
    "BOF_TYPE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_xbofs =
{
    "XBOFS",
    12, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_txdma_xfer_count =
{
    "XFER_COUNT",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_ir_txdma =
{
    "HW_IR_TXDMA",
    0x80078010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_ir_txdma_bof_type,
        &soc_imx233_ir_txdma_change,
        &soc_imx233_ir_txdma_empty,
        &soc_imx233_ir_txdma_int,
        &soc_imx233_ir_txdma_new_mode,
        &soc_imx233_ir_txdma_new_mta,
        &soc_imx233_ir_txdma_new_speed,
        &soc_imx233_ir_txdma_rsvd2,
        &soc_imx233_ir_txdma_run,
        &soc_imx233_ir_txdma_xbofs,
        &soc_imx233_ir_txdma_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_rxdma_run =
{
    "RUN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_rxdma_rsvd =
{
    "RSVD",
    10, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_rxdma_xfer_count =
{
    "XFER_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_ir_rxdma =
{
    "HW_IR_RXDMA",
    0x80078020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_ir_rxdma_rsvd,
        &soc_imx233_ir_rxdma_run,
        &soc_imx233_ir_rxdma_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_rsvd2 =
{
    "RSVD2",
    13, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_vfirswz =
{
    "VFIRSWZ",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_rxfrmoff =
{
    "RXFRMOFF",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_rxcrcoff =
{
    "RXCRCOFF",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_rxinvert =
{
    "RXINVERT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_txfrmoff =
{
    "TXFRMOFF",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_txcrcoff =
{
    "TXCRCOFF",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_txinvert =
{
    "TXINVERT",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_intloopback =
{
    "INTLOOPBACK",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_duplex =
{
    "DUPLEX",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_mio_rx =
{
    "MIO_RX",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_mio_tx =
{
    "MIO_TX",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_mio_sclk =
{
    "MIO_SCLK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_dbgctrl_mio_en =
{
    "MIO_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ir_dbgctrl =
{
    "HW_IR_DBGCTRL",
    0x80078030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_ir_dbgctrl_duplex,
        &soc_imx233_ir_dbgctrl_intloopback,
        &soc_imx233_ir_dbgctrl_mio_en,
        &soc_imx233_ir_dbgctrl_mio_rx,
        &soc_imx233_ir_dbgctrl_mio_sclk,
        &soc_imx233_ir_dbgctrl_mio_tx,
        &soc_imx233_ir_dbgctrl_rsvd2,
        &soc_imx233_ir_dbgctrl_rxcrcoff,
        &soc_imx233_ir_dbgctrl_rxfrmoff,
        &soc_imx233_ir_dbgctrl_rxinvert,
        &soc_imx233_ir_dbgctrl_txcrcoff,
        &soc_imx233_ir_dbgctrl_txfrmoff,
        &soc_imx233_ir_dbgctrl_txinvert,
        &soc_imx233_ir_dbgctrl_vfirswz,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rsvd2 =
{
    "RSVD2",
    23, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rxabort_irq_en =
{
    "RXABORT_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_speed_irq_en =
{
    "SPEED_IRQ_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rxof_irq_en =
{
    "RXOF_IRQ_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_txuf_irq_en =
{
    "TXUF_IRQ_EN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_tc_irq_en =
{
    "TC_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rx_irq_en =
{
    "RX_IRQ_EN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_tx_irq_en =
{
    "TX_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rsvd1 =
{
    "RSVD1",
    7, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rxabort_irq =
{
    "RXABORT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_speed_irq =
{
    "SPEED_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rxof_irq =
{
    "RXOF_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_txuf_irq =
{
    "TXUF_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_tc_irq =
{
    "TC_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_rx_irq =
{
    "RX_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_intr_tx_irq =
{
    "TX_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ir_intr =
{
    "HW_IR_INTR",
    0x80078040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_ir_intr_rsvd1,
        &soc_imx233_ir_intr_rsvd2,
        &soc_imx233_ir_intr_rx_irq,
        &soc_imx233_ir_intr_rx_irq_en,
        &soc_imx233_ir_intr_rxabort_irq,
        &soc_imx233_ir_intr_rxabort_irq_en,
        &soc_imx233_ir_intr_rxof_irq,
        &soc_imx233_ir_intr_rxof_irq_en,
        &soc_imx233_ir_intr_speed_irq,
        &soc_imx233_ir_intr_speed_irq_en,
        &soc_imx233_ir_intr_tc_irq,
        &soc_imx233_ir_intr_tc_irq_en,
        &soc_imx233_ir_intr_tx_irq,
        &soc_imx233_ir_intr_tx_irq_en,
        &soc_imx233_ir_intr_txuf_irq,
        &soc_imx233_ir_intr_txuf_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ir_data =
{
    "HW_IR_DATA",
    0x80078050,
    0,
    1,
    {
        &soc_imx233_ir_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_mode_allowed =
{
    "MODE_ALLOWED",
    29, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_any_irq =
{
    "ANY_IRQ",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_rsvd2 =
{
    "RSVD2",
    23, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_rxabort_summary =
{
    "RXABORT_SUMMARY",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_speed_summary =
{
    "SPEED_SUMMARY",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_rxof_summary =
{
    "RXOF_SUMMARY",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_txuf_summary =
{
    "TXUF_SUMMARY",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_tc_summary =
{
    "TC_SUMMARY",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_rx_summary =
{
    "RX_SUMMARY",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_tx_summary =
{
    "TX_SUMMARY",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_rsvd1 =
{
    "RSVD1",
    3, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_media_busy =
{
    "MEDIA_BUSY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_rx_active =
{
    "RX_ACTIVE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_stat_tx_active =
{
    "TX_ACTIVE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ir_stat =
{
    "HW_IR_STAT",
    0x80078060,
    0,
    15,
    {
        &soc_imx233_ir_stat_any_irq,
        &soc_imx233_ir_stat_media_busy,
        &soc_imx233_ir_stat_mode_allowed,
        &soc_imx233_ir_stat_present,
        &soc_imx233_ir_stat_rsvd1,
        &soc_imx233_ir_stat_rsvd2,
        &soc_imx233_ir_stat_rx_active,
        &soc_imx233_ir_stat_rx_summary,
        &soc_imx233_ir_stat_rxabort_summary,
        &soc_imx233_ir_stat_rxof_summary,
        &soc_imx233_ir_stat_speed_summary,
        &soc_imx233_ir_stat_tc_summary,
        &soc_imx233_ir_stat_tx_active,
        &soc_imx233_ir_stat_tx_summary,
        &soc_imx233_ir_stat_txuf_summary,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_init =
{
    "INIT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_go =
{
    "GO",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_rsvd =
{
    "RSVD",
    25, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_temic =
{
    "TEMIC",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_ext_data =
{
    "EXT_DATA",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_data =
{
    "DATA",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_addr =
{
    "ADDR",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_indx =
{
    "INDX",
    1, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_tcctrl_c =
{
    "C",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ir_tcctrl =
{
    "HW_IR_TCCTRL",
    0x80078070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_ir_tcctrl_addr,
        &soc_imx233_ir_tcctrl_busy,
        &soc_imx233_ir_tcctrl_c,
        &soc_imx233_ir_tcctrl_data,
        &soc_imx233_ir_tcctrl_ext_data,
        &soc_imx233_ir_tcctrl_go,
        &soc_imx233_ir_tcctrl_indx,
        &soc_imx233_ir_tcctrl_init,
        &soc_imx233_ir_tcctrl_rsvd,
        &soc_imx233_ir_tcctrl_temic,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_si_read_rsvd1 =
{
    "RSVD1",
    9, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_si_read_abort =
{
    "ABORT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_si_read_data =
{
    "DATA",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_ir_si_read =
{
    "HW_IR_SI_READ",
    0x80078080,
    0,
    3,
    {
        &soc_imx233_ir_si_read_abort,
        &soc_imx233_ir_si_read_data,
        &soc_imx233_ir_si_read_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_debug_rsvd1 =
{
    "RSVD1",
    6, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_debug_txdmakick =
{
    "TXDMAKICK",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_debug_rxdmakick =
{
    "RXDMAKICK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_debug_txdmaend =
{
    "TXDMAEND",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_debug_rxdmaend =
{
    "RXDMAEND",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_debug_txdmareq =
{
    "TXDMAREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_debug_rxdmareq =
{
    "RXDMAREQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ir_debug =
{
    "HW_IR_DEBUG",
    0x80078090,
    0,
    7,
    {
        &soc_imx233_ir_debug_rsvd1,
        &soc_imx233_ir_debug_rxdmaend,
        &soc_imx233_ir_debug_rxdmakick,
        &soc_imx233_ir_debug_rxdmareq,
        &soc_imx233_ir_debug_txdmaend,
        &soc_imx233_ir_debug_txdmakick,
        &soc_imx233_ir_debug_txdmareq,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ir_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ir_version =
{
    "HW_IR_VERSION",
    0x800780a0,
    0,
    3,
    {
        &soc_imx233_ir_version_major,
        &soc_imx233_ir_version_minor,
        &soc_imx233_ir_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_ycbcr422_input =
{
    "YCBCR422_INPUT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_rsrvd0 =
{
    "RSRVD0",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_wait_for_vsync_edge =
{
    "WAIT_FOR_VSYNC_EDGE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_data_shift_dir =
{
    "DATA_SHIFT_DIR",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_shift_num_bits =
{
    "SHIFT_NUM_BITS",
    21, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_dvi_mode =
{
    "DVI_MODE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_bypass_count =
{
    "BYPASS_COUNT",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_vsync_mode =
{
    "VSYNC_MODE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_dotclk_mode =
{
    "DOTCLK_MODE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_data_select =
{
    "DATA_SELECT",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_input_data_swizzle =
{
    "INPUT_DATA_SWIZZLE",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_csc_data_swizzle =
{
    "CSC_DATA_SWIZZLE",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_lcd_databus_width =
{
    "LCD_DATABUS_WIDTH",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_word_length =
{
    "WORD_LENGTH",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_rgb_to_ycbcr422_csc =
{
    "RGB_TO_YCBCR422_CSC",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_enable_pxp_handshake =
{
    "ENABLE_PXP_HANDSHAKE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_lcdif_master =
{
    "LCDIF_MASTER",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_dma_burst_length =
{
    "DMA_BURST_LENGTH",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_data_format_16_bit =
{
    "DATA_FORMAT_16_BIT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_data_format_18_bit =
{
    "DATA_FORMAT_18_BIT",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_data_format_24_bit =
{
    "DATA_FORMAT_24_BIT",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_ctrl =
{
    "HW_LCDIF_CTRL",
    0x80030000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_imx233_lcdif_ctrl_bypass_count,
        &soc_imx233_lcdif_ctrl_clkgate,
        &soc_imx233_lcdif_ctrl_csc_data_swizzle,
        &soc_imx233_lcdif_ctrl_data_format_16_bit,
        &soc_imx233_lcdif_ctrl_data_format_18_bit,
        &soc_imx233_lcdif_ctrl_data_format_24_bit,
        &soc_imx233_lcdif_ctrl_data_select,
        &soc_imx233_lcdif_ctrl_data_shift_dir,
        &soc_imx233_lcdif_ctrl_dma_burst_length,
        &soc_imx233_lcdif_ctrl_dotclk_mode,
        &soc_imx233_lcdif_ctrl_dvi_mode,
        &soc_imx233_lcdif_ctrl_enable_pxp_handshake,
        &soc_imx233_lcdif_ctrl_input_data_swizzle,
        &soc_imx233_lcdif_ctrl_lcd_databus_width,
        &soc_imx233_lcdif_ctrl_lcdif_master,
        &soc_imx233_lcdif_ctrl_rgb_to_ycbcr422_csc,
        &soc_imx233_lcdif_ctrl_rsrvd0,
        &soc_imx233_lcdif_ctrl_run,
        &soc_imx233_lcdif_ctrl_sftrst,
        &soc_imx233_lcdif_ctrl_shift_num_bits,
        &soc_imx233_lcdif_ctrl_vsync_mode,
        &soc_imx233_lcdif_ctrl_wait_for_vsync_edge,
        &soc_imx233_lcdif_ctrl_word_length,
        &soc_imx233_lcdif_ctrl_ycbcr422_input,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_rsrvd1 =
{
    "RSRVD1",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_bm_error_irq_en =
{
    "BM_ERROR_IRQ_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_bm_error_irq =
{
    "BM_ERROR_IRQ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_recover_on_underflow =
{
    "RECOVER_ON_UNDERFLOW",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_interlace_fields =
{
    "INTERLACE_FIELDS",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_start_interlace_from_second_field =
{
    "START_INTERLACE_FROM_SECOND_FIELD",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_fifo_clear =
{
    "FIFO_CLEAR",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_irq_on_alternate_fields =
{
    "IRQ_ON_ALTERNATE_FIELDS",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_byte_packing_format =
{
    "BYTE_PACKING_FORMAT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_overflow_irq_en =
{
    "OVERFLOW_IRQ_EN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_underflow_irq_en =
{
    "UNDERFLOW_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_cur_frame_done_irq_en =
{
    "CUR_FRAME_DONE_IRQ_EN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_vsync_edge_irq_en =
{
    "VSYNC_EDGE_IRQ_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_overflow_irq =
{
    "OVERFLOW_IRQ",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_underflow_irq =
{
    "UNDERFLOW_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_cur_frame_done_irq =
{
    "CUR_FRAME_DONE_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_vsync_edge_irq =
{
    "VSYNC_EDGE_IRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_rsrvd0 =
{
    "RSRVD0",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_pause_transfer =
{
    "PAUSE_TRANSFER",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_pause_transfer_irq_en =
{
    "PAUSE_TRANSFER_IRQ_EN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_pause_transfer_irq =
{
    "PAUSE_TRANSFER_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_lcd_cs_ctrl =
{
    "LCD_CS_CTRL",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_busy_enable =
{
    "BUSY_ENABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_mode86 =
{
    "MODE86",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_ctrl1_reset =
{
    "RESET",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_ctrl1 =
{
    "HW_LCDIF_CTRL1",
    0x80030010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    25,
    {
        &soc_imx233_lcdif_ctrl1_bm_error_irq,
        &soc_imx233_lcdif_ctrl1_bm_error_irq_en,
        &soc_imx233_lcdif_ctrl1_busy_enable,
        &soc_imx233_lcdif_ctrl1_byte_packing_format,
        &soc_imx233_lcdif_ctrl1_cur_frame_done_irq,
        &soc_imx233_lcdif_ctrl1_cur_frame_done_irq_en,
        &soc_imx233_lcdif_ctrl1_fifo_clear,
        &soc_imx233_lcdif_ctrl1_interlace_fields,
        &soc_imx233_lcdif_ctrl1_irq_on_alternate_fields,
        &soc_imx233_lcdif_ctrl1_lcd_cs_ctrl,
        &soc_imx233_lcdif_ctrl1_mode86,
        &soc_imx233_lcdif_ctrl1_overflow_irq,
        &soc_imx233_lcdif_ctrl1_overflow_irq_en,
        &soc_imx233_lcdif_ctrl1_pause_transfer,
        &soc_imx233_lcdif_ctrl1_pause_transfer_irq,
        &soc_imx233_lcdif_ctrl1_pause_transfer_irq_en,
        &soc_imx233_lcdif_ctrl1_recover_on_underflow,
        &soc_imx233_lcdif_ctrl1_reset,
        &soc_imx233_lcdif_ctrl1_rsrvd0,
        &soc_imx233_lcdif_ctrl1_rsrvd1,
        &soc_imx233_lcdif_ctrl1_start_interlace_from_second_field,
        &soc_imx233_lcdif_ctrl1_underflow_irq,
        &soc_imx233_lcdif_ctrl1_underflow_irq_en,
        &soc_imx233_lcdif_ctrl1_vsync_edge_irq,
        &soc_imx233_lcdif_ctrl1_vsync_edge_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_transfer_count_v_count =
{
    "V_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_transfer_count_h_count =
{
    "H_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_transfer_count =
{
    "HW_LCDIF_TRANSFER_COUNT",
    0x80030020,
    0,
    2,
    {
        &soc_imx233_lcdif_transfer_count_h_count,
        &soc_imx233_lcdif_transfer_count_v_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_cur_buf_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_cur_buf =
{
    "HW_LCDIF_CUR_BUF",
    0x80030030,
    0,
    1,
    {
        &soc_imx233_lcdif_cur_buf_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_next_buf_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_next_buf =
{
    "HW_LCDIF_NEXT_BUF",
    0x80030040,
    0,
    1,
    {
        &soc_imx233_lcdif_next_buf_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pagetable_base =
{
    "BASE",
    14, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pagetable_rsvd1 =
{
    "RSVD1",
    2, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pagetable_flush =
{
    "FLUSH",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pagetable_enable =
{
    "ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_pagetable =
{
    "HW_LCDIF_PAGETABLE",
    0x80030050,
    0,
    4,
    {
        &soc_imx233_lcdif_pagetable_base,
        &soc_imx233_lcdif_pagetable_enable,
        &soc_imx233_lcdif_pagetable_flush,
        &soc_imx233_lcdif_pagetable_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_timing_cmd_hold =
{
    "CMD_HOLD",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_timing_cmd_setup =
{
    "CMD_SETUP",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_timing_data_hold =
{
    "DATA_HOLD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_timing_data_setup =
{
    "DATA_SETUP",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_timing =
{
    "HW_LCDIF_TIMING",
    0x80030060,
    0,
    4,
    {
        &soc_imx233_lcdif_timing_cmd_hold,
        &soc_imx233_lcdif_timing_cmd_setup,
        &soc_imx233_lcdif_timing_data_hold,
        &soc_imx233_lcdif_timing_data_setup,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_rsrvd2 =
{
    "RSRVD2",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_vsync_oeb =
{
    "VSYNC_OEB",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_enable_present =
{
    "ENABLE_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_vsync_pol =
{
    "VSYNC_POL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_hsync_pol =
{
    "HSYNC_POL",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_dotclk_pol =
{
    "DOTCLK_POL",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_enable_pol =
{
    "ENABLE_POL",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_rsrvd1 =
{
    "RSRVD1",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_vsync_period_unit =
{
    "VSYNC_PERIOD_UNIT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_vsync_pulse_width_unit =
{
    "VSYNC_PULSE_WIDTH_UNIT",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_half_line =
{
    "HALF_LINE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_half_line_mode =
{
    "HALF_LINE_MODE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl0_vsync_pulse_width =
{
    "VSYNC_PULSE_WIDTH",
    0, 17
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_vdctrl0 =
{
    "HW_LCDIF_VDCTRL0",
    0x80030070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_imx233_lcdif_vdctrl0_dotclk_pol,
        &soc_imx233_lcdif_vdctrl0_enable_pol,
        &soc_imx233_lcdif_vdctrl0_enable_present,
        &soc_imx233_lcdif_vdctrl0_half_line,
        &soc_imx233_lcdif_vdctrl0_half_line_mode,
        &soc_imx233_lcdif_vdctrl0_hsync_pol,
        &soc_imx233_lcdif_vdctrl0_rsrvd1,
        &soc_imx233_lcdif_vdctrl0_rsrvd2,
        &soc_imx233_lcdif_vdctrl0_vsync_oeb,
        &soc_imx233_lcdif_vdctrl0_vsync_period_unit,
        &soc_imx233_lcdif_vdctrl0_vsync_pol,
        &soc_imx233_lcdif_vdctrl0_vsync_pulse_width,
        &soc_imx233_lcdif_vdctrl0_vsync_pulse_width_unit,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl1_vsync_period =
{
    "VSYNC_PERIOD",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_vdctrl1 =
{
    "HW_LCDIF_VDCTRL1",
    0x80030080,
    0,
    1,
    {
        &soc_imx233_lcdif_vdctrl1_vsync_period,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl2_hsync_pulse_width =
{
    "HSYNC_PULSE_WIDTH",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl2_rsrvd0 =
{
    "RSRVD0",
    18, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl2_hsync_period =
{
    "HSYNC_PERIOD",
    0, 17
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_vdctrl2 =
{
    "HW_LCDIF_VDCTRL2",
    0x80030090,
    0,
    3,
    {
        &soc_imx233_lcdif_vdctrl2_hsync_period,
        &soc_imx233_lcdif_vdctrl2_hsync_pulse_width,
        &soc_imx233_lcdif_vdctrl2_rsrvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl3_rsrvd0 =
{
    "RSRVD0",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl3_mux_sync_signals =
{
    "MUX_SYNC_SIGNALS",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl3_vsync_only =
{
    "VSYNC_ONLY",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl3_horizontal_wait_cnt =
{
    "HORIZONTAL_WAIT_CNT",
    16, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl3_vertical_wait_cnt =
{
    "VERTICAL_WAIT_CNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_vdctrl3 =
{
    "HW_LCDIF_VDCTRL3",
    0x800300a0,
    0,
    5,
    {
        &soc_imx233_lcdif_vdctrl3_horizontal_wait_cnt,
        &soc_imx233_lcdif_vdctrl3_mux_sync_signals,
        &soc_imx233_lcdif_vdctrl3_rsrvd0,
        &soc_imx233_lcdif_vdctrl3_vertical_wait_cnt,
        &soc_imx233_lcdif_vdctrl3_vsync_only,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl4_rsrvd0 =
{
    "RSRVD0",
    19, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl4_sync_signals_on =
{
    "SYNC_SIGNALS_ON",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_vdctrl4_dotclk_h_valid_data_cnt =
{
    "DOTCLK_H_VALID_DATA_CNT",
    0, 17
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_vdctrl4 =
{
    "HW_LCDIF_VDCTRL4",
    0x800300b0,
    0,
    3,
    {
        &soc_imx233_lcdif_vdctrl4_dotclk_h_valid_data_cnt,
        &soc_imx233_lcdif_vdctrl4_rsrvd0,
        &soc_imx233_lcdif_vdctrl4_sync_signals_on,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl0_start_trs =
{
    "START_TRS",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl0_h_active_cnt =
{
    "H_ACTIVE_CNT",
    20, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl0_h_blanking_cnt =
{
    "H_BLANKING_CNT",
    10, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl0_v_lines_cnt =
{
    "V_LINES_CNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_dvictrl0 =
{
    "HW_LCDIF_DVICTRL0",
    0x800300c0,
    0,
    4,
    {
        &soc_imx233_lcdif_dvictrl0_h_active_cnt,
        &soc_imx233_lcdif_dvictrl0_h_blanking_cnt,
        &soc_imx233_lcdif_dvictrl0_start_trs,
        &soc_imx233_lcdif_dvictrl0_v_lines_cnt,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl1_rsrvd0 =
{
    "RSRVD0",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl1_f1_start_line =
{
    "F1_START_LINE",
    20, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl1_f1_end_line =
{
    "F1_END_LINE",
    10, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl1_f2_start_line =
{
    "F2_START_LINE",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_dvictrl1 =
{
    "HW_LCDIF_DVICTRL1",
    0x800300d0,
    0,
    4,
    {
        &soc_imx233_lcdif_dvictrl1_f1_end_line,
        &soc_imx233_lcdif_dvictrl1_f1_start_line,
        &soc_imx233_lcdif_dvictrl1_f2_start_line,
        &soc_imx233_lcdif_dvictrl1_rsrvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl2_rsrvd0 =
{
    "RSRVD0",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl2_f2_end_line =
{
    "F2_END_LINE",
    20, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl2_v1_blank_start_line =
{
    "V1_BLANK_START_LINE",
    10, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl2_v1_blank_end_line =
{
    "V1_BLANK_END_LINE",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_dvictrl2 =
{
    "HW_LCDIF_DVICTRL2",
    0x800300e0,
    0,
    4,
    {
        &soc_imx233_lcdif_dvictrl2_f2_end_line,
        &soc_imx233_lcdif_dvictrl2_rsrvd0,
        &soc_imx233_lcdif_dvictrl2_v1_blank_end_line,
        &soc_imx233_lcdif_dvictrl2_v1_blank_start_line,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl3_rsrvd1 =
{
    "RSRVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl3_v2_blank_start_line =
{
    "V2_BLANK_START_LINE",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl3_rsrvd0 =
{
    "RSRVD0",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl3_v2_blank_end_line =
{
    "V2_BLANK_END_LINE",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_dvictrl3 =
{
    "HW_LCDIF_DVICTRL3",
    0x800300f0,
    0,
    4,
    {
        &soc_imx233_lcdif_dvictrl3_rsrvd0,
        &soc_imx233_lcdif_dvictrl3_rsrvd1,
        &soc_imx233_lcdif_dvictrl3_v2_blank_end_line,
        &soc_imx233_lcdif_dvictrl3_v2_blank_start_line,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl4_y_fill_value =
{
    "Y_FILL_VALUE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl4_cb_fill_value =
{
    "CB_FILL_VALUE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl4_cr_fill_value =
{
    "CR_FILL_VALUE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_dvictrl4_h_fill_cnt =
{
    "H_FILL_CNT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_dvictrl4 =
{
    "HW_LCDIF_DVICTRL4",
    0x80030100,
    0,
    4,
    {
        &soc_imx233_lcdif_dvictrl4_cb_fill_value,
        &soc_imx233_lcdif_dvictrl4_cr_fill_value,
        &soc_imx233_lcdif_dvictrl4_h_fill_cnt,
        &soc_imx233_lcdif_dvictrl4_y_fill_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff0_rsrvd1 =
{
    "RSRVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff0_c0 =
{
    "C0",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff0_rsrvd0 =
{
    "RSRVD0",
    2, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff0_csc_subsample_filter =
{
    "CSC_SUBSAMPLE_FILTER",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_csc_coeff0 =
{
    "HW_LCDIF_CSC_COEFF0",
    0x80030110,
    0,
    4,
    {
        &soc_imx233_lcdif_csc_coeff0_c0,
        &soc_imx233_lcdif_csc_coeff0_csc_subsample_filter,
        &soc_imx233_lcdif_csc_coeff0_rsrvd0,
        &soc_imx233_lcdif_csc_coeff0_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff1_rsrvd1 =
{
    "RSRVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff1_c2 =
{
    "C2",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff1_rsrvd0 =
{
    "RSRVD0",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff1_c1 =
{
    "C1",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_csc_coeff1 =
{
    "HW_LCDIF_CSC_COEFF1",
    0x80030120,
    0,
    4,
    {
        &soc_imx233_lcdif_csc_coeff1_c1,
        &soc_imx233_lcdif_csc_coeff1_c2,
        &soc_imx233_lcdif_csc_coeff1_rsrvd0,
        &soc_imx233_lcdif_csc_coeff1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff2_rsrvd1 =
{
    "RSRVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff2_c4 =
{
    "C4",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff2_rsrvd0 =
{
    "RSRVD0",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff2_c3 =
{
    "C3",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_csc_coeff2 =
{
    "HW_LCDIF_CSC_COEFF2",
    0x80030130,
    0,
    4,
    {
        &soc_imx233_lcdif_csc_coeff2_c3,
        &soc_imx233_lcdif_csc_coeff2_c4,
        &soc_imx233_lcdif_csc_coeff2_rsrvd0,
        &soc_imx233_lcdif_csc_coeff2_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff3_rsrvd1 =
{
    "RSRVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff3_c6 =
{
    "C6",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff3_rsrvd0 =
{
    "RSRVD0",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff3_c5 =
{
    "C5",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_csc_coeff3 =
{
    "HW_LCDIF_CSC_COEFF3",
    0x80030140,
    0,
    4,
    {
        &soc_imx233_lcdif_csc_coeff3_c5,
        &soc_imx233_lcdif_csc_coeff3_c6,
        &soc_imx233_lcdif_csc_coeff3_rsrvd0,
        &soc_imx233_lcdif_csc_coeff3_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff4_rsrvd1 =
{
    "RSRVD1",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff4_c8 =
{
    "C8",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff4_rsrvd0 =
{
    "RSRVD0",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_coeff4_c7 =
{
    "C7",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_csc_coeff4 =
{
    "HW_LCDIF_CSC_COEFF4",
    0x80030150,
    0,
    4,
    {
        &soc_imx233_lcdif_csc_coeff4_c7,
        &soc_imx233_lcdif_csc_coeff4_c8,
        &soc_imx233_lcdif_csc_coeff4_rsrvd0,
        &soc_imx233_lcdif_csc_coeff4_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_offset_rsrvd1 =
{
    "RSRVD1",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_offset_cbcr_offset =
{
    "CBCR_OFFSET",
    16, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_offset_rsrvd0 =
{
    "RSRVD0",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_offset_y_offset =
{
    "Y_OFFSET",
    0, 8
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_csc_offset =
{
    "HW_LCDIF_CSC_OFFSET",
    0x80030160,
    0,
    4,
    {
        &soc_imx233_lcdif_csc_offset_cbcr_offset,
        &soc_imx233_lcdif_csc_offset_rsrvd0,
        &soc_imx233_lcdif_csc_offset_rsrvd1,
        &soc_imx233_lcdif_csc_offset_y_offset,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_limit_cbcr_min =
{
    "CBCR_MIN",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_limit_cbcr_max =
{
    "CBCR_MAX",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_limit_y_min =
{
    "Y_MIN",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_csc_limit_y_max =
{
    "Y_MAX",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_csc_limit =
{
    "HW_LCDIF_CSC_LIMIT",
    0x80030170,
    0,
    4,
    {
        &soc_imx233_lcdif_csc_limit_cbcr_max,
        &soc_imx233_lcdif_csc_limit_cbcr_min,
        &soc_imx233_lcdif_csc_limit_y_max,
        &soc_imx233_lcdif_csc_limit_y_min,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl0_rsrvd1 =
{
    "RSRVD1",
    6, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl0_mux_override =
{
    "MUX_OVERRIDE",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl0_rsrvd0 =
{
    "RSRVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl0_pin_sharing_irq_en =
{
    "PIN_SHARING_IRQ_EN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl0_pin_sharing_irq =
{
    "PIN_SHARING_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl0_pin_sharing_enable =
{
    "PIN_SHARING_ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_pin_sharing_ctrl0 =
{
    "HW_LCDIF_PIN_SHARING_CTRL0",
    0x80030180,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_lcdif_pin_sharing_ctrl0_mux_override,
        &soc_imx233_lcdif_pin_sharing_ctrl0_pin_sharing_enable,
        &soc_imx233_lcdif_pin_sharing_ctrl0_pin_sharing_irq,
        &soc_imx233_lcdif_pin_sharing_ctrl0_pin_sharing_irq_en,
        &soc_imx233_lcdif_pin_sharing_ctrl0_rsrvd0,
        &soc_imx233_lcdif_pin_sharing_ctrl0_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl1_threshold1 =
{
    "THRESHOLD1",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_pin_sharing_ctrl1 =
{
    "HW_LCDIF_PIN_SHARING_CTRL1",
    0x80030190,
    0,
    1,
    {
        &soc_imx233_lcdif_pin_sharing_ctrl1_threshold1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_pin_sharing_ctrl2_threshold2 =
{
    "THRESHOLD2",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_pin_sharing_ctrl2 =
{
    "HW_LCDIF_PIN_SHARING_CTRL2",
    0x800301a0,
    0,
    1,
    {
        &soc_imx233_lcdif_pin_sharing_ctrl2_threshold2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_data_data_three =
{
    "DATA_THREE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_data_data_two =
{
    "DATA_TWO",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_data_data_one =
{
    "DATA_ONE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_data_data_zero =
{
    "DATA_ZERO",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_data =
{
    "HW_LCDIF_DATA",
    0x800301b0,
    0,
    4,
    {
        &soc_imx233_lcdif_data_data_one,
        &soc_imx233_lcdif_data_data_three,
        &soc_imx233_lcdif_data_data_two,
        &soc_imx233_lcdif_data_data_zero,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_bm_error_stat_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_bm_error_stat =
{
    "HW_LCDIF_BM_ERROR_STAT",
    0x800301c0,
    0,
    1,
    {
        &soc_imx233_lcdif_bm_error_stat_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_dma_req =
{
    "DMA_REQ",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_lfifo_full =
{
    "LFIFO_FULL",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_lfifo_empty =
{
    "LFIFO_EMPTY",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_txfifo_full =
{
    "TXFIFO_FULL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_txfifo_empty =
{
    "TXFIFO_EMPTY",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_busy =
{
    "BUSY",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_dvi_current_field =
{
    "DVI_CURRENT_FIELD",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_stat_rsrvd0 =
{
    "RSRVD0",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_stat =
{
    "HW_LCDIF_STAT",
    0x800301d0,
    0,
    9,
    {
        &soc_imx233_lcdif_stat_busy,
        &soc_imx233_lcdif_stat_dma_req,
        &soc_imx233_lcdif_stat_dvi_current_field,
        &soc_imx233_lcdif_stat_lfifo_empty,
        &soc_imx233_lcdif_stat_lfifo_full,
        &soc_imx233_lcdif_stat_present,
        &soc_imx233_lcdif_stat_rsrvd0,
        &soc_imx233_lcdif_stat_txfifo_empty,
        &soc_imx233_lcdif_stat_txfifo_full,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_version =
{
    "HW_LCDIF_VERSION",
    0x800301e0,
    0,
    3,
    {
        &soc_imx233_lcdif_version_major,
        &soc_imx233_lcdif_version_minor,
        &soc_imx233_lcdif_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_streaming_end_detected =
{
    "STREAMING_END_DETECTED",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_wait_for_vsync_edge_out =
{
    "WAIT_FOR_VSYNC_EDGE_OUT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_sync_signals_on_reg =
{
    "SYNC_SIGNALS_ON_REG",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_dmacmdkick =
{
    "DMACMDKICK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_enable =
{
    "ENABLE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_hsync =
{
    "HSYNC",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_vsync =
{
    "VSYNC",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_cur_frame_tx =
{
    "CUR_FRAME_TX",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_empty_word =
{
    "EMPTY_WORD",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_cur_state =
{
    "CUR_STATE",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_pxp_lcdif_b0_ready =
{
    "PXP_LCDIF_B0_READY",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_lcdif_pxp_b0_done =
{
    "LCDIF_PXP_B0_DONE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_pxp_lcdif_b1_ready =
{
    "PXP_LCDIF_B1_READY",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_lcdif_pxp_b1_done =
{
    "LCDIF_PXP_B1_DONE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_gpmi_lcdif_req =
{
    "GPMI_LCDIF_REQ",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_lcdif_gpmi_grant =
{
    "LCDIF_GPMI_GRANT",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug0_rsrvd0 =
{
    "RSRVD0",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_debug0 =
{
    "HW_LCDIF_DEBUG0",
    0x800301f0,
    0,
    17,
    {
        &soc_imx233_lcdif_debug0_cur_frame_tx,
        &soc_imx233_lcdif_debug0_cur_state,
        &soc_imx233_lcdif_debug0_dmacmdkick,
        &soc_imx233_lcdif_debug0_empty_word,
        &soc_imx233_lcdif_debug0_enable,
        &soc_imx233_lcdif_debug0_gpmi_lcdif_req,
        &soc_imx233_lcdif_debug0_hsync,
        &soc_imx233_lcdif_debug0_lcdif_gpmi_grant,
        &soc_imx233_lcdif_debug0_lcdif_pxp_b0_done,
        &soc_imx233_lcdif_debug0_lcdif_pxp_b1_done,
        &soc_imx233_lcdif_debug0_pxp_lcdif_b0_ready,
        &soc_imx233_lcdif_debug0_pxp_lcdif_b1_ready,
        &soc_imx233_lcdif_debug0_rsrvd0,
        &soc_imx233_lcdif_debug0_streaming_end_detected,
        &soc_imx233_lcdif_debug0_sync_signals_on_reg,
        &soc_imx233_lcdif_debug0_vsync,
        &soc_imx233_lcdif_debug0_wait_for_vsync_edge_out,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug1_h_data_count =
{
    "H_DATA_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lcdif_debug1_v_data_count =
{
    "V_DATA_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_lcdif_debug1 =
{
    "HW_LCDIF_DEBUG1",
    0x80030200,
    0,
    2,
    {
        &soc_imx233_lcdif_debug1_h_data_count,
        &soc_imx233_lcdif_debug1_v_data_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_rsrvd2 =
{
    "RSRVD2",
    22, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_onchip_groundref =
{
    "ONCHIP_GROUNDREF",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_touch_detect_enable =
{
    "TOUCH_DETECT_ENABLE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_yminus_enable =
{
    "YMINUS_ENABLE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_xminus_enable =
{
    "XMINUS_ENABLE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_yplus_enable =
{
    "YPLUS_ENABLE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_xplus_enable =
{
    "XPLUS_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_rsrvd1 =
{
    "RSRVD1",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl0_schedule =
{
    "SCHEDULE",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ctrl0 =
{
    "HW_LRADC_CTRL0",
    0x80050000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_lradc_ctrl0_clkgate,
        &soc_imx233_lradc_ctrl0_onchip_groundref,
        &soc_imx233_lradc_ctrl0_rsrvd1,
        &soc_imx233_lradc_ctrl0_rsrvd2,
        &soc_imx233_lradc_ctrl0_schedule,
        &soc_imx233_lradc_ctrl0_sftrst,
        &soc_imx233_lradc_ctrl0_touch_detect_enable,
        &soc_imx233_lradc_ctrl0_xminus_enable,
        &soc_imx233_lradc_ctrl0_xplus_enable,
        &soc_imx233_lradc_ctrl0_yminus_enable,
        &soc_imx233_lradc_ctrl0_yplus_enable,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_rsrvd2 =
{
    "RSRVD2",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_touch_detect_irq_en =
{
    "TOUCH_DETECT_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc7_irq_en =
{
    "LRADC7_IRQ_EN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc6_irq_en =
{
    "LRADC6_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc5_irq_en =
{
    "LRADC5_IRQ_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc4_irq_en =
{
    "LRADC4_IRQ_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc3_irq_en =
{
    "LRADC3_IRQ_EN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc2_irq_en =
{
    "LRADC2_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc1_irq_en =
{
    "LRADC1_IRQ_EN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc0_irq_en =
{
    "LRADC0_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_rsrvd1 =
{
    "RSRVD1",
    9, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_touch_detect_irq =
{
    "TOUCH_DETECT_IRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc7_irq =
{
    "LRADC7_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc6_irq =
{
    "LRADC6_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc5_irq =
{
    "LRADC5_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc4_irq =
{
    "LRADC4_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc3_irq =
{
    "LRADC3_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc2_irq =
{
    "LRADC2_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc1_irq =
{
    "LRADC1_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl1_lradc0_irq =
{
    "LRADC0_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ctrl1 =
{
    "HW_LRADC_CTRL1",
    0x80050010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    20,
    {
        &soc_imx233_lradc_ctrl1_lradc0_irq,
        &soc_imx233_lradc_ctrl1_lradc0_irq_en,
        &soc_imx233_lradc_ctrl1_lradc1_irq,
        &soc_imx233_lradc_ctrl1_lradc1_irq_en,
        &soc_imx233_lradc_ctrl1_lradc2_irq,
        &soc_imx233_lradc_ctrl1_lradc2_irq_en,
        &soc_imx233_lradc_ctrl1_lradc3_irq,
        &soc_imx233_lradc_ctrl1_lradc3_irq_en,
        &soc_imx233_lradc_ctrl1_lradc4_irq,
        &soc_imx233_lradc_ctrl1_lradc4_irq_en,
        &soc_imx233_lradc_ctrl1_lradc5_irq,
        &soc_imx233_lradc_ctrl1_lradc5_irq_en,
        &soc_imx233_lradc_ctrl1_lradc6_irq,
        &soc_imx233_lradc_ctrl1_lradc6_irq_en,
        &soc_imx233_lradc_ctrl1_lradc7_irq,
        &soc_imx233_lradc_ctrl1_lradc7_irq_en,
        &soc_imx233_lradc_ctrl1_rsrvd1,
        &soc_imx233_lradc_ctrl1_rsrvd2,
        &soc_imx233_lradc_ctrl1_touch_detect_irq,
        &soc_imx233_lradc_ctrl1_touch_detect_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_divide_by_two =
{
    "DIVIDE_BY_TWO",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_bl_amp_bypass =
{
    "BL_AMP_BYPASS",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_bl_enable =
{
    "BL_ENABLE",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_bl_mux_select =
{
    "BL_MUX_SELECT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_bl_brightness =
{
    "BL_BRIGHTNESS",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_tempsense_pwd =
{
    "TEMPSENSE_PWD",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_rsrvd1 =
{
    "RSRVD1",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_ext_en1 =
{
    "EXT_EN1",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_ext_en0 =
{
    "EXT_EN0",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_temp_sensor_ienable1 =
{
    "TEMP_SENSOR_IENABLE1",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_temp_sensor_ienable0 =
{
    "TEMP_SENSOR_IENABLE0",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_temp_isrc1 =
{
    "TEMP_ISRC1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl2_temp_isrc0 =
{
    "TEMP_ISRC0",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ctrl2 =
{
    "HW_LRADC_CTRL2",
    0x80050020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_lradc_ctrl2_bl_amp_bypass,
        &soc_imx233_lradc_ctrl2_bl_brightness,
        &soc_imx233_lradc_ctrl2_bl_enable,
        &soc_imx233_lradc_ctrl2_bl_mux_select,
        &soc_imx233_lradc_ctrl2_divide_by_two,
        &soc_imx233_lradc_ctrl2_ext_en0,
        &soc_imx233_lradc_ctrl2_ext_en1,
        &soc_imx233_lradc_ctrl2_rsrvd1,
        &soc_imx233_lradc_ctrl2_rsrvd2,
        &soc_imx233_lradc_ctrl2_temp_isrc0,
        &soc_imx233_lradc_ctrl2_temp_isrc1,
        &soc_imx233_lradc_ctrl2_temp_sensor_ienable0,
        &soc_imx233_lradc_ctrl2_temp_sensor_ienable1,
        &soc_imx233_lradc_ctrl2_tempsense_pwd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_rsrvd5 =
{
    "RSRVD5",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_discard =
{
    "DISCARD",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_force_analog_pwup =
{
    "FORCE_ANALOG_PWUP",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_force_analog_pwdn =
{
    "FORCE_ANALOG_PWDN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_rsrvd4 =
{
    "RSRVD4",
    14, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_rsrvd3 =
{
    "RSRVD3",
    10, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_cycle_time =
{
    "CYCLE_TIME",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_rsrvd2 =
{
    "RSRVD2",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_high_time =
{
    "HIGH_TIME",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_rsrvd1 =
{
    "RSRVD1",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_delay_clock =
{
    "DELAY_CLOCK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl3_invert_clock =
{
    "INVERT_CLOCK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ctrl3 =
{
    "HW_LRADC_CTRL3",
    0x80050030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_imx233_lradc_ctrl3_cycle_time,
        &soc_imx233_lradc_ctrl3_delay_clock,
        &soc_imx233_lradc_ctrl3_discard,
        &soc_imx233_lradc_ctrl3_force_analog_pwdn,
        &soc_imx233_lradc_ctrl3_force_analog_pwup,
        &soc_imx233_lradc_ctrl3_high_time,
        &soc_imx233_lradc_ctrl3_invert_clock,
        &soc_imx233_lradc_ctrl3_rsrvd1,
        &soc_imx233_lradc_ctrl3_rsrvd2,
        &soc_imx233_lradc_ctrl3_rsrvd3,
        &soc_imx233_lradc_ctrl3_rsrvd4,
        &soc_imx233_lradc_ctrl3_rsrvd5,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_rsrvd3 =
{
    "RSRVD3",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_temp1_present =
{
    "TEMP1_PRESENT",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_temp0_present =
{
    "TEMP0_PRESENT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_touch_panel_present =
{
    "TOUCH_PANEL_PRESENT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel7_present =
{
    "CHANNEL7_PRESENT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel6_present =
{
    "CHANNEL6_PRESENT",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel5_present =
{
    "CHANNEL5_PRESENT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel4_present =
{
    "CHANNEL4_PRESENT",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel3_present =
{
    "CHANNEL3_PRESENT",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel2_present =
{
    "CHANNEL2_PRESENT",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel1_present =
{
    "CHANNEL1_PRESENT",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_channel0_present =
{
    "CHANNEL0_PRESENT",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_rsrvd2 =
{
    "RSRVD2",
    1, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_status_touch_detect_raw =
{
    "TOUCH_DETECT_RAW",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lradc_status =
{
    "HW_LRADC_STATUS",
    0x80050040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_lradc_status_channel0_present,
        &soc_imx233_lradc_status_channel1_present,
        &soc_imx233_lradc_status_channel2_present,
        &soc_imx233_lradc_status_channel3_present,
        &soc_imx233_lradc_status_channel4_present,
        &soc_imx233_lradc_status_channel5_present,
        &soc_imx233_lradc_status_channel6_present,
        &soc_imx233_lradc_status_channel7_present,
        &soc_imx233_lradc_status_rsrvd2,
        &soc_imx233_lradc_status_rsrvd3,
        &soc_imx233_lradc_status_temp0_present,
        &soc_imx233_lradc_status_temp1_present,
        &soc_imx233_lradc_status_touch_detect_raw,
        &soc_imx233_lradc_status_touch_panel_present,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug0_readonly =
{
    "READONLY",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug0_rsrvd1 =
{
    "RSRVD1",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug0_state =
{
    "STATE",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_lradc_debug0 =
{
    "HW_LRADC_DEBUG0",
    0x80050110,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_lradc_debug0_readonly,
        &soc_imx233_lradc_debug0_rsrvd1,
        &soc_imx233_lradc_debug0_state,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_rsrvd3 =
{
    "RSRVD3",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_request =
{
    "REQUEST",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_rsrvd2 =
{
    "RSRVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_testmode_count =
{
    "TESTMODE_COUNT",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_rsrvd1 =
{
    "RSRVD1",
    3, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_testmode6 =
{
    "TESTMODE6",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_testmode5 =
{
    "TESTMODE5",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_debug1_testmode =
{
    "TESTMODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_lradc_debug1 =
{
    "HW_LRADC_DEBUG1",
    0x80050120,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_lradc_debug1_request,
        &soc_imx233_lradc_debug1_rsrvd1,
        &soc_imx233_lradc_debug1_rsrvd2,
        &soc_imx233_lradc_debug1_rsrvd3,
        &soc_imx233_lradc_debug1_testmode,
        &soc_imx233_lradc_debug1_testmode5,
        &soc_imx233_lradc_debug1_testmode6,
        &soc_imx233_lradc_debug1_testmode_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_conversion_rsrvd3 =
{
    "RSRVD3",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_conversion_automatic =
{
    "AUTOMATIC",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_conversion_rsrvd2 =
{
    "RSRVD2",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_conversion_scale_factor =
{
    "SCALE_FACTOR",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_conversion_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_conversion_scaled_batt_voltage =
{
    "SCALED_BATT_VOLTAGE",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_lradc_conversion =
{
    "HW_LRADC_CONVERSION",
    0x80050130,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_lradc_conversion_automatic,
        &soc_imx233_lradc_conversion_rsrvd1,
        &soc_imx233_lradc_conversion_rsrvd2,
        &soc_imx233_lradc_conversion_rsrvd3,
        &soc_imx233_lradc_conversion_scale_factor,
        &soc_imx233_lradc_conversion_scaled_batt_voltage,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc7select =
{
    "LRADC7SELECT",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc6select =
{
    "LRADC6SELECT",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc5select =
{
    "LRADC5SELECT",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc4select =
{
    "LRADC4SELECT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc3select =
{
    "LRADC3SELECT",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc2select =
{
    "LRADC2SELECT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc1select =
{
    "LRADC1SELECT",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_ctrl4_lradc0select =
{
    "LRADC0SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ctrl4 =
{
    "HW_LRADC_CTRL4",
    0x80050140,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_lradc_ctrl4_lradc0select,
        &soc_imx233_lradc_ctrl4_lradc1select,
        &soc_imx233_lradc_ctrl4_lradc2select,
        &soc_imx233_lradc_ctrl4_lradc3select,
        &soc_imx233_lradc_ctrl4_lradc4select,
        &soc_imx233_lradc_ctrl4_lradc5select,
        &soc_imx233_lradc_ctrl4_lradc6select,
        &soc_imx233_lradc_ctrl4_lradc7select,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_lradc_version =
{
    "HW_LRADC_VERSION",
    0x80050150,
    0,
    3,
    {
        &soc_imx233_lradc_version_major,
        &soc_imx233_lradc_version_minor,
        &soc_imx233_lradc_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_chn_toggle =
{
    "TOGGLE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_chn_rsrvd2 =
{
    "RSRVD2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_chn_accumulate =
{
    "ACCUMULATE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_chn_num_samples =
{
    "NUM_SAMPLES",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_chn_rsrvd1 =
{
    "RSRVD1",
    18, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_chn_value =
{
    "VALUE",
    0, 17
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch0 =
{
    "HW_LRADC_CH0",
    0x80050050,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch1 =
{
    "HW_LRADC_CH1",
    0x80050060,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch2 =
{
    "HW_LRADC_CH2",
    0x80050070,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch3 =
{
    "HW_LRADC_CH3",
    0x80050080,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch4 =
{
    "HW_LRADC_CH4",
    0x80050090,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch5 =
{
    "HW_LRADC_CH5",
    0x800500a0,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch6 =
{
    "HW_LRADC_CH6",
    0x800500b0,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_ch7 =
{
    "HW_LRADC_CH7",
    0x800500c0,
    0,
    6,
    {
        &soc_imx233_lradc_chn_accumulate,
        &soc_imx233_lradc_chn_num_samples,
        &soc_imx233_lradc_chn_rsrvd1,
        &soc_imx233_lradc_chn_rsrvd2,
        &soc_imx233_lradc_chn_toggle,
        &soc_imx233_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_delayn_trigger_lradcs =
{
    "TRIGGER_LRADCS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_delayn_rsrvd2 =
{
    "RSRVD2",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_delayn_kick =
{
    "KICK",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_delayn_trigger_delays =
{
    "TRIGGER_DELAYS",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_delayn_loop_count =
{
    "LOOP_COUNT",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_lradc_delayn_delay =
{
    "DELAY",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_lradc_delay0 =
{
    "HW_LRADC_DELAY0",
    0x800500d0,
    0,
    6,
    {
        &soc_imx233_lradc_delayn_delay,
        &soc_imx233_lradc_delayn_kick,
        &soc_imx233_lradc_delayn_loop_count,
        &soc_imx233_lradc_delayn_rsrvd2,
        &soc_imx233_lradc_delayn_trigger_delays,
        &soc_imx233_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_delay1 =
{
    "HW_LRADC_DELAY1",
    0x800500e0,
    0,
    6,
    {
        &soc_imx233_lradc_delayn_delay,
        &soc_imx233_lradc_delayn_kick,
        &soc_imx233_lradc_delayn_loop_count,
        &soc_imx233_lradc_delayn_rsrvd2,
        &soc_imx233_lradc_delayn_trigger_delays,
        &soc_imx233_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_delay2 =
{
    "HW_LRADC_DELAY2",
    0x800500f0,
    0,
    6,
    {
        &soc_imx233_lradc_delayn_delay,
        &soc_imx233_lradc_delayn_kick,
        &soc_imx233_lradc_delayn_loop_count,
        &soc_imx233_lradc_delayn_rsrvd2,
        &soc_imx233_lradc_delayn_trigger_delays,
        &soc_imx233_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_t soc_imx233_lradc_delay3 =
{
    "HW_LRADC_DELAY3",
    0x80050100,
    0,
    6,
    {
        &soc_imx233_lradc_delayn_delay,
        &soc_imx233_lradc_delayn_kick,
        &soc_imx233_lradc_delayn_loop_count,
        &soc_imx233_lradc_delayn_rsrvd2,
        &soc_imx233_lradc_delayn_trigger_delays,
        &soc_imx233_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_wr_unlock =
{
    "WR_UNLOCK",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_rsrvd2 =
{
    "RSRVD2",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_reload_shadows =
{
    "RELOAD_SHADOWS",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_rd_bank_open =
{
    "RD_BANK_OPEN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_rsrvd1 =
{
    "RSRVD1",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_error =
{
    "ERROR",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_busy =
{
    "BUSY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_rsrvd0 =
{
    "RSRVD0",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_ctrl_addr =
{
    "ADDR",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_ctrl =
{
    "HW_OCOTP_CTRL",
    0x8002c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_imx233_ocotp_ctrl_addr,
        &soc_imx233_ocotp_ctrl_busy,
        &soc_imx233_ocotp_ctrl_error,
        &soc_imx233_ocotp_ctrl_rd_bank_open,
        &soc_imx233_ocotp_ctrl_reload_shadows,
        &soc_imx233_ocotp_ctrl_rsrvd0,
        &soc_imx233_ocotp_ctrl_rsrvd1,
        &soc_imx233_ocotp_ctrl_rsrvd2,
        &soc_imx233_ocotp_ctrl_wr_unlock,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_data =
{
    "HW_OCOTP_DATA",
    0x8002c010,
    0,
    1,
    {
        &soc_imx233_ocotp_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_swcap_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_swcap =
{
    "HW_OCOTP_SWCAP",
    0x8002c100,
    0,
    1,
    {
        &soc_imx233_ocotp_swcap_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_cust_disable_wmadrm9 =
{
    "CUST_DISABLE_WMADRM9",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_cust_disable_janusdrm10 =
{
    "CUST_DISABLE_JANUSDRM10",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_rsrvd1 =
{
    "RSRVD1",
    5, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_enable_sjtag_12ma_drive =
{
    "ENABLE_SJTAG_12MA_DRIVE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_use_parallel_jtag =
{
    "USE_PARALLEL_JTAG",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_rtc_xtal_32768_present =
{
    "RTC_XTAL_32768_PRESENT",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_rtc_xtal_32000_present =
{
    "RTC_XTAL_32000_PRESENT",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custcap_rsrvd0 =
{
    "RSRVD0",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_custcap =
{
    "HW_OCOTP_CUSTCAP",
    0x8002c110,
    0,
    8,
    {
        &soc_imx233_ocotp_custcap_cust_disable_janusdrm10,
        &soc_imx233_ocotp_custcap_cust_disable_wmadrm9,
        &soc_imx233_ocotp_custcap_enable_sjtag_12ma_drive,
        &soc_imx233_ocotp_custcap_rsrvd0,
        &soc_imx233_ocotp_custcap_rsrvd1,
        &soc_imx233_ocotp_custcap_rtc_xtal_32000_present,
        &soc_imx233_ocotp_custcap_rtc_xtal_32768_present,
        &soc_imx233_ocotp_custcap_use_parallel_jtag,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom7 =
{
    "ROM7",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom6 =
{
    "ROM6",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom5 =
{
    "ROM5",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom4 =
{
    "ROM4",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom3 =
{
    "ROM3",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom2 =
{
    "ROM2",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom1 =
{
    "ROM1",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom0 =
{
    "ROM0",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_hwsw_shadow_alt =
{
    "HWSW_SHADOW_ALT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cryptodcp_alt =
{
    "CRYPTODCP_ALT",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cryptokey_alt =
{
    "CRYPTOKEY_ALT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_pin =
{
    "PIN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_ops =
{
    "OPS",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_un2 =
{
    "UN2",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_un1 =
{
    "UN1",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_un0 =
{
    "UN0",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_unallocated =
{
    "UNALLOCATED",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_rom_shadow =
{
    "ROM_SHADOW",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_custcap =
{
    "CUSTCAP",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_hwsw =
{
    "HWSW",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_custcap_shadow =
{
    "CUSTCAP_SHADOW",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_hwsw_shadow =
{
    "HWSW_SHADOW",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cryptodcp =
{
    "CRYPTODCP",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cryptokey =
{
    "CRYPTOKEY",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cust3 =
{
    "CUST3",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cust2 =
{
    "CUST2",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cust1 =
{
    "CUST1",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_lock_cust0 =
{
    "CUST0",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_lock =
{
    "HW_OCOTP_LOCK",
    0x8002c120,
    0,
    28,
    {
        &soc_imx233_ocotp_lock_cryptodcp,
        &soc_imx233_ocotp_lock_cryptodcp_alt,
        &soc_imx233_ocotp_lock_cryptokey,
        &soc_imx233_ocotp_lock_cryptokey_alt,
        &soc_imx233_ocotp_lock_cust0,
        &soc_imx233_ocotp_lock_cust1,
        &soc_imx233_ocotp_lock_cust2,
        &soc_imx233_ocotp_lock_cust3,
        &soc_imx233_ocotp_lock_custcap,
        &soc_imx233_ocotp_lock_custcap_shadow,
        &soc_imx233_ocotp_lock_hwsw,
        &soc_imx233_ocotp_lock_hwsw_shadow,
        &soc_imx233_ocotp_lock_hwsw_shadow_alt,
        &soc_imx233_ocotp_lock_ops,
        &soc_imx233_ocotp_lock_pin,
        &soc_imx233_ocotp_lock_rom0,
        &soc_imx233_ocotp_lock_rom1,
        &soc_imx233_ocotp_lock_rom2,
        &soc_imx233_ocotp_lock_rom3,
        &soc_imx233_ocotp_lock_rom4,
        &soc_imx233_ocotp_lock_rom5,
        &soc_imx233_ocotp_lock_rom6,
        &soc_imx233_ocotp_lock_rom7,
        &soc_imx233_ocotp_lock_rom_shadow,
        &soc_imx233_ocotp_lock_un0,
        &soc_imx233_ocotp_lock_un1,
        &soc_imx233_ocotp_lock_un2,
        &soc_imx233_ocotp_lock_unallocated,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_boot_mode =
{
    "BOOT_MODE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_enable_pjtag_12ma_drive =
{
    "ENABLE_PJTAG_12MA_DRIVE",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_use_parallel_jtag =
{
    "USE_PARALLEL_JTAG",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_sd_power_gate_gpio =
{
    "SD_POWER_GATE_GPIO",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_sd_power_up_delay =
{
    "SD_POWER_UP_DELAY",
    14, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_sd_bus_width =
{
    "SD_BUS_WIDTH",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_ssp_sck_index =
{
    "SSP_SCK_INDEX",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_rsrvd3 =
{
    "RSRVD3",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_disable_spi_nor_fast_read =
{
    "DISABLE_SPI_NOR_FAST_READ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_enable_usb_boot_serial_num =
{
    "ENABLE_USB_BOOT_SERIAL_NUM",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_enable_unencrypted_boot =
{
    "ENABLE_UNENCRYPTED_BOOT",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_sd_mbr_boot =
{
    "SD_MBR_BOOT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_rsrvd2 =
{
    "RSRVD2",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_rsrvd1 =
{
    "RSRVD1",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom0_rsrvd0 =
{
    "RSRVD0",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom0 =
{
    "HW_OCOTP_ROM0",
    0x8002c1a0,
    0,
    15,
    {
        &soc_imx233_ocotp_rom0_boot_mode,
        &soc_imx233_ocotp_rom0_disable_spi_nor_fast_read,
        &soc_imx233_ocotp_rom0_enable_pjtag_12ma_drive,
        &soc_imx233_ocotp_rom0_enable_unencrypted_boot,
        &soc_imx233_ocotp_rom0_enable_usb_boot_serial_num,
        &soc_imx233_ocotp_rom0_rsrvd0,
        &soc_imx233_ocotp_rom0_rsrvd1,
        &soc_imx233_ocotp_rom0_rsrvd2,
        &soc_imx233_ocotp_rom0_rsrvd3,
        &soc_imx233_ocotp_rom0_sd_bus_width,
        &soc_imx233_ocotp_rom0_sd_mbr_boot,
        &soc_imx233_ocotp_rom0_sd_power_gate_gpio,
        &soc_imx233_ocotp_rom0_sd_power_up_delay,
        &soc_imx233_ocotp_rom0_ssp_sck_index,
        &soc_imx233_ocotp_rom0_use_parallel_jtag,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_rsrvd1 =
{
    "RSRVD1",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_use_alt_gpmi_rdy3 =
{
    "USE_ALT_GPMI_RDY3",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_use_alt_gpmi_ce3 =
{
    "USE_ALT_GPMI_CE3",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_use_alt_gpmi_rdy2 =
{
    "USE_ALT_GPMI_RDY2",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_use_alt_gpmi_ce2 =
{
    "USE_ALT_GPMI_CE2",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_enable_nand3_ce_rdy_pullup =
{
    "ENABLE_NAND3_CE_RDY_PULLUP",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_enable_nand2_ce_rdy_pullup =
{
    "ENABLE_NAND2_CE_RDY_PULLUP",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_enable_nand1_ce_rdy_pullup =
{
    "ENABLE_NAND1_CE_RDY_PULLUP",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_enable_nand0_ce_rdy_pullup =
{
    "ENABLE_NAND0_CE_RDY_PULLUP",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_untouch_internal_ssp_pullup =
{
    "UNTOUCH_INTERNAL_SSP_PULLUP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_ssp2_ext_pullup =
{
    "SSP2_EXT_PULLUP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_ssp1_ext_pullup =
{
    "SSP1_EXT_PULLUP",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_sd_increase_init_seq_time =
{
    "SD_INCREASE_INIT_SEQ_TIME",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_sd_init_seq_2_enable =
{
    "SD_INIT_SEQ_2_ENABLE",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_sd_cmd0_disable =
{
    "SD_CMD0_DISABLE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_sd_init_seq_1_disable =
{
    "SD_INIT_SEQ_1_DISABLE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_use_alt_ssp1_data4_7 =
{
    "USE_ALT_SSP1_DATA4_7",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_boot_search_count =
{
    "BOOT_SEARCH_COUNT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_rsrvd0 =
{
    "RSRVD0",
    3, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom1_number_of_nands =
{
    "NUMBER_OF_NANDS",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom1 =
{
    "HW_OCOTP_ROM1",
    0x8002c1b0,
    0,
    20,
    {
        &soc_imx233_ocotp_rom1_boot_search_count,
        &soc_imx233_ocotp_rom1_enable_nand0_ce_rdy_pullup,
        &soc_imx233_ocotp_rom1_enable_nand1_ce_rdy_pullup,
        &soc_imx233_ocotp_rom1_enable_nand2_ce_rdy_pullup,
        &soc_imx233_ocotp_rom1_enable_nand3_ce_rdy_pullup,
        &soc_imx233_ocotp_rom1_number_of_nands,
        &soc_imx233_ocotp_rom1_rsrvd0,
        &soc_imx233_ocotp_rom1_rsrvd1,
        &soc_imx233_ocotp_rom1_sd_cmd0_disable,
        &soc_imx233_ocotp_rom1_sd_increase_init_seq_time,
        &soc_imx233_ocotp_rom1_sd_init_seq_1_disable,
        &soc_imx233_ocotp_rom1_sd_init_seq_2_enable,
        &soc_imx233_ocotp_rom1_ssp1_ext_pullup,
        &soc_imx233_ocotp_rom1_ssp2_ext_pullup,
        &soc_imx233_ocotp_rom1_untouch_internal_ssp_pullup,
        &soc_imx233_ocotp_rom1_use_alt_gpmi_ce2,
        &soc_imx233_ocotp_rom1_use_alt_gpmi_ce3,
        &soc_imx233_ocotp_rom1_use_alt_gpmi_rdy2,
        &soc_imx233_ocotp_rom1_use_alt_gpmi_rdy3,
        &soc_imx233_ocotp_rom1_use_alt_ssp1_data4_7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom2_usb_vid =
{
    "USB_VID",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom2_usb_pid =
{
    "USB_PID",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom2 =
{
    "HW_OCOTP_ROM2",
    0x8002c1c0,
    0,
    2,
    {
        &soc_imx233_ocotp_rom2_usb_pid,
        &soc_imx233_ocotp_rom2_usb_vid,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom3_rsrvd1 =
{
    "RSRVD1",
    10, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom3_rsrvd0 =
{
    "RSRVD0",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom3 =
{
    "HW_OCOTP_ROM3",
    0x8002c1d0,
    0,
    2,
    {
        &soc_imx233_ocotp_rom3_rsrvd0,
        &soc_imx233_ocotp_rom3_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom4_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom4 =
{
    "HW_OCOTP_ROM4",
    0x8002c1e0,
    0,
    1,
    {
        &soc_imx233_ocotp_rom4_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom5_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom5 =
{
    "HW_OCOTP_ROM5",
    0x8002c1f0,
    0,
    1,
    {
        &soc_imx233_ocotp_rom5_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom6_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom6 =
{
    "HW_OCOTP_ROM6",
    0x8002c200,
    0,
    1,
    {
        &soc_imx233_ocotp_rom6_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_rom7_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_rom7 =
{
    "HW_OCOTP_ROM7",
    0x8002c210,
    0,
    1,
    {
        &soc_imx233_ocotp_rom7_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_version =
{
    "HW_OCOTP_VERSION",
    0x8002c220,
    0,
    3,
    {
        &soc_imx233_ocotp_version_major,
        &soc_imx233_ocotp_version_minor,
        &soc_imx233_ocotp_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_custn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_cust0 =
{
    "HW_OCOTP_CUST0",
    0x8002c020,
    0,
    1,
    {
        &soc_imx233_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_cust1 =
{
    "HW_OCOTP_CUST1",
    0x8002c030,
    0,
    1,
    {
        &soc_imx233_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_cust2 =
{
    "HW_OCOTP_CUST2",
    0x8002c040,
    0,
    1,
    {
        &soc_imx233_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_cust3 =
{
    "HW_OCOTP_CUST3",
    0x8002c050,
    0,
    1,
    {
        &soc_imx233_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_crypton_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_crypto0 =
{
    "HW_OCOTP_CRYPTO0",
    0x8002c060,
    0,
    1,
    {
        &soc_imx233_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_crypto1 =
{
    "HW_OCOTP_CRYPTO1",
    0x8002c070,
    0,
    1,
    {
        &soc_imx233_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_crypto2 =
{
    "HW_OCOTP_CRYPTO2",
    0x8002c080,
    0,
    1,
    {
        &soc_imx233_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_crypto3 =
{
    "HW_OCOTP_CRYPTO3",
    0x8002c090,
    0,
    1,
    {
        &soc_imx233_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_hwcapn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_hwcap0 =
{
    "HW_OCOTP_HWCAP0",
    0x8002c0a0,
    0,
    1,
    {
        &soc_imx233_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_hwcap1 =
{
    "HW_OCOTP_HWCAP1",
    0x8002c0b0,
    0,
    1,
    {
        &soc_imx233_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_hwcap2 =
{
    "HW_OCOTP_HWCAP2",
    0x8002c0c0,
    0,
    1,
    {
        &soc_imx233_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_hwcap3 =
{
    "HW_OCOTP_HWCAP3",
    0x8002c0d0,
    0,
    1,
    {
        &soc_imx233_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_hwcap4 =
{
    "HW_OCOTP_HWCAP4",
    0x8002c0e0,
    0,
    1,
    {
        &soc_imx233_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_hwcap5 =
{
    "HW_OCOTP_HWCAP5",
    0x8002c0f0,
    0,
    1,
    {
        &soc_imx233_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_opsn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_ops0 =
{
    "HW_OCOTP_OPS0",
    0x8002c130,
    0,
    1,
    {
        &soc_imx233_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_ops1 =
{
    "HW_OCOTP_OPS1",
    0x8002c140,
    0,
    1,
    {
        &soc_imx233_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_ops2 =
{
    "HW_OCOTP_OPS2",
    0x8002c150,
    0,
    1,
    {
        &soc_imx233_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_ops3 =
{
    "HW_OCOTP_OPS3",
    0x8002c160,
    0,
    1,
    {
        &soc_imx233_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ocotp_unn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_un0 =
{
    "HW_OCOTP_UN0",
    0x8002c170,
    0,
    1,
    {
        &soc_imx233_ocotp_unn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_un1 =
{
    "HW_OCOTP_UN1",
    0x8002c180,
    0,
    1,
    {
        &soc_imx233_ocotp_unn_bits,
    }
};

static struct hwemul_soc_reg_t soc_imx233_ocotp_un2 =
{
    "HW_OCOTP_UN2",
    0x8002c190,
    0,
    1,
    {
        &soc_imx233_ocotp_unn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_rsrvd2 =
{
    "RSRVD2",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_present3 =
{
    "PRESENT3",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_present2 =
{
    "PRESENT2",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_present1 =
{
    "PRESENT1",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_present0 =
{
    "PRESENT0",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_rsrvd1 =
{
    "RSRVD1",
    3, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_irqout2 =
{
    "IRQOUT2",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_irqout1 =
{
    "IRQOUT1",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_ctrl_irqout0 =
{
    "IRQOUT0",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_ctrl =
{
    "HW_PINCTRL_CTRL",
    0x80018000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_pinctrl_ctrl_clkgate,
        &soc_imx233_pinctrl_ctrl_irqout0,
        &soc_imx233_pinctrl_ctrl_irqout1,
        &soc_imx233_pinctrl_ctrl_irqout2,
        &soc_imx233_pinctrl_ctrl_present0,
        &soc_imx233_pinctrl_ctrl_present1,
        &soc_imx233_pinctrl_ctrl_present2,
        &soc_imx233_pinctrl_ctrl_present3,
        &soc_imx233_pinctrl_ctrl_rsrvd1,
        &soc_imx233_pinctrl_ctrl_rsrvd2,
        &soc_imx233_pinctrl_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin15 =
{
    "BANK0_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin14 =
{
    "BANK0_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin13 =
{
    "BANK0_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin12 =
{
    "BANK0_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin11 =
{
    "BANK0_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin10 =
{
    "BANK0_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin09 =
{
    "BANK0_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin08 =
{
    "BANK0_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin07 =
{
    "BANK0_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin06 =
{
    "BANK0_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin05 =
{
    "BANK0_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin04 =
{
    "BANK0_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin03 =
{
    "BANK0_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin02 =
{
    "BANK0_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin01 =
{
    "BANK0_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel0_bank0_pin00 =
{
    "BANK0_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel0 =
{
    "HW_PINCTRL_MUXSEL0",
    0x80018100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_muxsel0_bank0_pin00,
        &soc_imx233_pinctrl_muxsel0_bank0_pin01,
        &soc_imx233_pinctrl_muxsel0_bank0_pin02,
        &soc_imx233_pinctrl_muxsel0_bank0_pin03,
        &soc_imx233_pinctrl_muxsel0_bank0_pin04,
        &soc_imx233_pinctrl_muxsel0_bank0_pin05,
        &soc_imx233_pinctrl_muxsel0_bank0_pin06,
        &soc_imx233_pinctrl_muxsel0_bank0_pin07,
        &soc_imx233_pinctrl_muxsel0_bank0_pin08,
        &soc_imx233_pinctrl_muxsel0_bank0_pin09,
        &soc_imx233_pinctrl_muxsel0_bank0_pin10,
        &soc_imx233_pinctrl_muxsel0_bank0_pin11,
        &soc_imx233_pinctrl_muxsel0_bank0_pin12,
        &soc_imx233_pinctrl_muxsel0_bank0_pin13,
        &soc_imx233_pinctrl_muxsel0_bank0_pin14,
        &soc_imx233_pinctrl_muxsel0_bank0_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin31 =
{
    "BANK0_PIN31",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin30 =
{
    "BANK0_PIN30",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin29 =
{
    "BANK0_PIN29",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin28 =
{
    "BANK0_PIN28",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin27 =
{
    "BANK0_PIN27",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin26 =
{
    "BANK0_PIN26",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin25 =
{
    "BANK0_PIN25",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin24 =
{
    "BANK0_PIN24",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin23 =
{
    "BANK0_PIN23",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin22 =
{
    "BANK0_PIN22",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin21 =
{
    "BANK0_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin20 =
{
    "BANK0_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin19 =
{
    "BANK0_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin18 =
{
    "BANK0_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin17 =
{
    "BANK0_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel1_bank0_pin16 =
{
    "BANK0_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel1 =
{
    "HW_PINCTRL_MUXSEL1",
    0x80018110,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_muxsel1_bank0_pin16,
        &soc_imx233_pinctrl_muxsel1_bank0_pin17,
        &soc_imx233_pinctrl_muxsel1_bank0_pin18,
        &soc_imx233_pinctrl_muxsel1_bank0_pin19,
        &soc_imx233_pinctrl_muxsel1_bank0_pin20,
        &soc_imx233_pinctrl_muxsel1_bank0_pin21,
        &soc_imx233_pinctrl_muxsel1_bank0_pin22,
        &soc_imx233_pinctrl_muxsel1_bank0_pin23,
        &soc_imx233_pinctrl_muxsel1_bank0_pin24,
        &soc_imx233_pinctrl_muxsel1_bank0_pin25,
        &soc_imx233_pinctrl_muxsel1_bank0_pin26,
        &soc_imx233_pinctrl_muxsel1_bank0_pin27,
        &soc_imx233_pinctrl_muxsel1_bank0_pin28,
        &soc_imx233_pinctrl_muxsel1_bank0_pin29,
        &soc_imx233_pinctrl_muxsel1_bank0_pin30,
        &soc_imx233_pinctrl_muxsel1_bank0_pin31,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin15 =
{
    "BANK1_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin14 =
{
    "BANK1_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin13 =
{
    "BANK1_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin12 =
{
    "BANK1_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin11 =
{
    "BANK1_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin10 =
{
    "BANK1_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin09 =
{
    "BANK1_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin08 =
{
    "BANK1_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin07 =
{
    "BANK1_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin06 =
{
    "BANK1_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin05 =
{
    "BANK1_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin04 =
{
    "BANK1_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin03 =
{
    "BANK1_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin02 =
{
    "BANK1_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin01 =
{
    "BANK1_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel2_bank1_pin00 =
{
    "BANK1_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel2 =
{
    "HW_PINCTRL_MUXSEL2",
    0x80018120,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_muxsel2_bank1_pin00,
        &soc_imx233_pinctrl_muxsel2_bank1_pin01,
        &soc_imx233_pinctrl_muxsel2_bank1_pin02,
        &soc_imx233_pinctrl_muxsel2_bank1_pin03,
        &soc_imx233_pinctrl_muxsel2_bank1_pin04,
        &soc_imx233_pinctrl_muxsel2_bank1_pin05,
        &soc_imx233_pinctrl_muxsel2_bank1_pin06,
        &soc_imx233_pinctrl_muxsel2_bank1_pin07,
        &soc_imx233_pinctrl_muxsel2_bank1_pin08,
        &soc_imx233_pinctrl_muxsel2_bank1_pin09,
        &soc_imx233_pinctrl_muxsel2_bank1_pin10,
        &soc_imx233_pinctrl_muxsel2_bank1_pin11,
        &soc_imx233_pinctrl_muxsel2_bank1_pin12,
        &soc_imx233_pinctrl_muxsel2_bank1_pin13,
        &soc_imx233_pinctrl_muxsel2_bank1_pin14,
        &soc_imx233_pinctrl_muxsel2_bank1_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_rsrvd0 =
{
    "RSRVD0",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin30 =
{
    "BANK1_PIN30",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin29 =
{
    "BANK1_PIN29",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin28 =
{
    "BANK1_PIN28",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin27 =
{
    "BANK1_PIN27",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin26 =
{
    "BANK1_PIN26",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin25 =
{
    "BANK1_PIN25",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin24 =
{
    "BANK1_PIN24",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin23 =
{
    "BANK1_PIN23",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin22 =
{
    "BANK1_PIN22",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin21 =
{
    "BANK1_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin20 =
{
    "BANK1_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin19 =
{
    "BANK1_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin18 =
{
    "BANK1_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin17 =
{
    "BANK1_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel3_bank1_pin16 =
{
    "BANK1_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel3 =
{
    "HW_PINCTRL_MUXSEL3",
    0x80018130,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_muxsel3_bank1_pin16,
        &soc_imx233_pinctrl_muxsel3_bank1_pin17,
        &soc_imx233_pinctrl_muxsel3_bank1_pin18,
        &soc_imx233_pinctrl_muxsel3_bank1_pin19,
        &soc_imx233_pinctrl_muxsel3_bank1_pin20,
        &soc_imx233_pinctrl_muxsel3_bank1_pin21,
        &soc_imx233_pinctrl_muxsel3_bank1_pin22,
        &soc_imx233_pinctrl_muxsel3_bank1_pin23,
        &soc_imx233_pinctrl_muxsel3_bank1_pin24,
        &soc_imx233_pinctrl_muxsel3_bank1_pin25,
        &soc_imx233_pinctrl_muxsel3_bank1_pin26,
        &soc_imx233_pinctrl_muxsel3_bank1_pin27,
        &soc_imx233_pinctrl_muxsel3_bank1_pin28,
        &soc_imx233_pinctrl_muxsel3_bank1_pin29,
        &soc_imx233_pinctrl_muxsel3_bank1_pin30,
        &soc_imx233_pinctrl_muxsel3_rsrvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin15 =
{
    "BANK2_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin14 =
{
    "BANK2_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin13 =
{
    "BANK2_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin12 =
{
    "BANK2_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin11 =
{
    "BANK2_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin10 =
{
    "BANK2_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin09 =
{
    "BANK2_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin08 =
{
    "BANK2_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin07 =
{
    "BANK2_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin06 =
{
    "BANK2_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin05 =
{
    "BANK2_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin04 =
{
    "BANK2_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin03 =
{
    "BANK2_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin02 =
{
    "BANK2_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin01 =
{
    "BANK2_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel4_bank2_pin00 =
{
    "BANK2_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel4 =
{
    "HW_PINCTRL_MUXSEL4",
    0x80018140,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_muxsel4_bank2_pin00,
        &soc_imx233_pinctrl_muxsel4_bank2_pin01,
        &soc_imx233_pinctrl_muxsel4_bank2_pin02,
        &soc_imx233_pinctrl_muxsel4_bank2_pin03,
        &soc_imx233_pinctrl_muxsel4_bank2_pin04,
        &soc_imx233_pinctrl_muxsel4_bank2_pin05,
        &soc_imx233_pinctrl_muxsel4_bank2_pin06,
        &soc_imx233_pinctrl_muxsel4_bank2_pin07,
        &soc_imx233_pinctrl_muxsel4_bank2_pin08,
        &soc_imx233_pinctrl_muxsel4_bank2_pin09,
        &soc_imx233_pinctrl_muxsel4_bank2_pin10,
        &soc_imx233_pinctrl_muxsel4_bank2_pin11,
        &soc_imx233_pinctrl_muxsel4_bank2_pin12,
        &soc_imx233_pinctrl_muxsel4_bank2_pin13,
        &soc_imx233_pinctrl_muxsel4_bank2_pin14,
        &soc_imx233_pinctrl_muxsel4_bank2_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin31 =
{
    "BANK2_PIN31",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin30 =
{
    "BANK2_PIN30",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin29 =
{
    "BANK2_PIN29",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin28 =
{
    "BANK2_PIN28",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin27 =
{
    "BANK2_PIN27",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin26 =
{
    "BANK2_PIN26",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin25 =
{
    "BANK2_PIN25",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin24 =
{
    "BANK2_PIN24",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin23 =
{
    "BANK2_PIN23",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin22 =
{
    "BANK2_PIN22",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin21 =
{
    "BANK2_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin20 =
{
    "BANK2_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin19 =
{
    "BANK2_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin18 =
{
    "BANK2_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin17 =
{
    "BANK2_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel5_bank2_pin16 =
{
    "BANK2_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel5 =
{
    "HW_PINCTRL_MUXSEL5",
    0x80018150,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_muxsel5_bank2_pin16,
        &soc_imx233_pinctrl_muxsel5_bank2_pin17,
        &soc_imx233_pinctrl_muxsel5_bank2_pin18,
        &soc_imx233_pinctrl_muxsel5_bank2_pin19,
        &soc_imx233_pinctrl_muxsel5_bank2_pin20,
        &soc_imx233_pinctrl_muxsel5_bank2_pin21,
        &soc_imx233_pinctrl_muxsel5_bank2_pin22,
        &soc_imx233_pinctrl_muxsel5_bank2_pin23,
        &soc_imx233_pinctrl_muxsel5_bank2_pin24,
        &soc_imx233_pinctrl_muxsel5_bank2_pin25,
        &soc_imx233_pinctrl_muxsel5_bank2_pin26,
        &soc_imx233_pinctrl_muxsel5_bank2_pin27,
        &soc_imx233_pinctrl_muxsel5_bank2_pin28,
        &soc_imx233_pinctrl_muxsel5_bank2_pin29,
        &soc_imx233_pinctrl_muxsel5_bank2_pin30,
        &soc_imx233_pinctrl_muxsel5_bank2_pin31,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin15 =
{
    "BANK3_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin14 =
{
    "BANK3_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin13 =
{
    "BANK3_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin12 =
{
    "BANK3_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin11 =
{
    "BANK3_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin10 =
{
    "BANK3_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin09 =
{
    "BANK3_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin08 =
{
    "BANK3_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin07 =
{
    "BANK3_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin06 =
{
    "BANK3_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin05 =
{
    "BANK3_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin04 =
{
    "BANK3_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin03 =
{
    "BANK3_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin02 =
{
    "BANK3_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin01 =
{
    "BANK3_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel6_bank3_pin00 =
{
    "BANK3_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel6 =
{
    "HW_PINCTRL_MUXSEL6",
    0x80018160,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_muxsel6_bank3_pin00,
        &soc_imx233_pinctrl_muxsel6_bank3_pin01,
        &soc_imx233_pinctrl_muxsel6_bank3_pin02,
        &soc_imx233_pinctrl_muxsel6_bank3_pin03,
        &soc_imx233_pinctrl_muxsel6_bank3_pin04,
        &soc_imx233_pinctrl_muxsel6_bank3_pin05,
        &soc_imx233_pinctrl_muxsel6_bank3_pin06,
        &soc_imx233_pinctrl_muxsel6_bank3_pin07,
        &soc_imx233_pinctrl_muxsel6_bank3_pin08,
        &soc_imx233_pinctrl_muxsel6_bank3_pin09,
        &soc_imx233_pinctrl_muxsel6_bank3_pin10,
        &soc_imx233_pinctrl_muxsel6_bank3_pin11,
        &soc_imx233_pinctrl_muxsel6_bank3_pin12,
        &soc_imx233_pinctrl_muxsel6_bank3_pin13,
        &soc_imx233_pinctrl_muxsel6_bank3_pin14,
        &soc_imx233_pinctrl_muxsel6_bank3_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel7_rsrvd0 =
{
    "RSRVD0",
    12, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel7_bank3_pin21 =
{
    "BANK3_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel7_bank3_pin20 =
{
    "BANK3_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel7_bank3_pin19 =
{
    "BANK3_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel7_bank3_pin18 =
{
    "BANK3_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel7_bank3_pin17 =
{
    "BANK3_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_muxsel7_bank3_pin16 =
{
    "BANK3_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_muxsel7 =
{
    "HW_PINCTRL_MUXSEL7",
    0x80018170,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_imx233_pinctrl_muxsel7_bank3_pin16,
        &soc_imx233_pinctrl_muxsel7_bank3_pin17,
        &soc_imx233_pinctrl_muxsel7_bank3_pin18,
        &soc_imx233_pinctrl_muxsel7_bank3_pin19,
        &soc_imx233_pinctrl_muxsel7_bank3_pin20,
        &soc_imx233_pinctrl_muxsel7_bank3_pin21,
        &soc_imx233_pinctrl_muxsel7_rsrvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin07_ma =
{
    "BANK0_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin06_ma =
{
    "BANK0_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin05_ma =
{
    "BANK0_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin04_ma =
{
    "BANK0_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin03_ma =
{
    "BANK0_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin02_ma =
{
    "BANK0_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin01_ma =
{
    "BANK0_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive0_bank0_pin00_ma =
{
    "BANK0_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive0 =
{
    "HW_PINCTRL_DRIVE0",
    0x80018200,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive0_bank0_pin00_ma,
        &soc_imx233_pinctrl_drive0_bank0_pin01_ma,
        &soc_imx233_pinctrl_drive0_bank0_pin02_ma,
        &soc_imx233_pinctrl_drive0_bank0_pin03_ma,
        &soc_imx233_pinctrl_drive0_bank0_pin04_ma,
        &soc_imx233_pinctrl_drive0_bank0_pin05_ma,
        &soc_imx233_pinctrl_drive0_bank0_pin06_ma,
        &soc_imx233_pinctrl_drive0_bank0_pin07_ma,
        &soc_imx233_pinctrl_drive0_rsrvd0,
        &soc_imx233_pinctrl_drive0_rsrvd1,
        &soc_imx233_pinctrl_drive0_rsrvd2,
        &soc_imx233_pinctrl_drive0_rsrvd3,
        &soc_imx233_pinctrl_drive0_rsrvd4,
        &soc_imx233_pinctrl_drive0_rsrvd5,
        &soc_imx233_pinctrl_drive0_rsrvd6,
        &soc_imx233_pinctrl_drive0_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin15_ma =
{
    "BANK0_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin14_ma =
{
    "BANK0_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin13_ma =
{
    "BANK0_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin12_ma =
{
    "BANK0_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin11_ma =
{
    "BANK0_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin10_ma =
{
    "BANK0_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin09_ma =
{
    "BANK0_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive1_bank0_pin08_ma =
{
    "BANK0_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive1 =
{
    "HW_PINCTRL_DRIVE1",
    0x80018210,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive1_bank0_pin08_ma,
        &soc_imx233_pinctrl_drive1_bank0_pin09_ma,
        &soc_imx233_pinctrl_drive1_bank0_pin10_ma,
        &soc_imx233_pinctrl_drive1_bank0_pin11_ma,
        &soc_imx233_pinctrl_drive1_bank0_pin12_ma,
        &soc_imx233_pinctrl_drive1_bank0_pin13_ma,
        &soc_imx233_pinctrl_drive1_bank0_pin14_ma,
        &soc_imx233_pinctrl_drive1_bank0_pin15_ma,
        &soc_imx233_pinctrl_drive1_rsrvd0,
        &soc_imx233_pinctrl_drive1_rsrvd1,
        &soc_imx233_pinctrl_drive1_rsrvd2,
        &soc_imx233_pinctrl_drive1_rsrvd3,
        &soc_imx233_pinctrl_drive1_rsrvd4,
        &soc_imx233_pinctrl_drive1_rsrvd5,
        &soc_imx233_pinctrl_drive1_rsrvd6,
        &soc_imx233_pinctrl_drive1_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin23_ma =
{
    "BANK0_PIN23_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin22_ma =
{
    "BANK0_PIN22_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin21_ma =
{
    "BANK0_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin20_ma =
{
    "BANK0_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin19_ma =
{
    "BANK0_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin18_ma =
{
    "BANK0_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin17_ma =
{
    "BANK0_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive2_bank0_pin16_ma =
{
    "BANK0_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive2 =
{
    "HW_PINCTRL_DRIVE2",
    0x80018220,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive2_bank0_pin16_ma,
        &soc_imx233_pinctrl_drive2_bank0_pin17_ma,
        &soc_imx233_pinctrl_drive2_bank0_pin18_ma,
        &soc_imx233_pinctrl_drive2_bank0_pin19_ma,
        &soc_imx233_pinctrl_drive2_bank0_pin20_ma,
        &soc_imx233_pinctrl_drive2_bank0_pin21_ma,
        &soc_imx233_pinctrl_drive2_bank0_pin22_ma,
        &soc_imx233_pinctrl_drive2_bank0_pin23_ma,
        &soc_imx233_pinctrl_drive2_rsrvd0,
        &soc_imx233_pinctrl_drive2_rsrvd1,
        &soc_imx233_pinctrl_drive2_rsrvd2,
        &soc_imx233_pinctrl_drive2_rsrvd3,
        &soc_imx233_pinctrl_drive2_rsrvd4,
        &soc_imx233_pinctrl_drive2_rsrvd5,
        &soc_imx233_pinctrl_drive2_rsrvd6,
        &soc_imx233_pinctrl_drive2_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin31_ma =
{
    "BANK0_PIN31_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin30_ma =
{
    "BANK0_PIN30_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin29_ma =
{
    "BANK0_PIN29_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin28_ma =
{
    "BANK0_PIN28_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin27_ma =
{
    "BANK0_PIN27_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin26_ma =
{
    "BANK0_PIN26_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin25_ma =
{
    "BANK0_PIN25_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive3_bank0_pin24_ma =
{
    "BANK0_PIN24_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive3 =
{
    "HW_PINCTRL_DRIVE3",
    0x80018230,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive3_bank0_pin24_ma,
        &soc_imx233_pinctrl_drive3_bank0_pin25_ma,
        &soc_imx233_pinctrl_drive3_bank0_pin26_ma,
        &soc_imx233_pinctrl_drive3_bank0_pin27_ma,
        &soc_imx233_pinctrl_drive3_bank0_pin28_ma,
        &soc_imx233_pinctrl_drive3_bank0_pin29_ma,
        &soc_imx233_pinctrl_drive3_bank0_pin30_ma,
        &soc_imx233_pinctrl_drive3_bank0_pin31_ma,
        &soc_imx233_pinctrl_drive3_rsrvd0,
        &soc_imx233_pinctrl_drive3_rsrvd1,
        &soc_imx233_pinctrl_drive3_rsrvd2,
        &soc_imx233_pinctrl_drive3_rsrvd3,
        &soc_imx233_pinctrl_drive3_rsrvd4,
        &soc_imx233_pinctrl_drive3_rsrvd5,
        &soc_imx233_pinctrl_drive3_rsrvd6,
        &soc_imx233_pinctrl_drive3_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin07_ma =
{
    "BANK1_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin06_ma =
{
    "BANK1_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin05_ma =
{
    "BANK1_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin04_ma =
{
    "BANK1_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin03_ma =
{
    "BANK1_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin02_ma =
{
    "BANK1_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin01_ma =
{
    "BANK1_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive4_bank1_pin00_ma =
{
    "BANK1_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive4 =
{
    "HW_PINCTRL_DRIVE4",
    0x80018240,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive4_bank1_pin00_ma,
        &soc_imx233_pinctrl_drive4_bank1_pin01_ma,
        &soc_imx233_pinctrl_drive4_bank1_pin02_ma,
        &soc_imx233_pinctrl_drive4_bank1_pin03_ma,
        &soc_imx233_pinctrl_drive4_bank1_pin04_ma,
        &soc_imx233_pinctrl_drive4_bank1_pin05_ma,
        &soc_imx233_pinctrl_drive4_bank1_pin06_ma,
        &soc_imx233_pinctrl_drive4_bank1_pin07_ma,
        &soc_imx233_pinctrl_drive4_rsrvd0,
        &soc_imx233_pinctrl_drive4_rsrvd1,
        &soc_imx233_pinctrl_drive4_rsrvd2,
        &soc_imx233_pinctrl_drive4_rsrvd3,
        &soc_imx233_pinctrl_drive4_rsrvd4,
        &soc_imx233_pinctrl_drive4_rsrvd5,
        &soc_imx233_pinctrl_drive4_rsrvd6,
        &soc_imx233_pinctrl_drive4_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin15_ma =
{
    "BANK1_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin14_ma =
{
    "BANK1_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin13_ma =
{
    "BANK1_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin12_ma =
{
    "BANK1_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin11_ma =
{
    "BANK1_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin10_ma =
{
    "BANK1_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin09_ma =
{
    "BANK1_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive5_bank1_pin08_ma =
{
    "BANK1_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive5 =
{
    "HW_PINCTRL_DRIVE5",
    0x80018250,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive5_bank1_pin08_ma,
        &soc_imx233_pinctrl_drive5_bank1_pin09_ma,
        &soc_imx233_pinctrl_drive5_bank1_pin10_ma,
        &soc_imx233_pinctrl_drive5_bank1_pin11_ma,
        &soc_imx233_pinctrl_drive5_bank1_pin12_ma,
        &soc_imx233_pinctrl_drive5_bank1_pin13_ma,
        &soc_imx233_pinctrl_drive5_bank1_pin14_ma,
        &soc_imx233_pinctrl_drive5_bank1_pin15_ma,
        &soc_imx233_pinctrl_drive5_rsrvd0,
        &soc_imx233_pinctrl_drive5_rsrvd1,
        &soc_imx233_pinctrl_drive5_rsrvd2,
        &soc_imx233_pinctrl_drive5_rsrvd3,
        &soc_imx233_pinctrl_drive5_rsrvd4,
        &soc_imx233_pinctrl_drive5_rsrvd5,
        &soc_imx233_pinctrl_drive5_rsrvd6,
        &soc_imx233_pinctrl_drive5_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin23_ma =
{
    "BANK1_PIN23_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin22_ma =
{
    "BANK1_PIN22_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin21_ma =
{
    "BANK1_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin20_ma =
{
    "BANK1_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin19_ma =
{
    "BANK1_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin18_ma =
{
    "BANK1_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin17_ma =
{
    "BANK1_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive6_bank1_pin16_ma =
{
    "BANK1_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive6 =
{
    "HW_PINCTRL_DRIVE6",
    0x80018260,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive6_bank1_pin16_ma,
        &soc_imx233_pinctrl_drive6_bank1_pin17_ma,
        &soc_imx233_pinctrl_drive6_bank1_pin18_ma,
        &soc_imx233_pinctrl_drive6_bank1_pin19_ma,
        &soc_imx233_pinctrl_drive6_bank1_pin20_ma,
        &soc_imx233_pinctrl_drive6_bank1_pin21_ma,
        &soc_imx233_pinctrl_drive6_bank1_pin22_ma,
        &soc_imx233_pinctrl_drive6_bank1_pin23_ma,
        &soc_imx233_pinctrl_drive6_rsrvd0,
        &soc_imx233_pinctrl_drive6_rsrvd1,
        &soc_imx233_pinctrl_drive6_rsrvd2,
        &soc_imx233_pinctrl_drive6_rsrvd3,
        &soc_imx233_pinctrl_drive6_rsrvd4,
        &soc_imx233_pinctrl_drive6_rsrvd5,
        &soc_imx233_pinctrl_drive6_rsrvd6,
        &soc_imx233_pinctrl_drive6_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd7 =
{
    "RSRVD7",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_bank1_pin30_ma =
{
    "BANK1_PIN30_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_bank1_pin29_ma =
{
    "BANK1_PIN29_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_bank1_pin28_ma =
{
    "BANK1_PIN28_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_bank1_pin27_ma =
{
    "BANK1_PIN27_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_bank1_pin26_ma =
{
    "BANK1_PIN26_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_bank1_pin25_ma =
{
    "BANK1_PIN25_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive7_bank1_pin24_ma =
{
    "BANK1_PIN24_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive7 =
{
    "HW_PINCTRL_DRIVE7",
    0x80018270,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    15,
    {
        &soc_imx233_pinctrl_drive7_bank1_pin24_ma,
        &soc_imx233_pinctrl_drive7_bank1_pin25_ma,
        &soc_imx233_pinctrl_drive7_bank1_pin26_ma,
        &soc_imx233_pinctrl_drive7_bank1_pin27_ma,
        &soc_imx233_pinctrl_drive7_bank1_pin28_ma,
        &soc_imx233_pinctrl_drive7_bank1_pin29_ma,
        &soc_imx233_pinctrl_drive7_bank1_pin30_ma,
        &soc_imx233_pinctrl_drive7_rsrvd0,
        &soc_imx233_pinctrl_drive7_rsrvd1,
        &soc_imx233_pinctrl_drive7_rsrvd2,
        &soc_imx233_pinctrl_drive7_rsrvd3,
        &soc_imx233_pinctrl_drive7_rsrvd4,
        &soc_imx233_pinctrl_drive7_rsrvd5,
        &soc_imx233_pinctrl_drive7_rsrvd6,
        &soc_imx233_pinctrl_drive7_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd7 =
{
    "RSRVD7",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin07_ma =
{
    "BANK2_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd6 =
{
    "RSRVD6",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin06_ma =
{
    "BANK2_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd5 =
{
    "RSRVD5",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin05_ma =
{
    "BANK2_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin04_ma =
{
    "BANK2_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin03_ma =
{
    "BANK2_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd2 =
{
    "RSRVD2",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin02_ma =
{
    "BANK2_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin01_ma =
{
    "BANK2_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive8_bank2_pin00_ma =
{
    "BANK2_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive8 =
{
    "HW_PINCTRL_DRIVE8",
    0x80018280,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_pinctrl_drive8_bank2_pin00_ma,
        &soc_imx233_pinctrl_drive8_bank2_pin01_ma,
        &soc_imx233_pinctrl_drive8_bank2_pin02_ma,
        &soc_imx233_pinctrl_drive8_bank2_pin03_ma,
        &soc_imx233_pinctrl_drive8_bank2_pin04_ma,
        &soc_imx233_pinctrl_drive8_bank2_pin05_ma,
        &soc_imx233_pinctrl_drive8_bank2_pin06_ma,
        &soc_imx233_pinctrl_drive8_bank2_pin07_ma,
        &soc_imx233_pinctrl_drive8_rsrvd0,
        &soc_imx233_pinctrl_drive8_rsrvd1,
        &soc_imx233_pinctrl_drive8_rsrvd2,
        &soc_imx233_pinctrl_drive8_rsrvd3,
        &soc_imx233_pinctrl_drive8_rsrvd4,
        &soc_imx233_pinctrl_drive8_rsrvd5,
        &soc_imx233_pinctrl_drive8_rsrvd6,
        &soc_imx233_pinctrl_drive8_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd7 =
{
    "RSRVD7",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin15_v =
{
    "BANK2_PIN15_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin15_ma =
{
    "BANK2_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd6 =
{
    "RSRVD6",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin14_v =
{
    "BANK2_PIN14_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin14_ma =
{
    "BANK2_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd5 =
{
    "RSRVD5",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin13_v =
{
    "BANK2_PIN13_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin13_ma =
{
    "BANK2_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd4 =
{
    "RSRVD4",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin12_v =
{
    "BANK2_PIN12_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin12_ma =
{
    "BANK2_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd3 =
{
    "RSRVD3",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin11_v =
{
    "BANK2_PIN11_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin11_ma =
{
    "BANK2_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin10_v =
{
    "BANK2_PIN10_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin10_ma =
{
    "BANK2_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin09_v =
{
    "BANK2_PIN09_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin09_ma =
{
    "BANK2_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_rsrvd0 =
{
    "RSRVD0",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive9_bank2_pin08_ma =
{
    "BANK2_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive9 =
{
    "HW_PINCTRL_DRIVE9",
    0x80018290,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    23,
    {
        &soc_imx233_pinctrl_drive9_bank2_pin08_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin09_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin09_v,
        &soc_imx233_pinctrl_drive9_bank2_pin10_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin10_v,
        &soc_imx233_pinctrl_drive9_bank2_pin11_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin11_v,
        &soc_imx233_pinctrl_drive9_bank2_pin12_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin12_v,
        &soc_imx233_pinctrl_drive9_bank2_pin13_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin13_v,
        &soc_imx233_pinctrl_drive9_bank2_pin14_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin14_v,
        &soc_imx233_pinctrl_drive9_bank2_pin15_ma,
        &soc_imx233_pinctrl_drive9_bank2_pin15_v,
        &soc_imx233_pinctrl_drive9_rsrvd0,
        &soc_imx233_pinctrl_drive9_rsrvd1,
        &soc_imx233_pinctrl_drive9_rsrvd2,
        &soc_imx233_pinctrl_drive9_rsrvd3,
        &soc_imx233_pinctrl_drive9_rsrvd4,
        &soc_imx233_pinctrl_drive9_rsrvd5,
        &soc_imx233_pinctrl_drive9_rsrvd6,
        &soc_imx233_pinctrl_drive9_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd7 =
{
    "RSRVD7",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin23_v =
{
    "BANK2_PIN23_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin23_ma =
{
    "BANK2_PIN23_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd6 =
{
    "RSRVD6",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin22_v =
{
    "BANK2_PIN22_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin22_ma =
{
    "BANK2_PIN22_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd5 =
{
    "RSRVD5",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin21_v =
{
    "BANK2_PIN21_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin21_ma =
{
    "BANK2_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd4 =
{
    "RSRVD4",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin20_v =
{
    "BANK2_PIN20_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin20_ma =
{
    "BANK2_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd3 =
{
    "RSRVD3",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin19_v =
{
    "BANK2_PIN19_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin19_ma =
{
    "BANK2_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin18_v =
{
    "BANK2_PIN18_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin18_ma =
{
    "BANK2_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin17_v =
{
    "BANK2_PIN17_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin17_ma =
{
    "BANK2_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_rsrvd0 =
{
    "RSRVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin16_v =
{
    "BANK2_PIN16_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive10_bank2_pin16_ma =
{
    "BANK2_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive10 =
{
    "HW_PINCTRL_DRIVE10",
    0x800182a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_imx233_pinctrl_drive10_bank2_pin16_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin16_v,
        &soc_imx233_pinctrl_drive10_bank2_pin17_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin17_v,
        &soc_imx233_pinctrl_drive10_bank2_pin18_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin18_v,
        &soc_imx233_pinctrl_drive10_bank2_pin19_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin19_v,
        &soc_imx233_pinctrl_drive10_bank2_pin20_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin20_v,
        &soc_imx233_pinctrl_drive10_bank2_pin21_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin21_v,
        &soc_imx233_pinctrl_drive10_bank2_pin22_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin22_v,
        &soc_imx233_pinctrl_drive10_bank2_pin23_ma,
        &soc_imx233_pinctrl_drive10_bank2_pin23_v,
        &soc_imx233_pinctrl_drive10_rsrvd0,
        &soc_imx233_pinctrl_drive10_rsrvd1,
        &soc_imx233_pinctrl_drive10_rsrvd2,
        &soc_imx233_pinctrl_drive10_rsrvd3,
        &soc_imx233_pinctrl_drive10_rsrvd4,
        &soc_imx233_pinctrl_drive10_rsrvd5,
        &soc_imx233_pinctrl_drive10_rsrvd6,
        &soc_imx233_pinctrl_drive10_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd7 =
{
    "RSRVD7",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin31_v =
{
    "BANK2_PIN31_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin31_ma =
{
    "BANK2_PIN31_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd6 =
{
    "RSRVD6",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin30_v =
{
    "BANK2_PIN30_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin30_ma =
{
    "BANK2_PIN30_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd5 =
{
    "RSRVD5",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin29_v =
{
    "BANK2_PIN29_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin29_ma =
{
    "BANK2_PIN29_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd4 =
{
    "RSRVD4",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin28_ma =
{
    "BANK2_PIN28_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin27_ma =
{
    "BANK2_PIN27_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin26_v =
{
    "BANK2_PIN26_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin26_ma =
{
    "BANK2_PIN26_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin25_v =
{
    "BANK2_PIN25_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin25_ma =
{
    "BANK2_PIN25_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_rsrvd0 =
{
    "RSRVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin24_v =
{
    "BANK2_PIN24_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive11_bank2_pin24_ma =
{
    "BANK2_PIN24_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive11 =
{
    "HW_PINCTRL_DRIVE11",
    0x800182b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    22,
    {
        &soc_imx233_pinctrl_drive11_bank2_pin24_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin24_v,
        &soc_imx233_pinctrl_drive11_bank2_pin25_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin25_v,
        &soc_imx233_pinctrl_drive11_bank2_pin26_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin26_v,
        &soc_imx233_pinctrl_drive11_bank2_pin27_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin28_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin29_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin29_v,
        &soc_imx233_pinctrl_drive11_bank2_pin30_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin30_v,
        &soc_imx233_pinctrl_drive11_bank2_pin31_ma,
        &soc_imx233_pinctrl_drive11_bank2_pin31_v,
        &soc_imx233_pinctrl_drive11_rsrvd0,
        &soc_imx233_pinctrl_drive11_rsrvd1,
        &soc_imx233_pinctrl_drive11_rsrvd2,
        &soc_imx233_pinctrl_drive11_rsrvd3,
        &soc_imx233_pinctrl_drive11_rsrvd4,
        &soc_imx233_pinctrl_drive11_rsrvd5,
        &soc_imx233_pinctrl_drive11_rsrvd6,
        &soc_imx233_pinctrl_drive11_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd7 =
{
    "RSRVD7",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin07_v =
{
    "BANK3_PIN07_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin07_ma =
{
    "BANK3_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd6 =
{
    "RSRVD6",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin06_v =
{
    "BANK3_PIN06_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin06_ma =
{
    "BANK3_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd5 =
{
    "RSRVD5",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin05_v =
{
    "BANK3_PIN05_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin05_ma =
{
    "BANK3_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd4 =
{
    "RSRVD4",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin04_v =
{
    "BANK3_PIN04_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin04_ma =
{
    "BANK3_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd3 =
{
    "RSRVD3",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin03_v =
{
    "BANK3_PIN03_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin03_ma =
{
    "BANK3_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin02_v =
{
    "BANK3_PIN02_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin02_ma =
{
    "BANK3_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin01_v =
{
    "BANK3_PIN01_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin01_ma =
{
    "BANK3_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_rsrvd0 =
{
    "RSRVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin00_v =
{
    "BANK3_PIN00_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive12_bank3_pin00_ma =
{
    "BANK3_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive12 =
{
    "HW_PINCTRL_DRIVE12",
    0x800182c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_imx233_pinctrl_drive12_bank3_pin00_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin00_v,
        &soc_imx233_pinctrl_drive12_bank3_pin01_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin01_v,
        &soc_imx233_pinctrl_drive12_bank3_pin02_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin02_v,
        &soc_imx233_pinctrl_drive12_bank3_pin03_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin03_v,
        &soc_imx233_pinctrl_drive12_bank3_pin04_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin04_v,
        &soc_imx233_pinctrl_drive12_bank3_pin05_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin05_v,
        &soc_imx233_pinctrl_drive12_bank3_pin06_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin06_v,
        &soc_imx233_pinctrl_drive12_bank3_pin07_ma,
        &soc_imx233_pinctrl_drive12_bank3_pin07_v,
        &soc_imx233_pinctrl_drive12_rsrvd0,
        &soc_imx233_pinctrl_drive12_rsrvd1,
        &soc_imx233_pinctrl_drive12_rsrvd2,
        &soc_imx233_pinctrl_drive12_rsrvd3,
        &soc_imx233_pinctrl_drive12_rsrvd4,
        &soc_imx233_pinctrl_drive12_rsrvd5,
        &soc_imx233_pinctrl_drive12_rsrvd6,
        &soc_imx233_pinctrl_drive12_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd7 =
{
    "RSRVD7",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin15_v =
{
    "BANK3_PIN15_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin15_ma =
{
    "BANK3_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd6 =
{
    "RSRVD6",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin14_v =
{
    "BANK3_PIN14_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin14_ma =
{
    "BANK3_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd5 =
{
    "RSRVD5",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin13_v =
{
    "BANK3_PIN13_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin13_ma =
{
    "BANK3_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd4 =
{
    "RSRVD4",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin12_v =
{
    "BANK3_PIN12_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin12_ma =
{
    "BANK3_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd3 =
{
    "RSRVD3",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin11_v =
{
    "BANK3_PIN11_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin11_ma =
{
    "BANK3_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin10_v =
{
    "BANK3_PIN10_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin10_ma =
{
    "BANK3_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin09_v =
{
    "BANK3_PIN09_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin09_ma =
{
    "BANK3_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_rsrvd0 =
{
    "RSRVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin08_v =
{
    "BANK3_PIN08_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive13_bank3_pin08_ma =
{
    "BANK3_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive13 =
{
    "HW_PINCTRL_DRIVE13",
    0x800182d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_imx233_pinctrl_drive13_bank3_pin08_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin08_v,
        &soc_imx233_pinctrl_drive13_bank3_pin09_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin09_v,
        &soc_imx233_pinctrl_drive13_bank3_pin10_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin10_v,
        &soc_imx233_pinctrl_drive13_bank3_pin11_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin11_v,
        &soc_imx233_pinctrl_drive13_bank3_pin12_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin12_v,
        &soc_imx233_pinctrl_drive13_bank3_pin13_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin13_v,
        &soc_imx233_pinctrl_drive13_bank3_pin14_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin14_v,
        &soc_imx233_pinctrl_drive13_bank3_pin15_ma,
        &soc_imx233_pinctrl_drive13_bank3_pin15_v,
        &soc_imx233_pinctrl_drive13_rsrvd0,
        &soc_imx233_pinctrl_drive13_rsrvd1,
        &soc_imx233_pinctrl_drive13_rsrvd2,
        &soc_imx233_pinctrl_drive13_rsrvd3,
        &soc_imx233_pinctrl_drive13_rsrvd4,
        &soc_imx233_pinctrl_drive13_rsrvd5,
        &soc_imx233_pinctrl_drive13_rsrvd6,
        &soc_imx233_pinctrl_drive13_rsrvd7,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_rsrvd6 =
{
    "RSRVD6",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_rsrvd5 =
{
    "RSRVD5",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin21_v =
{
    "BANK3_PIN21_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin21_ma =
{
    "BANK3_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_rsrvd4 =
{
    "RSRVD4",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin20_v =
{
    "BANK3_PIN20_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin20_ma =
{
    "BANK3_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_rsrvd3 =
{
    "RSRVD3",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin19_v =
{
    "BANK3_PIN19_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin19_ma =
{
    "BANK3_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin18_v =
{
    "BANK3_PIN18_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin18_ma =
{
    "BANK3_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin17_v =
{
    "BANK3_PIN17_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin17_ma =
{
    "BANK3_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_rsrvd0 =
{
    "RSRVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin16_v =
{
    "BANK3_PIN16_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_drive14_bank3_pin16_ma =
{
    "BANK3_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_drive14 =
{
    "HW_PINCTRL_DRIVE14",
    0x800182e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    19,
    {
        &soc_imx233_pinctrl_drive14_bank3_pin16_ma,
        &soc_imx233_pinctrl_drive14_bank3_pin16_v,
        &soc_imx233_pinctrl_drive14_bank3_pin17_ma,
        &soc_imx233_pinctrl_drive14_bank3_pin17_v,
        &soc_imx233_pinctrl_drive14_bank3_pin18_ma,
        &soc_imx233_pinctrl_drive14_bank3_pin18_v,
        &soc_imx233_pinctrl_drive14_bank3_pin19_ma,
        &soc_imx233_pinctrl_drive14_bank3_pin19_v,
        &soc_imx233_pinctrl_drive14_bank3_pin20_ma,
        &soc_imx233_pinctrl_drive14_bank3_pin20_v,
        &soc_imx233_pinctrl_drive14_bank3_pin21_ma,
        &soc_imx233_pinctrl_drive14_bank3_pin21_v,
        &soc_imx233_pinctrl_drive14_rsrvd0,
        &soc_imx233_pinctrl_drive14_rsrvd1,
        &soc_imx233_pinctrl_drive14_rsrvd2,
        &soc_imx233_pinctrl_drive14_rsrvd3,
        &soc_imx233_pinctrl_drive14_rsrvd4,
        &soc_imx233_pinctrl_drive14_rsrvd5,
        &soc_imx233_pinctrl_drive14_rsrvd6,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin31 =
{
    "BANK0_PIN31",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin30 =
{
    "BANK0_PIN30",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin29 =
{
    "BANK0_PIN29",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin28 =
{
    "BANK0_PIN28",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin27 =
{
    "BANK0_PIN27",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin26 =
{
    "BANK0_PIN26",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_rsrvd2 =
{
    "RSRVD2",
    23, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin22 =
{
    "BANK0_PIN22",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin21 =
{
    "BANK0_PIN21",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin20 =
{
    "BANK0_PIN20",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin19 =
{
    "BANK0_PIN19",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin18 =
{
    "BANK0_PIN18",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_rsrvd1 =
{
    "RSRVD1",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin15 =
{
    "BANK0_PIN15",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_rsrvd0 =
{
    "RSRVD0",
    12, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin11 =
{
    "BANK0_PIN11",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin10 =
{
    "BANK0_PIN10",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin09 =
{
    "BANK0_PIN09",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin08 =
{
    "BANK0_PIN08",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin07 =
{
    "BANK0_PIN07",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin06 =
{
    "BANK0_PIN06",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin05 =
{
    "BANK0_PIN05",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin04 =
{
    "BANK0_PIN04",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin03 =
{
    "BANK0_PIN03",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin02 =
{
    "BANK0_PIN02",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin01 =
{
    "BANK0_PIN01",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull0_bank0_pin00 =
{
    "BANK0_PIN00",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_pull0 =
{
    "HW_PINCTRL_PULL0",
    0x80018400,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    27,
    {
        &soc_imx233_pinctrl_pull0_bank0_pin00,
        &soc_imx233_pinctrl_pull0_bank0_pin01,
        &soc_imx233_pinctrl_pull0_bank0_pin02,
        &soc_imx233_pinctrl_pull0_bank0_pin03,
        &soc_imx233_pinctrl_pull0_bank0_pin04,
        &soc_imx233_pinctrl_pull0_bank0_pin05,
        &soc_imx233_pinctrl_pull0_bank0_pin06,
        &soc_imx233_pinctrl_pull0_bank0_pin07,
        &soc_imx233_pinctrl_pull0_bank0_pin08,
        &soc_imx233_pinctrl_pull0_bank0_pin09,
        &soc_imx233_pinctrl_pull0_bank0_pin10,
        &soc_imx233_pinctrl_pull0_bank0_pin11,
        &soc_imx233_pinctrl_pull0_bank0_pin15,
        &soc_imx233_pinctrl_pull0_bank0_pin18,
        &soc_imx233_pinctrl_pull0_bank0_pin19,
        &soc_imx233_pinctrl_pull0_bank0_pin20,
        &soc_imx233_pinctrl_pull0_bank0_pin21,
        &soc_imx233_pinctrl_pull0_bank0_pin22,
        &soc_imx233_pinctrl_pull0_bank0_pin26,
        &soc_imx233_pinctrl_pull0_bank0_pin27,
        &soc_imx233_pinctrl_pull0_bank0_pin28,
        &soc_imx233_pinctrl_pull0_bank0_pin29,
        &soc_imx233_pinctrl_pull0_bank0_pin30,
        &soc_imx233_pinctrl_pull0_bank0_pin31,
        &soc_imx233_pinctrl_pull0_rsrvd0,
        &soc_imx233_pinctrl_pull0_rsrvd1,
        &soc_imx233_pinctrl_pull0_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull1_rsrvd3 =
{
    "RSRVD3",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull1_bank1_pin28 =
{
    "BANK1_PIN28",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull1_rsrvd2 =
{
    "RSRVD2",
    23, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull1_bank1_pin22 =
{
    "BANK1_PIN22",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull1_rsrvd1 =
{
    "RSRVD1",
    19, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull1_bank1_pin18 =
{
    "BANK1_PIN18",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull1_rsrvd0 =
{
    "RSRVD0",
    0, 17
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_pull1 =
{
    "HW_PINCTRL_PULL1",
    0x80018410,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_imx233_pinctrl_pull1_bank1_pin18,
        &soc_imx233_pinctrl_pull1_bank1_pin22,
        &soc_imx233_pinctrl_pull1_bank1_pin28,
        &soc_imx233_pinctrl_pull1_rsrvd0,
        &soc_imx233_pinctrl_pull1_rsrvd1,
        &soc_imx233_pinctrl_pull1_rsrvd2,
        &soc_imx233_pinctrl_pull1_rsrvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_rsrvd2 =
{
    "RSRVD2",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin28 =
{
    "BANK2_PIN28",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin27 =
{
    "BANK2_PIN27",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_rsrvd1 =
{
    "RSRVD1",
    9, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin08 =
{
    "BANK2_PIN08",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_rsrvd0 =
{
    "RSRVD0",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin05 =
{
    "BANK2_PIN05",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin04 =
{
    "BANK2_PIN04",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin03 =
{
    "BANK2_PIN03",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin02 =
{
    "BANK2_PIN02",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin01 =
{
    "BANK2_PIN01",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull2_bank2_pin00 =
{
    "BANK2_PIN00",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_pull2 =
{
    "HW_PINCTRL_PULL2",
    0x80018420,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_imx233_pinctrl_pull2_bank2_pin00,
        &soc_imx233_pinctrl_pull2_bank2_pin01,
        &soc_imx233_pinctrl_pull2_bank2_pin02,
        &soc_imx233_pinctrl_pull2_bank2_pin03,
        &soc_imx233_pinctrl_pull2_bank2_pin04,
        &soc_imx233_pinctrl_pull2_bank2_pin05,
        &soc_imx233_pinctrl_pull2_bank2_pin08,
        &soc_imx233_pinctrl_pull2_bank2_pin27,
        &soc_imx233_pinctrl_pull2_bank2_pin28,
        &soc_imx233_pinctrl_pull2_rsrvd0,
        &soc_imx233_pinctrl_pull2_rsrvd1,
        &soc_imx233_pinctrl_pull2_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_rsrvd0 =
{
    "RSRVD0",
    18, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin17 =
{
    "BANK3_PIN17",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin16 =
{
    "BANK3_PIN16",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin15 =
{
    "BANK3_PIN15",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin14 =
{
    "BANK3_PIN14",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin13 =
{
    "BANK3_PIN13",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin12 =
{
    "BANK3_PIN12",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin11 =
{
    "BANK3_PIN11",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin10 =
{
    "BANK3_PIN10",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin09 =
{
    "BANK3_PIN09",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin08 =
{
    "BANK3_PIN08",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin07 =
{
    "BANK3_PIN07",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin06 =
{
    "BANK3_PIN06",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin05 =
{
    "BANK3_PIN05",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin04 =
{
    "BANK3_PIN04",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin03 =
{
    "BANK3_PIN03",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin02 =
{
    "BANK3_PIN02",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin01 =
{
    "BANK3_PIN01",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pull3_bank3_pin00 =
{
    "BANK3_PIN00",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_pull3 =
{
    "HW_PINCTRL_PULL3",
    0x80018430,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    19,
    {
        &soc_imx233_pinctrl_pull3_bank3_pin00,
        &soc_imx233_pinctrl_pull3_bank3_pin01,
        &soc_imx233_pinctrl_pull3_bank3_pin02,
        &soc_imx233_pinctrl_pull3_bank3_pin03,
        &soc_imx233_pinctrl_pull3_bank3_pin04,
        &soc_imx233_pinctrl_pull3_bank3_pin05,
        &soc_imx233_pinctrl_pull3_bank3_pin06,
        &soc_imx233_pinctrl_pull3_bank3_pin07,
        &soc_imx233_pinctrl_pull3_bank3_pin08,
        &soc_imx233_pinctrl_pull3_bank3_pin09,
        &soc_imx233_pinctrl_pull3_bank3_pin10,
        &soc_imx233_pinctrl_pull3_bank3_pin11,
        &soc_imx233_pinctrl_pull3_bank3_pin12,
        &soc_imx233_pinctrl_pull3_bank3_pin13,
        &soc_imx233_pinctrl_pull3_bank3_pin14,
        &soc_imx233_pinctrl_pull3_bank3_pin15,
        &soc_imx233_pinctrl_pull3_bank3_pin16,
        &soc_imx233_pinctrl_pull3_bank3_pin17,
        &soc_imx233_pinctrl_pull3_rsrvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_dout0_dout =
{
    "DOUT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_dout0 =
{
    "HW_PINCTRL_DOUT0",
    0x80018500,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_dout0_dout,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_dout1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_dout1_dout =
{
    "DOUT",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_dout1 =
{
    "HW_PINCTRL_DOUT1",
    0x80018510,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_dout1_dout,
        &soc_imx233_pinctrl_dout1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_dout2_dout =
{
    "DOUT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_dout2 =
{
    "HW_PINCTRL_DOUT2",
    0x80018520,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_dout2_dout,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_din0_din =
{
    "DIN",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_din0 =
{
    "HW_PINCTRL_DIN0",
    0x80018600,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_din0_din,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_din1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_din1_din =
{
    "DIN",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_din1 =
{
    "HW_PINCTRL_DIN1",
    0x80018610,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_din1_din,
        &soc_imx233_pinctrl_din1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_din2_din =
{
    "DIN",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_din2 =
{
    "HW_PINCTRL_DIN2",
    0x80018620,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_din2_din,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_doe0_doe =
{
    "DOE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_doe0 =
{
    "HW_PINCTRL_DOE0",
    0x80018700,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_doe0_doe,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_doe1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_doe1_doe =
{
    "DOE",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_doe1 =
{
    "HW_PINCTRL_DOE1",
    0x80018710,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_doe1_doe,
        &soc_imx233_pinctrl_doe1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_doe2_doe =
{
    "DOE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_doe2 =
{
    "HW_PINCTRL_DOE2",
    0x80018720,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_doe2_doe,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pin2irq0_pin2irq =
{
    "PIN2IRQ",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_pin2irq0 =
{
    "HW_PINCTRL_PIN2IRQ0",
    0x80018800,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_pin2irq0_pin2irq,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pin2irq1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pin2irq1_pin2irq =
{
    "PIN2IRQ",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_pin2irq1 =
{
    "HW_PINCTRL_PIN2IRQ1",
    0x80018810,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_pin2irq1_pin2irq,
        &soc_imx233_pinctrl_pin2irq1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_pin2irq2_pin2irq =
{
    "PIN2IRQ",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_pin2irq2 =
{
    "HW_PINCTRL_PIN2IRQ2",
    0x80018820,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_pin2irq2_pin2irq,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqen0_irqen =
{
    "IRQEN",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqen0 =
{
    "HW_PINCTRL_IRQEN0",
    0x80018900,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqen0_irqen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqen1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqen1_irqen =
{
    "IRQEN",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqen1 =
{
    "HW_PINCTRL_IRQEN1",
    0x80018910,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_irqen1_irqen,
        &soc_imx233_pinctrl_irqen1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqen2_irqen =
{
    "IRQEN",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqen2 =
{
    "HW_PINCTRL_IRQEN2",
    0x80018920,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqen2_irqen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqlevel0_irqlevel =
{
    "IRQLEVEL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqlevel0 =
{
    "HW_PINCTRL_IRQLEVEL0",
    0x80018a00,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqlevel0_irqlevel,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqlevel1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqlevel1_irqlevel =
{
    "IRQLEVEL",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqlevel1 =
{
    "HW_PINCTRL_IRQLEVEL1",
    0x80018a10,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_irqlevel1_irqlevel,
        &soc_imx233_pinctrl_irqlevel1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqlevel2_irqlevel =
{
    "IRQLEVEL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqlevel2 =
{
    "HW_PINCTRL_IRQLEVEL2",
    0x80018a20,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqlevel2_irqlevel,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqpol0_irqpol =
{
    "IRQPOL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqpol0 =
{
    "HW_PINCTRL_IRQPOL0",
    0x80018b00,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqpol0_irqpol,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqpol1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqpol1_irqpol =
{
    "IRQPOL",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqpol1 =
{
    "HW_PINCTRL_IRQPOL1",
    0x80018b10,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_irqpol1_irqpol,
        &soc_imx233_pinctrl_irqpol1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqpol2_irqpol =
{
    "IRQPOL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqpol2 =
{
    "HW_PINCTRL_IRQPOL2",
    0x80018b20,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqpol2_irqpol,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqstat0_irqstat =
{
    "IRQSTAT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqstat0 =
{
    "HW_PINCTRL_IRQSTAT0",
    0x80018c00,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqstat0_irqstat,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqstat1_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqstat1_irqstat =
{
    "IRQSTAT",
    0, 30
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqstat1 =
{
    "HW_PINCTRL_IRQSTAT1",
    0x80018c10,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_pinctrl_irqstat1_irqstat,
        &soc_imx233_pinctrl_irqstat1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pinctrl_irqstat2_irqstat =
{
    "IRQSTAT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pinctrl_irqstat2 =
{
    "HW_PINCTRL_IRQSTAT2",
    0x80018c20,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_pinctrl_irqstat2_irqstat,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_rsrvd3 =
{
    "RSRVD3",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_rsrvd2 =
{
    "RSRVD2",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_pswitch_mid_tran =
{
    "PSWITCH_MID_TRAN",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_rsrvd1 =
{
    "RSRVD1",
    25, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_dcdc4p2_bo_irq =
{
    "DCDC4P2_BO_IRQ",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_dcdc4p2_bo =
{
    "ENIRQ_DCDC4P2_BO",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_vdd5v_droop_irq =
{
    "VDD5V_DROOP_IRQ",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_vdd5v_droop =
{
    "ENIRQ_VDD5V_DROOP",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_pswitch_irq =
{
    "PSWITCH_IRQ",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_pswitch_irq_src =
{
    "PSWITCH_IRQ_SRC",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_polarity_pswitch =
{
    "POLARITY_PSWITCH",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_pswitch =
{
    "ENIRQ_PSWITCH",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_polarity_dc_ok =
{
    "POLARITY_DC_OK",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_dc_ok_irq =
{
    "DC_OK_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_dc_ok =
{
    "ENIRQ_DC_OK",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_batt_bo_irq =
{
    "BATT_BO_IRQ",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirqbatt_bo =
{
    "ENIRQBATT_BO",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_vddio_bo_irq =
{
    "VDDIO_BO_IRQ",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_vddio_bo =
{
    "ENIRQ_VDDIO_BO",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_vdda_bo_irq =
{
    "VDDA_BO_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_vdda_bo =
{
    "ENIRQ_VDDA_BO",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_vddd_bo_irq =
{
    "VDDD_BO_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_vddd_bo =
{
    "ENIRQ_VDDD_BO",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_polarity_vbusvalid =
{
    "POLARITY_VBUSVALID",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_vbusvalid_irq =
{
    "VBUSVALID_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_vbus_valid =
{
    "ENIRQ_VBUS_VALID",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_polarity_vdd5v_gt_vddio =
{
    "POLARITY_VDD5V_GT_VDDIO",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_vdd5v_gt_vddio_irq =
{
    "VDD5V_GT_VDDIO_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_power_ctrl_enirq_vdd5v_gt_vddio =
{
    "ENIRQ_VDD5V_GT_VDDIO",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_power_ctrl =
{
    "HW_POWER_CTRL",
    0x80044000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    30,
    {
        &soc_imx233_power_ctrl_batt_bo_irq,
        &soc_imx233_power_ctrl_clkgate,
        &soc_imx233_power_ctrl_dc_ok_irq,
        &soc_imx233_power_ctrl_dcdc4p2_bo_irq,
        &soc_imx233_power_ctrl_enirq_dc_ok,
        &soc_imx233_power_ctrl_enirq_dcdc4p2_bo,
        &soc_imx233_power_ctrl_enirq_pswitch,
        &soc_imx233_power_ctrl_enirq_vbus_valid,
        &soc_imx233_power_ctrl_enirq_vdd5v_droop,
        &soc_imx233_power_ctrl_enirq_vdd5v_gt_vddio,
        &soc_imx233_power_ctrl_enirq_vdda_bo,
        &soc_imx233_power_ctrl_enirq_vddd_bo,
        &soc_imx233_power_ctrl_enirq_vddio_bo,
        &soc_imx233_power_ctrl_enirqbatt_bo,
        &soc_imx233_power_ctrl_polarity_dc_ok,
        &soc_imx233_power_ctrl_polarity_pswitch,
        &soc_imx233_power_ctrl_polarity_vbusvalid,
        &soc_imx233_power_ctrl_polarity_vdd5v_gt_vddio,
        &soc_imx233_power_ctrl_pswitch_irq,
        &soc_imx233_power_ctrl_pswitch_irq_src,
        &soc_imx233_power_ctrl_pswitch_mid_tran,
        &soc_imx233_power_ctrl_rsrvd1,
        &soc_imx233_power_ctrl_rsrvd2,
        &soc_imx233_power_ctrl_rsrvd3,
        &soc_imx233_power_ctrl_vbusvalid_irq,
        &soc_imx233_power_ctrl_vdd5v_droop_irq,
        &soc_imx233_power_ctrl_vdd5v_gt_vddio_irq,
        &soc_imx233_power_ctrl_vdda_bo_irq,
        &soc_imx233_power_ctrl_vddd_bo_irq,
        &soc_imx233_power_ctrl_vddio_bo_irq,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_rsrvd6 =
{
    "RSRVD6",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_vbusdroop_trsh =
{
    "VBUSDROOP_TRSH",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_rsrvd5 =
{
    "RSRVD5",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_headroom_adj =
{
    "HEADROOM_ADJ",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_rsrvd4 =
{
    "RSRVD4",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_pwd_charge_4p2 =
{
    "PWD_CHARGE_4P2",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_rsrvd3 =
{
    "RSRVD3",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_charge_4p2_ilimit =
{
    "CHARGE_4P2_ILIMIT",
    12, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_vbusvalid_trsh =
{
    "VBUSVALID_TRSH",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_pwdn_5vbrnout =
{
    "PWDN_5VBRNOUT",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_enable_linreg_ilimit =
{
    "ENABLE_LINREG_ILIMIT",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_dcdc_xfer =
{
    "DCDC_XFER",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_vbusvalid_5vdetect =
{
    "VBUSVALID_5VDETECT",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_vbusvalid_to_b =
{
    "VBUSVALID_TO_B",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_ilimit_eq_zero =
{
    "ILIMIT_EQ_ZERO",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_pwrup_vbus_cmps =
{
    "PWRUP_VBUS_CMPS",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_power_5vctrl_enable_dcdc =
{
    "ENABLE_DCDC",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_power_5vctrl =
{
    "HW_POWER_5VCTRL",
    0x80044010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_imx233_power_5vctrl_charge_4p2_ilimit,
        &soc_imx233_power_5vctrl_dcdc_xfer,
        &soc_imx233_power_5vctrl_enable_dcdc,
        &soc_imx233_power_5vctrl_enable_linreg_ilimit,
        &soc_imx233_power_5vctrl_headroom_adj,
        &soc_imx233_power_5vctrl_ilimit_eq_zero,
        &soc_imx233_power_5vctrl_pwd_charge_4p2,
        &soc_imx233_power_5vctrl_pwdn_5vbrnout,
        &soc_imx233_power_5vctrl_pwrup_vbus_cmps,
        &soc_imx233_power_5vctrl_rsrvd2,
        &soc_imx233_power_5vctrl_rsrvd3,
        &soc_imx233_power_5vctrl_rsrvd4,
        &soc_imx233_power_5vctrl_rsrvd5,
        &soc_imx233_power_5vctrl_rsrvd6,
        &soc_imx233_power_5vctrl_vbusdroop_trsh,
        &soc_imx233_power_5vctrl_vbusvalid_5vdetect,
        &soc_imx233_power_5vctrl_vbusvalid_to_b,
        &soc_imx233_power_5vctrl_vbusvalid_trsh,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_rsrvd1 =
{
    "RSRVD1",
    15, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_lowpwr_4p2 =
{
    "LOWPWR_4P2",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_vdac_dump_ctrl =
{
    "VDAC_DUMP_CTRL",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_pwd_bo =
{
    "PWD_BO",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_use_vddxtal_vbg =
{
    "USE_VDDXTAL_VBG",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_pwd_ana_cmps =
{
    "PWD_ANA_CMPS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_enable_osc =
{
    "ENABLE_OSC",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_select_osc =
{
    "SELECT_OSC",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_vbg_off =
{
    "VBG_OFF",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_double_fets =
{
    "DOUBLE_FETS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_half_fets =
{
    "HALF_FETS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_lessana_i =
{
    "LESSANA_I",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_pwd_xtal24 =
{
    "PWD_XTAL24",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_dc_stopclk =
{
    "DC_STOPCLK",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_en_dc_pfm =
{
    "EN_DC_PFM",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_power_minpwr_dc_halfclk =
{
    "DC_HALFCLK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_power_minpwr =
{
    "HW_POWER_MINPWR",
    0x80044020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_power_minpwr_dc_halfclk,
        &soc_imx233_power_minpwr_dc_stopclk,
        &soc_imx233_power_minpwr_double_fets,
        &soc_imx233_power_minpwr_en_dc_pfm,
        &soc_imx233_power_minpwr_enable_osc,
        &soc_imx233_power_minpwr_half_fets,
        &soc_imx233_power_minpwr_lessana_i,
        &soc_imx233_power_minpwr_lowpwr_4p2,
        &soc_imx233_power_minpwr_pwd_ana_cmps,
        &soc_imx233_power_minpwr_pwd_bo,
        &soc_imx233_power_minpwr_pwd_xtal24,
        &soc_imx233_power_minpwr_rsrvd1,
        &soc_imx233_power_minpwr_select_osc,
        &soc_imx233_power_minpwr_use_vddxtal_vbg,
        &soc_imx233_power_minpwr_vbg_off,
        &soc_imx233_power_minpwr_vdac_dump_ctrl,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_rsrvd4 =
{
    "RSRVD4",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_adj_volt =
{
    "ADJ_VOLT",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_rsrvd3 =
{
    "RSRVD3",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_enable_load =
{
    "ENABLE_LOAD",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_enable_charger_resistors =
{
    "ENABLE_CHARGER_RESISTORS",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_enable_fault_detect =
{
    "ENABLE_FAULT_DETECT",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_chrg_sts_off =
{
    "CHRG_STS_OFF",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_liion_4p1 =
{
    "LIION_4P1",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_use_extern_r =
{
    "USE_EXTERN_R",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_pwd_battchrg =
{
    "PWD_BATTCHRG",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_rsrvd2 =
{
    "RSRVD2",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_stop_ilimit =
{
    "STOP_ILIMIT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_charge_battchrg_i =
{
    "BATTCHRG_I",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_power_charge =
{
    "HW_POWER_CHARGE",
    0x80044030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_power_charge_adj_volt,
        &soc_imx233_power_charge_battchrg_i,
        &soc_imx233_power_charge_chrg_sts_off,
        &soc_imx233_power_charge_enable_charger_resistors,
        &soc_imx233_power_charge_enable_fault_detect,
        &soc_imx233_power_charge_enable_load,
        &soc_imx233_power_charge_liion_4p1,
        &soc_imx233_power_charge_pwd_battchrg,
        &soc_imx233_power_charge_rsrvd1,
        &soc_imx233_power_charge_rsrvd2,
        &soc_imx233_power_charge_rsrvd3,
        &soc_imx233_power_charge_rsrvd4,
        &soc_imx233_power_charge_stop_ilimit,
        &soc_imx233_power_charge_use_extern_r,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_adjtn =
{
    "ADJTN",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_rsrvd4 =
{
    "RSRVD4",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_pwdn_brnout =
{
    "PWDN_BRNOUT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_disable_stepping =
{
    "DISABLE_STEPPING",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_enable_linreg =
{
    "ENABLE_LINREG",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_disable_fet =
{
    "DISABLE_FET",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_rsrvd3 =
{
    "RSRVD3",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_linreg_offset =
{
    "LINREG_OFFSET",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_rsrvd2 =
{
    "RSRVD2",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_bo_offset =
{
    "BO_OFFSET",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_rsrvd1 =
{
    "RSRVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vdddctrl_trg =
{
    "TRG",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_power_vdddctrl =
{
    "HW_POWER_VDDDCTRL",
    0x80044040,
    0,
    12,
    {
        &soc_imx233_power_vdddctrl_adjtn,
        &soc_imx233_power_vdddctrl_bo_offset,
        &soc_imx233_power_vdddctrl_disable_fet,
        &soc_imx233_power_vdddctrl_disable_stepping,
        &soc_imx233_power_vdddctrl_enable_linreg,
        &soc_imx233_power_vdddctrl_linreg_offset,
        &soc_imx233_power_vdddctrl_pwdn_brnout,
        &soc_imx233_power_vdddctrl_rsrvd1,
        &soc_imx233_power_vdddctrl_rsrvd2,
        &soc_imx233_power_vdddctrl_rsrvd3,
        &soc_imx233_power_vdddctrl_rsrvd4,
        &soc_imx233_power_vdddctrl_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_rsrvd4 =
{
    "RSRVD4",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_pwdn_brnout =
{
    "PWDN_BRNOUT",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_disable_stepping =
{
    "DISABLE_STEPPING",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_enable_linreg =
{
    "ENABLE_LINREG",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_disable_fet =
{
    "DISABLE_FET",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_linreg_offset =
{
    "LINREG_OFFSET",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_bo_offset =
{
    "BO_OFFSET",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_rsrvd1 =
{
    "RSRVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddactrl_trg =
{
    "TRG",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_power_vddactrl =
{
    "HW_POWER_VDDACTRL",
    0x80044050,
    0,
    11,
    {
        &soc_imx233_power_vddactrl_bo_offset,
        &soc_imx233_power_vddactrl_disable_fet,
        &soc_imx233_power_vddactrl_disable_stepping,
        &soc_imx233_power_vddactrl_enable_linreg,
        &soc_imx233_power_vddactrl_linreg_offset,
        &soc_imx233_power_vddactrl_pwdn_brnout,
        &soc_imx233_power_vddactrl_rsrvd1,
        &soc_imx233_power_vddactrl_rsrvd2,
        &soc_imx233_power_vddactrl_rsrvd3,
        &soc_imx233_power_vddactrl_rsrvd4,
        &soc_imx233_power_vddactrl_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_rsrvd5 =
{
    "RSRVD5",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_adjtn =
{
    "ADJTN",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_rsrvd4 =
{
    "RSRVD4",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_pwdn_brnout =
{
    "PWDN_BRNOUT",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_disable_stepping =
{
    "DISABLE_STEPPING",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_disable_fet =
{
    "DISABLE_FET",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_rsrvd3 =
{
    "RSRVD3",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_linreg_offset =
{
    "LINREG_OFFSET",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_bo_offset =
{
    "BO_OFFSET",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_rsrvd1 =
{
    "RSRVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddioctrl_trg =
{
    "TRG",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_power_vddioctrl =
{
    "HW_POWER_VDDIOCTRL",
    0x80044060,
    0,
    12,
    {
        &soc_imx233_power_vddioctrl_adjtn,
        &soc_imx233_power_vddioctrl_bo_offset,
        &soc_imx233_power_vddioctrl_disable_fet,
        &soc_imx233_power_vddioctrl_disable_stepping,
        &soc_imx233_power_vddioctrl_linreg_offset,
        &soc_imx233_power_vddioctrl_pwdn_brnout,
        &soc_imx233_power_vddioctrl_rsrvd1,
        &soc_imx233_power_vddioctrl_rsrvd2,
        &soc_imx233_power_vddioctrl_rsrvd3,
        &soc_imx233_power_vddioctrl_rsrvd4,
        &soc_imx233_power_vddioctrl_rsrvd5,
        &soc_imx233_power_vddioctrl_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddmemctrl_rsrvd2 =
{
    "RSRVD2",
    11, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddmemctrl_pulldown_active =
{
    "PULLDOWN_ACTIVE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddmemctrl_enable_ilimit =
{
    "ENABLE_ILIMIT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddmemctrl_enable_linreg =
{
    "ENABLE_LINREG",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddmemctrl_rsrvd1 =
{
    "RSRVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_vddmemctrl_trg =
{
    "TRG",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_power_vddmemctrl =
{
    "HW_POWER_VDDMEMCTRL",
    0x80044070,
    0,
    6,
    {
        &soc_imx233_power_vddmemctrl_enable_ilimit,
        &soc_imx233_power_vddmemctrl_enable_linreg,
        &soc_imx233_power_vddmemctrl_pulldown_active,
        &soc_imx233_power_vddmemctrl_rsrvd1,
        &soc_imx233_power_vddmemctrl_rsrvd2,
        &soc_imx233_power_vddmemctrl_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_dropout_ctrl =
{
    "DROPOUT_CTRL",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_rsrvd5 =
{
    "RSRVD5",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_isteal_thresh =
{
    "ISTEAL_THRESH",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_enable_4p2 =
{
    "ENABLE_4P2",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_enable_dcdc =
{
    "ENABLE_DCDC",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_hyst_dir =
{
    "HYST_DIR",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_hyst_thresh =
{
    "HYST_THRESH",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_rsrvd3 =
{
    "RSRVD3",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_trg =
{
    "TRG",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_rsrvd2 =
{
    "RSRVD2",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_bo =
{
    "BO",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_rsrvd1 =
{
    "RSRVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dcdc4p2_cmptrip =
{
    "CMPTRIP",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_power_dcdc4p2 =
{
    "HW_POWER_DCDC4P2",
    0x80044080,
    0,
    13,
    {
        &soc_imx233_power_dcdc4p2_bo,
        &soc_imx233_power_dcdc4p2_cmptrip,
        &soc_imx233_power_dcdc4p2_dropout_ctrl,
        &soc_imx233_power_dcdc4p2_enable_4p2,
        &soc_imx233_power_dcdc4p2_enable_dcdc,
        &soc_imx233_power_dcdc4p2_hyst_dir,
        &soc_imx233_power_dcdc4p2_hyst_thresh,
        &soc_imx233_power_dcdc4p2_isteal_thresh,
        &soc_imx233_power_dcdc4p2_rsrvd1,
        &soc_imx233_power_dcdc4p2_rsrvd2,
        &soc_imx233_power_dcdc4p2_rsrvd3,
        &soc_imx233_power_dcdc4p2_rsrvd5,
        &soc_imx233_power_dcdc4p2_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_misc_rsrvd2 =
{
    "RSRVD2",
    7, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_misc_freqsel =
{
    "FREQSEL",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_power_misc_rsrvd1 =
{
    "RSRVD1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_power_misc_delay_timing =
{
    "DELAY_TIMING",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_power_misc_test =
{
    "TEST",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_power_misc_sel_pllclk =
{
    "SEL_PLLCLK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_power_misc =
{
    "HW_POWER_MISC",
    0x80044090,
    0,
    6,
    {
        &soc_imx233_power_misc_delay_timing,
        &soc_imx233_power_misc_freqsel,
        &soc_imx233_power_misc_rsrvd1,
        &soc_imx233_power_misc_rsrvd2,
        &soc_imx233_power_misc_sel_pllclk,
        &soc_imx233_power_misc_test,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dclimits_rsrvd3 =
{
    "RSRVD3",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dclimits_rsrvd2 =
{
    "RSRVD2",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dclimits_poslimit_buck =
{
    "POSLIMIT_BUCK",
    8, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dclimits_rsrvd1 =
{
    "RSRVD1",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_dclimits_neglimit =
{
    "NEGLIMIT",
    0, 6
};

static struct hwemul_soc_reg_t soc_imx233_power_dclimits =
{
    "HW_POWER_DCLIMITS",
    0x800440a0,
    0,
    5,
    {
        &soc_imx233_power_dclimits_neglimit,
        &soc_imx233_power_dclimits_poslimit_buck,
        &soc_imx233_power_dclimits_rsrvd1,
        &soc_imx233_power_dclimits_rsrvd2,
        &soc_imx233_power_dclimits_rsrvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_rsrvd3 =
{
    "RSRVD3",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_toggle_dif =
{
    "TOGGLE_DIF",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_hyst_sign =
{
    "HYST_SIGN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_en_cm_hyst =
{
    "EN_CM_HYST",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_en_df_hyst =
{
    "EN_DF_HYST",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_cm_hyst_thresh =
{
    "CM_HYST_THRESH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_df_hyst_thresh =
{
    "DF_HYST_THRESH",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_rcscale_thresh =
{
    "RCSCALE_THRESH",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_en_rcscale =
{
    "EN_RCSCALE",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_dc_ff =
{
    "DC_FF",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_dc_r =
{
    "DC_R",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_rsrvd1 =
{
    "RSRVD1",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_power_loopctrl_dc_c =
{
    "DC_C",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_power_loopctrl =
{
    "HW_POWER_LOOPCTRL",
    0x800440b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_power_loopctrl_cm_hyst_thresh,
        &soc_imx233_power_loopctrl_dc_c,
        &soc_imx233_power_loopctrl_dc_ff,
        &soc_imx233_power_loopctrl_dc_r,
        &soc_imx233_power_loopctrl_df_hyst_thresh,
        &soc_imx233_power_loopctrl_en_cm_hyst,
        &soc_imx233_power_loopctrl_en_df_hyst,
        &soc_imx233_power_loopctrl_en_rcscale,
        &soc_imx233_power_loopctrl_hyst_sign,
        &soc_imx233_power_loopctrl_rcscale_thresh,
        &soc_imx233_power_loopctrl_rsrvd1,
        &soc_imx233_power_loopctrl_rsrvd2,
        &soc_imx233_power_loopctrl_rsrvd3,
        &soc_imx233_power_loopctrl_toggle_dif,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_rsrvd3 =
{
    "RSRVD3",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_pwrup_source =
{
    "PWRUP_SOURCE",
    24, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_rsrvd2 =
{
    "RSRVD2",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_pswitch =
{
    "PSWITCH",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_rsrvd1 =
{
    "RSRVD1",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_avalid_status =
{
    "AVALID_STATUS",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_bvalid_status =
{
    "BVALID_STATUS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vbusvalid_status =
{
    "VBUSVALID_STATUS",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_sessend_status =
{
    "SESSEND_STATUS",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_batt_bo =
{
    "BATT_BO",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vdd5v_fault =
{
    "VDD5V_FAULT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_chrgsts =
{
    "CHRGSTS",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_dcdc_4p2_bo =
{
    "DCDC_4P2_BO",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_dc_ok =
{
    "DC_OK",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vddio_bo =
{
    "VDDIO_BO",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vdda_bo =
{
    "VDDA_BO",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vddd_bo =
{
    "VDDD_BO",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vdd5v_gt_vddio =
{
    "VDD5V_GT_VDDIO",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vdd5v_droop =
{
    "VDD5V_DROOP",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_avalid =
{
    "AVALID",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_bvalid =
{
    "BVALID",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_vbusvalid =
{
    "VBUSVALID",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_power_sts_sessend =
{
    "SESSEND",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_power_sts =
{
    "HW_POWER_STS",
    0x800440c0,
    0,
    23,
    {
        &soc_imx233_power_sts_avalid,
        &soc_imx233_power_sts_avalid_status,
        &soc_imx233_power_sts_batt_bo,
        &soc_imx233_power_sts_bvalid,
        &soc_imx233_power_sts_bvalid_status,
        &soc_imx233_power_sts_chrgsts,
        &soc_imx233_power_sts_dc_ok,
        &soc_imx233_power_sts_dcdc_4p2_bo,
        &soc_imx233_power_sts_pswitch,
        &soc_imx233_power_sts_pwrup_source,
        &soc_imx233_power_sts_rsrvd1,
        &soc_imx233_power_sts_rsrvd2,
        &soc_imx233_power_sts_rsrvd3,
        &soc_imx233_power_sts_sessend,
        &soc_imx233_power_sts_sessend_status,
        &soc_imx233_power_sts_vbusvalid,
        &soc_imx233_power_sts_vbusvalid_status,
        &soc_imx233_power_sts_vdd5v_droop,
        &soc_imx233_power_sts_vdd5v_fault,
        &soc_imx233_power_sts_vdd5v_gt_vddio,
        &soc_imx233_power_sts_vdda_bo,
        &soc_imx233_power_sts_vddd_bo,
        &soc_imx233_power_sts_vddio_bo,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_speed_rsrvd1 =
{
    "RSRVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_speed_status =
{
    "STATUS",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_speed_rsrvd0 =
{
    "RSRVD0",
    2, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_speed_ctrl =
{
    "CTRL",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_power_speed =
{
    "HW_POWER_SPEED",
    0x800440d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_power_speed_ctrl,
        &soc_imx233_power_speed_rsrvd0,
        &soc_imx233_power_speed_rsrvd1,
        &soc_imx233_power_speed_status,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_rsrvd3 =
{
    "RSRVD3",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_batt_val =
{
    "BATT_VAL",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_rsrvd2 =
{
    "RSRVD2",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_en_batadj =
{
    "EN_BATADJ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_pwdn_battbrnout =
{
    "PWDN_BATTBRNOUT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_brwnout_pwd =
{
    "BRWNOUT_PWD",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_rsrvd1 =
{
    "RSRVD1",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_power_battmonitor_brwnout_lvl =
{
    "BRWNOUT_LVL",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_power_battmonitor =
{
    "HW_POWER_BATTMONITOR",
    0x800440e0,
    0,
    8,
    {
        &soc_imx233_power_battmonitor_batt_val,
        &soc_imx233_power_battmonitor_brwnout_lvl,
        &soc_imx233_power_battmonitor_brwnout_pwd,
        &soc_imx233_power_battmonitor_en_batadj,
        &soc_imx233_power_battmonitor_pwdn_battbrnout,
        &soc_imx233_power_battmonitor_rsrvd1,
        &soc_imx233_power_battmonitor_rsrvd2,
        &soc_imx233_power_battmonitor_rsrvd3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_reset_unlock =
{
    "UNLOCK",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_reset_rsrvd1 =
{
    "RSRVD1",
    2, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_power_reset_pwd_off =
{
    "PWD_OFF",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_power_reset_pwd =
{
    "PWD",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_power_reset =
{
    "HW_POWER_RESET",
    0x80044100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_power_reset_pwd,
        &soc_imx233_power_reset_pwd_off,
        &soc_imx233_power_reset_rsrvd1,
        &soc_imx233_power_reset_unlock,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_debug_rsrvd0 =
{
    "RSRVD0",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_debug_vbusvalidpiolock =
{
    "VBUSVALIDPIOLOCK",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_power_debug_avalidpiolock =
{
    "AVALIDPIOLOCK",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_power_debug_bvalidpiolock =
{
    "BVALIDPIOLOCK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_power_debug_sessendpiolock =
{
    "SESSENDPIOLOCK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_power_debug =
{
    "HW_POWER_DEBUG",
    0x80044110,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_imx233_power_debug_avalidpiolock,
        &soc_imx233_power_debug_bvalidpiolock,
        &soc_imx233_power_debug_rsrvd0,
        &soc_imx233_power_debug_sessendpiolock,
        &soc_imx233_power_debug_vbusvalidpiolock,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_special_test =
{
    "TEST",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_power_special =
{
    "HW_POWER_SPECIAL",
    0x80044120,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_power_special_test,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_power_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_power_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_power_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_power_version =
{
    "HW_POWER_VERSION",
    0x80044130,
    0,
    3,
    {
        &soc_imx233_power_version_major,
        &soc_imx233_power_version_minor,
        &soc_imx233_power_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm4_present =
{
    "PWM4_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm3_present =
{
    "PWM3_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm2_present =
{
    "PWM2_PRESENT",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm1_present =
{
    "PWM1_PRESENT",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm0_present =
{
    "PWM0_PRESENT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_rsrvd1 =
{
    "RSRVD1",
    7, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_output_cutoff_en =
{
    "OUTPUT_CUTOFF_EN",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm2_ana_ctrl_enable =
{
    "PWM2_ANA_CTRL_ENABLE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm4_enable =
{
    "PWM4_ENABLE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm3_enable =
{
    "PWM3_ENABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm2_enable =
{
    "PWM2_ENABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm1_enable =
{
    "PWM1_ENABLE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_ctrl_pwm0_enable =
{
    "PWM0_ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pwm_ctrl =
{
    "HW_PWM_CTRL",
    0x80064000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    15,
    {
        &soc_imx233_pwm_ctrl_clkgate,
        &soc_imx233_pwm_ctrl_output_cutoff_en,
        &soc_imx233_pwm_ctrl_pwm0_enable,
        &soc_imx233_pwm_ctrl_pwm0_present,
        &soc_imx233_pwm_ctrl_pwm1_enable,
        &soc_imx233_pwm_ctrl_pwm1_present,
        &soc_imx233_pwm_ctrl_pwm2_ana_ctrl_enable,
        &soc_imx233_pwm_ctrl_pwm2_enable,
        &soc_imx233_pwm_ctrl_pwm2_present,
        &soc_imx233_pwm_ctrl_pwm3_enable,
        &soc_imx233_pwm_ctrl_pwm3_present,
        &soc_imx233_pwm_ctrl_pwm4_enable,
        &soc_imx233_pwm_ctrl_pwm4_present,
        &soc_imx233_pwm_ctrl_rsrvd1,
        &soc_imx233_pwm_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_pwm_version =
{
    "HW_PWM_VERSION",
    0x800640b0,
    0,
    3,
    {
        &soc_imx233_pwm_version_major,
        &soc_imx233_pwm_version_minor,
        &soc_imx233_pwm_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_activen_inactive =
{
    "INACTIVE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_activen_active =
{
    "ACTIVE",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_pwm_active0 =
{
    "HW_PWM_ACTIVE0",
    0x80064010,
    0,
    2,
    {
        &soc_imx233_pwm_activen_active,
        &soc_imx233_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_active1 =
{
    "HW_PWM_ACTIVE1",
    0x80064030,
    0,
    2,
    {
        &soc_imx233_pwm_activen_active,
        &soc_imx233_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_active2 =
{
    "HW_PWM_ACTIVE2",
    0x80064050,
    0,
    2,
    {
        &soc_imx233_pwm_activen_active,
        &soc_imx233_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_active3 =
{
    "HW_PWM_ACTIVE3",
    0x80064070,
    0,
    2,
    {
        &soc_imx233_pwm_activen_active,
        &soc_imx233_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_active4 =
{
    "HW_PWM_ACTIVE4",
    0x80064090,
    0,
    2,
    {
        &soc_imx233_pwm_activen_active,
        &soc_imx233_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_periodn_rsrvd2 =
{
    "RSRVD2",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_periodn_matt_sel =
{
    "MATT_SEL",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_periodn_matt =
{
    "MATT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_periodn_cdiv =
{
    "CDIV",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_periodn_inactive_state =
{
    "INACTIVE_STATE",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_periodn_active_state =
{
    "ACTIVE_STATE",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pwm_periodn_period =
{
    "PERIOD",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_pwm_period0 =
{
    "HW_PWM_PERIOD0",
    0x80064020,
    0,
    7,
    {
        &soc_imx233_pwm_periodn_active_state,
        &soc_imx233_pwm_periodn_cdiv,
        &soc_imx233_pwm_periodn_inactive_state,
        &soc_imx233_pwm_periodn_matt,
        &soc_imx233_pwm_periodn_matt_sel,
        &soc_imx233_pwm_periodn_period,
        &soc_imx233_pwm_periodn_rsrvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_period1 =
{
    "HW_PWM_PERIOD1",
    0x80064040,
    0,
    7,
    {
        &soc_imx233_pwm_periodn_active_state,
        &soc_imx233_pwm_periodn_cdiv,
        &soc_imx233_pwm_periodn_inactive_state,
        &soc_imx233_pwm_periodn_matt,
        &soc_imx233_pwm_periodn_matt_sel,
        &soc_imx233_pwm_periodn_period,
        &soc_imx233_pwm_periodn_rsrvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_period2 =
{
    "HW_PWM_PERIOD2",
    0x80064060,
    0,
    7,
    {
        &soc_imx233_pwm_periodn_active_state,
        &soc_imx233_pwm_periodn_cdiv,
        &soc_imx233_pwm_periodn_inactive_state,
        &soc_imx233_pwm_periodn_matt,
        &soc_imx233_pwm_periodn_matt_sel,
        &soc_imx233_pwm_periodn_period,
        &soc_imx233_pwm_periodn_rsrvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_period3 =
{
    "HW_PWM_PERIOD3",
    0x80064080,
    0,
    7,
    {
        &soc_imx233_pwm_periodn_active_state,
        &soc_imx233_pwm_periodn_cdiv,
        &soc_imx233_pwm_periodn_inactive_state,
        &soc_imx233_pwm_periodn_matt,
        &soc_imx233_pwm_periodn_matt_sel,
        &soc_imx233_pwm_periodn_period,
        &soc_imx233_pwm_periodn_rsrvd2,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pwm_period4 =
{
    "HW_PWM_PERIOD4",
    0x800640a0,
    0,
    7,
    {
        &soc_imx233_pwm_periodn_active_state,
        &soc_imx233_pwm_periodn_cdiv,
        &soc_imx233_pwm_periodn_inactive_state,
        &soc_imx233_pwm_periodn_matt,
        &soc_imx233_pwm_periodn_matt_sel,
        &soc_imx233_pwm_periodn_period,
        &soc_imx233_pwm_periodn_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_rsvd2 =
{
    "RSVD2",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_interlaced_output =
{
    "INTERLACED_OUTPUT",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_interlaced_input =
{
    "INTERLACED_INPUT",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_rsvd1 =
{
    "RSVD1",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_alpha_output =
{
    "ALPHA_OUTPUT",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_in_place =
{
    "IN_PLACE",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_delta =
{
    "DELTA",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_crop =
{
    "CROP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_scale =
{
    "SCALE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_upsample =
{
    "UPSAMPLE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_subsample =
{
    "SUBSAMPLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_s0_format =
{
    "S0_FORMAT",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_vflip =
{
    "VFLIP",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_hflip =
{
    "HFLIP",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_rotate =
{
    "ROTATE",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_output_rgb_format =
{
    "OUTPUT_RGB_FORMAT",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_rsvd0 =
{
    "RSVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_enable_lcd_handshake =
{
    "ENABLE_LCD_HANDSHAKE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_irq_enable =
{
    "IRQ_ENABLE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_ctrl_enable =
{
    "ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ctrl =
{
    "HW_PXP_CTRL",
    0x8002a000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    22,
    {
        &soc_imx233_pxp_ctrl_alpha_output,
        &soc_imx233_pxp_ctrl_clkgate,
        &soc_imx233_pxp_ctrl_crop,
        &soc_imx233_pxp_ctrl_delta,
        &soc_imx233_pxp_ctrl_enable,
        &soc_imx233_pxp_ctrl_enable_lcd_handshake,
        &soc_imx233_pxp_ctrl_hflip,
        &soc_imx233_pxp_ctrl_in_place,
        &soc_imx233_pxp_ctrl_interlaced_input,
        &soc_imx233_pxp_ctrl_interlaced_output,
        &soc_imx233_pxp_ctrl_irq_enable,
        &soc_imx233_pxp_ctrl_output_rgb_format,
        &soc_imx233_pxp_ctrl_rotate,
        &soc_imx233_pxp_ctrl_rsvd0,
        &soc_imx233_pxp_ctrl_rsvd1,
        &soc_imx233_pxp_ctrl_rsvd2,
        &soc_imx233_pxp_ctrl_s0_format,
        &soc_imx233_pxp_ctrl_scale,
        &soc_imx233_pxp_ctrl_sftrst,
        &soc_imx233_pxp_ctrl_subsample,
        &soc_imx233_pxp_ctrl_upsample,
        &soc_imx233_pxp_ctrl_vflip,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_blockx =
{
    "BLOCKX",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_blocky =
{
    "BLOCKY",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_rsvd2 =
{
    "RSVD2",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_axi_error_id =
{
    "AXI_ERROR_ID",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_rsvd1 =
{
    "RSVD1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_axi_read_error =
{
    "AXI_READ_ERROR",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_axi_write_error =
{
    "AXI_WRITE_ERROR",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_stat_irq =
{
    "IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pxp_stat =
{
    "HW_PXP_STAT",
    0x8002a010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_pxp_stat_axi_error_id,
        &soc_imx233_pxp_stat_axi_read_error,
        &soc_imx233_pxp_stat_axi_write_error,
        &soc_imx233_pxp_stat_blockx,
        &soc_imx233_pxp_stat_blocky,
        &soc_imx233_pxp_stat_irq,
        &soc_imx233_pxp_stat_rsvd1,
        &soc_imx233_pxp_stat_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_rgbbuf_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_rgbbuf =
{
    "HW_PXP_RGBBUF",
    0x8002a020,
    0,
    1,
    {
        &soc_imx233_pxp_rgbbuf_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_rgbbuf2_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_rgbbuf2 =
{
    "HW_PXP_RGBBUF2",
    0x8002a030,
    0,
    1,
    {
        &soc_imx233_pxp_rgbbuf2_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_rgbsize_alpha =
{
    "ALPHA",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_rgbsize_width =
{
    "WIDTH",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_rgbsize_height =
{
    "HEIGHT",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_pxp_rgbsize =
{
    "HW_PXP_RGBSIZE",
    0x8002a040,
    0,
    3,
    {
        &soc_imx233_pxp_rgbsize_alpha,
        &soc_imx233_pxp_rgbsize_height,
        &soc_imx233_pxp_rgbsize_width,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0buf_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0buf =
{
    "HW_PXP_S0BUF",
    0x8002a050,
    0,
    1,
    {
        &soc_imx233_pxp_s0buf_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0ubuf_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0ubuf =
{
    "HW_PXP_S0UBUF",
    0x8002a060,
    0,
    1,
    {
        &soc_imx233_pxp_s0ubuf_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0vbuf_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0vbuf =
{
    "HW_PXP_S0VBUF",
    0x8002a070,
    0,
    1,
    {
        &soc_imx233_pxp_s0vbuf_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0param_xbase =
{
    "XBASE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0param_ybase =
{
    "YBASE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0param_width =
{
    "WIDTH",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0param_height =
{
    "HEIGHT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0param =
{
    "HW_PXP_S0PARAM",
    0x8002a080,
    0,
    4,
    {
        &soc_imx233_pxp_s0param_height,
        &soc_imx233_pxp_s0param_width,
        &soc_imx233_pxp_s0param_xbase,
        &soc_imx233_pxp_s0param_ybase,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0background_color =
{
    "COLOR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0background =
{
    "HW_PXP_S0BACKGROUND",
    0x8002a090,
    0,
    1,
    {
        &soc_imx233_pxp_s0background_color,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0crop_xbase =
{
    "XBASE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0crop_ybase =
{
    "YBASE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0crop_width =
{
    "WIDTH",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0crop_height =
{
    "HEIGHT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0crop =
{
    "HW_PXP_S0CROP",
    0x8002a0a0,
    0,
    4,
    {
        &soc_imx233_pxp_s0crop_height,
        &soc_imx233_pxp_s0crop_width,
        &soc_imx233_pxp_s0crop_xbase,
        &soc_imx233_pxp_s0crop_ybase,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0scale_rsvd2 =
{
    "RSVD2",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0scale_yscale =
{
    "YSCALE",
    16, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0scale_rsvd1 =
{
    "RSVD1",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0scale_xscale =
{
    "XSCALE",
    0, 13
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0scale =
{
    "HW_PXP_S0SCALE",
    0x8002a0b0,
    0,
    4,
    {
        &soc_imx233_pxp_s0scale_rsvd1,
        &soc_imx233_pxp_s0scale_rsvd2,
        &soc_imx233_pxp_s0scale_xscale,
        &soc_imx233_pxp_s0scale_yscale,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0offset_rsvd2 =
{
    "RSVD2",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0offset_yoffset =
{
    "YOFFSET",
    16, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0offset_rsvd1 =
{
    "RSVD1",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0offset_xoffset =
{
    "XOFFSET",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0offset =
{
    "HW_PXP_S0OFFSET",
    0x8002a0c0,
    0,
    4,
    {
        &soc_imx233_pxp_s0offset_rsvd1,
        &soc_imx233_pxp_s0offset_rsvd2,
        &soc_imx233_pxp_s0offset_xoffset,
        &soc_imx233_pxp_s0offset_yoffset,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff0_ycbcr_mode =
{
    "YCBCR_MODE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff0_rsvd1 =
{
    "RSVD1",
    29, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff0_c0 =
{
    "C0",
    18, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff0_uv_offset =
{
    "UV_OFFSET",
    9, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff0_y_offset =
{
    "Y_OFFSET",
    0, 8
};

static struct hwemul_soc_reg_t soc_imx233_pxp_csccoeff0 =
{
    "HW_PXP_CSCCOEFF0",
    0x8002a0d0,
    0,
    5,
    {
        &soc_imx233_pxp_csccoeff0_c0,
        &soc_imx233_pxp_csccoeff0_rsvd1,
        &soc_imx233_pxp_csccoeff0_uv_offset,
        &soc_imx233_pxp_csccoeff0_y_offset,
        &soc_imx233_pxp_csccoeff0_ycbcr_mode,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff1_rsvd1 =
{
    "RSVD1",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff1_c1 =
{
    "C1",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff1_rsvd0 =
{
    "RSVD0",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff1_c4 =
{
    "C4",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_pxp_csccoeff1 =
{
    "HW_PXP_CSCCOEFF1",
    0x8002a0e0,
    0,
    4,
    {
        &soc_imx233_pxp_csccoeff1_c1,
        &soc_imx233_pxp_csccoeff1_c4,
        &soc_imx233_pxp_csccoeff1_rsvd0,
        &soc_imx233_pxp_csccoeff1_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff2_rsvd1 =
{
    "RSVD1",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff2_c2 =
{
    "C2",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff2_rsvd0 =
{
    "RSVD0",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_csccoeff2_c3 =
{
    "C3",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_pxp_csccoeff2 =
{
    "HW_PXP_CSCCOEFF2",
    0x8002a0f0,
    0,
    4,
    {
        &soc_imx233_pxp_csccoeff2_c2,
        &soc_imx233_pxp_csccoeff2_c3,
        &soc_imx233_pxp_csccoeff2_rsvd0,
        &soc_imx233_pxp_csccoeff2_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_next_pointer =
{
    "POINTER",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_next_rsvd =
{
    "RSVD",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_next_enabled =
{
    "ENABLED",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pxp_next =
{
    "HW_PXP_NEXT",
    0x8002a100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_pxp_next_enabled,
        &soc_imx233_pxp_next_pointer,
        &soc_imx233_pxp_next_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_pagetable_base =
{
    "BASE",
    14, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_pagetable_rsvd1 =
{
    "RSVD1",
    2, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_pagetable_flush =
{
    "FLUSH",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_pagetable_enable =
{
    "ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pxp_pagetable =
{
    "HW_PXP_PAGETABLE",
    0x8002a170,
    0,
    4,
    {
        &soc_imx233_pxp_pagetable_base,
        &soc_imx233_pxp_pagetable_enable,
        &soc_imx233_pxp_pagetable_flush,
        &soc_imx233_pxp_pagetable_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0colorkeylow_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0colorkeylow_pixel =
{
    "PIXEL",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0colorkeylow =
{
    "HW_PXP_S0COLORKEYLOW",
    0x8002a180,
    0,
    2,
    {
        &soc_imx233_pxp_s0colorkeylow_pixel,
        &soc_imx233_pxp_s0colorkeylow_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0colorkeyhigh_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_s0colorkeyhigh_pixel =
{
    "PIXEL",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_pxp_s0colorkeyhigh =
{
    "HW_PXP_S0COLORKEYHIGH",
    0x8002a190,
    0,
    2,
    {
        &soc_imx233_pxp_s0colorkeyhigh_pixel,
        &soc_imx233_pxp_s0colorkeyhigh_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olcolorkeylow_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olcolorkeylow_pixel =
{
    "PIXEL",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_pxp_olcolorkeylow =
{
    "HW_PXP_OLCOLORKEYLOW",
    0x8002a1a0,
    0,
    2,
    {
        &soc_imx233_pxp_olcolorkeylow_pixel,
        &soc_imx233_pxp_olcolorkeylow_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olcolorkeyhigh_rsvd1 =
{
    "RSVD1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olcolorkeyhigh_pixel =
{
    "PIXEL",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_pxp_olcolorkeyhigh =
{
    "HW_PXP_OLCOLORKEYHIGH",
    0x8002a1b0,
    0,
    2,
    {
        &soc_imx233_pxp_olcolorkeyhigh_pixel,
        &soc_imx233_pxp_olcolorkeyhigh_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_debugctrl_rsvd =
{
    "RSVD",
    9, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_debugctrl_reset_tlb_stats =
{
    "RESET_TLB_STATS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_debugctrl_select =
{
    "SELECT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_pxp_debugctrl =
{
    "HW_PXP_DEBUGCTRL",
    0x8002a1d0,
    0,
    3,
    {
        &soc_imx233_pxp_debugctrl_reset_tlb_stats,
        &soc_imx233_pxp_debugctrl_rsvd,
        &soc_imx233_pxp_debugctrl_select,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_debug_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_debug =
{
    "HW_PXP_DEBUG",
    0x8002a1e0,
    0,
    1,
    {
        &soc_imx233_pxp_debug_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_pxp_version =
{
    "HW_PXP_VERSION",
    0x8002a1f0,
    0,
    3,
    {
        &soc_imx233_pxp_version_major,
        &soc_imx233_pxp_version_minor,
        &soc_imx233_pxp_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_oln_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol0 =
{
    "HW_PXP_OL0",
    0x8002a200,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol1 =
{
    "HW_PXP_OL1",
    0x8002a240,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol2 =
{
    "HW_PXP_OL2",
    0x8002a280,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol3 =
{
    "HW_PXP_OL3",
    0x8002a2c0,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol4 =
{
    "HW_PXP_OL4",
    0x8002a300,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol5 =
{
    "HW_PXP_OL5",
    0x8002a340,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol6 =
{
    "HW_PXP_OL6",
    0x8002a380,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol7 =
{
    "HW_PXP_OL7",
    0x8002a3c0,
    0,
    1,
    {
        &soc_imx233_pxp_oln_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnsize_xbase =
{
    "XBASE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnsize_ybase =
{
    "YBASE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnsize_width =
{
    "WIDTH",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnsize_height =
{
    "HEIGHT",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol0size =
{
    "HW_PXP_OL0SIZE",
    0x8002a210,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol1size =
{
    "HW_PXP_OL1SIZE",
    0x8002a250,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol2size =
{
    "HW_PXP_OL2SIZE",
    0x8002a290,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol3size =
{
    "HW_PXP_OL3SIZE",
    0x8002a2d0,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol4size =
{
    "HW_PXP_OL4SIZE",
    0x8002a310,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol5size =
{
    "HW_PXP_OL5SIZE",
    0x8002a350,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol6size =
{
    "HW_PXP_OL6SIZE",
    0x8002a390,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol7size =
{
    "HW_PXP_OL7SIZE",
    0x8002a3d0,
    0,
    4,
    {
        &soc_imx233_pxp_olnsize_height,
        &soc_imx233_pxp_olnsize_width,
        &soc_imx233_pxp_olnsize_xbase,
        &soc_imx233_pxp_olnsize_ybase,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam_rsvd1 =
{
    "RSVD1",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam_rop =
{
    "ROP",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam_alpha =
{
    "ALPHA",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam_format =
{
    "FORMAT",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam_enable_colorkey =
{
    "ENABLE_COLORKEY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam_alpha_cntl =
{
    "ALPHA_CNTL",
    1, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam_enable =
{
    "ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol0param =
{
    "HW_PXP_OL0PARAM",
    0x8002a220,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol1param =
{
    "HW_PXP_OL1PARAM",
    0x8002a260,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol2param =
{
    "HW_PXP_OL2PARAM",
    0x8002a2a0,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol3param =
{
    "HW_PXP_OL3PARAM",
    0x8002a2e0,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol4param =
{
    "HW_PXP_OL4PARAM",
    0x8002a320,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol5param =
{
    "HW_PXP_OL5PARAM",
    0x8002a360,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol6param =
{
    "HW_PXP_OL6PARAM",
    0x8002a3a0,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol7param =
{
    "HW_PXP_OL7PARAM",
    0x8002a3e0,
    0,
    7,
    {
        &soc_imx233_pxp_olnparam_alpha,
        &soc_imx233_pxp_olnparam_alpha_cntl,
        &soc_imx233_pxp_olnparam_enable,
        &soc_imx233_pxp_olnparam_enable_colorkey,
        &soc_imx233_pxp_olnparam_format,
        &soc_imx233_pxp_olnparam_rop,
        &soc_imx233_pxp_olnparam_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_pxp_olnparam2_rsvd =
{
    "RSVD",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol0param2 =
{
    "HW_PXP_OL0PARAM2",
    0x8002a230,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol1param2 =
{
    "HW_PXP_OL1PARAM2",
    0x8002a270,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol2param2 =
{
    "HW_PXP_OL2PARAM2",
    0x8002a2b0,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol3param2 =
{
    "HW_PXP_OL3PARAM2",
    0x8002a2f0,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol4param2 =
{
    "HW_PXP_OL4PARAM2",
    0x8002a330,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol5param2 =
{
    "HW_PXP_OL5PARAM2",
    0x8002a370,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol6param2 =
{
    "HW_PXP_OL6PARAM2",
    0x8002a3b0,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_t soc_imx233_pxp_ol7param2 =
{
    "HW_PXP_OL7PARAM2",
    0x8002a3f0,
    0,
    1,
    {
        &soc_imx233_pxp_olnparam2_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_rsvd0 =
{
    "RSVD0",
    7, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_suppress_copy2analog =
{
    "SUPPRESS_COPY2ANALOG",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_force_update =
{
    "FORCE_UPDATE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_watchdogen =
{
    "WATCHDOGEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_onemsec_irq =
{
    "ONEMSEC_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_alarm_irq =
{
    "ALARM_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_onemsec_irq_en =
{
    "ONEMSEC_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_ctrl_alarm_irq_en =
{
    "ALARM_IRQ_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_rtc_ctrl =
{
    "HW_RTC_CTRL",
    0x8005c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_rtc_ctrl_alarm_irq,
        &soc_imx233_rtc_ctrl_alarm_irq_en,
        &soc_imx233_rtc_ctrl_clkgate,
        &soc_imx233_rtc_ctrl_force_update,
        &soc_imx233_rtc_ctrl_onemsec_irq,
        &soc_imx233_rtc_ctrl_onemsec_irq_en,
        &soc_imx233_rtc_ctrl_rsvd0,
        &soc_imx233_rtc_ctrl_sftrst,
        &soc_imx233_rtc_ctrl_suppress_copy2analog,
        &soc_imx233_rtc_ctrl_watchdogen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_rtc_present =
{
    "RTC_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_alarm_present =
{
    "ALARM_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_watchdog_present =
{
    "WATCHDOG_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_xtal32000_present =
{
    "XTAL32000_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_xtal32768_present =
{
    "XTAL32768_PRESENT",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_rsvd1 =
{
    "RSVD1",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_stale_regs =
{
    "STALE_REGS",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_new_regs =
{
    "NEW_REGS",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_stat_rsvd0 =
{
    "RSVD0",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_rtc_stat =
{
    "HW_RTC_STAT",
    0x8005c010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_imx233_rtc_stat_alarm_present,
        &soc_imx233_rtc_stat_new_regs,
        &soc_imx233_rtc_stat_rsvd0,
        &soc_imx233_rtc_stat_rsvd1,
        &soc_imx233_rtc_stat_rtc_present,
        &soc_imx233_rtc_stat_stale_regs,
        &soc_imx233_rtc_stat_watchdog_present,
        &soc_imx233_rtc_stat_xtal32000_present,
        &soc_imx233_rtc_stat_xtal32768_present,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_milliseconds_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_milliseconds =
{
    "HW_RTC_MILLISECONDS",
    0x8005c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_milliseconds_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_seconds_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_seconds =
{
    "HW_RTC_SECONDS",
    0x8005c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_seconds_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_alarm_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_alarm =
{
    "HW_RTC_ALARM",
    0x8005c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_alarm_value,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_watchdog_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_watchdog =
{
    "HW_RTC_WATCHDOG",
    0x8005c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_watchdog_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_spare_analog =
{
    "SPARE_ANALOG",
    18, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_auto_restart =
{
    "AUTO_RESTART",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_disable_pswitch =
{
    "DISABLE_PSWITCH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_lowerbias =
{
    "LOWERBIAS",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_disable_xtalok =
{
    "DISABLE_XTALOK",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_msec_res =
{
    "MSEC_RES",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_alarm_wake =
{
    "ALARM_WAKE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_xtal32_freq =
{
    "XTAL32_FREQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_xtal32khz_pwrup =
{
    "XTAL32KHZ_PWRUP",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_xtal24mhz_pwrup =
{
    "XTAL24MHZ_PWRUP",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_lck_secs =
{
    "LCK_SECS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_alarm_en =
{
    "ALARM_EN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_alarm_wake_en =
{
    "ALARM_WAKE_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent0_clocksource =
{
    "CLOCKSOURCE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_rtc_persistent0 =
{
    "HW_RTC_PERSISTENT0",
    0x8005c060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_rtc_persistent0_alarm_en,
        &soc_imx233_rtc_persistent0_alarm_wake,
        &soc_imx233_rtc_persistent0_alarm_wake_en,
        &soc_imx233_rtc_persistent0_auto_restart,
        &soc_imx233_rtc_persistent0_clocksource,
        &soc_imx233_rtc_persistent0_disable_pswitch,
        &soc_imx233_rtc_persistent0_disable_xtalok,
        &soc_imx233_rtc_persistent0_lck_secs,
        &soc_imx233_rtc_persistent0_lowerbias,
        &soc_imx233_rtc_persistent0_msec_res,
        &soc_imx233_rtc_persistent0_spare_analog,
        &soc_imx233_rtc_persistent0_xtal24mhz_pwrup,
        &soc_imx233_rtc_persistent0_xtal32_freq,
        &soc_imx233_rtc_persistent0_xtal32khz_pwrup,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent1_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_persistent1 =
{
    "HW_RTC_PERSISTENT1",
    0x8005c070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_persistent1_general,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent2_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_persistent2 =
{
    "HW_RTC_PERSISTENT2",
    0x8005c080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_persistent2_general,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent3_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_persistent3 =
{
    "HW_RTC_PERSISTENT3",
    0x8005c090,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_persistent3_general,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent4_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_persistent4 =
{
    "HW_RTC_PERSISTENT4",
    0x8005c0a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_persistent4_general,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_persistent5_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_rtc_persistent5 =
{
    "HW_RTC_PERSISTENT5",
    0x8005c0b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_rtc_persistent5_general,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_debug_rsvd0 =
{
    "RSVD0",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_debug_watchdog_reset_mask =
{
    "WATCHDOG_RESET_MASK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_debug_watchdog_reset =
{
    "WATCHDOG_RESET",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_rtc_debug =
{
    "HW_RTC_DEBUG",
    0x8005c0c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_rtc_debug_rsvd0,
        &soc_imx233_rtc_debug_watchdog_reset,
        &soc_imx233_rtc_debug_watchdog_reset_mask,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_rtc_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_rtc_version =
{
    "HW_RTC_VERSION",
    0x8005c0d0,
    0,
    3,
    {
        &soc_imx233_rtc_version_major,
        &soc_imx233_rtc_version_minor,
        &soc_imx233_rtc_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_rsrvd1 =
{
    "RSRVD1",
    21, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_rsrvd0 =
{
    "RSRVD0",
    6, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_wait_end_xfer =
{
    "WAIT_END_XFER",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_word_length =
{
    "WORD_LENGTH",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_spdif_ctrl =
{
    "HW_SPDIF_CTRL",
    0x80054000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_spdif_ctrl_clkgate,
        &soc_imx233_spdif_ctrl_dmawait_count,
        &soc_imx233_spdif_ctrl_fifo_error_irq_en,
        &soc_imx233_spdif_ctrl_fifo_overflow_irq,
        &soc_imx233_spdif_ctrl_fifo_underflow_irq,
        &soc_imx233_spdif_ctrl_rsrvd0,
        &soc_imx233_spdif_ctrl_rsrvd1,
        &soc_imx233_spdif_ctrl_run,
        &soc_imx233_spdif_ctrl_sftrst,
        &soc_imx233_spdif_ctrl_wait_end_xfer,
        &soc_imx233_spdif_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_stat_rsrvd1 =
{
    "RSRVD1",
    1, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_stat_end_xfer =
{
    "END_XFER",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_spdif_stat =
{
    "HW_SPDIF_STAT",
    0x80054010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_spdif_stat_end_xfer,
        &soc_imx233_spdif_stat_present,
        &soc_imx233_spdif_stat_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_rsrvd2 =
{
    "RSRVD2",
    18, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_v_config =
{
    "V_CONFIG",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_auto_mute =
{
    "AUTO_MUTE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_rsrvd1 =
{
    "RSRVD1",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_user_data =
{
    "USER_DATA",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_v =
{
    "V",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_l =
{
    "L",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_rsrvd0 =
{
    "RSRVD0",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_cc =
{
    "CC",
    4, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_pre =
{
    "PRE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_copy =
{
    "COPY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_audio =
{
    "AUDIO",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_framectrl_pro =
{
    "PRO",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_spdif_framectrl =
{
    "HW_SPDIF_FRAMECTRL",
    0x80054020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_imx233_spdif_framectrl_audio,
        &soc_imx233_spdif_framectrl_auto_mute,
        &soc_imx233_spdif_framectrl_cc,
        &soc_imx233_spdif_framectrl_copy,
        &soc_imx233_spdif_framectrl_l,
        &soc_imx233_spdif_framectrl_pre,
        &soc_imx233_spdif_framectrl_pro,
        &soc_imx233_spdif_framectrl_rsrvd0,
        &soc_imx233_spdif_framectrl_rsrvd1,
        &soc_imx233_spdif_framectrl_rsrvd2,
        &soc_imx233_spdif_framectrl_user_data,
        &soc_imx233_spdif_framectrl_v,
        &soc_imx233_spdif_framectrl_v_config,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_srr_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_srr_basemult =
{
    "BASEMULT",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_srr_rsrvd0 =
{
    "RSRVD0",
    20, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_srr_rate =
{
    "RATE",
    0, 19
};

static struct hwemul_soc_reg_t soc_imx233_spdif_srr =
{
    "HW_SPDIF_SRR",
    0x80054030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_spdif_srr_basemult,
        &soc_imx233_spdif_srr_rate,
        &soc_imx233_spdif_srr_rsrvd0,
        &soc_imx233_spdif_srr_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_debug_rsrvd1 =
{
    "RSRVD1",
    2, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_debug_dma_preq =
{
    "DMA_PREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_debug_fifo_status =
{
    "FIFO_STATUS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_spdif_debug =
{
    "HW_SPDIF_DEBUG",
    0x80054040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_imx233_spdif_debug_dma_preq,
        &soc_imx233_spdif_debug_fifo_status,
        &soc_imx233_spdif_debug_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_data_high =
{
    "HIGH",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_data_low =
{
    "LOW",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_spdif_data =
{
    "HW_SPDIF_DATA",
    0x80054050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_spdif_data_high,
        &soc_imx233_spdif_data_low,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_spdif_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_spdif_version =
{
    "HW_SPDIF_VERSION",
    0x80054060,
    0,
    3,
    {
        &soc_imx233_spdif_version_major,
        &soc_imx233_spdif_version_minor,
        &soc_imx233_spdif_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_rsvd1 =
{
    "RSVD1",
    10, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_complete_irq_en =
{
    "COMPLETE_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_rsvd0 =
{
    "RSVD0",
    3, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_error_irq =
{
    "ERROR_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_complete_irq =
{
    "COMPLETE_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_sydma_ctrl =
{
    "HW_SYDMA_CTRL",
    0x80026000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_imx233_sydma_ctrl_clkgate,
        &soc_imx233_sydma_ctrl_complete_irq,
        &soc_imx233_sydma_ctrl_complete_irq_en,
        &soc_imx233_sydma_ctrl_error_irq,
        &soc_imx233_sydma_ctrl_rsvd0,
        &soc_imx233_sydma_ctrl_rsvd1,
        &soc_imx233_sydma_ctrl_run,
        &soc_imx233_sydma_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_raddr_rsrc_addr =
{
    "RSRC_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_sydma_raddr =
{
    "HW_SYDMA_RADDR",
    0x80026010,
    0,
    1,
    {
        &soc_imx233_sydma_raddr_rsrc_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_waddr_wsrc_addr =
{
    "WSRC_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_sydma_waddr =
{
    "HW_SYDMA_WADDR",
    0x80026020,
    0,
    1,
    {
        &soc_imx233_sydma_waddr_wsrc_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_xfer_count_size =
{
    "SIZE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_sydma_xfer_count =
{
    "HW_SYDMA_XFER_COUNT",
    0x80026030,
    0,
    1,
    {
        &soc_imx233_sydma_xfer_count_size,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_burst_rsvd0 =
{
    "RSVD0",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_burst_wlen =
{
    "WLEN",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_burst_rlen =
{
    "RLEN",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_sydma_burst =
{
    "HW_SYDMA_BURST",
    0x80026040,
    0,
    3,
    {
        &soc_imx233_sydma_burst_rlen,
        &soc_imx233_sydma_burst_rsvd0,
        &soc_imx233_sydma_burst_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_dack_rsvd0 =
{
    "RSVD0",
    8, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_dack_wdelay =
{
    "WDELAY",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_dack_rdelay =
{
    "RDELAY",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_sydma_dack =
{
    "HW_SYDMA_DACK",
    0x80026050,
    0,
    3,
    {
        &soc_imx233_sydma_dack_rdelay,
        &soc_imx233_sydma_dack_rsvd0,
        &soc_imx233_sydma_dack_wdelay,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_debug0_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_sydma_debug0 =
{
    "HW_SYDMA_DEBUG0",
    0x80026100,
    0,
    1,
    {
        &soc_imx233_sydma_debug0_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_debug1_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_sydma_debug1 =
{
    "HW_SYDMA_DEBUG1",
    0x80026110,
    0,
    1,
    {
        &soc_imx233_sydma_debug1_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_debug2_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_sydma_debug2 =
{
    "HW_SYDMA_DEBUG2",
    0x80026120,
    0,
    1,
    {
        &soc_imx233_sydma_debug2_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_sydma_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_sydma_version =
{
    "HW_SYDMA_VERSION",
    0x80026130,
    0,
    3,
    {
        &soc_imx233_sydma_version_major,
        &soc_imx233_sydma_version_minor,
        &soc_imx233_sydma_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_rotary_present =
{
    "ROTARY_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_tim3_present =
{
    "TIM3_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_tim2_present =
{
    "TIM2_PRESENT",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_tim1_present =
{
    "TIM1_PRESENT",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_tim0_present =
{
    "TIM0_PRESENT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_state =
{
    "STATE",
    22, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_divider =
{
    "DIVIDER",
    16, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_rsrvd3 =
{
    "RSRVD3",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_relative =
{
    "RELATIVE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_oversample =
{
    "OVERSAMPLE",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_polarity_b =
{
    "POLARITY_B",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_polarity_a =
{
    "POLARITY_A",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_rsrvd2 =
{
    "RSRVD2",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_select_b =
{
    "SELECT_B",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_rsrvd1 =
{
    "RSRVD1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotctrl_select_a =
{
    "SELECT_A",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_timrot_rotctrl =
{
    "HW_TIMROT_ROTCTRL",
    0x80068000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_imx233_timrot_rotctrl_clkgate,
        &soc_imx233_timrot_rotctrl_divider,
        &soc_imx233_timrot_rotctrl_oversample,
        &soc_imx233_timrot_rotctrl_polarity_a,
        &soc_imx233_timrot_rotctrl_polarity_b,
        &soc_imx233_timrot_rotctrl_relative,
        &soc_imx233_timrot_rotctrl_rotary_present,
        &soc_imx233_timrot_rotctrl_rsrvd1,
        &soc_imx233_timrot_rotctrl_rsrvd2,
        &soc_imx233_timrot_rotctrl_rsrvd3,
        &soc_imx233_timrot_rotctrl_select_a,
        &soc_imx233_timrot_rotctrl_select_b,
        &soc_imx233_timrot_rotctrl_sftrst,
        &soc_imx233_timrot_rotctrl_state,
        &soc_imx233_timrot_rotctrl_tim0_present,
        &soc_imx233_timrot_rotctrl_tim1_present,
        &soc_imx233_timrot_rotctrl_tim2_present,
        &soc_imx233_timrot_rotctrl_tim3_present,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotcount_rsrvd1 =
{
    "RSRVD1",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_rotcount_updown =
{
    "UPDOWN",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_timrot_rotcount =
{
    "HW_TIMROT_ROTCOUNT",
    0x80068010,
    0,
    2,
    {
        &soc_imx233_timrot_rotcount_rsrvd1,
        &soc_imx233_timrot_rotcount_updown,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_rsrvd2 =
{
    "RSRVD2",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_test_signal =
{
    "TEST_SIGNAL",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_irq =
{
    "IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_irq_en =
{
    "IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_rsrvd1 =
{
    "RSRVD1",
    11, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_duty_valid =
{
    "DUTY_VALID",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_duty_cycle =
{
    "DUTY_CYCLE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_polarity =
{
    "POLARITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_update =
{
    "UPDATE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_reload =
{
    "RELOAD",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_prescale =
{
    "PRESCALE",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrl3_select =
{
    "SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timctrl3 =
{
    "HW_TIMROT_TIMCTRL3",
    0x80068080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_imx233_timrot_timctrl3_duty_cycle,
        &soc_imx233_timrot_timctrl3_duty_valid,
        &soc_imx233_timrot_timctrl3_irq,
        &soc_imx233_timrot_timctrl3_irq_en,
        &soc_imx233_timrot_timctrl3_polarity,
        &soc_imx233_timrot_timctrl3_prescale,
        &soc_imx233_timrot_timctrl3_reload,
        &soc_imx233_timrot_timctrl3_rsrvd1,
        &soc_imx233_timrot_timctrl3_rsrvd2,
        &soc_imx233_timrot_timctrl3_select,
        &soc_imx233_timrot_timctrl3_test_signal,
        &soc_imx233_timrot_timctrl3_update,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timcount3_low_running_count =
{
    "LOW_RUNNING_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timcount3_high_fixed_count =
{
    "HIGH_FIXED_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timcount3 =
{
    "HW_TIMROT_TIMCOUNT3",
    0x80068090,
    0,
    2,
    {
        &soc_imx233_timrot_timcount3_high_fixed_count,
        &soc_imx233_timrot_timcount3_low_running_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_timrot_version =
{
    "HW_TIMROT_VERSION",
    0x800680a0,
    0,
    3,
    {
        &soc_imx233_timrot_version_major,
        &soc_imx233_timrot_version_minor,
        &soc_imx233_timrot_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_rsrvd2 =
{
    "RSRVD2",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_irq =
{
    "IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_irq_en =
{
    "IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_rsrvd1 =
{
    "RSRVD1",
    9, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_polarity =
{
    "POLARITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_update =
{
    "UPDATE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_reload =
{
    "RELOAD",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_prescale =
{
    "PRESCALE",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timctrln_select =
{
    "SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timctrl0 =
{
    "HW_TIMROT_TIMCTRL0",
    0x80068020,
    0,
    9,
    {
        &soc_imx233_timrot_timctrln_irq,
        &soc_imx233_timrot_timctrln_irq_en,
        &soc_imx233_timrot_timctrln_polarity,
        &soc_imx233_timrot_timctrln_prescale,
        &soc_imx233_timrot_timctrln_reload,
        &soc_imx233_timrot_timctrln_rsrvd1,
        &soc_imx233_timrot_timctrln_rsrvd2,
        &soc_imx233_timrot_timctrln_select,
        &soc_imx233_timrot_timctrln_update,
    }
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timctrl1 =
{
    "HW_TIMROT_TIMCTRL1",
    0x80068040,
    0,
    9,
    {
        &soc_imx233_timrot_timctrln_irq,
        &soc_imx233_timrot_timctrln_irq_en,
        &soc_imx233_timrot_timctrln_polarity,
        &soc_imx233_timrot_timctrln_prescale,
        &soc_imx233_timrot_timctrln_reload,
        &soc_imx233_timrot_timctrln_rsrvd1,
        &soc_imx233_timrot_timctrln_rsrvd2,
        &soc_imx233_timrot_timctrln_select,
        &soc_imx233_timrot_timctrln_update,
    }
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timctrl2 =
{
    "HW_TIMROT_TIMCTRL2",
    0x80068060,
    0,
    9,
    {
        &soc_imx233_timrot_timctrln_irq,
        &soc_imx233_timrot_timctrln_irq_en,
        &soc_imx233_timrot_timctrln_polarity,
        &soc_imx233_timrot_timctrln_prescale,
        &soc_imx233_timrot_timctrln_reload,
        &soc_imx233_timrot_timctrln_rsrvd1,
        &soc_imx233_timrot_timctrln_rsrvd2,
        &soc_imx233_timrot_timctrln_select,
        &soc_imx233_timrot_timctrln_update,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timcountn_running_count =
{
    "RUNNING_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_timrot_timcountn_fixed_count =
{
    "FIXED_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timcount0 =
{
    "HW_TIMROT_TIMCOUNT0",
    0x80068030,
    0,
    2,
    {
        &soc_imx233_timrot_timcountn_fixed_count,
        &soc_imx233_timrot_timcountn_running_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timcount1 =
{
    "HW_TIMROT_TIMCOUNT1",
    0x80068050,
    0,
    2,
    {
        &soc_imx233_timrot_timcountn_fixed_count,
        &soc_imx233_timrot_timcountn_running_count,
    }
};

static struct hwemul_soc_reg_t soc_imx233_timrot_timcount2 =
{
    "HW_TIMROT_TIMCOUNT2",
    0x80068070,
    0,
    2,
    {
        &soc_imx233_timrot_timcountn_fixed_count,
        &soc_imx233_timrot_timcountn_running_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_tvenc_macrovision_present =
{
    "TVENC_MACROVISION_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_tvenc_composite_present =
{
    "TVENC_COMPOSITE_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_tvenc_svideo_present =
{
    "TVENC_SVIDEO_PRESENT",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_tvenc_component_present =
{
    "TVENC_COMPONENT_PRESENT",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_rsrvd1 =
{
    "RSRVD1",
    6, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_dac_fifo_no_write =
{
    "DAC_FIFO_NO_WRITE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_dac_fifo_no_read =
{
    "DAC_FIFO_NO_READ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_dac_data_fifo_rst =
{
    "DAC_DATA_FIFO_RST",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_rsrvd2 =
{
    "RSRVD2",
    1, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_ctrl_dac_mux_mode =
{
    "DAC_MUX_MODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_ctrl =
{
    "HW_TVENC_CTRL",
    0x80038000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_imx233_tvenc_ctrl_clkgate,
        &soc_imx233_tvenc_ctrl_dac_data_fifo_rst,
        &soc_imx233_tvenc_ctrl_dac_fifo_no_read,
        &soc_imx233_tvenc_ctrl_dac_fifo_no_write,
        &soc_imx233_tvenc_ctrl_dac_mux_mode,
        &soc_imx233_tvenc_ctrl_rsrvd1,
        &soc_imx233_tvenc_ctrl_rsrvd2,
        &soc_imx233_tvenc_ctrl_sftrst,
        &soc_imx233_tvenc_ctrl_tvenc_component_present,
        &soc_imx233_tvenc_ctrl_tvenc_composite_present,
        &soc_imx233_tvenc_ctrl_tvenc_macrovision_present,
        &soc_imx233_tvenc_ctrl_tvenc_svideo_present,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_rsrvd5 =
{
    "RSRVD5",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_default_picform =
{
    "DEFAULT_PICFORM",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_ydel_adj =
{
    "YDEL_ADJ",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_rsrvd4 =
{
    "RSRVD4",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_rsrvd3 =
{
    "RSRVD3",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_add_ypbpr_ped =
{
    "ADD_YPBPR_PED",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_pal_shape =
{
    "PAL_SHAPE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_no_ped =
{
    "NO_PED",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_color_bar_en =
{
    "COLOR_BAR_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_ygain_sel =
{
    "YGAIN_SEL",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_cgain =
{
    "CGAIN",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_clk_phs =
{
    "CLK_PHS",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_rsrvd2 =
{
    "RSRVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_fsync_enbl =
{
    "FSYNC_ENBL",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_fsync_phs =
{
    "FSYNC_PHS",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_hsync_phs =
{
    "HSYNC_PHS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_vsync_phs =
{
    "VSYNC_PHS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_sync_mode =
{
    "SYNC_MODE",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_rsrvd1 =
{
    "RSRVD1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_config_encd_mode =
{
    "ENCD_MODE",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_config =
{
    "HW_TVENC_CONFIG",
    0x80038010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    20,
    {
        &soc_imx233_tvenc_config_add_ypbpr_ped,
        &soc_imx233_tvenc_config_cgain,
        &soc_imx233_tvenc_config_clk_phs,
        &soc_imx233_tvenc_config_color_bar_en,
        &soc_imx233_tvenc_config_default_picform,
        &soc_imx233_tvenc_config_encd_mode,
        &soc_imx233_tvenc_config_fsync_enbl,
        &soc_imx233_tvenc_config_fsync_phs,
        &soc_imx233_tvenc_config_hsync_phs,
        &soc_imx233_tvenc_config_no_ped,
        &soc_imx233_tvenc_config_pal_shape,
        &soc_imx233_tvenc_config_rsrvd1,
        &soc_imx233_tvenc_config_rsrvd2,
        &soc_imx233_tvenc_config_rsrvd3,
        &soc_imx233_tvenc_config_rsrvd4,
        &soc_imx233_tvenc_config_rsrvd5,
        &soc_imx233_tvenc_config_sync_mode,
        &soc_imx233_tvenc_config_vsync_phs,
        &soc_imx233_tvenc_config_ydel_adj,
        &soc_imx233_tvenc_config_ygain_sel,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_rsrvd1 =
{
    "RSRVD1",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_ysharp_bw =
{
    "YSHARP_BW",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_yd_offsetsel =
{
    "YD_OFFSETSEL",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_sel_ylpf =
{
    "SEL_YLPF",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_sel_clpf =
{
    "SEL_CLPF",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_sel_ysharp =
{
    "SEL_YSHARP",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_ylpf_coefsel =
{
    "YLPF_COEFSEL",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_coefsel_clpf =
{
    "COEFSEL_CLPF",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_ys_gainsgn =
{
    "YS_GAINSGN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_ys_gainsel =
{
    "YS_GAINSEL",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_rsrvd2 =
{
    "RSRVD2",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_rsrvd3 =
{
    "RSRVD3",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_filtctrl_rsrvd4 =
{
    "RSRVD4",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_filtctrl =
{
    "HW_TVENC_FILTCTRL",
    0x80038020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_imx233_tvenc_filtctrl_coefsel_clpf,
        &soc_imx233_tvenc_filtctrl_rsrvd1,
        &soc_imx233_tvenc_filtctrl_rsrvd2,
        &soc_imx233_tvenc_filtctrl_rsrvd3,
        &soc_imx233_tvenc_filtctrl_rsrvd4,
        &soc_imx233_tvenc_filtctrl_sel_clpf,
        &soc_imx233_tvenc_filtctrl_sel_ylpf,
        &soc_imx233_tvenc_filtctrl_sel_ysharp,
        &soc_imx233_tvenc_filtctrl_yd_offsetsel,
        &soc_imx233_tvenc_filtctrl_ylpf_coefsel,
        &soc_imx233_tvenc_filtctrl_ys_gainsel,
        &soc_imx233_tvenc_filtctrl_ys_gainsgn,
        &soc_imx233_tvenc_filtctrl_ysharp_bw,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_syncoffset_rsrvd1 =
{
    "RSRVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_syncoffset_hso =
{
    "HSO",
    20, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_syncoffset_vso =
{
    "VSO",
    10, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_syncoffset_hlc =
{
    "HLC",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_syncoffset =
{
    "HW_TVENC_SYNCOFFSET",
    0x80038030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_syncoffset_hlc,
        &soc_imx233_tvenc_syncoffset_hso,
        &soc_imx233_tvenc_syncoffset_rsrvd1,
        &soc_imx233_tvenc_syncoffset_vso,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync0_rsrvd2 =
{
    "RSRVD2",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync0_sync_end =
{
    "SYNC_END",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync0_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync0_sync_strt =
{
    "SYNC_STRT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_htimingsync0 =
{
    "HW_TVENC_HTIMINGSYNC0",
    0x80038040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_htimingsync0_rsrvd1,
        &soc_imx233_tvenc_htimingsync0_rsrvd2,
        &soc_imx233_tvenc_htimingsync0_sync_end,
        &soc_imx233_tvenc_htimingsync0_sync_strt,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync1_rsrvd2 =
{
    "RSRVD2",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync1_sync_eqend =
{
    "SYNC_EQEND",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync1_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingsync1_sync_srend =
{
    "SYNC_SREND",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_htimingsync1 =
{
    "HW_TVENC_HTIMINGSYNC1",
    0x80038050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_htimingsync1_rsrvd1,
        &soc_imx233_tvenc_htimingsync1_rsrvd2,
        &soc_imx233_tvenc_htimingsync1_sync_eqend,
        &soc_imx233_tvenc_htimingsync1_sync_srend,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingactive_rsrvd2 =
{
    "RSRVD2",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingactive_actv_end =
{
    "ACTV_END",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingactive_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingactive_actv_strt =
{
    "ACTV_STRT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_htimingactive =
{
    "HW_TVENC_HTIMINGACTIVE",
    0x80038060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_htimingactive_actv_end,
        &soc_imx233_tvenc_htimingactive_actv_strt,
        &soc_imx233_tvenc_htimingactive_rsrvd1,
        &soc_imx233_tvenc_htimingactive_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingburst0_rsrvd2 =
{
    "RSRVD2",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingburst0_wbrst_strt =
{
    "WBRST_STRT",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingburst0_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingburst0_nbrst_strt =
{
    "NBRST_STRT",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_htimingburst0 =
{
    "HW_TVENC_HTIMINGBURST0",
    0x80038070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_htimingburst0_nbrst_strt,
        &soc_imx233_tvenc_htimingburst0_rsrvd1,
        &soc_imx233_tvenc_htimingburst0_rsrvd2,
        &soc_imx233_tvenc_htimingburst0_wbrst_strt,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingburst1_rsrvd1 =
{
    "RSRVD1",
    10, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_htimingburst1_brst_end =
{
    "BRST_END",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_htimingburst1 =
{
    "HW_TVENC_HTIMINGBURST1",
    0x80038080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_tvenc_htimingburst1_brst_end,
        &soc_imx233_tvenc_htimingburst1_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming0_rsrvd3 =
{
    "RSRVD3",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming0_vstrt_preeq =
{
    "VSTRT_PREEQ",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming0_rsrvd2 =
{
    "RSRVD2",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming0_vstrt_actv =
{
    "VSTRT_ACTV",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming0_rsrvd1 =
{
    "RSRVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming0_vstrt_subph =
{
    "VSTRT_SUBPH",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_vtiming0 =
{
    "HW_TVENC_VTIMING0",
    0x80038090,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_tvenc_vtiming0_rsrvd1,
        &soc_imx233_tvenc_vtiming0_rsrvd2,
        &soc_imx233_tvenc_vtiming0_rsrvd3,
        &soc_imx233_tvenc_vtiming0_vstrt_actv,
        &soc_imx233_tvenc_vtiming0_vstrt_preeq,
        &soc_imx233_tvenc_vtiming0_vstrt_subph,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming1_rsrvd3 =
{
    "RSRVD3",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming1_vstrt_posteq =
{
    "VSTRT_POSTEQ",
    24, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming1_rsrvd2 =
{
    "RSRVD2",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming1_vstrt_serra =
{
    "VSTRT_SERRA",
    16, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming1_rsrvd1 =
{
    "RSRVD1",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vtiming1_last_fld_ln =
{
    "LAST_FLD_LN",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_vtiming1 =
{
    "HW_TVENC_VTIMING1",
    0x800380a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_tvenc_vtiming1_last_fld_ln,
        &soc_imx233_tvenc_vtiming1_rsrvd1,
        &soc_imx233_tvenc_vtiming1_rsrvd2,
        &soc_imx233_tvenc_vtiming1_rsrvd3,
        &soc_imx233_tvenc_vtiming1_vstrt_posteq,
        &soc_imx233_tvenc_vtiming1_vstrt_serra,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_rsrvd3 =
{
    "RSRVD3",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_lpf_rst_off =
{
    "LPF_RST_OFF",
    16, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_rsrvd2 =
{
    "RSRVD2",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_ntsc_ln_cnt =
{
    "NTSC_LN_CNT",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_pal_fsc_phase_alt =
{
    "PAL_FSC_PHASE_ALT",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_fsc_phase_rst =
{
    "FSC_PHASE_RST",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_bruchb =
{
    "BRUCHB",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_agc_lvl_ctrl =
{
    "AGC_LVL_CTRL",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_rsrvd1 =
{
    "RSRVD1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_cs_invert_ctrl =
{
    "CS_INVERT_CTRL",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_misc_y_blank_ctrl =
{
    "Y_BLANK_CTRL",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_misc =
{
    "HW_TVENC_MISC",
    0x800380b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_tvenc_misc_agc_lvl_ctrl,
        &soc_imx233_tvenc_misc_bruchb,
        &soc_imx233_tvenc_misc_cs_invert_ctrl,
        &soc_imx233_tvenc_misc_fsc_phase_rst,
        &soc_imx233_tvenc_misc_lpf_rst_off,
        &soc_imx233_tvenc_misc_ntsc_ln_cnt,
        &soc_imx233_tvenc_misc_pal_fsc_phase_alt,
        &soc_imx233_tvenc_misc_rsrvd1,
        &soc_imx233_tvenc_misc_rsrvd2,
        &soc_imx233_tvenc_misc_rsrvd3,
        &soc_imx233_tvenc_misc_y_blank_ctrl,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_colorsub0_phase_inc =
{
    "PHASE_INC",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_colorsub0 =
{
    "HW_TVENC_COLORSUB0",
    0x800380c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_tvenc_colorsub0_phase_inc,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_colorsub1_phase_offset =
{
    "PHASE_OFFSET",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_colorsub1 =
{
    "HW_TVENC_COLORSUB1",
    0x800380d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_tvenc_colorsub1_phase_offset,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_copyprotect_rsrvd1 =
{
    "RSRVD1",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_copyprotect_wss_enbl =
{
    "WSS_ENBL",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_copyprotect_cgms_enbl =
{
    "CGMS_ENBL",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_copyprotect_wss_cgms_data =
{
    "WSS_CGMS_DATA",
    0, 13
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_copyprotect =
{
    "HW_TVENC_COPYPROTECT",
    0x800380e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_copyprotect_cgms_enbl,
        &soc_imx233_tvenc_copyprotect_rsrvd1,
        &soc_imx233_tvenc_copyprotect_wss_cgms_data,
        &soc_imx233_tvenc_copyprotect_wss_enbl,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_closedcaption_rsrvd1 =
{
    "RSRVD1",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_closedcaption_cc_enbl =
{
    "CC_ENBL",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_closedcaption_cc_fill =
{
    "CC_FILL",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_closedcaption_cc_data =
{
    "CC_DATA",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_closedcaption =
{
    "HW_TVENC_CLOSEDCAPTION",
    0x800380f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_closedcaption_cc_data,
        &soc_imx233_tvenc_closedcaption_cc_enbl,
        &soc_imx233_tvenc_closedcaption_cc_fill,
        &soc_imx233_tvenc_closedcaption_rsrvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_colorburst_nba =
{
    "NBA",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_colorburst_pba =
{
    "PBA",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_colorburst_rsrvd1 =
{
    "RSRVD1",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_colorburst_rsrvd2 =
{
    "RSRVD2",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_colorburst =
{
    "HW_TVENC_COLORBURST",
    0x80038140,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_colorburst_nba,
        &soc_imx233_tvenc_colorburst_pba,
        &soc_imx233_tvenc_colorburst_rsrvd1,
        &soc_imx233_tvenc_colorburst_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision0_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_macrovision0 =
{
    "HW_TVENC_MACROVISION0",
    0x80038150,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_tvenc_macrovision0_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision1_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_macrovision1 =
{
    "HW_TVENC_MACROVISION1",
    0x80038160,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_tvenc_macrovision1_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision2_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_macrovision2 =
{
    "HW_TVENC_MACROVISION2",
    0x80038170,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_tvenc_macrovision2_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision3_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_macrovision3 =
{
    "HW_TVENC_MACROVISION3",
    0x80038180,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_imx233_tvenc_macrovision3_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision4_rsrvd2 =
{
    "RSRVD2",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision4_macv_tst =
{
    "MACV_TST",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision4_rsrvd1 =
{
    "RSRVD1",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_macrovision4_data =
{
    "DATA",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_macrovision4 =
{
    "HW_TVENC_MACROVISION4",
    0x80038190,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_tvenc_macrovision4_data,
        &soc_imx233_tvenc_macrovision4_macv_tst,
        &soc_imx233_tvenc_macrovision4_rsrvd1,
        &soc_imx233_tvenc_macrovision4_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_test3 =
{
    "TEST3",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd1 =
{
    "RSRVD1",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd2 =
{
    "RSRVD2",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_jack1_dis_det_en =
{
    "JACK1_DIS_DET_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_test2 =
{
    "TEST2",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd3 =
{
    "RSRVD3",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd4 =
{
    "RSRVD4",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_jack1_det_en =
{
    "JACK1_DET_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_test1 =
{
    "TEST1",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_disable_gnd_detect =
{
    "DISABLE_GND_DETECT",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_jack_dis_adj =
{
    "JACK_DIS_ADJ",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_gaindn =
{
    "GAINDN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_gainup =
{
    "GAINUP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_invert_clk =
{
    "INVERT_CLK",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_select_clk =
{
    "SELECT_CLK",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_bypass_act_cascode =
{
    "BYPASS_ACT_CASCODE",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd5 =
{
    "RSRVD5",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd6 =
{
    "RSRVD6",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_pwrup1 =
{
    "PWRUP1",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_well_tovdd =
{
    "WELL_TOVDD",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd7 =
{
    "RSRVD7",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rsrvd8 =
{
    "RSRVD8",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_dump_tovdd1 =
{
    "DUMP_TOVDD1",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_lower_signal =
{
    "LOWER_SIGNAL",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_rval =
{
    "RVAL",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_no_internal_term =
{
    "NO_INTERNAL_TERM",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_half_current =
{
    "HALF_CURRENT",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacctrl_casc_adj =
{
    "CASC_ADJ",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_dacctrl =
{
    "HW_TVENC_DACCTRL",
    0x800381a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    28,
    {
        &soc_imx233_tvenc_dacctrl_bypass_act_cascode,
        &soc_imx233_tvenc_dacctrl_casc_adj,
        &soc_imx233_tvenc_dacctrl_disable_gnd_detect,
        &soc_imx233_tvenc_dacctrl_dump_tovdd1,
        &soc_imx233_tvenc_dacctrl_gaindn,
        &soc_imx233_tvenc_dacctrl_gainup,
        &soc_imx233_tvenc_dacctrl_half_current,
        &soc_imx233_tvenc_dacctrl_invert_clk,
        &soc_imx233_tvenc_dacctrl_jack1_det_en,
        &soc_imx233_tvenc_dacctrl_jack1_dis_det_en,
        &soc_imx233_tvenc_dacctrl_jack_dis_adj,
        &soc_imx233_tvenc_dacctrl_lower_signal,
        &soc_imx233_tvenc_dacctrl_no_internal_term,
        &soc_imx233_tvenc_dacctrl_pwrup1,
        &soc_imx233_tvenc_dacctrl_rsrvd1,
        &soc_imx233_tvenc_dacctrl_rsrvd2,
        &soc_imx233_tvenc_dacctrl_rsrvd3,
        &soc_imx233_tvenc_dacctrl_rsrvd4,
        &soc_imx233_tvenc_dacctrl_rsrvd5,
        &soc_imx233_tvenc_dacctrl_rsrvd6,
        &soc_imx233_tvenc_dacctrl_rsrvd7,
        &soc_imx233_tvenc_dacctrl_rsrvd8,
        &soc_imx233_tvenc_dacctrl_rval,
        &soc_imx233_tvenc_dacctrl_select_clk,
        &soc_imx233_tvenc_dacctrl_test1,
        &soc_imx233_tvenc_dacctrl_test2,
        &soc_imx233_tvenc_dacctrl_test3,
        &soc_imx233_tvenc_dacctrl_well_tovdd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd1 =
{
    "RSRVD1",
    13, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd2 =
{
    "RSRVD2",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd3 =
{
    "RSRVD3",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_jack1_det_status =
{
    "JACK1_DET_STATUS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd4 =
{
    "RSRVD4",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd5 =
{
    "RSRVD5",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_jack1_grounded =
{
    "JACK1_GROUNDED",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd6 =
{
    "RSRVD6",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd7 =
{
    "RSRVD7",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_jack1_dis_det_irq =
{
    "JACK1_DIS_DET_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd8 =
{
    "RSRVD8",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_rsrvd9 =
{
    "RSRVD9",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_jack1_det_irq =
{
    "JACK1_DET_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_dacstatus_enirq_jack =
{
    "ENIRQ_JACK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_dacstatus =
{
    "HW_TVENC_DACSTATUS",
    0x800381b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_tvenc_dacstatus_enirq_jack,
        &soc_imx233_tvenc_dacstatus_jack1_det_irq,
        &soc_imx233_tvenc_dacstatus_jack1_det_status,
        &soc_imx233_tvenc_dacstatus_jack1_dis_det_irq,
        &soc_imx233_tvenc_dacstatus_jack1_grounded,
        &soc_imx233_tvenc_dacstatus_rsrvd1,
        &soc_imx233_tvenc_dacstatus_rsrvd2,
        &soc_imx233_tvenc_dacstatus_rsrvd3,
        &soc_imx233_tvenc_dacstatus_rsrvd4,
        &soc_imx233_tvenc_dacstatus_rsrvd5,
        &soc_imx233_tvenc_dacstatus_rsrvd6,
        &soc_imx233_tvenc_dacstatus_rsrvd7,
        &soc_imx233_tvenc_dacstatus_rsrvd8,
        &soc_imx233_tvenc_dacstatus_rsrvd9,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vdactest_rsrvd1 =
{
    "RSRVD1",
    14, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vdactest_enable_pix_int_gain =
{
    "ENABLE_PIX_INT_GAIN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vdactest_bypass_pix_int =
{
    "BYPASS_PIX_INT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vdactest_bypass_pix_int_droop =
{
    "BYPASS_PIX_INT_DROOP",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vdactest_test_fifo_full =
{
    "TEST_FIFO_FULL",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_vdactest_data =
{
    "DATA",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_vdactest =
{
    "HW_TVENC_VDACTEST",
    0x800381c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_tvenc_vdactest_bypass_pix_int,
        &soc_imx233_tvenc_vdactest_bypass_pix_int_droop,
        &soc_imx233_tvenc_vdactest_data,
        &soc_imx233_tvenc_vdactest_enable_pix_int_gain,
        &soc_imx233_tvenc_vdactest_rsrvd1,
        &soc_imx233_tvenc_vdactest_test_fifo_full,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_tvenc_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_tvenc_version =
{
    "HW_TVENC_VERSION",
    0x800381d0,
    0,
    3,
    {
        &soc_imx233_tvenc_version_major,
        &soc_imx233_tvenc_version_minor,
        &soc_imx233_tvenc_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_civersion =
{
    "CIVERSION",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_version =
{
    "VERSION",
    25, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_revision =
{
    "REVISION",
    21, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_tag =
{
    "TAG",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_rsvd1 =
{
    "RSVD1",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_nid =
{
    "NID",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_rsvd0 =
{
    "RSVD0",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_id_id =
{
    "ID",
    0, 5
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_id =
{
    "HW_USBCTRL_ID",
    0x80080000,
    0,
    8,
    {
        &soc_imx233_usbctrl_id_civersion,
        &soc_imx233_usbctrl_id_id,
        &soc_imx233_usbctrl_id_nid,
        &soc_imx233_usbctrl_id_revision,
        &soc_imx233_usbctrl_id_rsvd0,
        &soc_imx233_usbctrl_id_rsvd1,
        &soc_imx233_usbctrl_id_tag,
        &soc_imx233_usbctrl_id_version,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwgeneral_rsvd =
{
    "RSVD",
    11, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwgeneral_sm =
{
    "SM",
    9, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwgeneral_phym =
{
    "PHYM",
    6, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwgeneral_phyw =
{
    "PHYW",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwgeneral_bwt =
{
    "BWT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwgeneral_clkc =
{
    "CLKC",
    1, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwgeneral_rt =
{
    "RT",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_hwgeneral =
{
    "HW_USBCTRL_HWGENERAL",
    0x80080004,
    0,
    7,
    {
        &soc_imx233_usbctrl_hwgeneral_bwt,
        &soc_imx233_usbctrl_hwgeneral_clkc,
        &soc_imx233_usbctrl_hwgeneral_phym,
        &soc_imx233_usbctrl_hwgeneral_phyw,
        &soc_imx233_usbctrl_hwgeneral_rsvd,
        &soc_imx233_usbctrl_hwgeneral_rt,
        &soc_imx233_usbctrl_hwgeneral_sm,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwhost_ttper =
{
    "TTPER",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwhost_ttasy =
{
    "TTASY",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwhost_rsvd =
{
    "RSVD",
    4, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwhost_nport =
{
    "NPORT",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwhost_hc =
{
    "HC",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_hwhost =
{
    "HW_USBCTRL_HWHOST",
    0x80080008,
    0,
    5,
    {
        &soc_imx233_usbctrl_hwhost_hc,
        &soc_imx233_usbctrl_hwhost_nport,
        &soc_imx233_usbctrl_hwhost_rsvd,
        &soc_imx233_usbctrl_hwhost_ttasy,
        &soc_imx233_usbctrl_hwhost_ttper,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwdevice_rsvd =
{
    "RSVD",
    6, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwdevice_devep =
{
    "DEVEP",
    1, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwdevice_dc =
{
    "DC",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_hwdevice =
{
    "HW_USBCTRL_HWDEVICE",
    0x8008000c,
    0,
    3,
    {
        &soc_imx233_usbctrl_hwdevice_dc,
        &soc_imx233_usbctrl_hwdevice_devep,
        &soc_imx233_usbctrl_hwdevice_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwtxbuf_txlcr =
{
    "TXLCR",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwtxbuf_rsvd =
{
    "RSVD",
    24, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwtxbuf_txchanadd =
{
    "TXCHANADD",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwtxbuf_txadd =
{
    "TXADD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwtxbuf_txburst =
{
    "TXBURST",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_hwtxbuf =
{
    "HW_USBCTRL_HWTXBUF",
    0x80080010,
    0,
    5,
    {
        &soc_imx233_usbctrl_hwtxbuf_rsvd,
        &soc_imx233_usbctrl_hwtxbuf_txadd,
        &soc_imx233_usbctrl_hwtxbuf_txburst,
        &soc_imx233_usbctrl_hwtxbuf_txchanadd,
        &soc_imx233_usbctrl_hwtxbuf_txlcr,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwrxbuf_rsvd =
{
    "RSVD",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwrxbuf_rxadd =
{
    "RXADD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hwrxbuf_rxburst =
{
    "RXBURST",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_hwrxbuf =
{
    "HW_USBCTRL_HWRXBUF",
    0x80080014,
    0,
    3,
    {
        &soc_imx233_usbctrl_hwrxbuf_rsvd,
        &soc_imx233_usbctrl_hwrxbuf_rxadd,
        &soc_imx233_usbctrl_hwrxbuf_rxburst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer0ld_rsvd0 =
{
    "RSVD0",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer0ld_gptld =
{
    "GPTLD",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_gptimer0ld =
{
    "HW_USBCTRL_GPTIMER0LD",
    0x80080080,
    0,
    2,
    {
        &soc_imx233_usbctrl_gptimer0ld_gptld,
        &soc_imx233_usbctrl_gptimer0ld_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer0ctrl_gptrun =
{
    "GPTRUN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer0ctrl_gptrst =
{
    "GPTRST",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer0ctrl_rsvd0 =
{
    "RSVD0",
    25, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer0ctrl_gptmode =
{
    "GPTMODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer0ctrl_gptcnt =
{
    "GPTCNT",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_gptimer0ctrl =
{
    "HW_USBCTRL_GPTIMER0CTRL",
    0x80080084,
    0,
    5,
    {
        &soc_imx233_usbctrl_gptimer0ctrl_gptcnt,
        &soc_imx233_usbctrl_gptimer0ctrl_gptmode,
        &soc_imx233_usbctrl_gptimer0ctrl_gptrst,
        &soc_imx233_usbctrl_gptimer0ctrl_gptrun,
        &soc_imx233_usbctrl_gptimer0ctrl_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer1ld_rsvd0 =
{
    "RSVD0",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer1ld_gptld =
{
    "GPTLD",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_gptimer1ld =
{
    "HW_USBCTRL_GPTIMER1LD",
    0x80080088,
    0,
    2,
    {
        &soc_imx233_usbctrl_gptimer1ld_gptld,
        &soc_imx233_usbctrl_gptimer1ld_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer1ctrl_gptrun =
{
    "GPTRUN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer1ctrl_gptrst =
{
    "GPTRST",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer1ctrl_rsvd0 =
{
    "RSVD0",
    25, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer1ctrl_gptmode =
{
    "GPTMODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_gptimer1ctrl_gptcnt =
{
    "GPTCNT",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_gptimer1ctrl =
{
    "HW_USBCTRL_GPTIMER1CTRL",
    0x8008008c,
    0,
    5,
    {
        &soc_imx233_usbctrl_gptimer1ctrl_gptcnt,
        &soc_imx233_usbctrl_gptimer1ctrl_gptmode,
        &soc_imx233_usbctrl_gptimer1ctrl_gptrst,
        &soc_imx233_usbctrl_gptimer1ctrl_gptrun,
        &soc_imx233_usbctrl_gptimer1ctrl_rsvd0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_sbuscfg_rsvd =
{
    "RSVD",
    3, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_sbuscfg_ahbbrst =
{
    "AHBBRST",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_sbuscfg =
{
    "HW_USBCTRL_SBUSCFG",
    0x80080090,
    0,
    2,
    {
        &soc_imx233_usbctrl_sbuscfg_ahbbrst,
        &soc_imx233_usbctrl_sbuscfg_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_caplength_hciversion =
{
    "HCIVERSION",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_caplength_rsvd =
{
    "RSVD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_caplength_caplength =
{
    "CAPLENGTH",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_caplength =
{
    "HW_USBCTRL_CAPLENGTH",
    0x80080100,
    0,
    3,
    {
        &soc_imx233_usbctrl_caplength_caplength,
        &soc_imx233_usbctrl_caplength_hciversion,
        &soc_imx233_usbctrl_caplength_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_rsvd2 =
{
    "RSVD2",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_n_tt =
{
    "N_TT",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_n_ptt =
{
    "N_PTT",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_rsvd1 =
{
    "RSVD1",
    17, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_pi =
{
    "PI",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_n_cc =
{
    "N_CC",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_n_pcc =
{
    "N_PCC",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_rsvd0 =
{
    "RSVD0",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_ppc =
{
    "PPC",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hcsparams_n_ports =
{
    "N_PORTS",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_hcsparams =
{
    "HW_USBCTRL_HCSPARAMS",
    0x80080104,
    0,
    10,
    {
        &soc_imx233_usbctrl_hcsparams_n_cc,
        &soc_imx233_usbctrl_hcsparams_n_pcc,
        &soc_imx233_usbctrl_hcsparams_n_ports,
        &soc_imx233_usbctrl_hcsparams_n_ptt,
        &soc_imx233_usbctrl_hcsparams_n_tt,
        &soc_imx233_usbctrl_hcsparams_pi,
        &soc_imx233_usbctrl_hcsparams_ppc,
        &soc_imx233_usbctrl_hcsparams_rsvd0,
        &soc_imx233_usbctrl_hcsparams_rsvd1,
        &soc_imx233_usbctrl_hcsparams_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hccparams_rsvd2 =
{
    "RSVD2",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hccparams_eecp =
{
    "EECP",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hccparams_ist =
{
    "IST",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hccparams_rsvd0 =
{
    "RSVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hccparams_asp =
{
    "ASP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hccparams_pfl =
{
    "PFL",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_hccparams_adc =
{
    "ADC",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_hccparams =
{
    "HW_USBCTRL_HCCPARAMS",
    0x80080108,
    0,
    7,
    {
        &soc_imx233_usbctrl_hccparams_adc,
        &soc_imx233_usbctrl_hccparams_asp,
        &soc_imx233_usbctrl_hccparams_eecp,
        &soc_imx233_usbctrl_hccparams_ist,
        &soc_imx233_usbctrl_hccparams_pfl,
        &soc_imx233_usbctrl_hccparams_rsvd0,
        &soc_imx233_usbctrl_hccparams_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_dciversion_rsvd =
{
    "RSVD",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_dciversion_dciversion =
{
    "DCIVERSION",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_dciversion =
{
    "HW_USBCTRL_DCIVERSION",
    0x80080120,
    0,
    2,
    {
        &soc_imx233_usbctrl_dciversion_dciversion,
        &soc_imx233_usbctrl_dciversion_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_dccparams_rsvd1 =
{
    "RSVD1",
    9, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_dccparams_hc =
{
    "HC",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_dccparams_dc =
{
    "DC",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_dccparams_rsvd2 =
{
    "RSVD2",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_dccparams_den =
{
    "DEN",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_dccparams =
{
    "HW_USBCTRL_DCCPARAMS",
    0x80080124,
    0,
    5,
    {
        &soc_imx233_usbctrl_dccparams_dc,
        &soc_imx233_usbctrl_dccparams_den,
        &soc_imx233_usbctrl_dccparams_hc,
        &soc_imx233_usbctrl_dccparams_rsvd1,
        &soc_imx233_usbctrl_dccparams_rsvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_rsvd3 =
{
    "RSVD3",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_itc =
{
    "ITC",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_fs2 =
{
    "FS2",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_atdtw =
{
    "ATDTW",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_sutw =
{
    "SUTW",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_rsvd2 =
{
    "RSVD2",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_aspe =
{
    "ASPE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_rsvd1 =
{
    "RSVD1",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_asp =
{
    "ASP",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_lr =
{
    "LR",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_iaa =
{
    "IAA",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_ase =
{
    "ASE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_pse =
{
    "PSE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_fs1 =
{
    "FS1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_fs0 =
{
    "FS0",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_rst =
{
    "RST",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbcmd_rs =
{
    "RS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_usbcmd =
{
    "HW_USBCTRL_USBCMD",
    0x80080140,
    0,
    17,
    {
        &soc_imx233_usbctrl_usbcmd_ase,
        &soc_imx233_usbctrl_usbcmd_asp,
        &soc_imx233_usbctrl_usbcmd_aspe,
        &soc_imx233_usbctrl_usbcmd_atdtw,
        &soc_imx233_usbctrl_usbcmd_fs0,
        &soc_imx233_usbctrl_usbcmd_fs1,
        &soc_imx233_usbctrl_usbcmd_fs2,
        &soc_imx233_usbctrl_usbcmd_iaa,
        &soc_imx233_usbctrl_usbcmd_itc,
        &soc_imx233_usbctrl_usbcmd_lr,
        &soc_imx233_usbctrl_usbcmd_pse,
        &soc_imx233_usbctrl_usbcmd_rs,
        &soc_imx233_usbctrl_usbcmd_rst,
        &soc_imx233_usbctrl_usbcmd_rsvd1,
        &soc_imx233_usbctrl_usbcmd_rsvd2,
        &soc_imx233_usbctrl_usbcmd_rsvd3,
        &soc_imx233_usbctrl_usbcmd_sutw,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_rsvd5 =
{
    "RSVD5",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_ti1 =
{
    "TI1",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_ti0 =
{
    "TI0",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_rsvd4 =
{
    "RSVD4",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_upi =
{
    "UPI",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_uai =
{
    "UAI",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_rsvd3 =
{
    "RSVD3",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_naki =
{
    "NAKI",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_as =
{
    "AS",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_ps =
{
    "PS",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_rcl =
{
    "RCL",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_hch =
{
    "HCH",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_rsvd2 =
{
    "RSVD2",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_ulpii =
{
    "ULPII",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_rsvd1 =
{
    "RSVD1",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_sli =
{
    "SLI",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_sri =
{
    "SRI",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_uri =
{
    "URI",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_aai =
{
    "AAI",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_sei =
{
    "SEI",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_fri =
{
    "FRI",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_pci =
{
    "PCI",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_uei =
{
    "UEI",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbsts_ui =
{
    "UI",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_usbsts =
{
    "HW_USBCTRL_USBSTS",
    0x80080144,
    0,
    24,
    {
        &soc_imx233_usbctrl_usbsts_aai,
        &soc_imx233_usbctrl_usbsts_as,
        &soc_imx233_usbctrl_usbsts_fri,
        &soc_imx233_usbctrl_usbsts_hch,
        &soc_imx233_usbctrl_usbsts_naki,
        &soc_imx233_usbctrl_usbsts_pci,
        &soc_imx233_usbctrl_usbsts_ps,
        &soc_imx233_usbctrl_usbsts_rcl,
        &soc_imx233_usbctrl_usbsts_rsvd1,
        &soc_imx233_usbctrl_usbsts_rsvd2,
        &soc_imx233_usbctrl_usbsts_rsvd3,
        &soc_imx233_usbctrl_usbsts_rsvd4,
        &soc_imx233_usbctrl_usbsts_rsvd5,
        &soc_imx233_usbctrl_usbsts_sei,
        &soc_imx233_usbctrl_usbsts_sli,
        &soc_imx233_usbctrl_usbsts_sri,
        &soc_imx233_usbctrl_usbsts_ti0,
        &soc_imx233_usbctrl_usbsts_ti1,
        &soc_imx233_usbctrl_usbsts_uai,
        &soc_imx233_usbctrl_usbsts_uei,
        &soc_imx233_usbctrl_usbsts_ui,
        &soc_imx233_usbctrl_usbsts_ulpii,
        &soc_imx233_usbctrl_usbsts_upi,
        &soc_imx233_usbctrl_usbsts_uri,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_rsvd5 =
{
    "RSVD5",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_tie1 =
{
    "TIE1",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_tie0 =
{
    "TIE0",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_rsvd4 =
{
    "RSVD4",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_upie =
{
    "UPIE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_uaie =
{
    "UAIE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_rsvd3 =
{
    "RSVD3",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_nake =
{
    "NAKE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_rsvd2 =
{
    "RSVD2",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_ulpie =
{
    "ULPIE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_rsvd1 =
{
    "RSVD1",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_sle =
{
    "SLE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_sre =
{
    "SRE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_ure =
{
    "URE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_aae =
{
    "AAE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_see =
{
    "SEE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_fre =
{
    "FRE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_pce =
{
    "PCE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_uee =
{
    "UEE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbintr_ue =
{
    "UE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_usbintr =
{
    "HW_USBCTRL_USBINTR",
    0x80080148,
    0,
    20,
    {
        &soc_imx233_usbctrl_usbintr_aae,
        &soc_imx233_usbctrl_usbintr_fre,
        &soc_imx233_usbctrl_usbintr_nake,
        &soc_imx233_usbctrl_usbintr_pce,
        &soc_imx233_usbctrl_usbintr_rsvd1,
        &soc_imx233_usbctrl_usbintr_rsvd2,
        &soc_imx233_usbctrl_usbintr_rsvd3,
        &soc_imx233_usbctrl_usbintr_rsvd4,
        &soc_imx233_usbctrl_usbintr_rsvd5,
        &soc_imx233_usbctrl_usbintr_see,
        &soc_imx233_usbctrl_usbintr_sle,
        &soc_imx233_usbctrl_usbintr_sre,
        &soc_imx233_usbctrl_usbintr_tie0,
        &soc_imx233_usbctrl_usbintr_tie1,
        &soc_imx233_usbctrl_usbintr_uaie,
        &soc_imx233_usbctrl_usbintr_ue,
        &soc_imx233_usbctrl_usbintr_uee,
        &soc_imx233_usbctrl_usbintr_ulpie,
        &soc_imx233_usbctrl_usbintr_upie,
        &soc_imx233_usbctrl_usbintr_ure,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_frindex_rsvd =
{
    "RSVD",
    14, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_frindex_frindex =
{
    "FRINDEX",
    3, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_frindex_uindex =
{
    "UINDEX",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_frindex =
{
    "HW_USBCTRL_FRINDEX",
    0x8008014c,
    0,
    3,
    {
        &soc_imx233_usbctrl_frindex_frindex,
        &soc_imx233_usbctrl_frindex_rsvd,
        &soc_imx233_usbctrl_frindex_uindex,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_periodiclistbase_perbase =
{
    "PERBASE",
    12, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_periodiclistbase_rsvd =
{
    "RSVD",
    0, 11
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_periodiclistbase =
{
    "HW_USBCTRL_PERIODICLISTBASE",
    0x80080154,
    0,
    2,
    {
        &soc_imx233_usbctrl_periodiclistbase_perbase,
        &soc_imx233_usbctrl_periodiclistbase_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_deviceaddr_usbadr =
{
    "USBADR",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_deviceaddr_usbadra =
{
    "USBADRA",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_deviceaddr_rsvd =
{
    "RSVD",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_deviceaddr =
{
    "HW_USBCTRL_DEVICEADDR",
    0x80080154,
    0,
    3,
    {
        &soc_imx233_usbctrl_deviceaddr_rsvd,
        &soc_imx233_usbctrl_deviceaddr_usbadr,
        &soc_imx233_usbctrl_deviceaddr_usbadra,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_asynclistaddr_asybase =
{
    "ASYBASE",
    5, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_asynclistaddr_rsvd =
{
    "RSVD",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_asynclistaddr =
{
    "HW_USBCTRL_ASYNCLISTADDR",
    0x80080158,
    0,
    2,
    {
        &soc_imx233_usbctrl_asynclistaddr_asybase,
        &soc_imx233_usbctrl_asynclistaddr_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endpointlistaddr_epbase =
{
    "EPBASE",
    11, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endpointlistaddr_rsvd =
{
    "RSVD",
    0, 10
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endpointlistaddr =
{
    "HW_USBCTRL_ENDPOINTLISTADDR",
    0x80080158,
    0,
    2,
    {
        &soc_imx233_usbctrl_endpointlistaddr_epbase,
        &soc_imx233_usbctrl_endpointlistaddr_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ttctrl_rsvd1 =
{
    "RSVD1",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ttctrl_ttha =
{
    "TTHA",
    24, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ttctrl_rsvd2 =
{
    "RSVD2",
    0, 23
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_ttctrl =
{
    "HW_USBCTRL_TTCTRL",
    0x8008015c,
    0,
    3,
    {
        &soc_imx233_usbctrl_ttctrl_rsvd1,
        &soc_imx233_usbctrl_ttctrl_rsvd2,
        &soc_imx233_usbctrl_ttctrl_ttha,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_burstsize_rsvd =
{
    "RSVD",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_burstsize_txpburst =
{
    "TXPBURST",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_burstsize_rxpburst =
{
    "RXPBURST",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_burstsize =
{
    "HW_USBCTRL_BURSTSIZE",
    0x80080160,
    0,
    3,
    {
        &soc_imx233_usbctrl_burstsize_rsvd,
        &soc_imx233_usbctrl_burstsize_rxpburst,
        &soc_imx233_usbctrl_burstsize_txpburst,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_txfilltuning_rsvd2 =
{
    "RSVD2",
    22, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_txfilltuning_txfifothres =
{
    "TXFIFOTHRES",
    16, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_txfilltuning_rsvd1 =
{
    "RSVD1",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_txfilltuning_txschealth =
{
    "TXSCHEALTH",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_txfilltuning_rsvd0 =
{
    "RSVD0",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_txfilltuning_txschoh =
{
    "TXSCHOH",
    0, 6
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_txfilltuning =
{
    "HW_USBCTRL_TXFILLTUNING",
    0x80080164,
    0,
    6,
    {
        &soc_imx233_usbctrl_txfilltuning_rsvd0,
        &soc_imx233_usbctrl_txfilltuning_rsvd1,
        &soc_imx233_usbctrl_txfilltuning_rsvd2,
        &soc_imx233_usbctrl_txfilltuning_txfifothres,
        &soc_imx233_usbctrl_txfilltuning_txschealth,
        &soc_imx233_usbctrl_txfilltuning_txschoh,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ic_usb_rsvd =
{
    "RSVD",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ic_usb_ic_enable =
{
    "IC_ENABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ic_usb_ic_vdd =
{
    "IC_VDD",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_ic_usb =
{
    "HW_USBCTRL_IC_USB",
    0x8008016c,
    0,
    3,
    {
        &soc_imx233_usbctrl_ic_usb_ic_enable,
        &soc_imx233_usbctrl_ic_usb_ic_vdd,
        &soc_imx233_usbctrl_ic_usb_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpiwu =
{
    "ULPIWU",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpirun =
{
    "ULPIRUN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpirw =
{
    "ULPIRW",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_rsvd0 =
{
    "RSVD0",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpiss =
{
    "ULPISS",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpiport =
{
    "ULPIPORT",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpiaddr =
{
    "ULPIADDR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpidatrd =
{
    "ULPIDATRD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_ulpi_ulpidatwr =
{
    "ULPIDATWR",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_ulpi =
{
    "HW_USBCTRL_ULPI",
    0x80080170,
    0,
    9,
    {
        &soc_imx233_usbctrl_ulpi_rsvd0,
        &soc_imx233_usbctrl_ulpi_ulpiaddr,
        &soc_imx233_usbctrl_ulpi_ulpidatrd,
        &soc_imx233_usbctrl_ulpi_ulpidatwr,
        &soc_imx233_usbctrl_ulpi_ulpiport,
        &soc_imx233_usbctrl_ulpi_ulpirun,
        &soc_imx233_usbctrl_ulpi_ulpirw,
        &soc_imx233_usbctrl_ulpi_ulpiss,
        &soc_imx233_usbctrl_ulpi_ulpiwu,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnak_rsvd1 =
{
    "RSVD1",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnak_eptn =
{
    "EPTN",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnak_rsvd0 =
{
    "RSVD0",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnak_eprn =
{
    "EPRN",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptnak =
{
    "HW_USBCTRL_ENDPTNAK",
    0x80080178,
    0,
    4,
    {
        &soc_imx233_usbctrl_endptnak_eprn,
        &soc_imx233_usbctrl_endptnak_eptn,
        &soc_imx233_usbctrl_endptnak_rsvd0,
        &soc_imx233_usbctrl_endptnak_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnaken_rsvd1 =
{
    "RSVD1",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnaken_eptne =
{
    "EPTNE",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnaken_rsvd0 =
{
    "RSVD0",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptnaken_eprne =
{
    "EPRNE",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptnaken =
{
    "HW_USBCTRL_ENDPTNAKEN",
    0x8008017c,
    0,
    4,
    {
        &soc_imx233_usbctrl_endptnaken_eprne,
        &soc_imx233_usbctrl_endptnaken_eptne,
        &soc_imx233_usbctrl_endptnaken_rsvd0,
        &soc_imx233_usbctrl_endptnaken_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pts =
{
    "PTS",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_sts =
{
    "STS",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_ptw =
{
    "PTW",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pspd =
{
    "PSPD",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_srt =
{
    "SRT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pfsc =
{
    "PFSC",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_phcd =
{
    "PHCD",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_wkoc =
{
    "WKOC",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_wkds =
{
    "WKDS",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_wkcn =
{
    "WKCN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_ptc =
{
    "PTC",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pic =
{
    "PIC",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_po =
{
    "PO",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pp =
{
    "PP",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_ls =
{
    "LS",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_hsp =
{
    "HSP",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pr =
{
    "PR",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_susp =
{
    "SUSP",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_fpr =
{
    "FPR",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_occ =
{
    "OCC",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_oca =
{
    "OCA",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pec =
{
    "PEC",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_pe =
{
    "PE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_csc =
{
    "CSC",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_portsc1_ccs =
{
    "CCS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_portsc1 =
{
    "HW_USBCTRL_PORTSC1",
    0x80080184,
    0,
    25,
    {
        &soc_imx233_usbctrl_portsc1_ccs,
        &soc_imx233_usbctrl_portsc1_csc,
        &soc_imx233_usbctrl_portsc1_fpr,
        &soc_imx233_usbctrl_portsc1_hsp,
        &soc_imx233_usbctrl_portsc1_ls,
        &soc_imx233_usbctrl_portsc1_oca,
        &soc_imx233_usbctrl_portsc1_occ,
        &soc_imx233_usbctrl_portsc1_pe,
        &soc_imx233_usbctrl_portsc1_pec,
        &soc_imx233_usbctrl_portsc1_pfsc,
        &soc_imx233_usbctrl_portsc1_phcd,
        &soc_imx233_usbctrl_portsc1_pic,
        &soc_imx233_usbctrl_portsc1_po,
        &soc_imx233_usbctrl_portsc1_pp,
        &soc_imx233_usbctrl_portsc1_pr,
        &soc_imx233_usbctrl_portsc1_pspd,
        &soc_imx233_usbctrl_portsc1_ptc,
        &soc_imx233_usbctrl_portsc1_pts,
        &soc_imx233_usbctrl_portsc1_ptw,
        &soc_imx233_usbctrl_portsc1_srt,
        &soc_imx233_usbctrl_portsc1_sts,
        &soc_imx233_usbctrl_portsc1_susp,
        &soc_imx233_usbctrl_portsc1_wkcn,
        &soc_imx233_usbctrl_portsc1_wkds,
        &soc_imx233_usbctrl_portsc1_wkoc,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_rsvd2 =
{
    "RSVD2",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_dpie =
{
    "DPIE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_onemse =
{
    "ONEMSE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_bseie =
{
    "BSEIE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_bsvie =
{
    "BSVIE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_asvie =
{
    "ASVIE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_avvie =
{
    "AVVIE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_idie =
{
    "IDIE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_rsvd1 =
{
    "RSVD1",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_dpis =
{
    "DPIS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_onemss =
{
    "ONEMSS",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_bseis =
{
    "BSEIS",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_bsvis =
{
    "BSVIS",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_asvis =
{
    "ASVIS",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_avvis =
{
    "AVVIS",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_idis =
{
    "IDIS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_rsvd0 =
{
    "RSVD0",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_dps =
{
    "DPS",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_onemst =
{
    "ONEMST",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_bse =
{
    "BSE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_bsv =
{
    "BSV",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_asv =
{
    "ASV",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_avv =
{
    "AVV",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_id =
{
    "ID",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_haba =
{
    "HABA",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_hadp =
{
    "HADP",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_idpu =
{
    "IDPU",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_dp =
{
    "DP",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_ot =
{
    "OT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_haar =
{
    "HAAR",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_vc =
{
    "VC",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_otgsc_vd =
{
    "VD",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_otgsc =
{
    "HW_USBCTRL_OTGSC",
    0x800801a4,
    0,
    32,
    {
        &soc_imx233_usbctrl_otgsc_asv,
        &soc_imx233_usbctrl_otgsc_asvie,
        &soc_imx233_usbctrl_otgsc_asvis,
        &soc_imx233_usbctrl_otgsc_avv,
        &soc_imx233_usbctrl_otgsc_avvie,
        &soc_imx233_usbctrl_otgsc_avvis,
        &soc_imx233_usbctrl_otgsc_bse,
        &soc_imx233_usbctrl_otgsc_bseie,
        &soc_imx233_usbctrl_otgsc_bseis,
        &soc_imx233_usbctrl_otgsc_bsv,
        &soc_imx233_usbctrl_otgsc_bsvie,
        &soc_imx233_usbctrl_otgsc_bsvis,
        &soc_imx233_usbctrl_otgsc_dp,
        &soc_imx233_usbctrl_otgsc_dpie,
        &soc_imx233_usbctrl_otgsc_dpis,
        &soc_imx233_usbctrl_otgsc_dps,
        &soc_imx233_usbctrl_otgsc_haar,
        &soc_imx233_usbctrl_otgsc_haba,
        &soc_imx233_usbctrl_otgsc_hadp,
        &soc_imx233_usbctrl_otgsc_id,
        &soc_imx233_usbctrl_otgsc_idie,
        &soc_imx233_usbctrl_otgsc_idis,
        &soc_imx233_usbctrl_otgsc_idpu,
        &soc_imx233_usbctrl_otgsc_onemse,
        &soc_imx233_usbctrl_otgsc_onemss,
        &soc_imx233_usbctrl_otgsc_onemst,
        &soc_imx233_usbctrl_otgsc_ot,
        &soc_imx233_usbctrl_otgsc_rsvd0,
        &soc_imx233_usbctrl_otgsc_rsvd1,
        &soc_imx233_usbctrl_otgsc_rsvd2,
        &soc_imx233_usbctrl_otgsc_vc,
        &soc_imx233_usbctrl_otgsc_vd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbmode_rsvd =
{
    "RSVD",
    6, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbmode_vbps =
{
    "VBPS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbmode_sdis =
{
    "SDIS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbmode_slom =
{
    "SLOM",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbmode_es =
{
    "ES",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_usbmode_cm =
{
    "CM",
    0, 1
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_usbmode =
{
    "HW_USBCTRL_USBMODE",
    0x800801a8,
    0,
    6,
    {
        &soc_imx233_usbctrl_usbmode_cm,
        &soc_imx233_usbctrl_usbmode_es,
        &soc_imx233_usbctrl_usbmode_rsvd,
        &soc_imx233_usbctrl_usbmode_sdis,
        &soc_imx233_usbctrl_usbmode_slom,
        &soc_imx233_usbctrl_usbmode_vbps,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptsetupstat_rsvd =
{
    "RSVD",
    5, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptsetupstat_endptsetupstat =
{
    "ENDPTSETUPSTAT",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptsetupstat =
{
    "HW_USBCTRL_ENDPTSETUPSTAT",
    0x800801ac,
    0,
    2,
    {
        &soc_imx233_usbctrl_endptsetupstat_endptsetupstat,
        &soc_imx233_usbctrl_endptsetupstat_rsvd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptprime_rsvd1 =
{
    "RSVD1",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptprime_petb =
{
    "PETB",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptprime_rsvd0 =
{
    "RSVD0",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptprime_perb =
{
    "PERB",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptprime =
{
    "HW_USBCTRL_ENDPTPRIME",
    0x800801b0,
    0,
    4,
    {
        &soc_imx233_usbctrl_endptprime_perb,
        &soc_imx233_usbctrl_endptprime_petb,
        &soc_imx233_usbctrl_endptprime_rsvd0,
        &soc_imx233_usbctrl_endptprime_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptflush_rsvd1 =
{
    "RSVD1",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptflush_fetb =
{
    "FETB",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptflush_rsvd0 =
{
    "RSVD0",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptflush_ferb =
{
    "FERB",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptflush =
{
    "HW_USBCTRL_ENDPTFLUSH",
    0x800801b4,
    0,
    4,
    {
        &soc_imx233_usbctrl_endptflush_ferb,
        &soc_imx233_usbctrl_endptflush_fetb,
        &soc_imx233_usbctrl_endptflush_rsvd0,
        &soc_imx233_usbctrl_endptflush_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptstat_rsvd1 =
{
    "RSVD1",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptstat_etbr =
{
    "ETBR",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptstat_rsvd0 =
{
    "RSVD0",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptstat_erbr =
{
    "ERBR",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptstat =
{
    "HW_USBCTRL_ENDPTSTAT",
    0x800801b8,
    0,
    4,
    {
        &soc_imx233_usbctrl_endptstat_erbr,
        &soc_imx233_usbctrl_endptstat_etbr,
        &soc_imx233_usbctrl_endptstat_rsvd0,
        &soc_imx233_usbctrl_endptstat_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptcomplete_rsvd1 =
{
    "RSVD1",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptcomplete_etce =
{
    "ETCE",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptcomplete_rsvd0 =
{
    "RSVD0",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptcomplete_erce =
{
    "ERCE",
    0, 4
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptcomplete =
{
    "HW_USBCTRL_ENDPTCOMPLETE",
    0x800801bc,
    0,
    4,
    {
        &soc_imx233_usbctrl_endptcomplete_erce,
        &soc_imx233_usbctrl_endptcomplete_etce,
        &soc_imx233_usbctrl_endptcomplete_rsvd0,
        &soc_imx233_usbctrl_endptcomplete_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rsvd6 =
{
    "RSVD6",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_txe =
{
    "TXE",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_txr =
{
    "TXR",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_txi =
{
    "TXI",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rsvd5 =
{
    "RSVD5",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_txt =
{
    "TXT",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_txd =
{
    "TXD",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_txs =
{
    "TXS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rsvd3 =
{
    "RSVD3",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rxe =
{
    "RXE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rxr =
{
    "RXR",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rxi =
{
    "RXI",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rsvd2 =
{
    "RSVD2",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rxt =
{
    "RXT",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rxd =
{
    "RXD",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbctrl_endptctrln_rxs =
{
    "RXS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptctrl0 =
{
    "HW_USBCTRL_ENDPTCTRL0",
    0x800801c0,
    0,
    16,
    {
        &soc_imx233_usbctrl_endptctrln_rsvd2,
        &soc_imx233_usbctrl_endptctrln_rsvd3,
        &soc_imx233_usbctrl_endptctrln_rsvd5,
        &soc_imx233_usbctrl_endptctrln_rsvd6,
        &soc_imx233_usbctrl_endptctrln_rxd,
        &soc_imx233_usbctrl_endptctrln_rxe,
        &soc_imx233_usbctrl_endptctrln_rxi,
        &soc_imx233_usbctrl_endptctrln_rxr,
        &soc_imx233_usbctrl_endptctrln_rxs,
        &soc_imx233_usbctrl_endptctrln_rxt,
        &soc_imx233_usbctrl_endptctrln_txd,
        &soc_imx233_usbctrl_endptctrln_txe,
        &soc_imx233_usbctrl_endptctrln_txi,
        &soc_imx233_usbctrl_endptctrln_txr,
        &soc_imx233_usbctrl_endptctrln_txs,
        &soc_imx233_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptctrl1 =
{
    "HW_USBCTRL_ENDPTCTRL1",
    0x800801c4,
    0,
    16,
    {
        &soc_imx233_usbctrl_endptctrln_rsvd2,
        &soc_imx233_usbctrl_endptctrln_rsvd3,
        &soc_imx233_usbctrl_endptctrln_rsvd5,
        &soc_imx233_usbctrl_endptctrln_rsvd6,
        &soc_imx233_usbctrl_endptctrln_rxd,
        &soc_imx233_usbctrl_endptctrln_rxe,
        &soc_imx233_usbctrl_endptctrln_rxi,
        &soc_imx233_usbctrl_endptctrln_rxr,
        &soc_imx233_usbctrl_endptctrln_rxs,
        &soc_imx233_usbctrl_endptctrln_rxt,
        &soc_imx233_usbctrl_endptctrln_txd,
        &soc_imx233_usbctrl_endptctrln_txe,
        &soc_imx233_usbctrl_endptctrln_txi,
        &soc_imx233_usbctrl_endptctrln_txr,
        &soc_imx233_usbctrl_endptctrln_txs,
        &soc_imx233_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptctrl2 =
{
    "HW_USBCTRL_ENDPTCTRL2",
    0x800801c8,
    0,
    16,
    {
        &soc_imx233_usbctrl_endptctrln_rsvd2,
        &soc_imx233_usbctrl_endptctrln_rsvd3,
        &soc_imx233_usbctrl_endptctrln_rsvd5,
        &soc_imx233_usbctrl_endptctrln_rsvd6,
        &soc_imx233_usbctrl_endptctrln_rxd,
        &soc_imx233_usbctrl_endptctrln_rxe,
        &soc_imx233_usbctrl_endptctrln_rxi,
        &soc_imx233_usbctrl_endptctrln_rxr,
        &soc_imx233_usbctrl_endptctrln_rxs,
        &soc_imx233_usbctrl_endptctrln_rxt,
        &soc_imx233_usbctrl_endptctrln_txd,
        &soc_imx233_usbctrl_endptctrln_txe,
        &soc_imx233_usbctrl_endptctrln_txi,
        &soc_imx233_usbctrl_endptctrln_txr,
        &soc_imx233_usbctrl_endptctrln_txs,
        &soc_imx233_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptctrl3 =
{
    "HW_USBCTRL_ENDPTCTRL3",
    0x800801cc,
    0,
    16,
    {
        &soc_imx233_usbctrl_endptctrln_rsvd2,
        &soc_imx233_usbctrl_endptctrln_rsvd3,
        &soc_imx233_usbctrl_endptctrln_rsvd5,
        &soc_imx233_usbctrl_endptctrln_rsvd6,
        &soc_imx233_usbctrl_endptctrln_rxd,
        &soc_imx233_usbctrl_endptctrln_rxe,
        &soc_imx233_usbctrl_endptctrln_rxi,
        &soc_imx233_usbctrl_endptctrln_rxr,
        &soc_imx233_usbctrl_endptctrln_rxs,
        &soc_imx233_usbctrl_endptctrln_rxt,
        &soc_imx233_usbctrl_endptctrln_txd,
        &soc_imx233_usbctrl_endptctrln_txe,
        &soc_imx233_usbctrl_endptctrln_txi,
        &soc_imx233_usbctrl_endptctrln_txr,
        &soc_imx233_usbctrl_endptctrln_txs,
        &soc_imx233_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_imx233_usbctrl_endptctrl4 =
{
    "HW_USBCTRL_ENDPTCTRL4",
    0x800801d0,
    0,
    16,
    {
        &soc_imx233_usbctrl_endptctrln_rsvd2,
        &soc_imx233_usbctrl_endptctrln_rsvd3,
        &soc_imx233_usbctrl_endptctrln_rsvd5,
        &soc_imx233_usbctrl_endptctrln_rsvd6,
        &soc_imx233_usbctrl_endptctrln_rxd,
        &soc_imx233_usbctrl_endptctrln_rxe,
        &soc_imx233_usbctrl_endptctrln_rxi,
        &soc_imx233_usbctrl_endptctrln_rxr,
        &soc_imx233_usbctrl_endptctrln_rxs,
        &soc_imx233_usbctrl_endptctrln_rxt,
        &soc_imx233_usbctrl_endptctrln_txd,
        &soc_imx233_usbctrl_endptctrln_txe,
        &soc_imx233_usbctrl_endptctrln_txi,
        &soc_imx233_usbctrl_endptctrln_txr,
        &soc_imx233_usbctrl_endptctrln_txs,
        &soc_imx233_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_rsvd2 =
{
    "RSVD2",
    21, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_rxpwdrx =
{
    "RXPWDRX",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_rxpwddiff =
{
    "RXPWDDIFF",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_rxpwd1pt1 =
{
    "RXPWD1PT1",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_rxpwdenv =
{
    "RXPWDENV",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_rsvd1 =
{
    "RSVD1",
    13, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_txpwdv2i =
{
    "TXPWDV2I",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_txpwdibias =
{
    "TXPWDIBIAS",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_txpwdfs =
{
    "TXPWDFS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_pwd_rsvd0 =
{
    "RSVD0",
    0, 9
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_pwd =
{
    "HW_USBPHY_PWD",
    0x8007c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_usbphy_pwd_rsvd0,
        &soc_imx233_usbphy_pwd_rsvd1,
        &soc_imx233_usbphy_pwd_rsvd2,
        &soc_imx233_usbphy_pwd_rxpwd1pt1,
        &soc_imx233_usbphy_pwd_rxpwddiff,
        &soc_imx233_usbphy_pwd_rxpwdenv,
        &soc_imx233_usbphy_pwd_rxpwdrx,
        &soc_imx233_usbphy_pwd_txpwdfs,
        &soc_imx233_usbphy_pwd_txpwdibias,
        &soc_imx233_usbphy_pwd_txpwdv2i,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_rsvd5 =
{
    "RSVD5",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_usbphy_tx_edgectrl =
{
    "USBPHY_TX_EDGECTRL",
    26, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_usbphy_tx_sync_invert =
{
    "USBPHY_TX_SYNC_INVERT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_usbphy_tx_sync_mux =
{
    "USBPHY_TX_SYNC_MUX",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_rsvd4 =
{
    "RSVD4",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_txencal45dp =
{
    "TXENCAL45DP",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_rsvd3 =
{
    "RSVD3",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_txcal45dp =
{
    "TXCAL45DP",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_rsvd2 =
{
    "RSVD2",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_txencal45dn =
{
    "TXENCAL45DN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_rsvd1 =
{
    "RSVD1",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_txcal45dn =
{
    "TXCAL45DN",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_rsvd0 =
{
    "RSVD0",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_tx_d_cal =
{
    "D_CAL",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_tx =
{
    "HW_USBPHY_TX",
    0x8007c010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_imx233_usbphy_tx_d_cal,
        &soc_imx233_usbphy_tx_rsvd0,
        &soc_imx233_usbphy_tx_rsvd1,
        &soc_imx233_usbphy_tx_rsvd2,
        &soc_imx233_usbphy_tx_rsvd3,
        &soc_imx233_usbphy_tx_rsvd4,
        &soc_imx233_usbphy_tx_rsvd5,
        &soc_imx233_usbphy_tx_txcal45dn,
        &soc_imx233_usbphy_tx_txcal45dp,
        &soc_imx233_usbphy_tx_txencal45dn,
        &soc_imx233_usbphy_tx_txencal45dp,
        &soc_imx233_usbphy_tx_usbphy_tx_edgectrl,
        &soc_imx233_usbphy_tx_usbphy_tx_sync_invert,
        &soc_imx233_usbphy_tx_usbphy_tx_sync_mux,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_rx_rsvd2 =
{
    "RSVD2",
    23, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_rx_rxdbypass =
{
    "RXDBYPASS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_rx_rsvd1 =
{
    "RSVD1",
    7, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_rx_disconadj =
{
    "DISCONADJ",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_rx_rsvd0 =
{
    "RSVD0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_rx_envadj =
{
    "ENVADJ",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_rx =
{
    "HW_USBPHY_RX",
    0x8007c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_imx233_usbphy_rx_disconadj,
        &soc_imx233_usbphy_rx_envadj,
        &soc_imx233_usbphy_rx_rsvd0,
        &soc_imx233_usbphy_rx_rsvd1,
        &soc_imx233_usbphy_rx_rsvd2,
        &soc_imx233_usbphy_rx_rxdbypass,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_utmi_suspendm =
{
    "UTMI_SUSPENDM",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_host_force_ls_se0 =
{
    "HOST_FORCE_LS_SE0",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_rsvd3 =
{
    "RSVD3",
    14, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_data_on_lradc =
{
    "DATA_ON_LRADC",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_devplugin_irq =
{
    "DEVPLUGIN_IRQ",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_enirqdevplugin =
{
    "ENIRQDEVPLUGIN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_resume_irq =
{
    "RESUME_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_enirqresumedetect =
{
    "ENIRQRESUMEDETECT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_rsvd2 =
{
    "RSVD2",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_enotgiddetect =
{
    "ENOTGIDDETECT",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_rsvd1 =
{
    "RSVD1",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_devplugin_polarity =
{
    "DEVPLUGIN_POLARITY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_endevplugindetect =
{
    "ENDEVPLUGINDETECT",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_hostdiscondetect_irq =
{
    "HOSTDISCONDETECT_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_enirqhostdiscon =
{
    "ENIRQHOSTDISCON",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_enhostdiscondetect =
{
    "ENHOSTDISCONDETECT",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ctrl_rsvd0 =
{
    "RSVD0",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_ctrl =
{
    "HW_USBPHY_CTRL",
    0x8007c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    19,
    {
        &soc_imx233_usbphy_ctrl_clkgate,
        &soc_imx233_usbphy_ctrl_data_on_lradc,
        &soc_imx233_usbphy_ctrl_devplugin_irq,
        &soc_imx233_usbphy_ctrl_devplugin_polarity,
        &soc_imx233_usbphy_ctrl_endevplugindetect,
        &soc_imx233_usbphy_ctrl_enhostdiscondetect,
        &soc_imx233_usbphy_ctrl_enirqdevplugin,
        &soc_imx233_usbphy_ctrl_enirqhostdiscon,
        &soc_imx233_usbphy_ctrl_enirqresumedetect,
        &soc_imx233_usbphy_ctrl_enotgiddetect,
        &soc_imx233_usbphy_ctrl_host_force_ls_se0,
        &soc_imx233_usbphy_ctrl_hostdiscondetect_irq,
        &soc_imx233_usbphy_ctrl_resume_irq,
        &soc_imx233_usbphy_ctrl_rsvd0,
        &soc_imx233_usbphy_ctrl_rsvd1,
        &soc_imx233_usbphy_ctrl_rsvd2,
        &soc_imx233_usbphy_ctrl_rsvd3,
        &soc_imx233_usbphy_ctrl_sftrst,
        &soc_imx233_usbphy_ctrl_utmi_suspendm,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_rsvd4 =
{
    "RSVD4",
    11, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_resume_status =
{
    "RESUME_STATUS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_rsvd3 =
{
    "RSVD3",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_otgid_status =
{
    "OTGID_STATUS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_rsvd2 =
{
    "RSVD2",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_devplugin_status =
{
    "DEVPLUGIN_STATUS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_rsvd1 =
{
    "RSVD1",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_hostdiscondetect_status =
{
    "HOSTDISCONDETECT_STATUS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_status_rsvd0 =
{
    "RSVD0",
    0, 2
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_status =
{
    "HW_USBPHY_STATUS",
    0x8007c040,
    0,
    9,
    {
        &soc_imx233_usbphy_status_devplugin_status,
        &soc_imx233_usbphy_status_hostdiscondetect_status,
        &soc_imx233_usbphy_status_otgid_status,
        &soc_imx233_usbphy_status_resume_status,
        &soc_imx233_usbphy_status_rsvd0,
        &soc_imx233_usbphy_status_rsvd1,
        &soc_imx233_usbphy_status_rsvd2,
        &soc_imx233_usbphy_status_rsvd3,
        &soc_imx233_usbphy_status_rsvd4,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_rsvd3 =
{
    "RSVD3",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_host_resume_debug =
{
    "HOST_RESUME_DEBUG",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_squelchresetlength =
{
    "SQUELCHRESETLENGTH",
    25, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_ensquelchreset =
{
    "ENSQUELCHRESET",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_rsvd2 =
{
    "RSVD2",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_squelchresetcount =
{
    "SQUELCHRESETCOUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_rsvd1 =
{
    "RSVD1",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_entx2rxcount =
{
    "ENTX2RXCOUNT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_tx2rxcount =
{
    "TX2RXCOUNT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_rsvd0 =
{
    "RSVD0",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_enhstpulldown =
{
    "ENHSTPULLDOWN",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_hstpulldown =
{
    "HSTPULLDOWN",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_debug_interface_hold =
{
    "DEBUG_INTERFACE_HOLD",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug_otgidpiolock =
{
    "OTGIDPIOLOCK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_debug =
{
    "HW_USBPHY_DEBUG",
    0x8007c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    15,
    {
        &soc_imx233_usbphy_debug_clkgate,
        &soc_imx233_usbphy_debug_debug_interface_hold,
        &soc_imx233_usbphy_debug_enhstpulldown,
        &soc_imx233_usbphy_debug_ensquelchreset,
        &soc_imx233_usbphy_debug_entx2rxcount,
        &soc_imx233_usbphy_debug_host_resume_debug,
        &soc_imx233_usbphy_debug_hstpulldown,
        &soc_imx233_usbphy_debug_otgidpiolock,
        &soc_imx233_usbphy_debug_rsvd0,
        &soc_imx233_usbphy_debug_rsvd1,
        &soc_imx233_usbphy_debug_rsvd2,
        &soc_imx233_usbphy_debug_rsvd3,
        &soc_imx233_usbphy_debug_squelchresetcount,
        &soc_imx233_usbphy_debug_squelchresetlength,
        &soc_imx233_usbphy_debug_tx2rxcount,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug0_status_squelch_count =
{
    "SQUELCH_COUNT",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug0_status_utmi_rxerror_fail_count =
{
    "UTMI_RXERROR_FAIL_COUNT",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug0_status_loop_back_fail_count =
{
    "LOOP_BACK_FAIL_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_debug0_status =
{
    "HW_USBPHY_DEBUG0_STATUS",
    0x8007c060,
    0,
    3,
    {
        &soc_imx233_usbphy_debug0_status_loop_back_fail_count,
        &soc_imx233_usbphy_debug0_status_squelch_count,
        &soc_imx233_usbphy_debug0_status_utmi_rxerror_fail_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug1_rsvd1 =
{
    "RSVD1",
    15, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug1_entailadjvd =
{
    "ENTAILADJVD",
    13, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug1_entx2tx =
{
    "ENTX2TX",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug1_rsvd0 =
{
    "RSVD0",
    4, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_debug1_dbg_address =
{
    "DBG_ADDRESS",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_debug1 =
{
    "HW_USBPHY_DEBUG1",
    0x8007c070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_imx233_usbphy_debug1_dbg_address,
        &soc_imx233_usbphy_debug1_entailadjvd,
        &soc_imx233_usbphy_debug1_entx2tx,
        &soc_imx233_usbphy_debug1_rsvd0,
        &soc_imx233_usbphy_debug1_rsvd1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_version =
{
    "HW_USBPHY_VERSION",
    0x8007c080,
    0,
    3,
    {
        &soc_imx233_usbphy_version_major,
        &soc_imx233_usbphy_version_minor,
        &soc_imx233_usbphy_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_rsvd1 =
{
    "RSVD1",
    25, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_div_sel =
{
    "DIV_SEL",
    23, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_lfr_sel =
{
    "LFR_SEL",
    21, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_cp_sel =
{
    "CP_SEL",
    19, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_tsti_tx_dp =
{
    "TSTI_TX_DP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_tsti_tx_dm =
{
    "TSTI_TX_DM",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_analog_testmode =
{
    "ANALOG_TESTMODE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_rsvd0 =
{
    "RSVD0",
    3, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_en_usb_clks =
{
    "EN_USB_CLKS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_pll_locked =
{
    "PLL_LOCKED",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_usbphy_ip_pll_power =
{
    "PLL_POWER",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_usbphy_ip =
{
    "HW_USBPHY_IP",
    0x8007c090,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_imx233_usbphy_ip_analog_testmode,
        &soc_imx233_usbphy_ip_cp_sel,
        &soc_imx233_usbphy_ip_div_sel,
        &soc_imx233_usbphy_ip_en_usb_clks,
        &soc_imx233_usbphy_ip_lfr_sel,
        &soc_imx233_usbphy_ip_pll_locked,
        &soc_imx233_usbphy_ip_pll_power,
        &soc_imx233_usbphy_ip_rsvd0,
        &soc_imx233_usbphy_ip_rsvd1,
        &soc_imx233_usbphy_ip_tsti_tx_dm,
        &soc_imx233_usbphy_ip_tsti_tx_dp,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_bitclk_mult_rate =
{
    "BITCLK_MULT_RATE",
    27, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_bitclk_base_rate =
{
    "BITCLK_BASE_RATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_fifo_service_irq_en =
{
    "FIFO_SERVICE_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_rsrvd2 =
{
    "RSRVD2",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_channel_num_select =
{
    "CHANNEL_NUM_SELECT",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_rsrvd1 =
{
    "RSRVD1",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_bit_order =
{
    "BIT_ORDER",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_delay =
{
    "DELAY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_justify =
{
    "JUSTIFY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_lrclk_polarity =
{
    "LRCLK_POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_bitclk_edge =
{
    "BITCLK_EDGE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_bitclk_48xfs_enable =
{
    "BITCLK_48XFS_ENABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_slave_mode =
{
    "SLAVE_MODE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_read_mode =
{
    "READ_MODE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_saif1_ctrl =
{
    "HW_SAIF1_CTRL",
    0x80042000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    20,
    {
        &soc_imx233_saif1_ctrl_bit_order,
        &soc_imx233_saif1_ctrl_bitclk_48xfs_enable,
        &soc_imx233_saif1_ctrl_bitclk_base_rate,
        &soc_imx233_saif1_ctrl_bitclk_edge,
        &soc_imx233_saif1_ctrl_bitclk_mult_rate,
        &soc_imx233_saif1_ctrl_channel_num_select,
        &soc_imx233_saif1_ctrl_clkgate,
        &soc_imx233_saif1_ctrl_delay,
        &soc_imx233_saif1_ctrl_dmawait_count,
        &soc_imx233_saif1_ctrl_fifo_error_irq_en,
        &soc_imx233_saif1_ctrl_fifo_service_irq_en,
        &soc_imx233_saif1_ctrl_justify,
        &soc_imx233_saif1_ctrl_lrclk_polarity,
        &soc_imx233_saif1_ctrl_read_mode,
        &soc_imx233_saif1_ctrl_rsrvd1,
        &soc_imx233_saif1_ctrl_rsrvd2,
        &soc_imx233_saif1_ctrl_run,
        &soc_imx233_saif1_ctrl_sftrst,
        &soc_imx233_saif1_ctrl_slave_mode,
        &soc_imx233_saif1_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_rsrvd2 =
{
    "RSRVD2",
    17, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_dma_preq =
{
    "DMA_PREQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_rsrvd1 =
{
    "RSRVD1",
    7, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_fifo_service_irq =
{
    "FIFO_SERVICE_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_rsrvd0 =
{
    "RSRVD0",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_stat_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_saif1_stat =
{
    "HW_SAIF1_STAT",
    0x80042010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_imx233_saif1_stat_busy,
        &soc_imx233_saif1_stat_dma_preq,
        &soc_imx233_saif1_stat_fifo_overflow_irq,
        &soc_imx233_saif1_stat_fifo_service_irq,
        &soc_imx233_saif1_stat_fifo_underflow_irq,
        &soc_imx233_saif1_stat_present,
        &soc_imx233_saif1_stat_rsrvd0,
        &soc_imx233_saif1_stat_rsrvd1,
        &soc_imx233_saif1_stat_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_data_pcm_right =
{
    "PCM_RIGHT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_data_pcm_left =
{
    "PCM_LEFT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_saif1_data =
{
    "HW_SAIF1_DATA",
    0x80042020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_saif1_data_pcm_left,
        &soc_imx233_saif1_data_pcm_right,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_saif1_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_saif1_version =
{
    "HW_SAIF1_VERSION",
    0x80042030,
    0,
    3,
    {
        &soc_imx233_saif1_version_major,
        &soc_imx233_saif1_version_minor,
        &soc_imx233_saif1_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_bitclk_mult_rate =
{
    "BITCLK_MULT_RATE",
    27, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_bitclk_base_rate =
{
    "BITCLK_BASE_RATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_fifo_service_irq_en =
{
    "FIFO_SERVICE_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_rsrvd2 =
{
    "RSRVD2",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_channel_num_select =
{
    "CHANNEL_NUM_SELECT",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_rsrvd1 =
{
    "RSRVD1",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_bit_order =
{
    "BIT_ORDER",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_delay =
{
    "DELAY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_justify =
{
    "JUSTIFY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_lrclk_polarity =
{
    "LRCLK_POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_bitclk_edge =
{
    "BITCLK_EDGE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_bitclk_48xfs_enable =
{
    "BITCLK_48XFS_ENABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_slave_mode =
{
    "SLAVE_MODE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_read_mode =
{
    "READ_MODE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_saif2_ctrl =
{
    "HW_SAIF2_CTRL",
    0x80046000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    20,
    {
        &soc_imx233_saif2_ctrl_bit_order,
        &soc_imx233_saif2_ctrl_bitclk_48xfs_enable,
        &soc_imx233_saif2_ctrl_bitclk_base_rate,
        &soc_imx233_saif2_ctrl_bitclk_edge,
        &soc_imx233_saif2_ctrl_bitclk_mult_rate,
        &soc_imx233_saif2_ctrl_channel_num_select,
        &soc_imx233_saif2_ctrl_clkgate,
        &soc_imx233_saif2_ctrl_delay,
        &soc_imx233_saif2_ctrl_dmawait_count,
        &soc_imx233_saif2_ctrl_fifo_error_irq_en,
        &soc_imx233_saif2_ctrl_fifo_service_irq_en,
        &soc_imx233_saif2_ctrl_justify,
        &soc_imx233_saif2_ctrl_lrclk_polarity,
        &soc_imx233_saif2_ctrl_read_mode,
        &soc_imx233_saif2_ctrl_rsrvd1,
        &soc_imx233_saif2_ctrl_rsrvd2,
        &soc_imx233_saif2_ctrl_run,
        &soc_imx233_saif2_ctrl_sftrst,
        &soc_imx233_saif2_ctrl_slave_mode,
        &soc_imx233_saif2_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_rsrvd2 =
{
    "RSRVD2",
    17, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_dma_preq =
{
    "DMA_PREQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_rsrvd1 =
{
    "RSRVD1",
    7, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_fifo_service_irq =
{
    "FIFO_SERVICE_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_rsrvd0 =
{
    "RSRVD0",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_stat_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_saif2_stat =
{
    "HW_SAIF2_STAT",
    0x80046010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_imx233_saif2_stat_busy,
        &soc_imx233_saif2_stat_dma_preq,
        &soc_imx233_saif2_stat_fifo_overflow_irq,
        &soc_imx233_saif2_stat_fifo_service_irq,
        &soc_imx233_saif2_stat_fifo_underflow_irq,
        &soc_imx233_saif2_stat_present,
        &soc_imx233_saif2_stat_rsrvd0,
        &soc_imx233_saif2_stat_rsrvd1,
        &soc_imx233_saif2_stat_rsrvd2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_data_pcm_right =
{
    "PCM_RIGHT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_data_pcm_left =
{
    "PCM_LEFT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_saif2_data =
{
    "HW_SAIF2_DATA",
    0x80046020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_imx233_saif2_data_pcm_left,
        &soc_imx233_saif2_data_pcm_right,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_saif2_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_saif2_version =
{
    "HW_SAIF2_VERSION",
    0x80046030,
    0,
    3,
    {
        &soc_imx233_saif2_version_major,
        &soc_imx233_saif2_version_minor,
        &soc_imx233_saif2_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_sdio_irq_check =
{
    "SDIO_IRQ_CHECK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_lock_cs =
{
    "LOCK_CS",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_ignore_crc =
{
    "IGNORE_CRC",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_read =
{
    "READ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_data_xfer =
{
    "DATA_XFER",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_bus_width =
{
    "BUS_WIDTH",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_wait_for_irq =
{
    "WAIT_FOR_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_wait_for_cmd =
{
    "WAIT_FOR_CMD",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_long_resp =
{
    "LONG_RESP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_check_resp =
{
    "CHECK_RESP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_get_resp =
{
    "GET_RESP",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_enable =
{
    "ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_ctrl0 =
{
    "HW_SSP1_CTRL0",
    0x80010000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_ssp1_ctrl0_bus_width,
        &soc_imx233_ssp1_ctrl0_check_resp,
        &soc_imx233_ssp1_ctrl0_clkgate,
        &soc_imx233_ssp1_ctrl0_data_xfer,
        &soc_imx233_ssp1_ctrl0_enable,
        &soc_imx233_ssp1_ctrl0_get_resp,
        &soc_imx233_ssp1_ctrl0_ignore_crc,
        &soc_imx233_ssp1_ctrl0_lock_cs,
        &soc_imx233_ssp1_ctrl0_long_resp,
        &soc_imx233_ssp1_ctrl0_read,
        &soc_imx233_ssp1_ctrl0_run,
        &soc_imx233_ssp1_ctrl0_sdio_irq_check,
        &soc_imx233_ssp1_ctrl0_sftrst,
        &soc_imx233_ssp1_ctrl0_wait_for_cmd,
        &soc_imx233_ssp1_ctrl0_wait_for_irq,
        &soc_imx233_ssp1_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd0_rsvd0 =
{
    "RSVD0",
    23, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd0_slow_clking_en =
{
    "SLOW_CLKING_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd0_cont_clking_en =
{
    "CONT_CLKING_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd0_append_8cyc =
{
    "APPEND_8CYC",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd0_block_size =
{
    "BLOCK_SIZE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd0_block_count =
{
    "BLOCK_COUNT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd0_cmd =
{
    "CMD",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_cmd0 =
{
    "HW_SSP1_CMD0",
    0x80010010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_imx233_ssp1_cmd0_append_8cyc,
        &soc_imx233_ssp1_cmd0_block_count,
        &soc_imx233_ssp1_cmd0_block_size,
        &soc_imx233_ssp1_cmd0_cmd,
        &soc_imx233_ssp1_cmd0_cont_clking_en,
        &soc_imx233_ssp1_cmd0_rsvd0,
        &soc_imx233_ssp1_cmd0_slow_clking_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_cmd1_cmd_arg =
{
    "CMD_ARG",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_cmd1 =
{
    "HW_SSP1_CMD1",
    0x80010020,
    0,
    1,
    {
        &soc_imx233_ssp1_cmd1_cmd_arg,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_compref_reference =
{
    "REFERENCE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_compref =
{
    "HW_SSP1_COMPREF",
    0x80010030,
    0,
    1,
    {
        &soc_imx233_ssp1_compref_reference,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_compmask_mask =
{
    "MASK",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_compmask =
{
    "HW_SSP1_COMPMASK",
    0x80010040,
    0,
    1,
    {
        &soc_imx233_ssp1_compmask_mask,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_timing_timeout =
{
    "TIMEOUT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_timing_clock_divide =
{
    "CLOCK_DIVIDE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_timing_clock_rate =
{
    "CLOCK_RATE",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_timing =
{
    "HW_SSP1_TIMING",
    0x80010050,
    0,
    3,
    {
        &soc_imx233_ssp1_timing_clock_divide,
        &soc_imx233_ssp1_timing_clock_rate,
        &soc_imx233_ssp1_timing_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_sdio_irq =
{
    "SDIO_IRQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_sdio_irq_en =
{
    "SDIO_IRQ_EN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_resp_err_irq =
{
    "RESP_ERR_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_resp_err_irq_en =
{
    "RESP_ERR_IRQ_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_resp_timeout_irq =
{
    "RESP_TIMEOUT_IRQ",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_resp_timeout_irq_en =
{
    "RESP_TIMEOUT_IRQ_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_data_timeout_irq =
{
    "DATA_TIMEOUT_IRQ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_data_timeout_irq_en =
{
    "DATA_TIMEOUT_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_data_crc_irq =
{
    "DATA_CRC_IRQ",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_data_crc_irq_en =
{
    "DATA_CRC_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_fifo_underrun_irq =
{
    "FIFO_UNDERRUN_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_fifo_underrun_en =
{
    "FIFO_UNDERRUN_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_ceata_ccs_err_irq =
{
    "CEATA_CCS_ERR_IRQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_ceata_ccs_err_irq_en =
{
    "CEATA_CCS_ERR_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_recv_timeout_irq =
{
    "RECV_TIMEOUT_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_recv_timeout_irq_en =
{
    "RECV_TIMEOUT_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_fifo_overrun_irq =
{
    "FIFO_OVERRUN_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_fifo_overrun_irq_en =
{
    "FIFO_OVERRUN_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_dma_enable =
{
    "DMA_ENABLE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_ceata_ccs_err_en =
{
    "CEATA_CCS_ERR_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_slave_out_disable =
{
    "SLAVE_OUT_DISABLE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_phase =
{
    "PHASE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_polarity =
{
    "POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_slave_mode =
{
    "SLAVE_MODE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_ctrl1_ssp_mode =
{
    "SSP_MODE",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_ctrl1 =
{
    "HW_SSP1_CTRL1",
    0x80010060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    26,
    {
        &soc_imx233_ssp1_ctrl1_ceata_ccs_err_en,
        &soc_imx233_ssp1_ctrl1_ceata_ccs_err_irq,
        &soc_imx233_ssp1_ctrl1_ceata_ccs_err_irq_en,
        &soc_imx233_ssp1_ctrl1_data_crc_irq,
        &soc_imx233_ssp1_ctrl1_data_crc_irq_en,
        &soc_imx233_ssp1_ctrl1_data_timeout_irq,
        &soc_imx233_ssp1_ctrl1_data_timeout_irq_en,
        &soc_imx233_ssp1_ctrl1_dma_enable,
        &soc_imx233_ssp1_ctrl1_fifo_overrun_irq,
        &soc_imx233_ssp1_ctrl1_fifo_overrun_irq_en,
        &soc_imx233_ssp1_ctrl1_fifo_underrun_en,
        &soc_imx233_ssp1_ctrl1_fifo_underrun_irq,
        &soc_imx233_ssp1_ctrl1_phase,
        &soc_imx233_ssp1_ctrl1_polarity,
        &soc_imx233_ssp1_ctrl1_recv_timeout_irq,
        &soc_imx233_ssp1_ctrl1_recv_timeout_irq_en,
        &soc_imx233_ssp1_ctrl1_resp_err_irq,
        &soc_imx233_ssp1_ctrl1_resp_err_irq_en,
        &soc_imx233_ssp1_ctrl1_resp_timeout_irq,
        &soc_imx233_ssp1_ctrl1_resp_timeout_irq_en,
        &soc_imx233_ssp1_ctrl1_sdio_irq,
        &soc_imx233_ssp1_ctrl1_sdio_irq_en,
        &soc_imx233_ssp1_ctrl1_slave_mode,
        &soc_imx233_ssp1_ctrl1_slave_out_disable,
        &soc_imx233_ssp1_ctrl1_ssp_mode,
        &soc_imx233_ssp1_ctrl1_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_data =
{
    "HW_SSP1_DATA",
    0x80010070,
    0,
    1,
    {
        &soc_imx233_ssp1_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_sdresp0_resp0 =
{
    "RESP0",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_sdresp0 =
{
    "HW_SSP1_SDRESP0",
    0x80010080,
    0,
    1,
    {
        &soc_imx233_ssp1_sdresp0_resp0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_sdresp1_resp1 =
{
    "RESP1",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_sdresp1 =
{
    "HW_SSP1_SDRESP1",
    0x80010090,
    0,
    1,
    {
        &soc_imx233_ssp1_sdresp1_resp1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_sdresp2_resp2 =
{
    "RESP2",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_sdresp2 =
{
    "HW_SSP1_SDRESP2",
    0x800100a0,
    0,
    1,
    {
        &soc_imx233_ssp1_sdresp2_resp2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_sdresp3_resp3 =
{
    "RESP3",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_sdresp3 =
{
    "HW_SSP1_SDRESP3",
    0x800100b0,
    0,
    1,
    {
        &soc_imx233_ssp1_sdresp3_resp3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_ms_present =
{
    "MS_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_sd_present =
{
    "SD_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_card_detect =
{
    "CARD_DETECT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_rsvd3 =
{
    "RSVD3",
    22, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_dmasense =
{
    "DMASENSE",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_dmaterm =
{
    "DMATERM",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_dmareq =
{
    "DMAREQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_dmaend =
{
    "DMAEND",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_sdio_irq =
{
    "SDIO_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_resp_crc_err =
{
    "RESP_CRC_ERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_resp_err =
{
    "RESP_ERR",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_resp_timeout =
{
    "RESP_TIMEOUT",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_data_crc_err =
{
    "DATA_CRC_ERR",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_timeout =
{
    "TIMEOUT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_recv_timeout_stat =
{
    "RECV_TIMEOUT_STAT",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_ceata_ccs_err =
{
    "CEATA_CCS_ERR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_fifo_ovrflw =
{
    "FIFO_OVRFLW",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_fifo_full =
{
    "FIFO_FULL",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_rsvd1 =
{
    "RSVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_fifo_empty =
{
    "FIFO_EMPTY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_fifo_undrflw =
{
    "FIFO_UNDRFLW",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_cmd_busy =
{
    "CMD_BUSY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_data_busy =
{
    "DATA_BUSY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_rsvd0 =
{
    "RSVD0",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_status_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_status =
{
    "HW_SSP1_STATUS",
    0x800100c0,
    0,
    26,
    {
        &soc_imx233_ssp1_status_busy,
        &soc_imx233_ssp1_status_card_detect,
        &soc_imx233_ssp1_status_ceata_ccs_err,
        &soc_imx233_ssp1_status_cmd_busy,
        &soc_imx233_ssp1_status_data_busy,
        &soc_imx233_ssp1_status_data_crc_err,
        &soc_imx233_ssp1_status_dmaend,
        &soc_imx233_ssp1_status_dmareq,
        &soc_imx233_ssp1_status_dmasense,
        &soc_imx233_ssp1_status_dmaterm,
        &soc_imx233_ssp1_status_fifo_empty,
        &soc_imx233_ssp1_status_fifo_full,
        &soc_imx233_ssp1_status_fifo_ovrflw,
        &soc_imx233_ssp1_status_fifo_undrflw,
        &soc_imx233_ssp1_status_ms_present,
        &soc_imx233_ssp1_status_present,
        &soc_imx233_ssp1_status_recv_timeout_stat,
        &soc_imx233_ssp1_status_resp_crc_err,
        &soc_imx233_ssp1_status_resp_err,
        &soc_imx233_ssp1_status_resp_timeout,
        &soc_imx233_ssp1_status_rsvd0,
        &soc_imx233_ssp1_status_rsvd1,
        &soc_imx233_ssp1_status_rsvd3,
        &soc_imx233_ssp1_status_sd_present,
        &soc_imx233_ssp1_status_sdio_irq,
        &soc_imx233_ssp1_status_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_datacrc_err =
{
    "DATACRC_ERR",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_data_stall =
{
    "DATA_STALL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_dat_sm =
{
    "DAT_SM",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_mstk_sm =
{
    "MSTK_SM",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_cmd_oe =
{
    "CMD_OE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_dma_sm =
{
    "DMA_SM",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_mmc_sm =
{
    "MMC_SM",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_cmd_sm =
{
    "CMD_SM",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_ssp_cmd =
{
    "SSP_CMD",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_ssp_resp =
{
    "SSP_RESP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_debug_ssp_rxd =
{
    "SSP_RXD",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_debug =
{
    "HW_SSP1_DEBUG",
    0x80010100,
    0,
    11,
    {
        &soc_imx233_ssp1_debug_cmd_oe,
        &soc_imx233_ssp1_debug_cmd_sm,
        &soc_imx233_ssp1_debug_dat_sm,
        &soc_imx233_ssp1_debug_data_stall,
        &soc_imx233_ssp1_debug_datacrc_err,
        &soc_imx233_ssp1_debug_dma_sm,
        &soc_imx233_ssp1_debug_mmc_sm,
        &soc_imx233_ssp1_debug_mstk_sm,
        &soc_imx233_ssp1_debug_ssp_cmd,
        &soc_imx233_ssp1_debug_ssp_resp,
        &soc_imx233_ssp1_debug_ssp_rxd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp1_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ssp1_version =
{
    "HW_SSP1_VERSION",
    0x80010110,
    0,
    3,
    {
        &soc_imx233_ssp1_version_major,
        &soc_imx233_ssp1_version_minor,
        &soc_imx233_ssp1_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_sdio_irq_check =
{
    "SDIO_IRQ_CHECK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_lock_cs =
{
    "LOCK_CS",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_ignore_crc =
{
    "IGNORE_CRC",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_read =
{
    "READ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_data_xfer =
{
    "DATA_XFER",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_bus_width =
{
    "BUS_WIDTH",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_wait_for_irq =
{
    "WAIT_FOR_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_wait_for_cmd =
{
    "WAIT_FOR_CMD",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_long_resp =
{
    "LONG_RESP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_check_resp =
{
    "CHECK_RESP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_get_resp =
{
    "GET_RESP",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_enable =
{
    "ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_ctrl0 =
{
    "HW_SSP2_CTRL0",
    0x80034000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_imx233_ssp2_ctrl0_bus_width,
        &soc_imx233_ssp2_ctrl0_check_resp,
        &soc_imx233_ssp2_ctrl0_clkgate,
        &soc_imx233_ssp2_ctrl0_data_xfer,
        &soc_imx233_ssp2_ctrl0_enable,
        &soc_imx233_ssp2_ctrl0_get_resp,
        &soc_imx233_ssp2_ctrl0_ignore_crc,
        &soc_imx233_ssp2_ctrl0_lock_cs,
        &soc_imx233_ssp2_ctrl0_long_resp,
        &soc_imx233_ssp2_ctrl0_read,
        &soc_imx233_ssp2_ctrl0_run,
        &soc_imx233_ssp2_ctrl0_sdio_irq_check,
        &soc_imx233_ssp2_ctrl0_sftrst,
        &soc_imx233_ssp2_ctrl0_wait_for_cmd,
        &soc_imx233_ssp2_ctrl0_wait_for_irq,
        &soc_imx233_ssp2_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd0_rsvd0 =
{
    "RSVD0",
    23, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd0_slow_clking_en =
{
    "SLOW_CLKING_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd0_cont_clking_en =
{
    "CONT_CLKING_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd0_append_8cyc =
{
    "APPEND_8CYC",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd0_block_size =
{
    "BLOCK_SIZE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd0_block_count =
{
    "BLOCK_COUNT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd0_cmd =
{
    "CMD",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_cmd0 =
{
    "HW_SSP2_CMD0",
    0x80034010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_imx233_ssp2_cmd0_append_8cyc,
        &soc_imx233_ssp2_cmd0_block_count,
        &soc_imx233_ssp2_cmd0_block_size,
        &soc_imx233_ssp2_cmd0_cmd,
        &soc_imx233_ssp2_cmd0_cont_clking_en,
        &soc_imx233_ssp2_cmd0_rsvd0,
        &soc_imx233_ssp2_cmd0_slow_clking_en,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_cmd1_cmd_arg =
{
    "CMD_ARG",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_cmd1 =
{
    "HW_SSP2_CMD1",
    0x80034020,
    0,
    1,
    {
        &soc_imx233_ssp2_cmd1_cmd_arg,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_compref_reference =
{
    "REFERENCE",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_compref =
{
    "HW_SSP2_COMPREF",
    0x80034030,
    0,
    1,
    {
        &soc_imx233_ssp2_compref_reference,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_compmask_mask =
{
    "MASK",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_compmask =
{
    "HW_SSP2_COMPMASK",
    0x80034040,
    0,
    1,
    {
        &soc_imx233_ssp2_compmask_mask,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_timing_timeout =
{
    "TIMEOUT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_timing_clock_divide =
{
    "CLOCK_DIVIDE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_timing_clock_rate =
{
    "CLOCK_RATE",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_timing =
{
    "HW_SSP2_TIMING",
    0x80034050,
    0,
    3,
    {
        &soc_imx233_ssp2_timing_clock_divide,
        &soc_imx233_ssp2_timing_clock_rate,
        &soc_imx233_ssp2_timing_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_sdio_irq =
{
    "SDIO_IRQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_sdio_irq_en =
{
    "SDIO_IRQ_EN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_resp_err_irq =
{
    "RESP_ERR_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_resp_err_irq_en =
{
    "RESP_ERR_IRQ_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_resp_timeout_irq =
{
    "RESP_TIMEOUT_IRQ",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_resp_timeout_irq_en =
{
    "RESP_TIMEOUT_IRQ_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_data_timeout_irq =
{
    "DATA_TIMEOUT_IRQ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_data_timeout_irq_en =
{
    "DATA_TIMEOUT_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_data_crc_irq =
{
    "DATA_CRC_IRQ",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_data_crc_irq_en =
{
    "DATA_CRC_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_fifo_underrun_irq =
{
    "FIFO_UNDERRUN_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_fifo_underrun_en =
{
    "FIFO_UNDERRUN_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_ceata_ccs_err_irq =
{
    "CEATA_CCS_ERR_IRQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_ceata_ccs_err_irq_en =
{
    "CEATA_CCS_ERR_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_recv_timeout_irq =
{
    "RECV_TIMEOUT_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_recv_timeout_irq_en =
{
    "RECV_TIMEOUT_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_fifo_overrun_irq =
{
    "FIFO_OVERRUN_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_fifo_overrun_irq_en =
{
    "FIFO_OVERRUN_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_dma_enable =
{
    "DMA_ENABLE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_ceata_ccs_err_en =
{
    "CEATA_CCS_ERR_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_slave_out_disable =
{
    "SLAVE_OUT_DISABLE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_phase =
{
    "PHASE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_polarity =
{
    "POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_slave_mode =
{
    "SLAVE_MODE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_ctrl1_ssp_mode =
{
    "SSP_MODE",
    0, 3
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_ctrl1 =
{
    "HW_SSP2_CTRL1",
    0x80034060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    26,
    {
        &soc_imx233_ssp2_ctrl1_ceata_ccs_err_en,
        &soc_imx233_ssp2_ctrl1_ceata_ccs_err_irq,
        &soc_imx233_ssp2_ctrl1_ceata_ccs_err_irq_en,
        &soc_imx233_ssp2_ctrl1_data_crc_irq,
        &soc_imx233_ssp2_ctrl1_data_crc_irq_en,
        &soc_imx233_ssp2_ctrl1_data_timeout_irq,
        &soc_imx233_ssp2_ctrl1_data_timeout_irq_en,
        &soc_imx233_ssp2_ctrl1_dma_enable,
        &soc_imx233_ssp2_ctrl1_fifo_overrun_irq,
        &soc_imx233_ssp2_ctrl1_fifo_overrun_irq_en,
        &soc_imx233_ssp2_ctrl1_fifo_underrun_en,
        &soc_imx233_ssp2_ctrl1_fifo_underrun_irq,
        &soc_imx233_ssp2_ctrl1_phase,
        &soc_imx233_ssp2_ctrl1_polarity,
        &soc_imx233_ssp2_ctrl1_recv_timeout_irq,
        &soc_imx233_ssp2_ctrl1_recv_timeout_irq_en,
        &soc_imx233_ssp2_ctrl1_resp_err_irq,
        &soc_imx233_ssp2_ctrl1_resp_err_irq_en,
        &soc_imx233_ssp2_ctrl1_resp_timeout_irq,
        &soc_imx233_ssp2_ctrl1_resp_timeout_irq_en,
        &soc_imx233_ssp2_ctrl1_sdio_irq,
        &soc_imx233_ssp2_ctrl1_sdio_irq_en,
        &soc_imx233_ssp2_ctrl1_slave_mode,
        &soc_imx233_ssp2_ctrl1_slave_out_disable,
        &soc_imx233_ssp2_ctrl1_ssp_mode,
        &soc_imx233_ssp2_ctrl1_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_data =
{
    "HW_SSP2_DATA",
    0x80034070,
    0,
    1,
    {
        &soc_imx233_ssp2_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_sdresp0_resp0 =
{
    "RESP0",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_sdresp0 =
{
    "HW_SSP2_SDRESP0",
    0x80034080,
    0,
    1,
    {
        &soc_imx233_ssp2_sdresp0_resp0,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_sdresp1_resp1 =
{
    "RESP1",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_sdresp1 =
{
    "HW_SSP2_SDRESP1",
    0x80034090,
    0,
    1,
    {
        &soc_imx233_ssp2_sdresp1_resp1,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_sdresp2_resp2 =
{
    "RESP2",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_sdresp2 =
{
    "HW_SSP2_SDRESP2",
    0x800340a0,
    0,
    1,
    {
        &soc_imx233_ssp2_sdresp2_resp2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_sdresp3_resp3 =
{
    "RESP3",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_sdresp3 =
{
    "HW_SSP2_SDRESP3",
    0x800340b0,
    0,
    1,
    {
        &soc_imx233_ssp2_sdresp3_resp3,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_ms_present =
{
    "MS_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_sd_present =
{
    "SD_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_card_detect =
{
    "CARD_DETECT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_rsvd3 =
{
    "RSVD3",
    22, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_dmasense =
{
    "DMASENSE",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_dmaterm =
{
    "DMATERM",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_dmareq =
{
    "DMAREQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_dmaend =
{
    "DMAEND",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_sdio_irq =
{
    "SDIO_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_resp_crc_err =
{
    "RESP_CRC_ERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_resp_err =
{
    "RESP_ERR",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_resp_timeout =
{
    "RESP_TIMEOUT",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_data_crc_err =
{
    "DATA_CRC_ERR",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_timeout =
{
    "TIMEOUT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_recv_timeout_stat =
{
    "RECV_TIMEOUT_STAT",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_ceata_ccs_err =
{
    "CEATA_CCS_ERR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_fifo_ovrflw =
{
    "FIFO_OVRFLW",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_fifo_full =
{
    "FIFO_FULL",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_rsvd1 =
{
    "RSVD1",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_fifo_empty =
{
    "FIFO_EMPTY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_fifo_undrflw =
{
    "FIFO_UNDRFLW",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_cmd_busy =
{
    "CMD_BUSY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_data_busy =
{
    "DATA_BUSY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_rsvd0 =
{
    "RSVD0",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_status_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_status =
{
    "HW_SSP2_STATUS",
    0x800340c0,
    0,
    26,
    {
        &soc_imx233_ssp2_status_busy,
        &soc_imx233_ssp2_status_card_detect,
        &soc_imx233_ssp2_status_ceata_ccs_err,
        &soc_imx233_ssp2_status_cmd_busy,
        &soc_imx233_ssp2_status_data_busy,
        &soc_imx233_ssp2_status_data_crc_err,
        &soc_imx233_ssp2_status_dmaend,
        &soc_imx233_ssp2_status_dmareq,
        &soc_imx233_ssp2_status_dmasense,
        &soc_imx233_ssp2_status_dmaterm,
        &soc_imx233_ssp2_status_fifo_empty,
        &soc_imx233_ssp2_status_fifo_full,
        &soc_imx233_ssp2_status_fifo_ovrflw,
        &soc_imx233_ssp2_status_fifo_undrflw,
        &soc_imx233_ssp2_status_ms_present,
        &soc_imx233_ssp2_status_present,
        &soc_imx233_ssp2_status_recv_timeout_stat,
        &soc_imx233_ssp2_status_resp_crc_err,
        &soc_imx233_ssp2_status_resp_err,
        &soc_imx233_ssp2_status_resp_timeout,
        &soc_imx233_ssp2_status_rsvd0,
        &soc_imx233_ssp2_status_rsvd1,
        &soc_imx233_ssp2_status_rsvd3,
        &soc_imx233_ssp2_status_sd_present,
        &soc_imx233_ssp2_status_sdio_irq,
        &soc_imx233_ssp2_status_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_datacrc_err =
{
    "DATACRC_ERR",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_data_stall =
{
    "DATA_STALL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_dat_sm =
{
    "DAT_SM",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_mstk_sm =
{
    "MSTK_SM",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_cmd_oe =
{
    "CMD_OE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_dma_sm =
{
    "DMA_SM",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_mmc_sm =
{
    "MMC_SM",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_cmd_sm =
{
    "CMD_SM",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_ssp_cmd =
{
    "SSP_CMD",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_ssp_resp =
{
    "SSP_RESP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_debug_ssp_rxd =
{
    "SSP_RXD",
    0, 7
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_debug =
{
    "HW_SSP2_DEBUG",
    0x80034100,
    0,
    11,
    {
        &soc_imx233_ssp2_debug_cmd_oe,
        &soc_imx233_ssp2_debug_cmd_sm,
        &soc_imx233_ssp2_debug_dat_sm,
        &soc_imx233_ssp2_debug_data_stall,
        &soc_imx233_ssp2_debug_datacrc_err,
        &soc_imx233_ssp2_debug_dma_sm,
        &soc_imx233_ssp2_debug_mmc_sm,
        &soc_imx233_ssp2_debug_mstk_sm,
        &soc_imx233_ssp2_debug_ssp_cmd,
        &soc_imx233_ssp2_debug_ssp_resp,
        &soc_imx233_ssp2_debug_ssp_rxd,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_ssp2_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_ssp2_version =
{
    "HW_SSP2_VERSION",
    0x80034110,
    0,
    3,
    {
        &soc_imx233_ssp2_version_major,
        &soc_imx233_ssp2_version_minor,
        &soc_imx233_ssp2_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl0_rx_source =
{
    "RX_SOURCE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl0_rxto_enable =
{
    "RXTO_ENABLE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl0_rxtimeout =
{
    "RXTIMEOUT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_ctrl0 =
{
    "HW_UARTAPP1_CTRL0",
    0x8006c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_imx233_uartapp1_ctrl0_clkgate,
        &soc_imx233_uartapp1_ctrl0_run,
        &soc_imx233_uartapp1_ctrl0_rx_source,
        &soc_imx233_uartapp1_ctrl0_rxtimeout,
        &soc_imx233_uartapp1_ctrl0_rxto_enable,
        &soc_imx233_uartapp1_ctrl0_sftrst,
        &soc_imx233_uartapp1_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl1_rsvd2 =
{
    "RSVD2",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl1_run =
{
    "RUN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl1_rsvd1 =
{
    "RSVD1",
    16, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl1_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_ctrl1 =
{
    "HW_UARTAPP1_CTRL1",
    0x8006c010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_uartapp1_ctrl1_rsvd1,
        &soc_imx233_uartapp1_ctrl1_rsvd2,
        &soc_imx233_uartapp1_ctrl1_run,
        &soc_imx233_uartapp1_ctrl1_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_invert_rts =
{
    "INVERT_RTS",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_invert_cts =
{
    "INVERT_CTS",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_invert_tx =
{
    "INVERT_TX",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_invert_rx =
{
    "INVERT_RX",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rts_semaphore =
{
    "RTS_SEMAPHORE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_dmaonerr =
{
    "DMAONERR",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_txdmae =
{
    "TXDMAE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rxdmae =
{
    "RXDMAE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rsvd2 =
{
    "RSVD2",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rxiflsel =
{
    "RXIFLSEL",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rsvd3 =
{
    "RSVD3",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_txiflsel =
{
    "TXIFLSEL",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_ctsen =
{
    "CTSEN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rtsen =
{
    "RTSEN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_out2 =
{
    "OUT2",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_out1 =
{
    "OUT1",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rts =
{
    "RTS",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_dtr =
{
    "DTR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rxe =
{
    "RXE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_txe =
{
    "TXE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_lbe =
{
    "LBE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_use_lcr2 =
{
    "USE_LCR2",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_rsvd4 =
{
    "RSVD4",
    3, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_sirlp =
{
    "SIRLP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_siren =
{
    "SIREN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_ctrl2_uarten =
{
    "UARTEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_ctrl2 =
{
    "HW_UARTAPP1_CTRL2",
    0x8006c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    26,
    {
        &soc_imx233_uartapp1_ctrl2_ctsen,
        &soc_imx233_uartapp1_ctrl2_dmaonerr,
        &soc_imx233_uartapp1_ctrl2_dtr,
        &soc_imx233_uartapp1_ctrl2_invert_cts,
        &soc_imx233_uartapp1_ctrl2_invert_rts,
        &soc_imx233_uartapp1_ctrl2_invert_rx,
        &soc_imx233_uartapp1_ctrl2_invert_tx,
        &soc_imx233_uartapp1_ctrl2_lbe,
        &soc_imx233_uartapp1_ctrl2_out1,
        &soc_imx233_uartapp1_ctrl2_out2,
        &soc_imx233_uartapp1_ctrl2_rsvd2,
        &soc_imx233_uartapp1_ctrl2_rsvd3,
        &soc_imx233_uartapp1_ctrl2_rsvd4,
        &soc_imx233_uartapp1_ctrl2_rts,
        &soc_imx233_uartapp1_ctrl2_rts_semaphore,
        &soc_imx233_uartapp1_ctrl2_rtsen,
        &soc_imx233_uartapp1_ctrl2_rxdmae,
        &soc_imx233_uartapp1_ctrl2_rxe,
        &soc_imx233_uartapp1_ctrl2_rxiflsel,
        &soc_imx233_uartapp1_ctrl2_siren,
        &soc_imx233_uartapp1_ctrl2_sirlp,
        &soc_imx233_uartapp1_ctrl2_txdmae,
        &soc_imx233_uartapp1_ctrl2_txe,
        &soc_imx233_uartapp1_ctrl2_txiflsel,
        &soc_imx233_uartapp1_ctrl2_uarten,
        &soc_imx233_uartapp1_ctrl2_use_lcr2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_rsvd =
{
    "RSVD",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl_brk =
{
    "BRK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_linectrl =
{
    "HW_UARTAPP1_LINECTRL",
    0x8006c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_uartapp1_linectrl_baud_divfrac,
        &soc_imx233_uartapp1_linectrl_baud_divint,
        &soc_imx233_uartapp1_linectrl_brk,
        &soc_imx233_uartapp1_linectrl_eps,
        &soc_imx233_uartapp1_linectrl_fen,
        &soc_imx233_uartapp1_linectrl_pen,
        &soc_imx233_uartapp1_linectrl_rsvd,
        &soc_imx233_uartapp1_linectrl_sps,
        &soc_imx233_uartapp1_linectrl_stp2,
        &soc_imx233_uartapp1_linectrl_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_rsvd =
{
    "RSVD",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_linectrl2_rsvd1 =
{
    "RSVD1",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_linectrl2 =
{
    "HW_UARTAPP1_LINECTRL2",
    0x8006c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_uartapp1_linectrl2_baud_divfrac,
        &soc_imx233_uartapp1_linectrl2_baud_divint,
        &soc_imx233_uartapp1_linectrl2_eps,
        &soc_imx233_uartapp1_linectrl2_fen,
        &soc_imx233_uartapp1_linectrl2_pen,
        &soc_imx233_uartapp1_linectrl2_rsvd,
        &soc_imx233_uartapp1_linectrl2_rsvd1,
        &soc_imx233_uartapp1_linectrl2_sps,
        &soc_imx233_uartapp1_linectrl2_stp2,
        &soc_imx233_uartapp1_linectrl2_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rsvd1 =
{
    "RSVD1",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_oeien =
{
    "OEIEN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_beien =
{
    "BEIEN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_peien =
{
    "PEIEN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_feien =
{
    "FEIEN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rtien =
{
    "RTIEN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_txien =
{
    "TXIEN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rxien =
{
    "RXIEN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_dsrmien =
{
    "DSRMIEN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_dcdmien =
{
    "DCDMIEN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_ctsmien =
{
    "CTSMIEN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rimien =
{
    "RIMIEN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rsvd2 =
{
    "RSVD2",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_oeis =
{
    "OEIS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_beis =
{
    "BEIS",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_peis =
{
    "PEIS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_feis =
{
    "FEIS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rtis =
{
    "RTIS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_txis =
{
    "TXIS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rxis =
{
    "RXIS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_dsrmis =
{
    "DSRMIS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_dcdmis =
{
    "DCDMIS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_ctsmis =
{
    "CTSMIS",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_intr_rimis =
{
    "RIMIS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_intr =
{
    "HW_UARTAPP1_INTR",
    0x8006c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_imx233_uartapp1_intr_beien,
        &soc_imx233_uartapp1_intr_beis,
        &soc_imx233_uartapp1_intr_ctsmien,
        &soc_imx233_uartapp1_intr_ctsmis,
        &soc_imx233_uartapp1_intr_dcdmien,
        &soc_imx233_uartapp1_intr_dcdmis,
        &soc_imx233_uartapp1_intr_dsrmien,
        &soc_imx233_uartapp1_intr_dsrmis,
        &soc_imx233_uartapp1_intr_feien,
        &soc_imx233_uartapp1_intr_feis,
        &soc_imx233_uartapp1_intr_oeien,
        &soc_imx233_uartapp1_intr_oeis,
        &soc_imx233_uartapp1_intr_peien,
        &soc_imx233_uartapp1_intr_peis,
        &soc_imx233_uartapp1_intr_rimien,
        &soc_imx233_uartapp1_intr_rimis,
        &soc_imx233_uartapp1_intr_rsvd1,
        &soc_imx233_uartapp1_intr_rsvd2,
        &soc_imx233_uartapp1_intr_rtien,
        &soc_imx233_uartapp1_intr_rtis,
        &soc_imx233_uartapp1_intr_rxien,
        &soc_imx233_uartapp1_intr_rxis,
        &soc_imx233_uartapp1_intr_txien,
        &soc_imx233_uartapp1_intr_txis,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_data =
{
    "HW_UARTAPP1_DATA",
    0x8006c060,
    0,
    1,
    {
        &soc_imx233_uartapp1_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_hispeed =
{
    "HISPEED",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_cts =
{
    "CTS",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_txfe =
{
    "TXFE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_rxff =
{
    "RXFF",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_txff =
{
    "TXFF",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_rxfe =
{
    "RXFE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_rxbyte_invalid =
{
    "RXBYTE_INVALID",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_oerr =
{
    "OERR",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_berr =
{
    "BERR",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_perr =
{
    "PERR",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_ferr =
{
    "FERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_stat_rxcount =
{
    "RXCOUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_stat =
{
    "HW_UARTAPP1_STAT",
    0x8006c070,
    0,
    14,
    {
        &soc_imx233_uartapp1_stat_berr,
        &soc_imx233_uartapp1_stat_busy,
        &soc_imx233_uartapp1_stat_cts,
        &soc_imx233_uartapp1_stat_ferr,
        &soc_imx233_uartapp1_stat_hispeed,
        &soc_imx233_uartapp1_stat_oerr,
        &soc_imx233_uartapp1_stat_perr,
        &soc_imx233_uartapp1_stat_present,
        &soc_imx233_uartapp1_stat_rxbyte_invalid,
        &soc_imx233_uartapp1_stat_rxcount,
        &soc_imx233_uartapp1_stat_rxfe,
        &soc_imx233_uartapp1_stat_rxff,
        &soc_imx233_uartapp1_stat_txfe,
        &soc_imx233_uartapp1_stat_txff,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_rxibaud_div =
{
    "RXIBAUD_DIV",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_rxfbaud_div =
{
    "RXFBAUD_DIV",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_rsvd1 =
{
    "RSVD1",
    6, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_txdmarun =
{
    "TXDMARUN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_rxdmarun =
{
    "RXDMARUN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_txcmdend =
{
    "TXCMDEND",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_rxcmdend =
{
    "RXCMDEND",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_txdmarq =
{
    "TXDMARQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_debug_rxdmarq =
{
    "RXDMARQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_debug =
{
    "HW_UARTAPP1_DEBUG",
    0x8006c080,
    0,
    9,
    {
        &soc_imx233_uartapp1_debug_rsvd1,
        &soc_imx233_uartapp1_debug_rxcmdend,
        &soc_imx233_uartapp1_debug_rxdmarq,
        &soc_imx233_uartapp1_debug_rxdmarun,
        &soc_imx233_uartapp1_debug_rxfbaud_div,
        &soc_imx233_uartapp1_debug_rxibaud_div,
        &soc_imx233_uartapp1_debug_txcmdend,
        &soc_imx233_uartapp1_debug_txdmarq,
        &soc_imx233_uartapp1_debug_txdmarun,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_version =
{
    "HW_UARTAPP1_VERSION",
    0x8006c090,
    0,
    3,
    {
        &soc_imx233_uartapp1_version_major,
        &soc_imx233_uartapp1_version_minor,
        &soc_imx233_uartapp1_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_refchar1 =
{
    "REFCHAR1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_refchar0 =
{
    "REFCHAR0",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_rsvd1 =
{
    "RSVD1",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_update_tx =
{
    "UPDATE_TX",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_two_ref_chars =
{
    "TWO_REF_CHARS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_start_with_runbit =
{
    "START_WITH_RUNBIT",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_start_baud_detect =
{
    "START_BAUD_DETECT",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp1_autobaud_baud_detect_enable =
{
    "BAUD_DETECT_ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp1_autobaud =
{
    "HW_UARTAPP1_AUTOBAUD",
    0x8006c0a0,
    0,
    8,
    {
        &soc_imx233_uartapp1_autobaud_baud_detect_enable,
        &soc_imx233_uartapp1_autobaud_refchar0,
        &soc_imx233_uartapp1_autobaud_refchar1,
        &soc_imx233_uartapp1_autobaud_rsvd1,
        &soc_imx233_uartapp1_autobaud_start_baud_detect,
        &soc_imx233_uartapp1_autobaud_start_with_runbit,
        &soc_imx233_uartapp1_autobaud_two_ref_chars,
        &soc_imx233_uartapp1_autobaud_update_tx,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl0_rx_source =
{
    "RX_SOURCE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl0_rxto_enable =
{
    "RXTO_ENABLE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl0_rxtimeout =
{
    "RXTIMEOUT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_ctrl0 =
{
    "HW_UARTAPP2_CTRL0",
    0x8006e000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_imx233_uartapp2_ctrl0_clkgate,
        &soc_imx233_uartapp2_ctrl0_run,
        &soc_imx233_uartapp2_ctrl0_rx_source,
        &soc_imx233_uartapp2_ctrl0_rxtimeout,
        &soc_imx233_uartapp2_ctrl0_rxto_enable,
        &soc_imx233_uartapp2_ctrl0_sftrst,
        &soc_imx233_uartapp2_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl1_rsvd2 =
{
    "RSVD2",
    29, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl1_run =
{
    "RUN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl1_rsvd1 =
{
    "RSVD1",
    16, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl1_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_ctrl1 =
{
    "HW_UARTAPP2_CTRL1",
    0x8006e010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_imx233_uartapp2_ctrl1_rsvd1,
        &soc_imx233_uartapp2_ctrl1_rsvd2,
        &soc_imx233_uartapp2_ctrl1_run,
        &soc_imx233_uartapp2_ctrl1_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_invert_rts =
{
    "INVERT_RTS",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_invert_cts =
{
    "INVERT_CTS",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_invert_tx =
{
    "INVERT_TX",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_invert_rx =
{
    "INVERT_RX",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rts_semaphore =
{
    "RTS_SEMAPHORE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_dmaonerr =
{
    "DMAONERR",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_txdmae =
{
    "TXDMAE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rxdmae =
{
    "RXDMAE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rsvd2 =
{
    "RSVD2",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rxiflsel =
{
    "RXIFLSEL",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rsvd3 =
{
    "RSVD3",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_txiflsel =
{
    "TXIFLSEL",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_ctsen =
{
    "CTSEN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rtsen =
{
    "RTSEN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_out2 =
{
    "OUT2",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_out1 =
{
    "OUT1",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rts =
{
    "RTS",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_dtr =
{
    "DTR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rxe =
{
    "RXE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_txe =
{
    "TXE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_lbe =
{
    "LBE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_use_lcr2 =
{
    "USE_LCR2",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_rsvd4 =
{
    "RSVD4",
    3, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_sirlp =
{
    "SIRLP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_siren =
{
    "SIREN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_ctrl2_uarten =
{
    "UARTEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_ctrl2 =
{
    "HW_UARTAPP2_CTRL2",
    0x8006e020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    26,
    {
        &soc_imx233_uartapp2_ctrl2_ctsen,
        &soc_imx233_uartapp2_ctrl2_dmaonerr,
        &soc_imx233_uartapp2_ctrl2_dtr,
        &soc_imx233_uartapp2_ctrl2_invert_cts,
        &soc_imx233_uartapp2_ctrl2_invert_rts,
        &soc_imx233_uartapp2_ctrl2_invert_rx,
        &soc_imx233_uartapp2_ctrl2_invert_tx,
        &soc_imx233_uartapp2_ctrl2_lbe,
        &soc_imx233_uartapp2_ctrl2_out1,
        &soc_imx233_uartapp2_ctrl2_out2,
        &soc_imx233_uartapp2_ctrl2_rsvd2,
        &soc_imx233_uartapp2_ctrl2_rsvd3,
        &soc_imx233_uartapp2_ctrl2_rsvd4,
        &soc_imx233_uartapp2_ctrl2_rts,
        &soc_imx233_uartapp2_ctrl2_rts_semaphore,
        &soc_imx233_uartapp2_ctrl2_rtsen,
        &soc_imx233_uartapp2_ctrl2_rxdmae,
        &soc_imx233_uartapp2_ctrl2_rxe,
        &soc_imx233_uartapp2_ctrl2_rxiflsel,
        &soc_imx233_uartapp2_ctrl2_siren,
        &soc_imx233_uartapp2_ctrl2_sirlp,
        &soc_imx233_uartapp2_ctrl2_txdmae,
        &soc_imx233_uartapp2_ctrl2_txe,
        &soc_imx233_uartapp2_ctrl2_txiflsel,
        &soc_imx233_uartapp2_ctrl2_uarten,
        &soc_imx233_uartapp2_ctrl2_use_lcr2,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_rsvd =
{
    "RSVD",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl_brk =
{
    "BRK",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_linectrl =
{
    "HW_UARTAPP2_LINECTRL",
    0x8006e030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_uartapp2_linectrl_baud_divfrac,
        &soc_imx233_uartapp2_linectrl_baud_divint,
        &soc_imx233_uartapp2_linectrl_brk,
        &soc_imx233_uartapp2_linectrl_eps,
        &soc_imx233_uartapp2_linectrl_fen,
        &soc_imx233_uartapp2_linectrl_pen,
        &soc_imx233_uartapp2_linectrl_rsvd,
        &soc_imx233_uartapp2_linectrl_sps,
        &soc_imx233_uartapp2_linectrl_stp2,
        &soc_imx233_uartapp2_linectrl_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_rsvd =
{
    "RSVD",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_linectrl2_rsvd1 =
{
    "RSVD1",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_linectrl2 =
{
    "HW_UARTAPP2_LINECTRL2",
    0x8006e040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_imx233_uartapp2_linectrl2_baud_divfrac,
        &soc_imx233_uartapp2_linectrl2_baud_divint,
        &soc_imx233_uartapp2_linectrl2_eps,
        &soc_imx233_uartapp2_linectrl2_fen,
        &soc_imx233_uartapp2_linectrl2_pen,
        &soc_imx233_uartapp2_linectrl2_rsvd,
        &soc_imx233_uartapp2_linectrl2_rsvd1,
        &soc_imx233_uartapp2_linectrl2_sps,
        &soc_imx233_uartapp2_linectrl2_stp2,
        &soc_imx233_uartapp2_linectrl2_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rsvd1 =
{
    "RSVD1",
    27, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_oeien =
{
    "OEIEN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_beien =
{
    "BEIEN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_peien =
{
    "PEIEN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_feien =
{
    "FEIEN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rtien =
{
    "RTIEN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_txien =
{
    "TXIEN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rxien =
{
    "RXIEN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_dsrmien =
{
    "DSRMIEN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_dcdmien =
{
    "DCDMIEN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_ctsmien =
{
    "CTSMIEN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rimien =
{
    "RIMIEN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rsvd2 =
{
    "RSVD2",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_oeis =
{
    "OEIS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_beis =
{
    "BEIS",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_peis =
{
    "PEIS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_feis =
{
    "FEIS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rtis =
{
    "RTIS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_txis =
{
    "TXIS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rxis =
{
    "RXIS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_dsrmis =
{
    "DSRMIS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_dcdmis =
{
    "DCDMIS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_ctsmis =
{
    "CTSMIS",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_intr_rimis =
{
    "RIMIS",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_intr =
{
    "HW_UARTAPP2_INTR",
    0x8006e050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_imx233_uartapp2_intr_beien,
        &soc_imx233_uartapp2_intr_beis,
        &soc_imx233_uartapp2_intr_ctsmien,
        &soc_imx233_uartapp2_intr_ctsmis,
        &soc_imx233_uartapp2_intr_dcdmien,
        &soc_imx233_uartapp2_intr_dcdmis,
        &soc_imx233_uartapp2_intr_dsrmien,
        &soc_imx233_uartapp2_intr_dsrmis,
        &soc_imx233_uartapp2_intr_feien,
        &soc_imx233_uartapp2_intr_feis,
        &soc_imx233_uartapp2_intr_oeien,
        &soc_imx233_uartapp2_intr_oeis,
        &soc_imx233_uartapp2_intr_peien,
        &soc_imx233_uartapp2_intr_peis,
        &soc_imx233_uartapp2_intr_rimien,
        &soc_imx233_uartapp2_intr_rimis,
        &soc_imx233_uartapp2_intr_rsvd1,
        &soc_imx233_uartapp2_intr_rsvd2,
        &soc_imx233_uartapp2_intr_rtien,
        &soc_imx233_uartapp2_intr_rtis,
        &soc_imx233_uartapp2_intr_rxien,
        &soc_imx233_uartapp2_intr_rxis,
        &soc_imx233_uartapp2_intr_txien,
        &soc_imx233_uartapp2_intr_txis,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_data =
{
    "HW_UARTAPP2_DATA",
    0x8006e060,
    0,
    1,
    {
        &soc_imx233_uartapp2_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_hispeed =
{
    "HISPEED",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_cts =
{
    "CTS",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_txfe =
{
    "TXFE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_rxff =
{
    "RXFF",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_txff =
{
    "TXFF",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_rxfe =
{
    "RXFE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_rxbyte_invalid =
{
    "RXBYTE_INVALID",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_oerr =
{
    "OERR",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_berr =
{
    "BERR",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_perr =
{
    "PERR",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_ferr =
{
    "FERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_stat_rxcount =
{
    "RXCOUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_stat =
{
    "HW_UARTAPP2_STAT",
    0x8006e070,
    0,
    14,
    {
        &soc_imx233_uartapp2_stat_berr,
        &soc_imx233_uartapp2_stat_busy,
        &soc_imx233_uartapp2_stat_cts,
        &soc_imx233_uartapp2_stat_ferr,
        &soc_imx233_uartapp2_stat_hispeed,
        &soc_imx233_uartapp2_stat_oerr,
        &soc_imx233_uartapp2_stat_perr,
        &soc_imx233_uartapp2_stat_present,
        &soc_imx233_uartapp2_stat_rxbyte_invalid,
        &soc_imx233_uartapp2_stat_rxcount,
        &soc_imx233_uartapp2_stat_rxfe,
        &soc_imx233_uartapp2_stat_rxff,
        &soc_imx233_uartapp2_stat_txfe,
        &soc_imx233_uartapp2_stat_txff,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_rxibaud_div =
{
    "RXIBAUD_DIV",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_rxfbaud_div =
{
    "RXFBAUD_DIV",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_rsvd1 =
{
    "RSVD1",
    6, 9
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_txdmarun =
{
    "TXDMARUN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_rxdmarun =
{
    "RXDMARUN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_txcmdend =
{
    "TXCMDEND",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_rxcmdend =
{
    "RXCMDEND",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_txdmarq =
{
    "TXDMARQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_debug_rxdmarq =
{
    "RXDMARQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_debug =
{
    "HW_UARTAPP2_DEBUG",
    0x8006e080,
    0,
    9,
    {
        &soc_imx233_uartapp2_debug_rsvd1,
        &soc_imx233_uartapp2_debug_rxcmdend,
        &soc_imx233_uartapp2_debug_rxdmarq,
        &soc_imx233_uartapp2_debug_rxdmarun,
        &soc_imx233_uartapp2_debug_rxfbaud_div,
        &soc_imx233_uartapp2_debug_rxibaud_div,
        &soc_imx233_uartapp2_debug_txcmdend,
        &soc_imx233_uartapp2_debug_txdmarq,
        &soc_imx233_uartapp2_debug_txdmarun,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_version =
{
    "HW_UARTAPP2_VERSION",
    0x8006e090,
    0,
    3,
    {
        &soc_imx233_uartapp2_version_major,
        &soc_imx233_uartapp2_version_minor,
        &soc_imx233_uartapp2_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_refchar1 =
{
    "REFCHAR1",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_refchar0 =
{
    "REFCHAR0",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_rsvd1 =
{
    "RSVD1",
    5, 15
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_update_tx =
{
    "UPDATE_TX",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_two_ref_chars =
{
    "TWO_REF_CHARS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_start_with_runbit =
{
    "START_WITH_RUNBIT",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_start_baud_detect =
{
    "START_BAUD_DETECT",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_imx233_uartapp2_autobaud_baud_detect_enable =
{
    "BAUD_DETECT_ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_imx233_uartapp2_autobaud =
{
    "HW_UARTAPP2_AUTOBAUD",
    0x8006e0a0,
    0,
    8,
    {
        &soc_imx233_uartapp2_autobaud_baud_detect_enable,
        &soc_imx233_uartapp2_autobaud_refchar0,
        &soc_imx233_uartapp2_autobaud_refchar1,
        &soc_imx233_uartapp2_autobaud_rsvd1,
        &soc_imx233_uartapp2_autobaud_start_baud_detect,
        &soc_imx233_uartapp2_autobaud_start_with_runbit,
        &soc_imx233_uartapp2_autobaud_two_ref_chars,
        &soc_imx233_uartapp2_autobaud_update_tx,
    }
};

static struct hwemul_soc_t soc_imx233 =
{
    "imx233",
    1026,
    {
        &soc_imx233_apbh_ch0_bar,
        &soc_imx233_apbh_ch0_cmd,
        &soc_imx233_apbh_ch0_curcmdar,
        &soc_imx233_apbh_ch0_debug1,
        &soc_imx233_apbh_ch0_debug2,
        &soc_imx233_apbh_ch0_nxtcmdar,
        &soc_imx233_apbh_ch0_sema,
        &soc_imx233_apbh_ch1_bar,
        &soc_imx233_apbh_ch1_cmd,
        &soc_imx233_apbh_ch1_curcmdar,
        &soc_imx233_apbh_ch1_debug1,
        &soc_imx233_apbh_ch1_debug2,
        &soc_imx233_apbh_ch1_nxtcmdar,
        &soc_imx233_apbh_ch1_sema,
        &soc_imx233_apbh_ch2_bar,
        &soc_imx233_apbh_ch2_cmd,
        &soc_imx233_apbh_ch2_curcmdar,
        &soc_imx233_apbh_ch2_debug1,
        &soc_imx233_apbh_ch2_debug2,
        &soc_imx233_apbh_ch2_nxtcmdar,
        &soc_imx233_apbh_ch2_sema,
        &soc_imx233_apbh_ch3_bar,
        &soc_imx233_apbh_ch3_cmd,
        &soc_imx233_apbh_ch3_curcmdar,
        &soc_imx233_apbh_ch3_debug1,
        &soc_imx233_apbh_ch3_debug2,
        &soc_imx233_apbh_ch3_nxtcmdar,
        &soc_imx233_apbh_ch3_sema,
        &soc_imx233_apbh_ch4_bar,
        &soc_imx233_apbh_ch4_cmd,
        &soc_imx233_apbh_ch4_curcmdar,
        &soc_imx233_apbh_ch4_debug1,
        &soc_imx233_apbh_ch4_debug2,
        &soc_imx233_apbh_ch4_nxtcmdar,
        &soc_imx233_apbh_ch4_sema,
        &soc_imx233_apbh_ch5_bar,
        &soc_imx233_apbh_ch5_cmd,
        &soc_imx233_apbh_ch5_curcmdar,
        &soc_imx233_apbh_ch5_debug1,
        &soc_imx233_apbh_ch5_debug2,
        &soc_imx233_apbh_ch5_nxtcmdar,
        &soc_imx233_apbh_ch5_sema,
        &soc_imx233_apbh_ch6_bar,
        &soc_imx233_apbh_ch6_cmd,
        &soc_imx233_apbh_ch6_curcmdar,
        &soc_imx233_apbh_ch6_debug1,
        &soc_imx233_apbh_ch6_debug2,
        &soc_imx233_apbh_ch6_nxtcmdar,
        &soc_imx233_apbh_ch6_sema,
        &soc_imx233_apbh_ch7_bar,
        &soc_imx233_apbh_ch7_cmd,
        &soc_imx233_apbh_ch7_curcmdar,
        &soc_imx233_apbh_ch7_debug1,
        &soc_imx233_apbh_ch7_debug2,
        &soc_imx233_apbh_ch7_nxtcmdar,
        &soc_imx233_apbh_ch7_sema,
        &soc_imx233_apbh_ctrl0,
        &soc_imx233_apbh_ctrl1,
        &soc_imx233_apbh_ctrl2,
        &soc_imx233_apbh_devsel,
        &soc_imx233_apbh_version,
        &soc_imx233_apbx_ch0_bar,
        &soc_imx233_apbx_ch0_cmd,
        &soc_imx233_apbx_ch0_curcmdar,
        &soc_imx233_apbx_ch0_debug1,
        &soc_imx233_apbx_ch0_debug2,
        &soc_imx233_apbx_ch0_nxtcmdar,
        &soc_imx233_apbx_ch0_sema,
        &soc_imx233_apbx_ch10_bar,
        &soc_imx233_apbx_ch10_cmd,
        &soc_imx233_apbx_ch10_curcmdar,
        &soc_imx233_apbx_ch10_debug1,
        &soc_imx233_apbx_ch10_debug2,
        &soc_imx233_apbx_ch10_nxtcmdar,
        &soc_imx233_apbx_ch10_sema,
        &soc_imx233_apbx_ch11_bar,
        &soc_imx233_apbx_ch11_cmd,
        &soc_imx233_apbx_ch11_curcmdar,
        &soc_imx233_apbx_ch11_debug1,
        &soc_imx233_apbx_ch11_debug2,
        &soc_imx233_apbx_ch11_nxtcmdar,
        &soc_imx233_apbx_ch11_sema,
        &soc_imx233_apbx_ch12_bar,
        &soc_imx233_apbx_ch12_cmd,
        &soc_imx233_apbx_ch12_curcmdar,
        &soc_imx233_apbx_ch12_debug1,
        &soc_imx233_apbx_ch12_debug2,
        &soc_imx233_apbx_ch12_nxtcmdar,
        &soc_imx233_apbx_ch12_sema,
        &soc_imx233_apbx_ch13_bar,
        &soc_imx233_apbx_ch13_cmd,
        &soc_imx233_apbx_ch13_curcmdar,
        &soc_imx233_apbx_ch13_debug1,
        &soc_imx233_apbx_ch13_debug2,
        &soc_imx233_apbx_ch13_nxtcmdar,
        &soc_imx233_apbx_ch13_sema,
        &soc_imx233_apbx_ch14_bar,
        &soc_imx233_apbx_ch14_cmd,
        &soc_imx233_apbx_ch14_curcmdar,
        &soc_imx233_apbx_ch14_debug1,
        &soc_imx233_apbx_ch14_debug2,
        &soc_imx233_apbx_ch14_nxtcmdar,
        &soc_imx233_apbx_ch14_sema,
        &soc_imx233_apbx_ch15_bar,
        &soc_imx233_apbx_ch15_cmd,
        &soc_imx233_apbx_ch15_curcmdar,
        &soc_imx233_apbx_ch15_debug1,
        &soc_imx233_apbx_ch15_debug2,
        &soc_imx233_apbx_ch15_nxtcmdar,
        &soc_imx233_apbx_ch15_sema,
        &soc_imx233_apbx_ch1_bar,
        &soc_imx233_apbx_ch1_cmd,
        &soc_imx233_apbx_ch1_curcmdar,
        &soc_imx233_apbx_ch1_debug1,
        &soc_imx233_apbx_ch1_debug2,
        &soc_imx233_apbx_ch1_nxtcmdar,
        &soc_imx233_apbx_ch1_sema,
        &soc_imx233_apbx_ch2_bar,
        &soc_imx233_apbx_ch2_cmd,
        &soc_imx233_apbx_ch2_curcmdar,
        &soc_imx233_apbx_ch2_debug1,
        &soc_imx233_apbx_ch2_debug2,
        &soc_imx233_apbx_ch2_nxtcmdar,
        &soc_imx233_apbx_ch2_sema,
        &soc_imx233_apbx_ch3_bar,
        &soc_imx233_apbx_ch3_cmd,
        &soc_imx233_apbx_ch3_curcmdar,
        &soc_imx233_apbx_ch3_debug1,
        &soc_imx233_apbx_ch3_debug2,
        &soc_imx233_apbx_ch3_nxtcmdar,
        &soc_imx233_apbx_ch3_sema,
        &soc_imx233_apbx_ch4_bar,
        &soc_imx233_apbx_ch4_cmd,
        &soc_imx233_apbx_ch4_curcmdar,
        &soc_imx233_apbx_ch4_debug1,
        &soc_imx233_apbx_ch4_debug2,
        &soc_imx233_apbx_ch4_nxtcmdar,
        &soc_imx233_apbx_ch4_sema,
        &soc_imx233_apbx_ch5_bar,
        &soc_imx233_apbx_ch5_cmd,
        &soc_imx233_apbx_ch5_curcmdar,
        &soc_imx233_apbx_ch5_debug1,
        &soc_imx233_apbx_ch5_debug2,
        &soc_imx233_apbx_ch5_nxtcmdar,
        &soc_imx233_apbx_ch5_sema,
        &soc_imx233_apbx_ch6_bar,
        &soc_imx233_apbx_ch6_cmd,
        &soc_imx233_apbx_ch6_curcmdar,
        &soc_imx233_apbx_ch6_debug1,
        &soc_imx233_apbx_ch6_debug2,
        &soc_imx233_apbx_ch6_nxtcmdar,
        &soc_imx233_apbx_ch6_sema,
        &soc_imx233_apbx_ch7_bar,
        &soc_imx233_apbx_ch7_cmd,
        &soc_imx233_apbx_ch7_curcmdar,
        &soc_imx233_apbx_ch7_debug1,
        &soc_imx233_apbx_ch7_debug2,
        &soc_imx233_apbx_ch7_nxtcmdar,
        &soc_imx233_apbx_ch7_sema,
        &soc_imx233_apbx_ch8_bar,
        &soc_imx233_apbx_ch8_cmd,
        &soc_imx233_apbx_ch8_curcmdar,
        &soc_imx233_apbx_ch8_debug1,
        &soc_imx233_apbx_ch8_debug2,
        &soc_imx233_apbx_ch8_nxtcmdar,
        &soc_imx233_apbx_ch8_sema,
        &soc_imx233_apbx_ch9_bar,
        &soc_imx233_apbx_ch9_cmd,
        &soc_imx233_apbx_ch9_curcmdar,
        &soc_imx233_apbx_ch9_debug1,
        &soc_imx233_apbx_ch9_debug2,
        &soc_imx233_apbx_ch9_nxtcmdar,
        &soc_imx233_apbx_ch9_sema,
        &soc_imx233_apbx_channel_ctrl,
        &soc_imx233_apbx_ctrl0,
        &soc_imx233_apbx_ctrl1,
        &soc_imx233_apbx_ctrl2,
        &soc_imx233_apbx_devsel,
        &soc_imx233_apbx_version,
        &soc_imx233_audioin_adcdebug,
        &soc_imx233_audioin_adcsrr,
        &soc_imx233_audioin_adcvol,
        &soc_imx233_audioin_adcvolume,
        &soc_imx233_audioin_anaclkctrl,
        &soc_imx233_audioin_ctrl,
        &soc_imx233_audioin_data,
        &soc_imx233_audioin_micline,
        &soc_imx233_audioin_stat,
        &soc_imx233_audioout_anaclkctrl,
        &soc_imx233_audioout_anactrl,
        &soc_imx233_audioout_bistctrl,
        &soc_imx233_audioout_biststat0,
        &soc_imx233_audioout_biststat1,
        &soc_imx233_audioout_ctrl,
        &soc_imx233_audioout_dacdebug,
        &soc_imx233_audioout_dacsrr,
        &soc_imx233_audioout_dacvolume,
        &soc_imx233_audioout_data,
        &soc_imx233_audioout_hpvol,
        &soc_imx233_audioout_pwrdn,
        &soc_imx233_audioout_refctrl,
        &soc_imx233_audioout_reserved,
        &soc_imx233_audioout_speakerctrl,
        &soc_imx233_audioout_stat,
        &soc_imx233_audioout_test,
        &soc_imx233_audioout_version,
        &soc_imx233_bch_blockname,
        &soc_imx233_bch_ctrl,
        &soc_imx233_bch_dataptr,
        &soc_imx233_bch_dbgahbmread,
        &soc_imx233_bch_dbgcsferead,
        &soc_imx233_bch_dbgkesread,
        &soc_imx233_bch_dbgsyndgenread,
        &soc_imx233_bch_debug0,
        &soc_imx233_bch_encodeptr,
        &soc_imx233_bch_flash0layout0,
        &soc_imx233_bch_flash0layout1,
        &soc_imx233_bch_flash1layout0,
        &soc_imx233_bch_flash1layout1,
        &soc_imx233_bch_flash2layout0,
        &soc_imx233_bch_flash2layout1,
        &soc_imx233_bch_flash3layout0,
        &soc_imx233_bch_flash3layout1,
        &soc_imx233_bch_layoutselect,
        &soc_imx233_bch_metaptr,
        &soc_imx233_bch_mode,
        &soc_imx233_bch_status0,
        &soc_imx233_bch_version,
        &soc_imx233_clkctrl_clkseq,
        &soc_imx233_clkctrl_cpu,
        &soc_imx233_clkctrl_emi,
        &soc_imx233_clkctrl_etm,
        &soc_imx233_clkctrl_frac,
        &soc_imx233_clkctrl_frac1,
        &soc_imx233_clkctrl_gpmi,
        &soc_imx233_clkctrl_hbus,
        &soc_imx233_clkctrl_ir,
        &soc_imx233_clkctrl_pix,
        &soc_imx233_clkctrl_pllctrl0,
        &soc_imx233_clkctrl_pllctrl1,
        &soc_imx233_clkctrl_reset,
        &soc_imx233_clkctrl_saif,
        &soc_imx233_clkctrl_spdif,
        &soc_imx233_clkctrl_ssp,
        &soc_imx233_clkctrl_status,
        &soc_imx233_clkctrl_tv,
        &soc_imx233_clkctrl_version,
        &soc_imx233_clkctrl_xbus,
        &soc_imx233_clkctrl_xtal,
        &soc_imx233_dcp_capability0,
        &soc_imx233_dcp_capability1,
        &soc_imx233_dcp_ch0cmdptr,
        &soc_imx233_dcp_ch0opts,
        &soc_imx233_dcp_ch0sema,
        &soc_imx233_dcp_ch0stat,
        &soc_imx233_dcp_ch1cmdptr,
        &soc_imx233_dcp_ch1opts,
        &soc_imx233_dcp_ch1sema,
        &soc_imx233_dcp_ch1stat,
        &soc_imx233_dcp_ch2cmdptr,
        &soc_imx233_dcp_ch2opts,
        &soc_imx233_dcp_ch2sema,
        &soc_imx233_dcp_ch2stat,
        &soc_imx233_dcp_ch3cmdptr,
        &soc_imx233_dcp_ch3opts,
        &soc_imx233_dcp_ch3sema,
        &soc_imx233_dcp_ch3stat,
        &soc_imx233_dcp_channelctrl,
        &soc_imx233_dcp_context,
        &soc_imx233_dcp_cscchromau,
        &soc_imx233_dcp_cscchromav,
        &soc_imx233_dcp_cscclip,
        &soc_imx233_dcp_csccoeff0,
        &soc_imx233_dcp_csccoeff1,
        &soc_imx233_dcp_csccoeff2,
        &soc_imx233_dcp_cscctrl0,
        &soc_imx233_dcp_cscinbufparam,
        &soc_imx233_dcp_cscluma,
        &soc_imx233_dcp_cscoutbufparam,
        &soc_imx233_dcp_cscrgb,
        &soc_imx233_dcp_cscstat,
        &soc_imx233_dcp_cscxscale,
        &soc_imx233_dcp_cscyscale,
        &soc_imx233_dcp_ctrl,
        &soc_imx233_dcp_dbgdata,
        &soc_imx233_dcp_dbgselect,
        &soc_imx233_dcp_key,
        &soc_imx233_dcp_keydata,
        &soc_imx233_dcp_packet0,
        &soc_imx233_dcp_packet1,
        &soc_imx233_dcp_packet2,
        &soc_imx233_dcp_packet3,
        &soc_imx233_dcp_packet4,
        &soc_imx233_dcp_packet5,
        &soc_imx233_dcp_packet6,
        &soc_imx233_dcp_pagetable,
        &soc_imx233_dcp_stat,
        &soc_imx233_dcp_version,
        &soc_imx233_digctl_ahb_stats_select,
        &soc_imx233_digctl_armcache,
        &soc_imx233_digctl_chipid,
        &soc_imx233_digctl_ctrl,
        &soc_imx233_digctl_dbg,
        &soc_imx233_digctl_dbgrd,
        &soc_imx233_digctl_debug_trap_addr_high,
        &soc_imx233_digctl_debug_trap_addr_low,
        &soc_imx233_digctl_emiclk_delay,
        &soc_imx233_digctl_entropy,
        &soc_imx233_digctl_entropy_latched,
        &soc_imx233_digctl_hclkcount,
        &soc_imx233_digctl_l0_ahb_active_cycles,
        &soc_imx233_digctl_l0_ahb_data_cycles,
        &soc_imx233_digctl_l0_ahb_data_stalled,
        &soc_imx233_digctl_l1_ahb_active_cycles,
        &soc_imx233_digctl_l1_ahb_data_cycles,
        &soc_imx233_digctl_l1_ahb_data_stalled,
        &soc_imx233_digctl_l2_ahb_active_cycles,
        &soc_imx233_digctl_l2_ahb_data_cycles,
        &soc_imx233_digctl_l2_ahb_data_stalled,
        &soc_imx233_digctl_l3_ahb_active_cycles,
        &soc_imx233_digctl_l3_ahb_data_cycles,
        &soc_imx233_digctl_l3_ahb_data_stalled,
        &soc_imx233_digctl_microseconds,
        &soc_imx233_digctl_mpte0_loc,
        &soc_imx233_digctl_mpte10_loc,
        &soc_imx233_digctl_mpte11_loc,
        &soc_imx233_digctl_mpte12_loc,
        &soc_imx233_digctl_mpte13_loc,
        &soc_imx233_digctl_mpte14_loc,
        &soc_imx233_digctl_mpte15_loc,
        &soc_imx233_digctl_mpte1_loc,
        &soc_imx233_digctl_mpte2_loc,
        &soc_imx233_digctl_mpte3_loc,
        &soc_imx233_digctl_mpte4_loc,
        &soc_imx233_digctl_mpte5_loc,
        &soc_imx233_digctl_mpte6_loc,
        &soc_imx233_digctl_mpte7_loc,
        &soc_imx233_digctl_mpte8_loc,
        &soc_imx233_digctl_mpte9_loc,
        &soc_imx233_digctl_ocram_bist_csr,
        &soc_imx233_digctl_ocram_status0,
        &soc_imx233_digctl_ocram_status1,
        &soc_imx233_digctl_ocram_status10,
        &soc_imx233_digctl_ocram_status11,
        &soc_imx233_digctl_ocram_status12,
        &soc_imx233_digctl_ocram_status13,
        &soc_imx233_digctl_ocram_status2,
        &soc_imx233_digctl_ocram_status3,
        &soc_imx233_digctl_ocram_status4,
        &soc_imx233_digctl_ocram_status5,
        &soc_imx233_digctl_ocram_status6,
        &soc_imx233_digctl_ocram_status7,
        &soc_imx233_digctl_ocram_status8,
        &soc_imx233_digctl_ocram_status9,
        &soc_imx233_digctl_ramctrl,
        &soc_imx233_digctl_ramrepair,
        &soc_imx233_digctl_romctrl,
        &soc_imx233_digctl_scratch0,
        &soc_imx233_digctl_scratch1,
        &soc_imx233_digctl_sgtl,
        &soc_imx233_digctl_sjtagdbg,
        &soc_imx233_digctl_status,
        &soc_imx233_digctl_writeonce,
        &soc_imx233_dram_ctl00,
        &soc_imx233_dram_ctl01,
        &soc_imx233_dram_ctl02,
        &soc_imx233_dram_ctl03,
        &soc_imx233_dram_ctl04,
        &soc_imx233_dram_ctl05,
        &soc_imx233_dram_ctl06,
        &soc_imx233_dram_ctl07,
        &soc_imx233_dram_ctl08,
        &soc_imx233_dram_ctl09,
        &soc_imx233_dram_ctl10,
        &soc_imx233_dram_ctl11,
        &soc_imx233_dram_ctl12,
        &soc_imx233_dram_ctl13,
        &soc_imx233_dram_ctl14,
        &soc_imx233_dram_ctl15,
        &soc_imx233_dram_ctl16,
        &soc_imx233_dram_ctl17,
        &soc_imx233_dram_ctl18,
        &soc_imx233_dram_ctl19,
        &soc_imx233_dram_ctl20,
        &soc_imx233_dram_ctl21,
        &soc_imx233_dram_ctl22,
        &soc_imx233_dram_ctl23,
        &soc_imx233_dram_ctl24,
        &soc_imx233_dram_ctl25,
        &soc_imx233_dram_ctl26,
        &soc_imx233_dram_ctl27,
        &soc_imx233_dram_ctl28,
        &soc_imx233_dram_ctl29,
        &soc_imx233_dram_ctl30,
        &soc_imx233_dram_ctl31,
        &soc_imx233_dram_ctl32,
        &soc_imx233_dram_ctl33,
        &soc_imx233_dram_ctl34,
        &soc_imx233_dram_ctl35,
        &soc_imx233_dram_ctl36,
        &soc_imx233_dram_ctl37,
        &soc_imx233_dram_ctl38,
        &soc_imx233_dram_ctl39,
        &soc_imx233_dram_ctl40,
        &soc_imx233_dri_ctrl,
        &soc_imx233_dri_data,
        &soc_imx233_dri_debug0,
        &soc_imx233_dri_debug1,
        &soc_imx233_dri_stat,
        &soc_imx233_dri_timing,
        &soc_imx233_dri_version,
        &soc_imx233_ecc8_blockname,
        &soc_imx233_ecc8_ctrl,
        &soc_imx233_ecc8_dbgahbmread,
        &soc_imx233_ecc8_dbgcsferead,
        &soc_imx233_ecc8_dbgkesread,
        &soc_imx233_ecc8_dbgsyndgenread,
        &soc_imx233_ecc8_debug0,
        &soc_imx233_ecc8_status0,
        &soc_imx233_ecc8_status1,
        &soc_imx233_ecc8_version,
        &soc_imx233_emi_ctrl,
        &soc_imx233_emi_ddr_test_mode_csr,
        &soc_imx233_emi_ddr_test_mode_status0,
        &soc_imx233_emi_ddr_test_mode_status1,
        &soc_imx233_emi_ddr_test_mode_status2,
        &soc_imx233_emi_ddr_test_mode_status3,
        &soc_imx233_emi_debug,
        &soc_imx233_emi_stat,
        &soc_imx233_emi_time,
        &soc_imx233_emi_version,
        &soc_imx233_gpmi_auxiliary,
        &soc_imx233_gpmi_compare,
        &soc_imx233_gpmi_ctrl0,
        &soc_imx233_gpmi_ctrl1,
        &soc_imx233_gpmi_data,
        &soc_imx233_gpmi_debug,
        &soc_imx233_gpmi_debug2,
        &soc_imx233_gpmi_debug3,
        &soc_imx233_gpmi_ecccount,
        &soc_imx233_gpmi_eccctrl,
        &soc_imx233_gpmi_payload,
        &soc_imx233_gpmi_stat,
        &soc_imx233_gpmi_timing0,
        &soc_imx233_gpmi_timing1,
        &soc_imx233_gpmi_timing2,
        &soc_imx233_gpmi_version,
        &soc_imx233_i2c_ctrl0,
        &soc_imx233_i2c_ctrl1,
        &soc_imx233_i2c_data,
        &soc_imx233_i2c_debug0,
        &soc_imx233_i2c_debug1,
        &soc_imx233_i2c_stat,
        &soc_imx233_i2c_timing0,
        &soc_imx233_i2c_timing1,
        &soc_imx233_i2c_timing2,
        &soc_imx233_i2c_version,
        &soc_imx233_icoll_ctrl,
        &soc_imx233_icoll_dbgflag,
        &soc_imx233_icoll_dbgread0,
        &soc_imx233_icoll_dbgread1,
        &soc_imx233_icoll_dbgrequest0,
        &soc_imx233_icoll_dbgrequest1,
        &soc_imx233_icoll_dbgrequest2,
        &soc_imx233_icoll_dbgrequest3,
        &soc_imx233_icoll_debug,
        &soc_imx233_icoll_interrupt0,
        &soc_imx233_icoll_interrupt1,
        &soc_imx233_icoll_interrupt10,
        &soc_imx233_icoll_interrupt100,
        &soc_imx233_icoll_interrupt101,
        &soc_imx233_icoll_interrupt102,
        &soc_imx233_icoll_interrupt103,
        &soc_imx233_icoll_interrupt104,
        &soc_imx233_icoll_interrupt105,
        &soc_imx233_icoll_interrupt106,
        &soc_imx233_icoll_interrupt107,
        &soc_imx233_icoll_interrupt108,
        &soc_imx233_icoll_interrupt109,
        &soc_imx233_icoll_interrupt11,
        &soc_imx233_icoll_interrupt110,
        &soc_imx233_icoll_interrupt111,
        &soc_imx233_icoll_interrupt112,
        &soc_imx233_icoll_interrupt113,
        &soc_imx233_icoll_interrupt114,
        &soc_imx233_icoll_interrupt115,
        &soc_imx233_icoll_interrupt116,
        &soc_imx233_icoll_interrupt117,
        &soc_imx233_icoll_interrupt118,
        &soc_imx233_icoll_interrupt119,
        &soc_imx233_icoll_interrupt12,
        &soc_imx233_icoll_interrupt120,
        &soc_imx233_icoll_interrupt121,
        &soc_imx233_icoll_interrupt122,
        &soc_imx233_icoll_interrupt123,
        &soc_imx233_icoll_interrupt124,
        &soc_imx233_icoll_interrupt125,
        &soc_imx233_icoll_interrupt126,
        &soc_imx233_icoll_interrupt127,
        &soc_imx233_icoll_interrupt13,
        &soc_imx233_icoll_interrupt14,
        &soc_imx233_icoll_interrupt15,
        &soc_imx233_icoll_interrupt16,
        &soc_imx233_icoll_interrupt17,
        &soc_imx233_icoll_interrupt18,
        &soc_imx233_icoll_interrupt19,
        &soc_imx233_icoll_interrupt2,
        &soc_imx233_icoll_interrupt20,
        &soc_imx233_icoll_interrupt21,
        &soc_imx233_icoll_interrupt22,
        &soc_imx233_icoll_interrupt23,
        &soc_imx233_icoll_interrupt24,
        &soc_imx233_icoll_interrupt25,
        &soc_imx233_icoll_interrupt26,
        &soc_imx233_icoll_interrupt27,
        &soc_imx233_icoll_interrupt28,
        &soc_imx233_icoll_interrupt29,
        &soc_imx233_icoll_interrupt3,
        &soc_imx233_icoll_interrupt30,
        &soc_imx233_icoll_interrupt31,
        &soc_imx233_icoll_interrupt32,
        &soc_imx233_icoll_interrupt33,
        &soc_imx233_icoll_interrupt34,
        &soc_imx233_icoll_interrupt35,
        &soc_imx233_icoll_interrupt36,
        &soc_imx233_icoll_interrupt37,
        &soc_imx233_icoll_interrupt38,
        &soc_imx233_icoll_interrupt39,
        &soc_imx233_icoll_interrupt4,
        &soc_imx233_icoll_interrupt40,
        &soc_imx233_icoll_interrupt41,
        &soc_imx233_icoll_interrupt42,
        &soc_imx233_icoll_interrupt43,
        &soc_imx233_icoll_interrupt44,
        &soc_imx233_icoll_interrupt45,
        &soc_imx233_icoll_interrupt46,
        &soc_imx233_icoll_interrupt47,
        &soc_imx233_icoll_interrupt48,
        &soc_imx233_icoll_interrupt49,
        &soc_imx233_icoll_interrupt5,
        &soc_imx233_icoll_interrupt50,
        &soc_imx233_icoll_interrupt51,
        &soc_imx233_icoll_interrupt52,
        &soc_imx233_icoll_interrupt53,
        &soc_imx233_icoll_interrupt54,
        &soc_imx233_icoll_interrupt55,
        &soc_imx233_icoll_interrupt56,
        &soc_imx233_icoll_interrupt57,
        &soc_imx233_icoll_interrupt58,
        &soc_imx233_icoll_interrupt59,
        &soc_imx233_icoll_interrupt6,
        &soc_imx233_icoll_interrupt60,
        &soc_imx233_icoll_interrupt61,
        &soc_imx233_icoll_interrupt62,
        &soc_imx233_icoll_interrupt63,
        &soc_imx233_icoll_interrupt64,
        &soc_imx233_icoll_interrupt65,
        &soc_imx233_icoll_interrupt66,
        &soc_imx233_icoll_interrupt67,
        &soc_imx233_icoll_interrupt68,
        &soc_imx233_icoll_interrupt69,
        &soc_imx233_icoll_interrupt7,
        &soc_imx233_icoll_interrupt70,
        &soc_imx233_icoll_interrupt71,
        &soc_imx233_icoll_interrupt72,
        &soc_imx233_icoll_interrupt73,
        &soc_imx233_icoll_interrupt74,
        &soc_imx233_icoll_interrupt75,
        &soc_imx233_icoll_interrupt76,
        &soc_imx233_icoll_interrupt77,
        &soc_imx233_icoll_interrupt78,
        &soc_imx233_icoll_interrupt79,
        &soc_imx233_icoll_interrupt8,
        &soc_imx233_icoll_interrupt80,
        &soc_imx233_icoll_interrupt81,
        &soc_imx233_icoll_interrupt82,
        &soc_imx233_icoll_interrupt83,
        &soc_imx233_icoll_interrupt84,
        &soc_imx233_icoll_interrupt85,
        &soc_imx233_icoll_interrupt86,
        &soc_imx233_icoll_interrupt87,
        &soc_imx233_icoll_interrupt88,
        &soc_imx233_icoll_interrupt89,
        &soc_imx233_icoll_interrupt9,
        &soc_imx233_icoll_interrupt90,
        &soc_imx233_icoll_interrupt91,
        &soc_imx233_icoll_interrupt92,
        &soc_imx233_icoll_interrupt93,
        &soc_imx233_icoll_interrupt94,
        &soc_imx233_icoll_interrupt95,
        &soc_imx233_icoll_interrupt96,
        &soc_imx233_icoll_interrupt97,
        &soc_imx233_icoll_interrupt98,
        &soc_imx233_icoll_interrupt99,
        &soc_imx233_icoll_levelack,
        &soc_imx233_icoll_raw0,
        &soc_imx233_icoll_raw1,
        &soc_imx233_icoll_raw2,
        &soc_imx233_icoll_raw3,
        &soc_imx233_icoll_stat,
        &soc_imx233_icoll_vbase,
        &soc_imx233_icoll_vector,
        &soc_imx233_icoll_version,
        &soc_imx233_ir_ctrl,
        &soc_imx233_ir_data,
        &soc_imx233_ir_dbgctrl,
        &soc_imx233_ir_debug,
        &soc_imx233_ir_intr,
        &soc_imx233_ir_rxdma,
        &soc_imx233_ir_si_read,
        &soc_imx233_ir_stat,
        &soc_imx233_ir_tcctrl,
        &soc_imx233_ir_txdma,
        &soc_imx233_ir_version,
        &soc_imx233_lcdif_bm_error_stat,
        &soc_imx233_lcdif_csc_coeff0,
        &soc_imx233_lcdif_csc_coeff1,
        &soc_imx233_lcdif_csc_coeff2,
        &soc_imx233_lcdif_csc_coeff3,
        &soc_imx233_lcdif_csc_coeff4,
        &soc_imx233_lcdif_csc_limit,
        &soc_imx233_lcdif_csc_offset,
        &soc_imx233_lcdif_ctrl,
        &soc_imx233_lcdif_ctrl1,
        &soc_imx233_lcdif_cur_buf,
        &soc_imx233_lcdif_data,
        &soc_imx233_lcdif_debug0,
        &soc_imx233_lcdif_debug1,
        &soc_imx233_lcdif_dvictrl0,
        &soc_imx233_lcdif_dvictrl1,
        &soc_imx233_lcdif_dvictrl2,
        &soc_imx233_lcdif_dvictrl3,
        &soc_imx233_lcdif_dvictrl4,
        &soc_imx233_lcdif_next_buf,
        &soc_imx233_lcdif_pagetable,
        &soc_imx233_lcdif_pin_sharing_ctrl0,
        &soc_imx233_lcdif_pin_sharing_ctrl1,
        &soc_imx233_lcdif_pin_sharing_ctrl2,
        &soc_imx233_lcdif_stat,
        &soc_imx233_lcdif_timing,
        &soc_imx233_lcdif_transfer_count,
        &soc_imx233_lcdif_vdctrl0,
        &soc_imx233_lcdif_vdctrl1,
        &soc_imx233_lcdif_vdctrl2,
        &soc_imx233_lcdif_vdctrl3,
        &soc_imx233_lcdif_vdctrl4,
        &soc_imx233_lcdif_version,
        &soc_imx233_lradc_ch0,
        &soc_imx233_lradc_ch1,
        &soc_imx233_lradc_ch2,
        &soc_imx233_lradc_ch3,
        &soc_imx233_lradc_ch4,
        &soc_imx233_lradc_ch5,
        &soc_imx233_lradc_ch6,
        &soc_imx233_lradc_ch7,
        &soc_imx233_lradc_conversion,
        &soc_imx233_lradc_ctrl0,
        &soc_imx233_lradc_ctrl1,
        &soc_imx233_lradc_ctrl2,
        &soc_imx233_lradc_ctrl3,
        &soc_imx233_lradc_ctrl4,
        &soc_imx233_lradc_debug0,
        &soc_imx233_lradc_debug1,
        &soc_imx233_lradc_delay0,
        &soc_imx233_lradc_delay1,
        &soc_imx233_lradc_delay2,
        &soc_imx233_lradc_delay3,
        &soc_imx233_lradc_status,
        &soc_imx233_lradc_version,
        &soc_imx233_ocotp_crypto0,
        &soc_imx233_ocotp_crypto1,
        &soc_imx233_ocotp_crypto2,
        &soc_imx233_ocotp_crypto3,
        &soc_imx233_ocotp_ctrl,
        &soc_imx233_ocotp_cust0,
        &soc_imx233_ocotp_cust1,
        &soc_imx233_ocotp_cust2,
        &soc_imx233_ocotp_cust3,
        &soc_imx233_ocotp_custcap,
        &soc_imx233_ocotp_data,
        &soc_imx233_ocotp_hwcap0,
        &soc_imx233_ocotp_hwcap1,
        &soc_imx233_ocotp_hwcap2,
        &soc_imx233_ocotp_hwcap3,
        &soc_imx233_ocotp_hwcap4,
        &soc_imx233_ocotp_hwcap5,
        &soc_imx233_ocotp_lock,
        &soc_imx233_ocotp_ops0,
        &soc_imx233_ocotp_ops1,
        &soc_imx233_ocotp_ops2,
        &soc_imx233_ocotp_ops3,
        &soc_imx233_ocotp_rom0,
        &soc_imx233_ocotp_rom1,
        &soc_imx233_ocotp_rom2,
        &soc_imx233_ocotp_rom3,
        &soc_imx233_ocotp_rom4,
        &soc_imx233_ocotp_rom5,
        &soc_imx233_ocotp_rom6,
        &soc_imx233_ocotp_rom7,
        &soc_imx233_ocotp_swcap,
        &soc_imx233_ocotp_un0,
        &soc_imx233_ocotp_un1,
        &soc_imx233_ocotp_un2,
        &soc_imx233_ocotp_version,
        &soc_imx233_pinctrl_ctrl,
        &soc_imx233_pinctrl_din0,
        &soc_imx233_pinctrl_din1,
        &soc_imx233_pinctrl_din2,
        &soc_imx233_pinctrl_doe0,
        &soc_imx233_pinctrl_doe1,
        &soc_imx233_pinctrl_doe2,
        &soc_imx233_pinctrl_dout0,
        &soc_imx233_pinctrl_dout1,
        &soc_imx233_pinctrl_dout2,
        &soc_imx233_pinctrl_drive0,
        &soc_imx233_pinctrl_drive1,
        &soc_imx233_pinctrl_drive10,
        &soc_imx233_pinctrl_drive11,
        &soc_imx233_pinctrl_drive12,
        &soc_imx233_pinctrl_drive13,
        &soc_imx233_pinctrl_drive14,
        &soc_imx233_pinctrl_drive2,
        &soc_imx233_pinctrl_drive3,
        &soc_imx233_pinctrl_drive4,
        &soc_imx233_pinctrl_drive5,
        &soc_imx233_pinctrl_drive6,
        &soc_imx233_pinctrl_drive7,
        &soc_imx233_pinctrl_drive8,
        &soc_imx233_pinctrl_drive9,
        &soc_imx233_pinctrl_irqen0,
        &soc_imx233_pinctrl_irqen1,
        &soc_imx233_pinctrl_irqen2,
        &soc_imx233_pinctrl_irqlevel0,
        &soc_imx233_pinctrl_irqlevel1,
        &soc_imx233_pinctrl_irqlevel2,
        &soc_imx233_pinctrl_irqpol0,
        &soc_imx233_pinctrl_irqpol1,
        &soc_imx233_pinctrl_irqpol2,
        &soc_imx233_pinctrl_irqstat0,
        &soc_imx233_pinctrl_irqstat1,
        &soc_imx233_pinctrl_irqstat2,
        &soc_imx233_pinctrl_muxsel0,
        &soc_imx233_pinctrl_muxsel1,
        &soc_imx233_pinctrl_muxsel2,
        &soc_imx233_pinctrl_muxsel3,
        &soc_imx233_pinctrl_muxsel4,
        &soc_imx233_pinctrl_muxsel5,
        &soc_imx233_pinctrl_muxsel6,
        &soc_imx233_pinctrl_muxsel7,
        &soc_imx233_pinctrl_pin2irq0,
        &soc_imx233_pinctrl_pin2irq1,
        &soc_imx233_pinctrl_pin2irq2,
        &soc_imx233_pinctrl_pull0,
        &soc_imx233_pinctrl_pull1,
        &soc_imx233_pinctrl_pull2,
        &soc_imx233_pinctrl_pull3,
        &soc_imx233_power_5vctrl,
        &soc_imx233_power_battmonitor,
        &soc_imx233_power_charge,
        &soc_imx233_power_ctrl,
        &soc_imx233_power_dcdc4p2,
        &soc_imx233_power_dclimits,
        &soc_imx233_power_debug,
        &soc_imx233_power_loopctrl,
        &soc_imx233_power_minpwr,
        &soc_imx233_power_misc,
        &soc_imx233_power_reset,
        &soc_imx233_power_special,
        &soc_imx233_power_speed,
        &soc_imx233_power_sts,
        &soc_imx233_power_vddactrl,
        &soc_imx233_power_vdddctrl,
        &soc_imx233_power_vddioctrl,
        &soc_imx233_power_vddmemctrl,
        &soc_imx233_power_version,
        &soc_imx233_pwm_active0,
        &soc_imx233_pwm_active1,
        &soc_imx233_pwm_active2,
        &soc_imx233_pwm_active3,
        &soc_imx233_pwm_active4,
        &soc_imx233_pwm_ctrl,
        &soc_imx233_pwm_period0,
        &soc_imx233_pwm_period1,
        &soc_imx233_pwm_period2,
        &soc_imx233_pwm_period3,
        &soc_imx233_pwm_period4,
        &soc_imx233_pwm_version,
        &soc_imx233_pxp_csccoeff0,
        &soc_imx233_pxp_csccoeff1,
        &soc_imx233_pxp_csccoeff2,
        &soc_imx233_pxp_ctrl,
        &soc_imx233_pxp_debug,
        &soc_imx233_pxp_debugctrl,
        &soc_imx233_pxp_next,
        &soc_imx233_pxp_ol0,
        &soc_imx233_pxp_ol0param,
        &soc_imx233_pxp_ol0param2,
        &soc_imx233_pxp_ol0size,
        &soc_imx233_pxp_ol1,
        &soc_imx233_pxp_ol1param,
        &soc_imx233_pxp_ol1param2,
        &soc_imx233_pxp_ol1size,
        &soc_imx233_pxp_ol2,
        &soc_imx233_pxp_ol2param,
        &soc_imx233_pxp_ol2param2,
        &soc_imx233_pxp_ol2size,
        &soc_imx233_pxp_ol3,
        &soc_imx233_pxp_ol3param,
        &soc_imx233_pxp_ol3param2,
        &soc_imx233_pxp_ol3size,
        &soc_imx233_pxp_ol4,
        &soc_imx233_pxp_ol4param,
        &soc_imx233_pxp_ol4param2,
        &soc_imx233_pxp_ol4size,
        &soc_imx233_pxp_ol5,
        &soc_imx233_pxp_ol5param,
        &soc_imx233_pxp_ol5param2,
        &soc_imx233_pxp_ol5size,
        &soc_imx233_pxp_ol6,
        &soc_imx233_pxp_ol6param,
        &soc_imx233_pxp_ol6param2,
        &soc_imx233_pxp_ol6size,
        &soc_imx233_pxp_ol7,
        &soc_imx233_pxp_ol7param,
        &soc_imx233_pxp_ol7param2,
        &soc_imx233_pxp_ol7size,
        &soc_imx233_pxp_olcolorkeyhigh,
        &soc_imx233_pxp_olcolorkeylow,
        &soc_imx233_pxp_pagetable,
        &soc_imx233_pxp_rgbbuf,
        &soc_imx233_pxp_rgbbuf2,
        &soc_imx233_pxp_rgbsize,
        &soc_imx233_pxp_s0background,
        &soc_imx233_pxp_s0buf,
        &soc_imx233_pxp_s0colorkeyhigh,
        &soc_imx233_pxp_s0colorkeylow,
        &soc_imx233_pxp_s0crop,
        &soc_imx233_pxp_s0offset,
        &soc_imx233_pxp_s0param,
        &soc_imx233_pxp_s0scale,
        &soc_imx233_pxp_s0ubuf,
        &soc_imx233_pxp_s0vbuf,
        &soc_imx233_pxp_stat,
        &soc_imx233_pxp_version,
        &soc_imx233_rtc_alarm,
        &soc_imx233_rtc_ctrl,
        &soc_imx233_rtc_debug,
        &soc_imx233_rtc_milliseconds,
        &soc_imx233_rtc_persistent0,
        &soc_imx233_rtc_persistent1,
        &soc_imx233_rtc_persistent2,
        &soc_imx233_rtc_persistent3,
        &soc_imx233_rtc_persistent4,
        &soc_imx233_rtc_persistent5,
        &soc_imx233_rtc_seconds,
        &soc_imx233_rtc_stat,
        &soc_imx233_rtc_version,
        &soc_imx233_rtc_watchdog,
        &soc_imx233_saif1_ctrl,
        &soc_imx233_saif1_data,
        &soc_imx233_saif1_stat,
        &soc_imx233_saif1_version,
        &soc_imx233_saif2_ctrl,
        &soc_imx233_saif2_data,
        &soc_imx233_saif2_stat,
        &soc_imx233_saif2_version,
        &soc_imx233_spdif_ctrl,
        &soc_imx233_spdif_data,
        &soc_imx233_spdif_debug,
        &soc_imx233_spdif_framectrl,
        &soc_imx233_spdif_srr,
        &soc_imx233_spdif_stat,
        &soc_imx233_spdif_version,
        &soc_imx233_ssp1_cmd0,
        &soc_imx233_ssp1_cmd1,
        &soc_imx233_ssp1_compmask,
        &soc_imx233_ssp1_compref,
        &soc_imx233_ssp1_ctrl0,
        &soc_imx233_ssp1_ctrl1,
        &soc_imx233_ssp1_data,
        &soc_imx233_ssp1_debug,
        &soc_imx233_ssp1_sdresp0,
        &soc_imx233_ssp1_sdresp1,
        &soc_imx233_ssp1_sdresp2,
        &soc_imx233_ssp1_sdresp3,
        &soc_imx233_ssp1_status,
        &soc_imx233_ssp1_timing,
        &soc_imx233_ssp1_version,
        &soc_imx233_ssp2_cmd0,
        &soc_imx233_ssp2_cmd1,
        &soc_imx233_ssp2_compmask,
        &soc_imx233_ssp2_compref,
        &soc_imx233_ssp2_ctrl0,
        &soc_imx233_ssp2_ctrl1,
        &soc_imx233_ssp2_data,
        &soc_imx233_ssp2_debug,
        &soc_imx233_ssp2_sdresp0,
        &soc_imx233_ssp2_sdresp1,
        &soc_imx233_ssp2_sdresp2,
        &soc_imx233_ssp2_sdresp3,
        &soc_imx233_ssp2_status,
        &soc_imx233_ssp2_timing,
        &soc_imx233_ssp2_version,
        &soc_imx233_sydma_burst,
        &soc_imx233_sydma_ctrl,
        &soc_imx233_sydma_dack,
        &soc_imx233_sydma_debug0,
        &soc_imx233_sydma_debug1,
        &soc_imx233_sydma_debug2,
        &soc_imx233_sydma_raddr,
        &soc_imx233_sydma_version,
        &soc_imx233_sydma_waddr,
        &soc_imx233_sydma_xfer_count,
        &soc_imx233_timrot_rotcount,
        &soc_imx233_timrot_rotctrl,
        &soc_imx233_timrot_timcount0,
        &soc_imx233_timrot_timcount1,
        &soc_imx233_timrot_timcount2,
        &soc_imx233_timrot_timcount3,
        &soc_imx233_timrot_timctrl0,
        &soc_imx233_timrot_timctrl1,
        &soc_imx233_timrot_timctrl2,
        &soc_imx233_timrot_timctrl3,
        &soc_imx233_timrot_version,
        &soc_imx233_tvenc_closedcaption,
        &soc_imx233_tvenc_colorburst,
        &soc_imx233_tvenc_colorsub0,
        &soc_imx233_tvenc_colorsub1,
        &soc_imx233_tvenc_config,
        &soc_imx233_tvenc_copyprotect,
        &soc_imx233_tvenc_ctrl,
        &soc_imx233_tvenc_dacctrl,
        &soc_imx233_tvenc_dacstatus,
        &soc_imx233_tvenc_filtctrl,
        &soc_imx233_tvenc_htimingactive,
        &soc_imx233_tvenc_htimingburst0,
        &soc_imx233_tvenc_htimingburst1,
        &soc_imx233_tvenc_htimingsync0,
        &soc_imx233_tvenc_htimingsync1,
        &soc_imx233_tvenc_macrovision0,
        &soc_imx233_tvenc_macrovision1,
        &soc_imx233_tvenc_macrovision2,
        &soc_imx233_tvenc_macrovision3,
        &soc_imx233_tvenc_macrovision4,
        &soc_imx233_tvenc_misc,
        &soc_imx233_tvenc_syncoffset,
        &soc_imx233_tvenc_vdactest,
        &soc_imx233_tvenc_version,
        &soc_imx233_tvenc_vtiming0,
        &soc_imx233_tvenc_vtiming1,
        &soc_imx233_uartapp1_autobaud,
        &soc_imx233_uartapp1_ctrl0,
        &soc_imx233_uartapp1_ctrl1,
        &soc_imx233_uartapp1_ctrl2,
        &soc_imx233_uartapp1_data,
        &soc_imx233_uartapp1_debug,
        &soc_imx233_uartapp1_intr,
        &soc_imx233_uartapp1_linectrl,
        &soc_imx233_uartapp1_linectrl2,
        &soc_imx233_uartapp1_stat,
        &soc_imx233_uartapp1_version,
        &soc_imx233_uartapp2_autobaud,
        &soc_imx233_uartapp2_ctrl0,
        &soc_imx233_uartapp2_ctrl1,
        &soc_imx233_uartapp2_ctrl2,
        &soc_imx233_uartapp2_data,
        &soc_imx233_uartapp2_debug,
        &soc_imx233_uartapp2_intr,
        &soc_imx233_uartapp2_linectrl,
        &soc_imx233_uartapp2_linectrl2,
        &soc_imx233_uartapp2_stat,
        &soc_imx233_uartapp2_version,
        &soc_imx233_usbctrl_asynclistaddr,
        &soc_imx233_usbctrl_burstsize,
        &soc_imx233_usbctrl_caplength,
        &soc_imx233_usbctrl_dccparams,
        &soc_imx233_usbctrl_dciversion,
        &soc_imx233_usbctrl_deviceaddr,
        &soc_imx233_usbctrl_endpointlistaddr,
        &soc_imx233_usbctrl_endptcomplete,
        &soc_imx233_usbctrl_endptctrl0,
        &soc_imx233_usbctrl_endptctrl1,
        &soc_imx233_usbctrl_endptctrl2,
        &soc_imx233_usbctrl_endptctrl3,
        &soc_imx233_usbctrl_endptctrl4,
        &soc_imx233_usbctrl_endptflush,
        &soc_imx233_usbctrl_endptnak,
        &soc_imx233_usbctrl_endptnaken,
        &soc_imx233_usbctrl_endptprime,
        &soc_imx233_usbctrl_endptsetupstat,
        &soc_imx233_usbctrl_endptstat,
        &soc_imx233_usbctrl_frindex,
        &soc_imx233_usbctrl_gptimer0ctrl,
        &soc_imx233_usbctrl_gptimer0ld,
        &soc_imx233_usbctrl_gptimer1ctrl,
        &soc_imx233_usbctrl_gptimer1ld,
        &soc_imx233_usbctrl_hccparams,
        &soc_imx233_usbctrl_hcsparams,
        &soc_imx233_usbctrl_hwdevice,
        &soc_imx233_usbctrl_hwgeneral,
        &soc_imx233_usbctrl_hwhost,
        &soc_imx233_usbctrl_hwrxbuf,
        &soc_imx233_usbctrl_hwtxbuf,
        &soc_imx233_usbctrl_ic_usb,
        &soc_imx233_usbctrl_id,
        &soc_imx233_usbctrl_otgsc,
        &soc_imx233_usbctrl_periodiclistbase,
        &soc_imx233_usbctrl_portsc1,
        &soc_imx233_usbctrl_sbuscfg,
        &soc_imx233_usbctrl_ttctrl,
        &soc_imx233_usbctrl_txfilltuning,
        &soc_imx233_usbctrl_ulpi,
        &soc_imx233_usbctrl_usbcmd,
        &soc_imx233_usbctrl_usbintr,
        &soc_imx233_usbctrl_usbmode,
        &soc_imx233_usbctrl_usbsts,
        &soc_imx233_usbphy_ctrl,
        &soc_imx233_usbphy_debug,
        &soc_imx233_usbphy_debug0_status,
        &soc_imx233_usbphy_debug1,
        &soc_imx233_usbphy_ip,
        &soc_imx233_usbphy_pwd,
        &soc_imx233_usbphy_rx,
        &soc_imx233_usbphy_status,
        &soc_imx233_usbphy_tx,
        &soc_imx233_usbphy_version,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl0_reset_channel =
{
    "RESET_CHANNEL",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl0_clkgate_channel =
{
    "CLKGATE_CHANNEL",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl0_freeze_channel =
{
    "FREEZE_CHANNEL",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ctrl0 =
{
    "HW_APBH_CTRL0",
    0x80004000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_apbh_ctrl0_clkgate,
        &soc_stmp3700_apbh_ctrl0_clkgate_channel,
        &soc_stmp3700_apbh_ctrl0_freeze_channel,
        &soc_stmp3700_apbh_ctrl0_reset_channel,
        &soc_stmp3700_apbh_ctrl0_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch7_ahb_error_irq =
{
    "CH7_AHB_ERROR_IRQ",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch6_ahb_error_irq =
{
    "CH6_AHB_ERROR_IRQ",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch5_ahb_error_irq =
{
    "CH5_AHB_ERROR_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch4_ahb_error_irq =
{
    "CH4_AHB_ERROR_IRQ",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch3_ahb_error_irq =
{
    "CH3_AHB_ERROR_IRQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch2_ahb_error_irq =
{
    "CH2_AHB_ERROR_IRQ",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch1_ahb_error_irq =
{
    "CH1_AHB_ERROR_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch0_ahb_error_irq =
{
    "CH0_AHB_ERROR_IRQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch7_cmdcmplt_irq_en =
{
    "CH7_CMDCMPLT_IRQ_EN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch6_cmdcmplt_irq_en =
{
    "CH6_CMDCMPLT_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch5_cmdcmplt_irq_en =
{
    "CH5_CMDCMPLT_IRQ_EN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch4_cmdcmplt_irq_en =
{
    "CH4_CMDCMPLT_IRQ_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch3_cmdcmplt_irq_en =
{
    "CH3_CMDCMPLT_IRQ_EN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch2_cmdcmplt_irq_en =
{
    "CH2_CMDCMPLT_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch1_cmdcmplt_irq_en =
{
    "CH1_CMDCMPLT_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch0_cmdcmplt_irq_en =
{
    "CH0_CMDCMPLT_IRQ_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch7_cmdcmplt_irq =
{
    "CH7_CMDCMPLT_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch6_cmdcmplt_irq =
{
    "CH6_CMDCMPLT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch5_cmdcmplt_irq =
{
    "CH5_CMDCMPLT_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch4_cmdcmplt_irq =
{
    "CH4_CMDCMPLT_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch3_cmdcmplt_irq =
{
    "CH3_CMDCMPLT_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch2_cmdcmplt_irq =
{
    "CH2_CMDCMPLT_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch1_cmdcmplt_irq =
{
    "CH1_CMDCMPLT_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_ctrl1_ch0_cmdcmplt_irq =
{
    "CH0_CMDCMPLT_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ctrl1 =
{
    "HW_APBH_CTRL1",
    0x80004010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_stmp3700_apbh_ctrl1_ch0_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch0_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch0_cmdcmplt_irq_en,
        &soc_stmp3700_apbh_ctrl1_ch1_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch1_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch1_cmdcmplt_irq_en,
        &soc_stmp3700_apbh_ctrl1_ch2_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch2_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch2_cmdcmplt_irq_en,
        &soc_stmp3700_apbh_ctrl1_ch3_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch3_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch3_cmdcmplt_irq_en,
        &soc_stmp3700_apbh_ctrl1_ch4_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch4_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch4_cmdcmplt_irq_en,
        &soc_stmp3700_apbh_ctrl1_ch5_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch5_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch5_cmdcmplt_irq_en,
        &soc_stmp3700_apbh_ctrl1_ch6_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch6_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch6_cmdcmplt_irq_en,
        &soc_stmp3700_apbh_ctrl1_ch7_ahb_error_irq,
        &soc_stmp3700_apbh_ctrl1_ch7_cmdcmplt_irq,
        &soc_stmp3700_apbh_ctrl1_ch7_cmdcmplt_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch7 =
{
    "CH7",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch6 =
{
    "CH6",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch5 =
{
    "CH5",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch4 =
{
    "CH4",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch3 =
{
    "CH3",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch2 =
{
    "CH2",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch1 =
{
    "CH1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_devsel_ch0 =
{
    "CH0",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_devsel =
{
    "HW_APBH_DEVSEL",
    0x80004020,
    0,
    8,
    {
        &soc_stmp3700_apbh_devsel_ch0,
        &soc_stmp3700_apbh_devsel_ch1,
        &soc_stmp3700_apbh_devsel_ch2,
        &soc_stmp3700_apbh_devsel_ch3,
        &soc_stmp3700_apbh_devsel_ch4,
        &soc_stmp3700_apbh_devsel_ch5,
        &soc_stmp3700_apbh_devsel_ch6,
        &soc_stmp3700_apbh_devsel_ch7,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_version =
{
    "HW_APBH_VERSION",
    0x800043f0,
    0,
    3,
    {
        &soc_stmp3700_apbh_version_major,
        &soc_stmp3700_apbh_version_minor,
        &soc_stmp3700_apbh_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_curcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch0_curcmdar =
{
    "HW_APBH_CH0_CURCMDAR",
    0x80004040,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch1_curcmdar =
{
    "HW_APBH_CH1_CURCMDAR",
    0x800040b0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch2_curcmdar =
{
    "HW_APBH_CH2_CURCMDAR",
    0x80004120,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch3_curcmdar =
{
    "HW_APBH_CH3_CURCMDAR",
    0x80004190,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch4_curcmdar =
{
    "HW_APBH_CH4_CURCMDAR",
    0x80004200,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch5_curcmdar =
{
    "HW_APBH_CH5_CURCMDAR",
    0x80004270,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch6_curcmdar =
{
    "HW_APBH_CH6_CURCMDAR",
    0x800042e0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch7_curcmdar =
{
    "HW_APBH_CH7_CURCMDAR",
    0x80004350,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch0_nxtcmdar =
{
    "HW_APBH_CH0_NXTCMDAR",
    0x80004050,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch1_nxtcmdar =
{
    "HW_APBH_CH1_NXTCMDAR",
    0x800040c0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch2_nxtcmdar =
{
    "HW_APBH_CH2_NXTCMDAR",
    0x80004130,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch3_nxtcmdar =
{
    "HW_APBH_CH3_NXTCMDAR",
    0x800041a0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch4_nxtcmdar =
{
    "HW_APBH_CH4_NXTCMDAR",
    0x80004210,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch5_nxtcmdar =
{
    "HW_APBH_CH5_NXTCMDAR",
    0x80004280,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch6_nxtcmdar =
{
    "HW_APBH_CH6_NXTCMDAR",
    0x800042f0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch7_nxtcmdar =
{
    "HW_APBH_CH7_NXTCMDAR",
    0x80004360,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_xfer_count =
{
    "XFER_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_cmdwords =
{
    "CMDWORDS",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_haltonterminate =
{
    "HALTONTERMINATE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_wait4endcmd =
{
    "WAIT4ENDCMD",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_semaphore =
{
    "SEMAPHORE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_nandwait4ready =
{
    "NANDWAIT4READY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_nandlock =
{
    "NANDLOCK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_irqoncmplt =
{
    "IRQONCMPLT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_chain =
{
    "CHAIN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_cmd_command =
{
    "COMMAND",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch0_cmd =
{
    "HW_APBH_CH0_CMD",
    0x80004060,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch1_cmd =
{
    "HW_APBH_CH1_CMD",
    0x800040d0,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch2_cmd =
{
    "HW_APBH_CH2_CMD",
    0x80004140,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch3_cmd =
{
    "HW_APBH_CH3_CMD",
    0x800041b0,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch4_cmd =
{
    "HW_APBH_CH4_CMD",
    0x80004220,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch5_cmd =
{
    "HW_APBH_CH5_CMD",
    0x80004290,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch6_cmd =
{
    "HW_APBH_CH6_CMD",
    0x80004300,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch7_cmd =
{
    "HW_APBH_CH7_CMD",
    0x80004370,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_cmd_chain,
        &soc_stmp3700_apbh_chn_cmd_cmdwords,
        &soc_stmp3700_apbh_chn_cmd_command,
        &soc_stmp3700_apbh_chn_cmd_haltonterminate,
        &soc_stmp3700_apbh_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbh_chn_cmd_nandlock,
        &soc_stmp3700_apbh_chn_cmd_nandwait4ready,
        &soc_stmp3700_apbh_chn_cmd_semaphore,
        &soc_stmp3700_apbh_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbh_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_bar_address =
{
    "ADDRESS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch0_bar =
{
    "HW_APBH_CH0_BAR",
    0x80004070,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch1_bar =
{
    "HW_APBH_CH1_BAR",
    0x800040e0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch2_bar =
{
    "HW_APBH_CH2_BAR",
    0x80004150,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch3_bar =
{
    "HW_APBH_CH3_BAR",
    0x800041c0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch4_bar =
{
    "HW_APBH_CH4_BAR",
    0x80004230,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch5_bar =
{
    "HW_APBH_CH5_BAR",
    0x800042a0,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch6_bar =
{
    "HW_APBH_CH6_BAR",
    0x80004310,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch7_bar =
{
    "HW_APBH_CH7_BAR",
    0x80004380,
    0,
    1,
    {
        &soc_stmp3700_apbh_chn_bar_address,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_sema_phore =
{
    "PHORE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_sema_increment_sema =
{
    "INCREMENT_SEMA",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch0_sema =
{
    "HW_APBH_CH0_SEMA",
    0x80004080,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch1_sema =
{
    "HW_APBH_CH1_SEMA",
    0x800040f0,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch2_sema =
{
    "HW_APBH_CH2_SEMA",
    0x80004160,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch3_sema =
{
    "HW_APBH_CH3_SEMA",
    0x800041d0,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch4_sema =
{
    "HW_APBH_CH4_SEMA",
    0x80004240,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch5_sema =
{
    "HW_APBH_CH5_SEMA",
    0x800042b0,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch6_sema =
{
    "HW_APBH_CH6_SEMA",
    0x80004320,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch7_sema =
{
    "HW_APBH_CH7_SEMA",
    0x80004390,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_sema_increment_sema,
        &soc_stmp3700_apbh_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_req =
{
    "REQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_burst =
{
    "BURST",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_kick =
{
    "KICK",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_end =
{
    "END",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid =
{
    "NEXTCMDADDRVALID",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_rd_fifo_empty =
{
    "RD_FIFO_EMPTY",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_rd_fifo_full =
{
    "RD_FIFO_FULL",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_wr_fifo_empty =
{
    "WR_FIFO_EMPTY",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_wr_fifo_full =
{
    "WR_FIFO_FULL",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug1_statemachine =
{
    "STATEMACHINE",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch0_debug1 =
{
    "HW_APBH_CH0_DEBUG1",
    0x80004090,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch1_debug1 =
{
    "HW_APBH_CH1_DEBUG1",
    0x80004100,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch2_debug1 =
{
    "HW_APBH_CH2_DEBUG1",
    0x80004170,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch3_debug1 =
{
    "HW_APBH_CH3_DEBUG1",
    0x800041e0,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch4_debug1 =
{
    "HW_APBH_CH4_DEBUG1",
    0x80004250,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch5_debug1 =
{
    "HW_APBH_CH5_DEBUG1",
    0x800042c0,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch6_debug1 =
{
    "HW_APBH_CH6_DEBUG1",
    0x80004330,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch7_debug1 =
{
    "HW_APBH_CH7_DEBUG1",
    0x800043a0,
    0,
    10,
    {
        &soc_stmp3700_apbh_chn_debug1_burst,
        &soc_stmp3700_apbh_chn_debug1_end,
        &soc_stmp3700_apbh_chn_debug1_kick,
        &soc_stmp3700_apbh_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbh_chn_debug1_req,
        &soc_stmp3700_apbh_chn_debug1_statemachine,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbh_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug2_apb_bytes =
{
    "APB_BYTES",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbh_chn_debug2_ahb_bytes =
{
    "AHB_BYTES",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch0_debug2 =
{
    "HW_APBH_CH0_DEBUG2",
    0x800040a0,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch1_debug2 =
{
    "HW_APBH_CH1_DEBUG2",
    0x80004110,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch2_debug2 =
{
    "HW_APBH_CH2_DEBUG2",
    0x80004180,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch3_debug2 =
{
    "HW_APBH_CH3_DEBUG2",
    0x800041f0,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch4_debug2 =
{
    "HW_APBH_CH4_DEBUG2",
    0x80004260,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch5_debug2 =
{
    "HW_APBH_CH5_DEBUG2",
    0x800042d0,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch6_debug2 =
{
    "HW_APBH_CH6_DEBUG2",
    0x80004340,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbh_ch7_debug2 =
{
    "HW_APBH_CH7_DEBUG2",
    0x800043b0,
    0,
    2,
    {
        &soc_stmp3700_apbh_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbh_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl0_reset_channel =
{
    "RESET_CHANNEL",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl0_freeze_channel =
{
    "FREEZE_CHANNEL",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ctrl0 =
{
    "HW_APBX_CTRL0",
    0x80024000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_apbx_ctrl0_clkgate,
        &soc_stmp3700_apbx_ctrl0_freeze_channel,
        &soc_stmp3700_apbx_ctrl0_reset_channel,
        &soc_stmp3700_apbx_ctrl0_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch7_ahb_error_irq =
{
    "CH7_AHB_ERROR_IRQ",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch6_ahb_error_irq =
{
    "CH6_AHB_ERROR_IRQ",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch5_ahb_error_irq =
{
    "CH5_AHB_ERROR_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch4_ahb_error_irq =
{
    "CH4_AHB_ERROR_IRQ",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch3_ahb_error_irq =
{
    "CH3_AHB_ERROR_IRQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch2_ahb_error_irq =
{
    "CH2_AHB_ERROR_IRQ",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch1_ahb_error_irq =
{
    "CH1_AHB_ERROR_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch0_ahb_error_irq =
{
    "CH0_AHB_ERROR_IRQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch7_cmdcmplt_irq_en =
{
    "CH7_CMDCMPLT_IRQ_EN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch6_cmdcmplt_irq_en =
{
    "CH6_CMDCMPLT_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch5_cmdcmplt_irq_en =
{
    "CH5_CMDCMPLT_IRQ_EN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch4_cmdcmplt_irq_en =
{
    "CH4_CMDCMPLT_IRQ_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch3_cmdcmplt_irq_en =
{
    "CH3_CMDCMPLT_IRQ_EN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch2_cmdcmplt_irq_en =
{
    "CH2_CMDCMPLT_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch1_cmdcmplt_irq_en =
{
    "CH1_CMDCMPLT_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch0_cmdcmplt_irq_en =
{
    "CH0_CMDCMPLT_IRQ_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch7_cmdcmplt_irq =
{
    "CH7_CMDCMPLT_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch6_cmdcmplt_irq =
{
    "CH6_CMDCMPLT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch5_cmdcmplt_irq =
{
    "CH5_CMDCMPLT_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch4_cmdcmplt_irq =
{
    "CH4_CMDCMPLT_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch3_cmdcmplt_irq =
{
    "CH3_CMDCMPLT_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch2_cmdcmplt_irq =
{
    "CH2_CMDCMPLT_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch1_cmdcmplt_irq =
{
    "CH1_CMDCMPLT_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_ctrl1_ch0_cmdcmplt_irq =
{
    "CH0_CMDCMPLT_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ctrl1 =
{
    "HW_APBX_CTRL1",
    0x80024010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_stmp3700_apbx_ctrl1_ch0_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch0_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch0_cmdcmplt_irq_en,
        &soc_stmp3700_apbx_ctrl1_ch1_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch1_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch1_cmdcmplt_irq_en,
        &soc_stmp3700_apbx_ctrl1_ch2_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch2_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch2_cmdcmplt_irq_en,
        &soc_stmp3700_apbx_ctrl1_ch3_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch3_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch3_cmdcmplt_irq_en,
        &soc_stmp3700_apbx_ctrl1_ch4_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch4_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch4_cmdcmplt_irq_en,
        &soc_stmp3700_apbx_ctrl1_ch5_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch5_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch5_cmdcmplt_irq_en,
        &soc_stmp3700_apbx_ctrl1_ch6_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch6_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch6_cmdcmplt_irq_en,
        &soc_stmp3700_apbx_ctrl1_ch7_ahb_error_irq,
        &soc_stmp3700_apbx_ctrl1_ch7_cmdcmplt_irq,
        &soc_stmp3700_apbx_ctrl1_ch7_cmdcmplt_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch7 =
{
    "CH7",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch6 =
{
    "CH6",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch5 =
{
    "CH5",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch4 =
{
    "CH4",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch3 =
{
    "CH3",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch2 =
{
    "CH2",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch1 =
{
    "CH1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_devsel_ch0 =
{
    "CH0",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_devsel =
{
    "HW_APBX_DEVSEL",
    0x80024020,
    0,
    8,
    {
        &soc_stmp3700_apbx_devsel_ch0,
        &soc_stmp3700_apbx_devsel_ch1,
        &soc_stmp3700_apbx_devsel_ch2,
        &soc_stmp3700_apbx_devsel_ch3,
        &soc_stmp3700_apbx_devsel_ch4,
        &soc_stmp3700_apbx_devsel_ch5,
        &soc_stmp3700_apbx_devsel_ch6,
        &soc_stmp3700_apbx_devsel_ch7,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_version =
{
    "HW_APBX_VERSION",
    0x800243f0,
    0,
    3,
    {
        &soc_stmp3700_apbx_version_major,
        &soc_stmp3700_apbx_version_minor,
        &soc_stmp3700_apbx_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_curcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch0_curcmdar =
{
    "HW_APBX_CH0_CURCMDAR",
    0x80024040,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch1_curcmdar =
{
    "HW_APBX_CH1_CURCMDAR",
    0x800240b0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch2_curcmdar =
{
    "HW_APBX_CH2_CURCMDAR",
    0x80024120,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch3_curcmdar =
{
    "HW_APBX_CH3_CURCMDAR",
    0x80024190,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch4_curcmdar =
{
    "HW_APBX_CH4_CURCMDAR",
    0x80024200,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch5_curcmdar =
{
    "HW_APBX_CH5_CURCMDAR",
    0x80024270,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch6_curcmdar =
{
    "HW_APBX_CH6_CURCMDAR",
    0x800242e0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch7_curcmdar =
{
    "HW_APBX_CH7_CURCMDAR",
    0x80024350,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_curcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr =
{
    "CMD_ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch0_nxtcmdar =
{
    "HW_APBX_CH0_NXTCMDAR",
    0x80024050,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch1_nxtcmdar =
{
    "HW_APBX_CH1_NXTCMDAR",
    0x800240c0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch2_nxtcmdar =
{
    "HW_APBX_CH2_NXTCMDAR",
    0x80024130,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch3_nxtcmdar =
{
    "HW_APBX_CH3_NXTCMDAR",
    0x800241a0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch4_nxtcmdar =
{
    "HW_APBX_CH4_NXTCMDAR",
    0x80024210,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch5_nxtcmdar =
{
    "HW_APBX_CH5_NXTCMDAR",
    0x80024280,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch6_nxtcmdar =
{
    "HW_APBX_CH6_NXTCMDAR",
    0x800242f0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch7_nxtcmdar =
{
    "HW_APBX_CH7_NXTCMDAR",
    0x80024360,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_nxtcmdar_cmd_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_cmd_xfer_count =
{
    "XFER_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_cmd_cmdwords =
{
    "CMDWORDS",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_cmd_wait4endcmd =
{
    "WAIT4ENDCMD",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_cmd_semaphore =
{
    "SEMAPHORE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_cmd_irqoncmplt =
{
    "IRQONCMPLT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_cmd_chain =
{
    "CHAIN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_cmd_command =
{
    "COMMAND",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch0_cmd =
{
    "HW_APBX_CH0_CMD",
    0x80024060,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch1_cmd =
{
    "HW_APBX_CH1_CMD",
    0x800240d0,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch2_cmd =
{
    "HW_APBX_CH2_CMD",
    0x80024140,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch3_cmd =
{
    "HW_APBX_CH3_CMD",
    0x800241b0,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch4_cmd =
{
    "HW_APBX_CH4_CMD",
    0x80024220,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch5_cmd =
{
    "HW_APBX_CH5_CMD",
    0x80024290,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch6_cmd =
{
    "HW_APBX_CH6_CMD",
    0x80024300,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch7_cmd =
{
    "HW_APBX_CH7_CMD",
    0x80024370,
    0,
    7,
    {
        &soc_stmp3700_apbx_chn_cmd_chain,
        &soc_stmp3700_apbx_chn_cmd_cmdwords,
        &soc_stmp3700_apbx_chn_cmd_command,
        &soc_stmp3700_apbx_chn_cmd_irqoncmplt,
        &soc_stmp3700_apbx_chn_cmd_semaphore,
        &soc_stmp3700_apbx_chn_cmd_wait4endcmd,
        &soc_stmp3700_apbx_chn_cmd_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_bar_address =
{
    "ADDRESS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch0_bar =
{
    "HW_APBX_CH0_BAR",
    0x80024070,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch1_bar =
{
    "HW_APBX_CH1_BAR",
    0x800240e0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch2_bar =
{
    "HW_APBX_CH2_BAR",
    0x80024150,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch3_bar =
{
    "HW_APBX_CH3_BAR",
    0x800241c0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch4_bar =
{
    "HW_APBX_CH4_BAR",
    0x80024230,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch5_bar =
{
    "HW_APBX_CH5_BAR",
    0x800242a0,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch6_bar =
{
    "HW_APBX_CH6_BAR",
    0x80024310,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch7_bar =
{
    "HW_APBX_CH7_BAR",
    0x80024380,
    0,
    1,
    {
        &soc_stmp3700_apbx_chn_bar_address,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_sema_phore =
{
    "PHORE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_sema_increment_sema =
{
    "INCREMENT_SEMA",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch0_sema =
{
    "HW_APBX_CH0_SEMA",
    0x80024080,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch1_sema =
{
    "HW_APBX_CH1_SEMA",
    0x800240f0,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch2_sema =
{
    "HW_APBX_CH2_SEMA",
    0x80024160,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch3_sema =
{
    "HW_APBX_CH3_SEMA",
    0x800241d0,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch4_sema =
{
    "HW_APBX_CH4_SEMA",
    0x80024240,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch5_sema =
{
    "HW_APBX_CH5_SEMA",
    0x800242b0,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch6_sema =
{
    "HW_APBX_CH6_SEMA",
    0x80024320,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch7_sema =
{
    "HW_APBX_CH7_SEMA",
    0x80024390,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_sema_increment_sema,
        &soc_stmp3700_apbx_chn_sema_phore,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_req =
{
    "REQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_burst =
{
    "BURST",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_kick =
{
    "KICK",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_end =
{
    "END",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid =
{
    "NEXTCMDADDRVALID",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_rd_fifo_empty =
{
    "RD_FIFO_EMPTY",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_rd_fifo_full =
{
    "RD_FIFO_FULL",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_wr_fifo_empty =
{
    "WR_FIFO_EMPTY",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_wr_fifo_full =
{
    "WR_FIFO_FULL",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug1_statemachine =
{
    "STATEMACHINE",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch0_debug1 =
{
    "HW_APBX_CH0_DEBUG1",
    0x80024090,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch1_debug1 =
{
    "HW_APBX_CH1_DEBUG1",
    0x80024100,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch2_debug1 =
{
    "HW_APBX_CH2_DEBUG1",
    0x80024170,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch3_debug1 =
{
    "HW_APBX_CH3_DEBUG1",
    0x800241e0,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch4_debug1 =
{
    "HW_APBX_CH4_DEBUG1",
    0x80024250,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch5_debug1 =
{
    "HW_APBX_CH5_DEBUG1",
    0x800242c0,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch6_debug1 =
{
    "HW_APBX_CH6_DEBUG1",
    0x80024330,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch7_debug1 =
{
    "HW_APBX_CH7_DEBUG1",
    0x800243a0,
    0,
    10,
    {
        &soc_stmp3700_apbx_chn_debug1_burst,
        &soc_stmp3700_apbx_chn_debug1_end,
        &soc_stmp3700_apbx_chn_debug1_kick,
        &soc_stmp3700_apbx_chn_debug1_nextcmdaddrvalid,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_rd_fifo_full,
        &soc_stmp3700_apbx_chn_debug1_req,
        &soc_stmp3700_apbx_chn_debug1_statemachine,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_empty,
        &soc_stmp3700_apbx_chn_debug1_wr_fifo_full,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug2_apb_bytes =
{
    "APB_BYTES",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_apbx_chn_debug2_ahb_bytes =
{
    "AHB_BYTES",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch0_debug2 =
{
    "HW_APBX_CH0_DEBUG2",
    0x800240a0,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch1_debug2 =
{
    "HW_APBX_CH1_DEBUG2",
    0x80024110,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch2_debug2 =
{
    "HW_APBX_CH2_DEBUG2",
    0x80024180,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch3_debug2 =
{
    "HW_APBX_CH3_DEBUG2",
    0x800241f0,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch4_debug2 =
{
    "HW_APBX_CH4_DEBUG2",
    0x80024260,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch5_debug2 =
{
    "HW_APBX_CH5_DEBUG2",
    0x800242d0,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch6_debug2 =
{
    "HW_APBX_CH6_DEBUG2",
    0x80024340,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_apbx_ch7_debug2 =
{
    "HW_APBX_CH7_DEBUG2",
    0x800243b0,
    0,
    2,
    {
        &soc_stmp3700_apbx_chn_debug2_ahb_bytes,
        &soc_stmp3700_apbx_chn_debug2_apb_bytes,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_lr_swap =
{
    "LR_SWAP",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_edge_sync =
{
    "EDGE_SYNC",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_invert_1bit =
{
    "INVERT_1BIT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_offset_enable =
{
    "OFFSET_ENABLE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_hpf_enable =
{
    "HPF_ENABLE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_word_length =
{
    "WORD_LENGTH",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_loopback =
{
    "LOOPBACK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_ctrl =
{
    "HW_AUDIOIN_CTRL",
    0x8004c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_stmp3700_audioin_ctrl_clkgate,
        &soc_stmp3700_audioin_ctrl_dmawait_count,
        &soc_stmp3700_audioin_ctrl_edge_sync,
        &soc_stmp3700_audioin_ctrl_fifo_error_irq_en,
        &soc_stmp3700_audioin_ctrl_fifo_overflow_irq,
        &soc_stmp3700_audioin_ctrl_fifo_underflow_irq,
        &soc_stmp3700_audioin_ctrl_hpf_enable,
        &soc_stmp3700_audioin_ctrl_invert_1bit,
        &soc_stmp3700_audioin_ctrl_loopback,
        &soc_stmp3700_audioin_ctrl_lr_swap,
        &soc_stmp3700_audioin_ctrl_offset_enable,
        &soc_stmp3700_audioin_ctrl_run,
        &soc_stmp3700_audioin_ctrl_sftrst,
        &soc_stmp3700_audioin_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_stat_adc_present =
{
    "ADC_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_stat =
{
    "HW_AUDIOIN_STAT",
    0x8004c010,
    0,
    1,
    {
        &soc_stmp3700_audioin_stat_adc_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcsrr_osr =
{
    "OSR",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcsrr_basemult =
{
    "BASEMULT",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcsrr_src_hold =
{
    "SRC_HOLD",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcsrr_src_int =
{
    "SRC_INT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcsrr_src_frac =
{
    "SRC_FRAC",
    0, 12
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_adcsrr =
{
    "HW_AUDIOIN_ADCSRR",
    0x8004c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_audioin_adcsrr_basemult,
        &soc_stmp3700_audioin_adcsrr_osr,
        &soc_stmp3700_audioin_adcsrr_src_frac,
        &soc_stmp3700_audioin_adcsrr_src_hold,
        &soc_stmp3700_audioin_adcsrr_src_int,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvolume_volume_update_left =
{
    "VOLUME_UPDATE_LEFT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvolume_en_zcd =
{
    "EN_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvolume_volume_left =
{
    "VOLUME_LEFT",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvolume_volume_update_right =
{
    "VOLUME_UPDATE_RIGHT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvolume_volume_right =
{
    "VOLUME_RIGHT",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_adcvolume =
{
    "HW_AUDIOIN_ADCVOLUME",
    0x8004c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_audioin_adcvolume_en_zcd,
        &soc_stmp3700_audioin_adcvolume_volume_left,
        &soc_stmp3700_audioin_adcvolume_volume_right,
        &soc_stmp3700_audioin_adcvolume_volume_update_left,
        &soc_stmp3700_audioin_adcvolume_volume_update_right,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcdebug_enable_adcdma =
{
    "ENABLE_ADCDMA",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcdebug_adc_dma_req_hand_shake_clk_cross =
{
    "ADC_DMA_REQ_HAND_SHAKE_CLK_CROSS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcdebug_set_interrupt3_hand_shake =
{
    "SET_INTERRUPT3_HAND_SHAKE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcdebug_dma_preq =
{
    "DMA_PREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcdebug_fifo_status =
{
    "FIFO_STATUS",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_adcdebug =
{
    "HW_AUDIOIN_ADCDEBUG",
    0x8004c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_audioin_adcdebug_adc_dma_req_hand_shake_clk_cross,
        &soc_stmp3700_audioin_adcdebug_dma_preq,
        &soc_stmp3700_audioin_adcdebug_enable_adcdma,
        &soc_stmp3700_audioin_adcdebug_fifo_status,
        &soc_stmp3700_audioin_adcdebug_set_interrupt3_hand_shake,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvol_volume_update_pending =
{
    "VOLUME_UPDATE_PENDING",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvol_en_adc_zcd =
{
    "EN_ADC_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvol_mute =
{
    "MUTE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvol_select_left =
{
    "SELECT_LEFT",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvol_gain_left =
{
    "GAIN_LEFT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvol_select_right =
{
    "SELECT_RIGHT",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_adcvol_gain_right =
{
    "GAIN_RIGHT",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_adcvol =
{
    "HW_AUDIOIN_ADCVOL",
    0x8004c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_audioin_adcvol_en_adc_zcd,
        &soc_stmp3700_audioin_adcvol_gain_left,
        &soc_stmp3700_audioin_adcvol_gain_right,
        &soc_stmp3700_audioin_adcvol_mute,
        &soc_stmp3700_audioin_adcvol_select_left,
        &soc_stmp3700_audioin_adcvol_select_right,
        &soc_stmp3700_audioin_adcvol_volume_update_pending,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_micline_divide_line1 =
{
    "DIVIDE_LINE1",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_micline_divide_line2 =
{
    "DIVIDE_LINE2",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_micline_mic_select =
{
    "MIC_SELECT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_micline_mic_resistor =
{
    "MIC_RESISTOR",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_micline_mic_bias =
{
    "MIC_BIAS",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_micline_mic_chopclk =
{
    "MIC_CHOPCLK",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_micline_mic_gain =
{
    "MIC_GAIN",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_micline =
{
    "HW_AUDIOIN_MICLINE",
    0x8004c060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_audioin_micline_divide_line1,
        &soc_stmp3700_audioin_micline_divide_line2,
        &soc_stmp3700_audioin_micline_mic_bias,
        &soc_stmp3700_audioin_micline_mic_chopclk,
        &soc_stmp3700_audioin_micline_mic_gain,
        &soc_stmp3700_audioin_micline_mic_resistor,
        &soc_stmp3700_audioin_micline_mic_select,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_anaclkctrl_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_anaclkctrl_dither_off =
{
    "DITHER_OFF",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_anaclkctrl_slow_dither =
{
    "SLOW_DITHER",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_anaclkctrl_invert_adcclk =
{
    "INVERT_ADCCLK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_anaclkctrl_adcdiv =
{
    "ADCDIV",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_anaclkctrl =
{
    "HW_AUDIOIN_ANACLKCTRL",
    0x8004c070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_audioin_anaclkctrl_adcdiv,
        &soc_stmp3700_audioin_anaclkctrl_clkgate,
        &soc_stmp3700_audioin_anaclkctrl_dither_off,
        &soc_stmp3700_audioin_anaclkctrl_invert_adcclk,
        &soc_stmp3700_audioin_anaclkctrl_slow_dither,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_data_high =
{
    "HIGH",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioin_data_low =
{
    "LOW",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_audioin_data =
{
    "HW_AUDIOIN_DATA",
    0x8004c080,
    0,
    2,
    {
        &soc_stmp3700_audioin_data_high,
        &soc_stmp3700_audioin_data_low,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_lr_swap =
{
    "LR_SWAP",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_edge_sync =
{
    "EDGE_SYNC",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_invert_1bit =
{
    "INVERT_1BIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_ss3d_effect =
{
    "SS3D_EFFECT",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_word_length =
{
    "WORD_LENGTH",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_dac_zero_enable =
{
    "DAC_ZERO_ENABLE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_loopback =
{
    "LOOPBACK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_ctrl =
{
    "HW_AUDIOOUT_CTRL",
    0x80048000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_stmp3700_audioout_ctrl_clkgate,
        &soc_stmp3700_audioout_ctrl_dac_zero_enable,
        &soc_stmp3700_audioout_ctrl_dmawait_count,
        &soc_stmp3700_audioout_ctrl_edge_sync,
        &soc_stmp3700_audioout_ctrl_fifo_error_irq_en,
        &soc_stmp3700_audioout_ctrl_fifo_overflow_irq,
        &soc_stmp3700_audioout_ctrl_fifo_underflow_irq,
        &soc_stmp3700_audioout_ctrl_invert_1bit,
        &soc_stmp3700_audioout_ctrl_loopback,
        &soc_stmp3700_audioout_ctrl_lr_swap,
        &soc_stmp3700_audioout_ctrl_run,
        &soc_stmp3700_audioout_ctrl_sftrst,
        &soc_stmp3700_audioout_ctrl_ss3d_effect,
        &soc_stmp3700_audioout_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_stat_dac_present =
{
    "DAC_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_stat =
{
    "HW_AUDIOOUT_STAT",
    0x80048010,
    0,
    1,
    {
        &soc_stmp3700_audioout_stat_dac_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacsrr_osr =
{
    "OSR",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacsrr_basemult =
{
    "BASEMULT",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacsrr_src_hold =
{
    "SRC_HOLD",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacsrr_src_int =
{
    "SRC_INT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacsrr_src_frac =
{
    "SRC_FRAC",
    0, 12
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_dacsrr =
{
    "HW_AUDIOOUT_DACSRR",
    0x80048020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_audioout_dacsrr_basemult,
        &soc_stmp3700_audioout_dacsrr_osr,
        &soc_stmp3700_audioout_dacsrr_src_frac,
        &soc_stmp3700_audioout_dacsrr_src_hold,
        &soc_stmp3700_audioout_dacsrr_src_int,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacvolume_volume_update_left =
{
    "VOLUME_UPDATE_LEFT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacvolume_en_zcd =
{
    "EN_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacvolume_mute_left =
{
    "MUTE_LEFT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacvolume_volume_left =
{
    "VOLUME_LEFT",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacvolume_volume_update_right =
{
    "VOLUME_UPDATE_RIGHT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacvolume_mute_right =
{
    "MUTE_RIGHT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacvolume_volume_right =
{
    "VOLUME_RIGHT",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_dacvolume =
{
    "HW_AUDIOOUT_DACVOLUME",
    0x80048030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_audioout_dacvolume_en_zcd,
        &soc_stmp3700_audioout_dacvolume_mute_left,
        &soc_stmp3700_audioout_dacvolume_mute_right,
        &soc_stmp3700_audioout_dacvolume_volume_left,
        &soc_stmp3700_audioout_dacvolume_volume_right,
        &soc_stmp3700_audioout_dacvolume_volume_update_left,
        &soc_stmp3700_audioout_dacvolume_volume_update_right,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_enable_dacdma =
{
    "ENABLE_DACDMA",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_ram_ss =
{
    "RAM_SS",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_set_interrupt1_clk_cross =
{
    "SET_INTERRUPT1_CLK_CROSS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_set_interrupt0_clk_cross =
{
    "SET_INTERRUPT0_CLK_CROSS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_set_interrupt1_hand_shake =
{
    "SET_INTERRUPT1_HAND_SHAKE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_set_interrupt0_hand_shake =
{
    "SET_INTERRUPT0_HAND_SHAKE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_dma_preq =
{
    "DMA_PREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_dacdebug_fifo_status =
{
    "FIFO_STATUS",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_dacdebug =
{
    "HW_AUDIOOUT_DACDEBUG",
    0x80048040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_audioout_dacdebug_dma_preq,
        &soc_stmp3700_audioout_dacdebug_enable_dacdma,
        &soc_stmp3700_audioout_dacdebug_fifo_status,
        &soc_stmp3700_audioout_dacdebug_ram_ss,
        &soc_stmp3700_audioout_dacdebug_set_interrupt0_clk_cross,
        &soc_stmp3700_audioout_dacdebug_set_interrupt0_hand_shake,
        &soc_stmp3700_audioout_dacdebug_set_interrupt1_clk_cross,
        &soc_stmp3700_audioout_dacdebug_set_interrupt1_hand_shake,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_hpvol_volume_update_pending =
{
    "VOLUME_UPDATE_PENDING",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_hpvol_en_mstr_zcd =
{
    "EN_MSTR_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_hpvol_mute =
{
    "MUTE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_hpvol_select =
{
    "SELECT",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_hpvol_vol_left =
{
    "VOL_LEFT",
    8, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_hpvol_vol_right =
{
    "VOL_RIGHT",
    0, 6
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_hpvol =
{
    "HW_AUDIOOUT_HPVOL",
    0x80048050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_audioout_hpvol_en_mstr_zcd,
        &soc_stmp3700_audioout_hpvol_mute,
        &soc_stmp3700_audioout_hpvol_select,
        &soc_stmp3700_audioout_hpvol_vol_left,
        &soc_stmp3700_audioout_hpvol_vol_right,
        &soc_stmp3700_audioout_hpvol_volume_update_pending,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_reserved =
{
    "HW_AUDIOOUT_RESERVED",
    0x80048060,
    0,
    0,
    {}
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_pwrdn_lineout =
{
    "LINEOUT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_pwrdn_selfbias =
{
    "SELFBIAS",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_pwrdn_right_adc =
{
    "RIGHT_ADC",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_pwrdn_dac =
{
    "DAC",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_pwrdn_adc =
{
    "ADC",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_pwrdn_capless =
{
    "CAPLESS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_pwrdn_headphone =
{
    "HEADPHONE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_pwrdn =
{
    "HW_AUDIOOUT_PWRDN",
    0x80048070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_audioout_pwrdn_adc,
        &soc_stmp3700_audioout_pwrdn_capless,
        &soc_stmp3700_audioout_pwrdn_dac,
        &soc_stmp3700_audioout_pwrdn_headphone,
        &soc_stmp3700_audioout_pwrdn_lineout,
        &soc_stmp3700_audioout_pwrdn_right_adc,
        &soc_stmp3700_audioout_pwrdn_selfbias,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_fastsettling =
{
    "FASTSETTLING",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_raise_ref =
{
    "RAISE_REF",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_xtal_bgr_bias =
{
    "XTAL_BGR_BIAS",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_vbg_adj =
{
    "VBG_ADJ",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_low_pwr =
{
    "LOW_PWR",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_lw_ref =
{
    "LW_REF",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_bias_ctrl =
{
    "BIAS_CTRL",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_vddxtal_to_vddd =
{
    "VDDXTAL_TO_VDDD",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_adj_adc =
{
    "ADJ_ADC",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_adj_vag =
{
    "ADJ_VAG",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_adc_refval =
{
    "ADC_REFVAL",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_vag_val =
{
    "VAG_VAL",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_refctrl_dac_adj =
{
    "DAC_ADJ",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_refctrl =
{
    "HW_AUDIOOUT_REFCTRL",
    0x80048080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_stmp3700_audioout_refctrl_adc_refval,
        &soc_stmp3700_audioout_refctrl_adj_adc,
        &soc_stmp3700_audioout_refctrl_adj_vag,
        &soc_stmp3700_audioout_refctrl_bias_ctrl,
        &soc_stmp3700_audioout_refctrl_dac_adj,
        &soc_stmp3700_audioout_refctrl_fastsettling,
        &soc_stmp3700_audioout_refctrl_low_pwr,
        &soc_stmp3700_audioout_refctrl_lw_ref,
        &soc_stmp3700_audioout_refctrl_raise_ref,
        &soc_stmp3700_audioout_refctrl_vag_val,
        &soc_stmp3700_audioout_refctrl_vbg_adj,
        &soc_stmp3700_audioout_refctrl_vddxtal_to_vddd,
        &soc_stmp3700_audioout_refctrl_xtal_bgr_bias,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_short_cm_sts =
{
    "SHORT_CM_STS",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_short_lr_sts =
{
    "SHORT_LR_STS",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_shortmode_cm =
{
    "SHORTMODE_CM",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_shortmode_lr =
{
    "SHORTMODE_LR",
    17, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_short_lvladjl =
{
    "SHORT_LVLADJL",
    12, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_short_lvladjr =
{
    "SHORT_LVLADJR",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_hp_hold_gnd =
{
    "HP_HOLD_GND",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anactrl_hp_classab =
{
    "HP_CLASSAB",
    4, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_anactrl =
{
    "HW_AUDIOOUT_ANACTRL",
    0x80048090,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_audioout_anactrl_hp_classab,
        &soc_stmp3700_audioout_anactrl_hp_hold_gnd,
        &soc_stmp3700_audioout_anactrl_short_cm_sts,
        &soc_stmp3700_audioout_anactrl_short_lr_sts,
        &soc_stmp3700_audioout_anactrl_short_lvladjl,
        &soc_stmp3700_audioout_anactrl_short_lvladjr,
        &soc_stmp3700_audioout_anactrl_shortmode_cm,
        &soc_stmp3700_audioout_anactrl_shortmode_lr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_hp_antipop =
{
    "HP_ANTIPOP",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_tm_adcin_tohp =
{
    "TM_ADCIN_TOHP",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_tm_lineout =
{
    "TM_LINEOUT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_tm_hpcommon =
{
    "TM_HPCOMMON",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_hp_i1_adj =
{
    "HP_I1_ADJ",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_hp_iall_adj =
{
    "HP_IALL_ADJ",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_vag_classa =
{
    "VAG_CLASSA",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_vag_double_i =
{
    "VAG_DOUBLE_I",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_dac_classa =
{
    "DAC_CLASSA",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_dac_double_i =
{
    "DAC_DOUBLE_I",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_test_dac_dis_rtz =
{
    "DAC_DIS_RTZ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_test =
{
    "HW_AUDIOOUT_TEST",
    0x800480a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_stmp3700_audioout_test_dac_classa,
        &soc_stmp3700_audioout_test_dac_dis_rtz,
        &soc_stmp3700_audioout_test_dac_double_i,
        &soc_stmp3700_audioout_test_hp_antipop,
        &soc_stmp3700_audioout_test_hp_i1_adj,
        &soc_stmp3700_audioout_test_hp_iall_adj,
        &soc_stmp3700_audioout_test_tm_adcin_tohp,
        &soc_stmp3700_audioout_test_tm_hpcommon,
        &soc_stmp3700_audioout_test_tm_lineout,
        &soc_stmp3700_audioout_test_vag_classa,
        &soc_stmp3700_audioout_test_vag_double_i,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_bistctrl_fail =
{
    "FAIL",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_bistctrl_pass =
{
    "PASS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_bistctrl_done =
{
    "DONE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_bistctrl_start =
{
    "START",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_bistctrl =
{
    "HW_AUDIOOUT_BISTCTRL",
    0x800480b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_audioout_bistctrl_done,
        &soc_stmp3700_audioout_bistctrl_fail,
        &soc_stmp3700_audioout_bistctrl_pass,
        &soc_stmp3700_audioout_bistctrl_start,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_biststat0_data =
{
    "DATA",
    0, 23
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_biststat0 =
{
    "HW_AUDIOOUT_BISTSTAT0",
    0x800480c0,
    0,
    1,
    {
        &soc_stmp3700_audioout_biststat0_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_biststat1_state =
{
    "STATE",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_biststat1_addr =
{
    "ADDR",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_biststat1 =
{
    "HW_AUDIOOUT_BISTSTAT1",
    0x800480d0,
    0,
    2,
    {
        &soc_stmp3700_audioout_biststat1_addr,
        &soc_stmp3700_audioout_biststat1_state,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anaclkctrl_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anaclkctrl_invert_dacclk =
{
    "INVERT_DACCLK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_anaclkctrl_dacdiv =
{
    "DACDIV",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_anaclkctrl =
{
    "HW_AUDIOOUT_ANACLKCTRL",
    0x800480e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_stmp3700_audioout_anaclkctrl_clkgate,
        &soc_stmp3700_audioout_anaclkctrl_dacdiv,
        &soc_stmp3700_audioout_anaclkctrl_invert_dacclk,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_data_high =
{
    "HIGH",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_data_low =
{
    "LOW",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_data =
{
    "HW_AUDIOOUT_DATA",
    0x800480f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_audioout_data_high,
        &soc_stmp3700_audioout_data_low,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_volume_update_pending =
{
    "VOLUME_UPDATE_PENDING",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_en_lineout_zcd =
{
    "EN_LINEOUT_ZCD",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_mute =
{
    "MUTE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_vag_ctrl =
{
    "VAG_CTRL",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_out_current =
{
    "OUT_CURRENT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_charge_cap =
{
    "CHARGE_CAP",
    13, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_volume_left =
{
    "VOLUME_LEFT",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_lineoutctrl_volume_right =
{
    "VOLUME_RIGHT",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_lineoutctrl =
{
    "HW_AUDIOOUT_LINEOUTCTRL",
    0x80048100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_audioout_lineoutctrl_charge_cap,
        &soc_stmp3700_audioout_lineoutctrl_en_lineout_zcd,
        &soc_stmp3700_audioout_lineoutctrl_mute,
        &soc_stmp3700_audioout_lineoutctrl_out_current,
        &soc_stmp3700_audioout_lineoutctrl_vag_ctrl,
        &soc_stmp3700_audioout_lineoutctrl_volume_left,
        &soc_stmp3700_audioout_lineoutctrl_volume_right,
        &soc_stmp3700_audioout_lineoutctrl_volume_update_pending,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_audioout_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_audioout_version =
{
    "HW_AUDIOOUT_VERSION",
    0x80048200,
    0,
    3,
    {
        &soc_stmp3700_audioout_version_major,
        &soc_stmp3700_audioout_version_minor,
        &soc_stmp3700_audioout_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl0_lfr_sel =
{
    "LFR_SEL",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl0_cp_sel =
{
    "CP_SEL",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl0_div_sel =
{
    "DIV_SEL",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl0_en_usb_clks =
{
    "EN_USB_CLKS",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl0_power =
{
    "POWER",
    16, 16
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_pllctrl0 =
{
    "HW_CLKCTRL_PLLCTRL0",
    0x80040000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_clkctrl_pllctrl0_cp_sel,
        &soc_stmp3700_clkctrl_pllctrl0_div_sel,
        &soc_stmp3700_clkctrl_pllctrl0_en_usb_clks,
        &soc_stmp3700_clkctrl_pllctrl0_lfr_sel,
        &soc_stmp3700_clkctrl_pllctrl0_power,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl1_lock =
{
    "LOCK",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl1_force_lock =
{
    "FORCE_LOCK",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pllctrl1_lock_count =
{
    "LOCK_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_pllctrl1 =
{
    "HW_CLKCTRL_PLLCTRL1",
    0x80040010,
    0,
    3,
    {
        &soc_stmp3700_clkctrl_pllctrl1_force_lock,
        &soc_stmp3700_clkctrl_pllctrl1_lock,
        &soc_stmp3700_clkctrl_pllctrl1_lock_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_cpu_busy_ref_xtal =
{
    "BUSY_REF_XTAL",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_cpu_busy_ref_cpu =
{
    "BUSY_REF_CPU",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_cpu_div_xtal_frac_en =
{
    "DIV_XTAL_FRAC_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_cpu_div_xtal =
{
    "DIV_XTAL",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_cpu_interrupt_wait =
{
    "INTERRUPT_WAIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_cpu_div_cpu_frac_en =
{
    "DIV_CPU_FRAC_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_cpu_div_cpu =
{
    "DIV_CPU",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_cpu =
{
    "HW_CLKCTRL_CPU",
    0x80040020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_clkctrl_cpu_busy_ref_cpu,
        &soc_stmp3700_clkctrl_cpu_busy_ref_xtal,
        &soc_stmp3700_clkctrl_cpu_div_cpu,
        &soc_stmp3700_clkctrl_cpu_div_cpu_frac_en,
        &soc_stmp3700_clkctrl_cpu_div_xtal,
        &soc_stmp3700_clkctrl_cpu_div_xtal_frac_en,
        &soc_stmp3700_clkctrl_cpu_interrupt_wait,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_apbhdma_as_enable =
{
    "APBHDMA_AS_ENABLE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_apbxdma_as_enable =
{
    "APBXDMA_AS_ENABLE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_traffic_jam_as_enable =
{
    "TRAFFIC_JAM_AS_ENABLE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_traffic_as_enable =
{
    "TRAFFIC_AS_ENABLE",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_cpu_data_as_enable =
{
    "CPU_DATA_AS_ENABLE",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_cpu_instr_as_enable =
{
    "CPU_INSTR_AS_ENABLE",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_auto_slow_mode =
{
    "AUTO_SLOW_MODE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_slow_div =
{
    "SLOW_DIV",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_div_frac_en =
{
    "DIV_FRAC_EN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_hbus_div =
{
    "DIV",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_hbus =
{
    "HW_CLKCTRL_HBUS",
    0x80040030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_stmp3700_clkctrl_hbus_apbhdma_as_enable,
        &soc_stmp3700_clkctrl_hbus_apbxdma_as_enable,
        &soc_stmp3700_clkctrl_hbus_auto_slow_mode,
        &soc_stmp3700_clkctrl_hbus_busy,
        &soc_stmp3700_clkctrl_hbus_cpu_data_as_enable,
        &soc_stmp3700_clkctrl_hbus_cpu_instr_as_enable,
        &soc_stmp3700_clkctrl_hbus_div,
        &soc_stmp3700_clkctrl_hbus_div_frac_en,
        &soc_stmp3700_clkctrl_hbus_slow_div,
        &soc_stmp3700_clkctrl_hbus_traffic_as_enable,
        &soc_stmp3700_clkctrl_hbus_traffic_jam_as_enable,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xbus_busy =
{
    "BUSY",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xbus_div_frac_en =
{
    "DIV_FRAC_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xbus_div =
{
    "DIV",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_xbus =
{
    "HW_CLKCTRL_XBUS",
    0x80040040,
    0,
    3,
    {
        &soc_stmp3700_clkctrl_xbus_busy,
        &soc_stmp3700_clkctrl_xbus_div,
        &soc_stmp3700_clkctrl_xbus_div_frac_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xtal_uart_clk_gate =
{
    "UART_CLK_GATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xtal_filt_clk24m_gate =
{
    "FILT_CLK24M_GATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xtal_pwm_clk24m_gate =
{
    "PWM_CLK24M_GATE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xtal_dri_clk24m_gate =
{
    "DRI_CLK24M_GATE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xtal_digctrl_clk1m_gate =
{
    "DIGCTRL_CLK1M_GATE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xtal_timrot_clk32k_gate =
{
    "TIMROT_CLK32K_GATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_xtal_div_uart =
{
    "DIV_UART",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_xtal =
{
    "HW_CLKCTRL_XTAL",
    0x80040050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_clkctrl_xtal_digctrl_clk1m_gate,
        &soc_stmp3700_clkctrl_xtal_div_uart,
        &soc_stmp3700_clkctrl_xtal_dri_clk24m_gate,
        &soc_stmp3700_clkctrl_xtal_filt_clk24m_gate,
        &soc_stmp3700_clkctrl_xtal_pwm_clk24m_gate,
        &soc_stmp3700_clkctrl_xtal_timrot_clk32k_gate,
        &soc_stmp3700_clkctrl_xtal_uart_clk_gate,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pix_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pix_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pix_div_frac_en =
{
    "DIV_FRAC_EN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_pix_div =
{
    "DIV",
    0, 14
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_pix =
{
    "HW_CLKCTRL_PIX",
    0x80040060,
    0,
    4,
    {
        &soc_stmp3700_clkctrl_pix_busy,
        &soc_stmp3700_clkctrl_pix_clkgate,
        &soc_stmp3700_clkctrl_pix_div,
        &soc_stmp3700_clkctrl_pix_div_frac_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ssp_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ssp_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ssp_div_frac_en =
{
    "DIV_FRAC_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ssp_div =
{
    "DIV",
    0, 8
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_ssp =
{
    "HW_CLKCTRL_SSP",
    0x80040070,
    0,
    4,
    {
        &soc_stmp3700_clkctrl_ssp_busy,
        &soc_stmp3700_clkctrl_ssp_clkgate,
        &soc_stmp3700_clkctrl_ssp_div,
        &soc_stmp3700_clkctrl_ssp_div_frac_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_gpmi_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_gpmi_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_gpmi_div_frac_en =
{
    "DIV_FRAC_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_gpmi_div =
{
    "DIV",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_gpmi =
{
    "HW_CLKCTRL_GPMI",
    0x80040080,
    0,
    4,
    {
        &soc_stmp3700_clkctrl_gpmi_busy,
        &soc_stmp3700_clkctrl_gpmi_clkgate,
        &soc_stmp3700_clkctrl_gpmi_div,
        &soc_stmp3700_clkctrl_gpmi_div_frac_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_spdif_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_spdif =
{
    "HW_CLKCTRL_SPDIF",
    0x80040090,
    0,
    1,
    {
        &soc_stmp3700_clkctrl_spdif_clkgate,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_emi_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_emi_busy_ref_xtal =
{
    "BUSY_REF_XTAL",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_emi_busy_ref_emi =
{
    "BUSY_REF_EMI",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_emi_busy_dcc_resync =
{
    "BUSY_DCC_RESYNC",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_emi_dcc_resync_enable =
{
    "DCC_RESYNC_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_emi_div_xtal =
{
    "DIV_XTAL",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_emi_div_emi =
{
    "DIV_EMI",
    0, 5
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_emi =
{
    "HW_CLKCTRL_EMI",
    0x800400a0,
    0,
    7,
    {
        &soc_stmp3700_clkctrl_emi_busy_dcc_resync,
        &soc_stmp3700_clkctrl_emi_busy_ref_emi,
        &soc_stmp3700_clkctrl_emi_busy_ref_xtal,
        &soc_stmp3700_clkctrl_emi_clkgate,
        &soc_stmp3700_clkctrl_emi_dcc_resync_enable,
        &soc_stmp3700_clkctrl_emi_div_emi,
        &soc_stmp3700_clkctrl_emi_div_xtal,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ir_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ir_auto_div =
{
    "AUTO_DIV",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ir_ir_busy =
{
    "IR_BUSY",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ir_irov_busy =
{
    "IROV_BUSY",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ir_irov_div =
{
    "IROV_DIV",
    16, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_ir_ir_div =
{
    "IR_DIV",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_ir =
{
    "HW_CLKCTRL_IR",
    0x800400b0,
    0,
    6,
    {
        &soc_stmp3700_clkctrl_ir_auto_div,
        &soc_stmp3700_clkctrl_ir_clkgate,
        &soc_stmp3700_clkctrl_ir_ir_busy,
        &soc_stmp3700_clkctrl_ir_ir_div,
        &soc_stmp3700_clkctrl_ir_irov_busy,
        &soc_stmp3700_clkctrl_ir_irov_div,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_saif_clkgate =
{
    "CLKGATE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_saif_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_saif_div_frac_en =
{
    "DIV_FRAC_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_saif_div =
{
    "DIV",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_saif =
{
    "HW_CLKCTRL_SAIF",
    0x800400c0,
    0,
    4,
    {
        &soc_stmp3700_clkctrl_saif_busy,
        &soc_stmp3700_clkctrl_saif_clkgate,
        &soc_stmp3700_clkctrl_saif_div,
        &soc_stmp3700_clkctrl_saif_div_frac_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_clkgateio =
{
    "CLKGATEIO",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_io_stable =
{
    "IO_STABLE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_iofrac =
{
    "IOFRAC",
    24, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_clkgatepix =
{
    "CLKGATEPIX",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_pix_stable =
{
    "PIX_STABLE",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_pixfrac =
{
    "PIXFRAC",
    16, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_clkgateemi =
{
    "CLKGATEEMI",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_emi_stable =
{
    "EMI_STABLE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_emifrac =
{
    "EMIFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_clkgatecpu =
{
    "CLKGATECPU",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_cpu_stable =
{
    "CPU_STABLE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_frac_cpufrac =
{
    "CPUFRAC",
    0, 5
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_frac =
{
    "HW_CLKCTRL_FRAC",
    0x800400d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_clkctrl_frac_clkgatecpu,
        &soc_stmp3700_clkctrl_frac_clkgateemi,
        &soc_stmp3700_clkctrl_frac_clkgateio,
        &soc_stmp3700_clkctrl_frac_clkgatepix,
        &soc_stmp3700_clkctrl_frac_cpu_stable,
        &soc_stmp3700_clkctrl_frac_cpufrac,
        &soc_stmp3700_clkctrl_frac_emi_stable,
        &soc_stmp3700_clkctrl_frac_emifrac,
        &soc_stmp3700_clkctrl_frac_io_stable,
        &soc_stmp3700_clkctrl_frac_iofrac,
        &soc_stmp3700_clkctrl_frac_pix_stable,
        &soc_stmp3700_clkctrl_frac_pixfrac,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_clkseq_bypass_cpu =
{
    "BYPASS_CPU",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_clkseq_bypass_emi =
{
    "BYPASS_EMI",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_clkseq_bypass_ssp =
{
    "BYPASS_SSP",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_clkseq_bypass_gpmi =
{
    "BYPASS_GPMI",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_clkseq_bypass_ir =
{
    "BYPASS_IR",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_clkseq_bypass_pix =
{
    "BYPASS_PIX",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_clkseq_bypass_saif =
{
    "BYPASS_SAIF",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_clkseq =
{
    "HW_CLKCTRL_CLKSEQ",
    0x800400e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_clkctrl_clkseq_bypass_cpu,
        &soc_stmp3700_clkctrl_clkseq_bypass_emi,
        &soc_stmp3700_clkctrl_clkseq_bypass_gpmi,
        &soc_stmp3700_clkctrl_clkseq_bypass_ir,
        &soc_stmp3700_clkctrl_clkseq_bypass_pix,
        &soc_stmp3700_clkctrl_clkseq_bypass_saif,
        &soc_stmp3700_clkctrl_clkseq_bypass_ssp,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_reset_chip =
{
    "CHIP",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_reset_dig =
{
    "DIG",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_reset =
{
    "HW_CLKCTRL_RESET",
    0x800400f0,
    0,
    2,
    {
        &soc_stmp3700_clkctrl_reset_chip,
        &soc_stmp3700_clkctrl_reset_dig,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_clkctrl_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_clkctrl_version =
{
    "HW_CLKCTRL_VERSION",
    0x80040100,
    0,
    3,
    {
        &soc_stmp3700_clkctrl_version_major,
        &soc_stmp3700_clkctrl_version_minor,
        &soc_stmp3700_clkctrl_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_present_crypto =
{
    "PRESENT_CRYPTO",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_present_csc =
{
    "PRESENT_CSC",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_gather_residual_writes =
{
    "GATHER_RESIDUAL_WRITES",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_enable_context_caching =
{
    "ENABLE_CONTEXT_CACHING",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_enable_context_switching =
{
    "ENABLE_CONTEXT_SWITCHING",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_csc_interrupt_enable =
{
    "CSC_INTERRUPT_ENABLE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_ctrl_channel_interrupt_enable =
{
    "CHANNEL_INTERRUPT_ENABLE",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ctrl =
{
    "HW_DCP_CTRL",
    0x80028000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_dcp_ctrl_channel_interrupt_enable,
        &soc_stmp3700_dcp_ctrl_clkgate,
        &soc_stmp3700_dcp_ctrl_csc_interrupt_enable,
        &soc_stmp3700_dcp_ctrl_enable_context_caching,
        &soc_stmp3700_dcp_ctrl_enable_context_switching,
        &soc_stmp3700_dcp_ctrl_gather_residual_writes,
        &soc_stmp3700_dcp_ctrl_present_crypto,
        &soc_stmp3700_dcp_ctrl_present_csc,
        &soc_stmp3700_dcp_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_stat_otp_key_ready =
{
    "OTP_KEY_READY",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_stat_cur_channel =
{
    "CUR_CHANNEL",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_stat_ready_channels =
{
    "READY_CHANNELS",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_stat_cscirq =
{
    "CSCIRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_stat_irq =
{
    "IRQ",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_stat =
{
    "HW_DCP_STAT",
    0x80028010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_dcp_stat_cscirq,
        &soc_stmp3700_dcp_stat_cur_channel,
        &soc_stmp3700_dcp_stat_irq,
        &soc_stmp3700_dcp_stat_otp_key_ready,
        &soc_stmp3700_dcp_stat_ready_channels,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_channelctrl_csc_priority =
{
    "CSC_PRIORITY",
    17, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_channelctrl_ch0_irq_merged =
{
    "CH0_IRQ_MERGED",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_channelctrl_high_priority_channel =
{
    "HIGH_PRIORITY_CHANNEL",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_channelctrl_enable_channel =
{
    "ENABLE_CHANNEL",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_channelctrl =
{
    "HW_DCP_CHANNELCTRL",
    0x80028020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_dcp_channelctrl_ch0_irq_merged,
        &soc_stmp3700_dcp_channelctrl_csc_priority,
        &soc_stmp3700_dcp_channelctrl_enable_channel,
        &soc_stmp3700_dcp_channelctrl_high_priority_channel,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_capability0_num_channels =
{
    "NUM_CHANNELS",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_capability0_num_keys =
{
    "NUM_KEYS",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_capability0 =
{
    "HW_DCP_CAPABILITY0",
    0x80028030,
    0,
    2,
    {
        &soc_stmp3700_dcp_capability0_num_channels,
        &soc_stmp3700_dcp_capability0_num_keys,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_capability1_hash_algorithms =
{
    "HASH_ALGORITHMS",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_capability1_cipher_algorithms =
{
    "CIPHER_ALGORITHMS",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_capability1 =
{
    "HW_DCP_CAPABILITY1",
    0x80028040,
    0,
    2,
    {
        &soc_stmp3700_dcp_capability1_cipher_algorithms,
        &soc_stmp3700_dcp_capability1_hash_algorithms,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_context_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_context =
{
    "HW_DCP_CONTEXT",
    0x80028050,
    0,
    1,
    {
        &soc_stmp3700_dcp_context_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_key_index =
{
    "INDEX",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_key_subword =
{
    "SUBWORD",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_key =
{
    "HW_DCP_KEY",
    0x80028060,
    0,
    2,
    {
        &soc_stmp3700_dcp_key_index,
        &soc_stmp3700_dcp_key_subword,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_keydata_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_keydata =
{
    "HW_DCP_KEYDATA",
    0x80028070,
    0,
    1,
    {
        &soc_stmp3700_dcp_keydata_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet0_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_packet0 =
{
    "HW_DCP_PACKET0",
    0x80028080,
    0,
    1,
    {
        &soc_stmp3700_dcp_packet0_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_tag =
{
    "TAG",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_output_wordswap =
{
    "OUTPUT_WORDSWAP",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_output_byteswap =
{
    "OUTPUT_BYTESWAP",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_input_wordswap =
{
    "INPUT_WORDSWAP",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_input_byteswap =
{
    "INPUT_BYTESWAP",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_key_wordswap =
{
    "KEY_WORDSWAP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_key_byteswap =
{
    "KEY_BYTESWAP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_test_sema_irq =
{
    "TEST_SEMA_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_constant_fill =
{
    "CONSTANT_FILL",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_hash_output =
{
    "HASH_OUTPUT",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_check_hash =
{
    "CHECK_HASH",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_hash_term =
{
    "HASH_TERM",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_hash_init =
{
    "HASH_INIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_payload_key =
{
    "PAYLOAD_KEY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_otp_key =
{
    "OTP_KEY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_cipher_init =
{
    "CIPHER_INIT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_cipher_encrypt =
{
    "CIPHER_ENCRYPT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_enable_blit =
{
    "ENABLE_BLIT",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_enable_hash =
{
    "ENABLE_HASH",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_enable_cipher =
{
    "ENABLE_CIPHER",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_enable_memcopy =
{
    "ENABLE_MEMCOPY",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_chain_contiguous =
{
    "CHAIN_CONTIGUOUS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_chain =
{
    "CHAIN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_decr_semaphore =
{
    "DECR_SEMAPHORE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet1_interrupt =
{
    "INTERRUPT",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_packet1 =
{
    "HW_DCP_PACKET1",
    0x80028090,
    0,
    25,
    {
        &soc_stmp3700_dcp_packet1_chain,
        &soc_stmp3700_dcp_packet1_chain_contiguous,
        &soc_stmp3700_dcp_packet1_check_hash,
        &soc_stmp3700_dcp_packet1_cipher_encrypt,
        &soc_stmp3700_dcp_packet1_cipher_init,
        &soc_stmp3700_dcp_packet1_constant_fill,
        &soc_stmp3700_dcp_packet1_decr_semaphore,
        &soc_stmp3700_dcp_packet1_enable_blit,
        &soc_stmp3700_dcp_packet1_enable_cipher,
        &soc_stmp3700_dcp_packet1_enable_hash,
        &soc_stmp3700_dcp_packet1_enable_memcopy,
        &soc_stmp3700_dcp_packet1_hash_init,
        &soc_stmp3700_dcp_packet1_hash_output,
        &soc_stmp3700_dcp_packet1_hash_term,
        &soc_stmp3700_dcp_packet1_input_byteswap,
        &soc_stmp3700_dcp_packet1_input_wordswap,
        &soc_stmp3700_dcp_packet1_interrupt,
        &soc_stmp3700_dcp_packet1_key_byteswap,
        &soc_stmp3700_dcp_packet1_key_wordswap,
        &soc_stmp3700_dcp_packet1_otp_key,
        &soc_stmp3700_dcp_packet1_output_byteswap,
        &soc_stmp3700_dcp_packet1_output_wordswap,
        &soc_stmp3700_dcp_packet1_payload_key,
        &soc_stmp3700_dcp_packet1_tag,
        &soc_stmp3700_dcp_packet1_test_sema_irq,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet2_cipher_cfg =
{
    "CIPHER_CFG",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet2_hash_select =
{
    "HASH_SELECT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet2_key_select =
{
    "KEY_SELECT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet2_cipher_mode =
{
    "CIPHER_MODE",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet2_cipher_select =
{
    "CIPHER_SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_packet2 =
{
    "HW_DCP_PACKET2",
    0x800280a0,
    0,
    5,
    {
        &soc_stmp3700_dcp_packet2_cipher_cfg,
        &soc_stmp3700_dcp_packet2_cipher_mode,
        &soc_stmp3700_dcp_packet2_cipher_select,
        &soc_stmp3700_dcp_packet2_hash_select,
        &soc_stmp3700_dcp_packet2_key_select,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet3_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_packet3 =
{
    "HW_DCP_PACKET3",
    0x800280b0,
    0,
    1,
    {
        &soc_stmp3700_dcp_packet3_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet4_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_packet4 =
{
    "HW_DCP_PACKET4",
    0x800280c0,
    0,
    1,
    {
        &soc_stmp3700_dcp_packet4_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet5_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_packet5 =
{
    "HW_DCP_PACKET5",
    0x800280d0,
    0,
    1,
    {
        &soc_stmp3700_dcp_packet5_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_packet6_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_packet6 =
{
    "HW_DCP_PACKET6",
    0x800280e0,
    0,
    1,
    {
        &soc_stmp3700_dcp_packet6_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_upsample =
{
    "UPSAMPLE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_scale =
{
    "SCALE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_rotate =
{
    "ROTATE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_subsample =
{
    "SUBSAMPLE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_delta =
{
    "DELTA",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_rgb_format =
{
    "RGB_FORMAT",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_yuv_format =
{
    "YUV_FORMAT",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscctrl0_enable =
{
    "ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscctrl0 =
{
    "HW_DCP_CSCCTRL0",
    0x80028300,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_dcp_cscctrl0_delta,
        &soc_stmp3700_dcp_cscctrl0_enable,
        &soc_stmp3700_dcp_cscctrl0_rgb_format,
        &soc_stmp3700_dcp_cscctrl0_rotate,
        &soc_stmp3700_dcp_cscctrl0_scale,
        &soc_stmp3700_dcp_cscctrl0_subsample,
        &soc_stmp3700_dcp_cscctrl0_upsample,
        &soc_stmp3700_dcp_cscctrl0_yuv_format,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscstat_error_code =
{
    "ERROR_CODE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscstat_error_dst =
{
    "ERROR_DST",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscstat_error_src =
{
    "ERROR_SRC",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscstat_error_setup =
{
    "ERROR_SETUP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscstat_complete =
{
    "COMPLETE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscstat =
{
    "HW_DCP_CSCSTAT",
    0x80028310,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_dcp_cscstat_complete,
        &soc_stmp3700_dcp_cscstat_error_code,
        &soc_stmp3700_dcp_cscstat_error_dst,
        &soc_stmp3700_dcp_cscstat_error_setup,
        &soc_stmp3700_dcp_cscstat_error_src,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscoutbufparam_field_size =
{
    "FIELD_SIZE",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscoutbufparam_line_size =
{
    "LINE_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscoutbufparam =
{
    "HW_DCP_CSCOUTBUFPARAM",
    0x80028320,
    0,
    2,
    {
        &soc_stmp3700_dcp_cscoutbufparam_field_size,
        &soc_stmp3700_dcp_cscoutbufparam_line_size,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscinbufparam_line_size =
{
    "LINE_SIZE",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscinbufparam =
{
    "HW_DCP_CSCINBUFPARAM",
    0x80028330,
    0,
    1,
    {
        &soc_stmp3700_dcp_cscinbufparam_line_size,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscrgb_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscrgb =
{
    "HW_DCP_CSCRGB",
    0x80028340,
    0,
    1,
    {
        &soc_stmp3700_dcp_cscrgb_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscluma_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscluma =
{
    "HW_DCP_CSCLUMA",
    0x80028350,
    0,
    1,
    {
        &soc_stmp3700_dcp_cscluma_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscchromau_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscchromau =
{
    "HW_DCP_CSCCHROMAU",
    0x80028360,
    0,
    1,
    {
        &soc_stmp3700_dcp_cscchromau_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscchromav_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscchromav =
{
    "HW_DCP_CSCCHROMAV",
    0x80028370,
    0,
    1,
    {
        &soc_stmp3700_dcp_cscchromav_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_csccoeff0_c0 =
{
    "C0",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_csccoeff0_uv_offset =
{
    "UV_OFFSET",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_csccoeff0_y_offset =
{
    "Y_OFFSET",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_csccoeff0 =
{
    "HW_DCP_CSCCOEFF0",
    0x80028380,
    0,
    3,
    {
        &soc_stmp3700_dcp_csccoeff0_c0,
        &soc_stmp3700_dcp_csccoeff0_uv_offset,
        &soc_stmp3700_dcp_csccoeff0_y_offset,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_csccoeff1_c1 =
{
    "C1",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_csccoeff1_c4 =
{
    "C4",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_csccoeff1 =
{
    "HW_DCP_CSCCOEFF1",
    0x80028390,
    0,
    2,
    {
        &soc_stmp3700_dcp_csccoeff1_c1,
        &soc_stmp3700_dcp_csccoeff1_c4,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_csccoeff2_c2 =
{
    "C2",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_csccoeff2_c3 =
{
    "C3",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_csccoeff2 =
{
    "HW_DCP_CSCCOEFF2",
    0x800283a0,
    0,
    2,
    {
        &soc_stmp3700_dcp_csccoeff2_c2,
        &soc_stmp3700_dcp_csccoeff2_c3,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscxscale_int =
{
    "INT",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscxscale_frac =
{
    "FRAC",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscxscale_width =
{
    "WIDTH",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscxscale =
{
    "HW_DCP_CSCXSCALE",
    0x800283e0,
    0,
    3,
    {
        &soc_stmp3700_dcp_cscxscale_frac,
        &soc_stmp3700_dcp_cscxscale_int,
        &soc_stmp3700_dcp_cscxscale_width,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscyscale_int =
{
    "INT",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscyscale_frac =
{
    "FRAC",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_cscyscale_height =
{
    "HEIGHT",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_cscyscale =
{
    "HW_DCP_CSCYSCALE",
    0x800283f0,
    0,
    3,
    {
        &soc_stmp3700_dcp_cscyscale_frac,
        &soc_stmp3700_dcp_cscyscale_height,
        &soc_stmp3700_dcp_cscyscale_int,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_dbgselect_index =
{
    "INDEX",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_dbgselect =
{
    "HW_DCP_DBGSELECT",
    0x80028400,
    0,
    1,
    {
        &soc_stmp3700_dcp_dbgselect_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_dbgdata_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_dbgdata =
{
    "HW_DCP_DBGDATA",
    0x80028410,
    0,
    1,
    {
        &soc_stmp3700_dcp_dbgdata_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_version =
{
    "HW_DCP_VERSION",
    0x80028420,
    0,
    3,
    {
        &soc_stmp3700_dcp_version_major,
        &soc_stmp3700_dcp_version_minor,
        &soc_stmp3700_dcp_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chncmdptr_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch0cmdptr =
{
    "HW_DCP_CH0CMDPTR",
    0x80028100,
    0,
    1,
    {
        &soc_stmp3700_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch1cmdptr =
{
    "HW_DCP_CH1CMDPTR",
    0x80028140,
    0,
    1,
    {
        &soc_stmp3700_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch2cmdptr =
{
    "HW_DCP_CH2CMDPTR",
    0x80028180,
    0,
    1,
    {
        &soc_stmp3700_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch3cmdptr =
{
    "HW_DCP_CH3CMDPTR",
    0x800281c0,
    0,
    1,
    {
        &soc_stmp3700_dcp_chncmdptr_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnsema_value =
{
    "VALUE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnsema_increment =
{
    "INCREMENT",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch0sema =
{
    "HW_DCP_CH0SEMA",
    0x80028110,
    0,
    2,
    {
        &soc_stmp3700_dcp_chnsema_increment,
        &soc_stmp3700_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch1sema =
{
    "HW_DCP_CH1SEMA",
    0x80028150,
    0,
    2,
    {
        &soc_stmp3700_dcp_chnsema_increment,
        &soc_stmp3700_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch2sema =
{
    "HW_DCP_CH2SEMA",
    0x80028190,
    0,
    2,
    {
        &soc_stmp3700_dcp_chnsema_increment,
        &soc_stmp3700_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch3sema =
{
    "HW_DCP_CH3SEMA",
    0x800281d0,
    0,
    2,
    {
        &soc_stmp3700_dcp_chnsema_increment,
        &soc_stmp3700_dcp_chnsema_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnstat_tag =
{
    "TAG",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnstat_error_code =
{
    "ERROR_CODE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnstat_error_dst =
{
    "ERROR_DST",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnstat_error_src =
{
    "ERROR_SRC",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnstat_error_packet =
{
    "ERROR_PACKET",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnstat_error_setup =
{
    "ERROR_SETUP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnstat_hash_mismatch =
{
    "HASH_MISMATCH",
    1, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch0stat =
{
    "HW_DCP_CH0STAT",
    0x80028120,
    0,
    7,
    {
        &soc_stmp3700_dcp_chnstat_error_code,
        &soc_stmp3700_dcp_chnstat_error_dst,
        &soc_stmp3700_dcp_chnstat_error_packet,
        &soc_stmp3700_dcp_chnstat_error_setup,
        &soc_stmp3700_dcp_chnstat_error_src,
        &soc_stmp3700_dcp_chnstat_hash_mismatch,
        &soc_stmp3700_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch1stat =
{
    "HW_DCP_CH1STAT",
    0x80028160,
    0,
    7,
    {
        &soc_stmp3700_dcp_chnstat_error_code,
        &soc_stmp3700_dcp_chnstat_error_dst,
        &soc_stmp3700_dcp_chnstat_error_packet,
        &soc_stmp3700_dcp_chnstat_error_setup,
        &soc_stmp3700_dcp_chnstat_error_src,
        &soc_stmp3700_dcp_chnstat_hash_mismatch,
        &soc_stmp3700_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch2stat =
{
    "HW_DCP_CH2STAT",
    0x800281a0,
    0,
    7,
    {
        &soc_stmp3700_dcp_chnstat_error_code,
        &soc_stmp3700_dcp_chnstat_error_dst,
        &soc_stmp3700_dcp_chnstat_error_packet,
        &soc_stmp3700_dcp_chnstat_error_setup,
        &soc_stmp3700_dcp_chnstat_error_src,
        &soc_stmp3700_dcp_chnstat_hash_mismatch,
        &soc_stmp3700_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch3stat =
{
    "HW_DCP_CH3STAT",
    0x800281e0,
    0,
    7,
    {
        &soc_stmp3700_dcp_chnstat_error_code,
        &soc_stmp3700_dcp_chnstat_error_dst,
        &soc_stmp3700_dcp_chnstat_error_packet,
        &soc_stmp3700_dcp_chnstat_error_setup,
        &soc_stmp3700_dcp_chnstat_error_src,
        &soc_stmp3700_dcp_chnstat_hash_mismatch,
        &soc_stmp3700_dcp_chnstat_tag,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dcp_chnopts_recovery_timer =
{
    "RECOVERY_TIMER",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch0opts =
{
    "HW_DCP_CH0OPTS",
    0x80028130,
    0,
    1,
    {
        &soc_stmp3700_dcp_chnopts_recovery_timer,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch1opts =
{
    "HW_DCP_CH1OPTS",
    0x80028170,
    0,
    1,
    {
        &soc_stmp3700_dcp_chnopts_recovery_timer,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch2opts =
{
    "HW_DCP_CH2OPTS",
    0x800281b0,
    0,
    1,
    {
        &soc_stmp3700_dcp_chnopts_recovery_timer,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dcp_ch3opts =
{
    "HW_DCP_CH3OPTS",
    0x800281f0,
    0,
    1,
    {
        &soc_stmp3700_dcp_chnopts_recovery_timer,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_trap_irq =
{
    "TRAP_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_dcp_bist_clken =
{
    "DCP_BIST_CLKEN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_dcp_bist_start =
{
    "DCP_BIST_START",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_arm_bist_clken =
{
    "ARM_BIST_CLKEN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_usb_testmode =
{
    "USB_TESTMODE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_analog_testmode =
{
    "ANALOG_TESTMODE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_digital_testmode =
{
    "DIGITAL_TESTMODE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_arm_bist_start =
{
    "ARM_BIST_START",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_uart_loopback =
{
    "UART_LOOPBACK",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_saif_loopback =
{
    "SAIF_LOOPBACK",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_saif_clkmux_sel =
{
    "SAIF_CLKMUX_SEL",
    13, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_saif_clkmst_sel =
{
    "SAIF_CLKMST_SEL",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_saif_alt_bitclk_sel =
{
    "SAIF_ALT_BITCLK_SEL",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_use_serial_jtag =
{
    "USE_SERIAL_JTAG",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_trap_in_range =
{
    "TRAP_IN_RANGE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_trap_enable =
{
    "TRAP_ENABLE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_debug_disable =
{
    "DEBUG_DISABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_usb_clkgate =
{
    "USB_CLKGATE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_jtag_shield =
{
    "JTAG_SHIELD",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ctrl_latch_entropy =
{
    "LATCH_ENTROPY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ctrl =
{
    "HW_DIGCTL_CTRL",
    0x8001c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    20,
    {
        &soc_stmp3700_digctl_ctrl_analog_testmode,
        &soc_stmp3700_digctl_ctrl_arm_bist_clken,
        &soc_stmp3700_digctl_ctrl_arm_bist_start,
        &soc_stmp3700_digctl_ctrl_dcp_bist_clken,
        &soc_stmp3700_digctl_ctrl_dcp_bist_start,
        &soc_stmp3700_digctl_ctrl_debug_disable,
        &soc_stmp3700_digctl_ctrl_digital_testmode,
        &soc_stmp3700_digctl_ctrl_jtag_shield,
        &soc_stmp3700_digctl_ctrl_latch_entropy,
        &soc_stmp3700_digctl_ctrl_saif_alt_bitclk_sel,
        &soc_stmp3700_digctl_ctrl_saif_clkmst_sel,
        &soc_stmp3700_digctl_ctrl_saif_clkmux_sel,
        &soc_stmp3700_digctl_ctrl_saif_loopback,
        &soc_stmp3700_digctl_ctrl_trap_enable,
        &soc_stmp3700_digctl_ctrl_trap_in_range,
        &soc_stmp3700_digctl_ctrl_trap_irq,
        &soc_stmp3700_digctl_ctrl_uart_loopback,
        &soc_stmp3700_digctl_ctrl_usb_clkgate,
        &soc_stmp3700_digctl_ctrl_usb_testmode,
        &soc_stmp3700_digctl_ctrl_use_serial_jtag,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_usb_hs_present =
{
    "USB_HS_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_usb_otg_present =
{
    "USB_OTG_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_usb_host_present =
{
    "USB_HOST_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_usb_device_present =
{
    "USB_DEVICE_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_dcp_bist_fail =
{
    "DCP_BIST_FAIL",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_dcp_bist_pass =
{
    "DCP_BIST_PASS",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_dcp_bist_done =
{
    "DCP_BIST_DONE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_jtag_in_use =
{
    "JTAG_IN_USE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_package_type =
{
    "PACKAGE_TYPE",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_status_written =
{
    "WRITTEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_status =
{
    "HW_DIGCTL_STATUS",
    0x8001c010,
    0,
    10,
    {
        &soc_stmp3700_digctl_status_dcp_bist_done,
        &soc_stmp3700_digctl_status_dcp_bist_fail,
        &soc_stmp3700_digctl_status_dcp_bist_pass,
        &soc_stmp3700_digctl_status_jtag_in_use,
        &soc_stmp3700_digctl_status_package_type,
        &soc_stmp3700_digctl_status_usb_device_present,
        &soc_stmp3700_digctl_status_usb_host_present,
        &soc_stmp3700_digctl_status_usb_hs_present,
        &soc_stmp3700_digctl_status_usb_otg_present,
        &soc_stmp3700_digctl_status_written,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_hclkcount_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_hclkcount =
{
    "HW_DIGCTL_HCLKCOUNT",
    0x8001c020,
    0,
    1,
    {
        &soc_stmp3700_digctl_hclkcount_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ramctrl_speed_select =
{
    "SPEED_SELECT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ramctrl_ram_repair_en =
{
    "RAM_REPAIR_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ramctrl =
{
    "HW_DIGCTL_RAMCTRL",
    0x8001c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_digctl_ramctrl_ram_repair_en,
        &soc_stmp3700_digctl_ramctrl_speed_select,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ramrepair_addr =
{
    "ADDR",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ramrepair =
{
    "HW_DIGCTL_RAMREPAIR",
    0x8001c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_digctl_ramrepair_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_romctrl_rd_margin =
{
    "RD_MARGIN",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_romctrl =
{
    "HW_DIGCTL_ROMCTRL",
    0x8001c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_digctl_romctrl_rd_margin,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_writeonce_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_writeonce =
{
    "HW_DIGCTL_WRITEONCE",
    0x8001c060,
    0,
    1,
    {
        &soc_stmp3700_digctl_writeonce_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_entropy_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_entropy =
{
    "HW_DIGCTL_ENTROPY",
    0x8001c090,
    0,
    1,
    {
        &soc_stmp3700_digctl_entropy_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_entropy_latched_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_entropy_latched =
{
    "HW_DIGCTL_ENTROPY_LATCHED",
    0x8001c0a0,
    0,
    1,
    {
        &soc_stmp3700_digctl_entropy_latched_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_sjtag_state =
{
    "SJTAG_STATE",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_sjtag_tdo =
{
    "SJTAG_TDO",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_sjtag_tdi =
{
    "SJTAG_TDI",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_sjtag_mode =
{
    "SJTAG_MODE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_delayed_active =
{
    "DELAYED_ACTIVE",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_active =
{
    "ACTIVE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_sjtag_pin_state =
{
    "SJTAG_PIN_STATE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_sjtag_debug_data =
{
    "SJTAG_DEBUG_DATA",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sjtagdbg_sjtag_debug_oe =
{
    "SJTAG_DEBUG_OE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_sjtagdbg =
{
    "HW_DIGCTL_SJTAGDBG",
    0x8001c0b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_digctl_sjtagdbg_active,
        &soc_stmp3700_digctl_sjtagdbg_delayed_active,
        &soc_stmp3700_digctl_sjtagdbg_sjtag_debug_data,
        &soc_stmp3700_digctl_sjtagdbg_sjtag_debug_oe,
        &soc_stmp3700_digctl_sjtagdbg_sjtag_mode,
        &soc_stmp3700_digctl_sjtagdbg_sjtag_pin_state,
        &soc_stmp3700_digctl_sjtagdbg_sjtag_state,
        &soc_stmp3700_digctl_sjtagdbg_sjtag_tdi,
        &soc_stmp3700_digctl_sjtagdbg_sjtag_tdo,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_microseconds_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_microseconds =
{
    "HW_DIGCTL_MICROSECONDS",
    0x8001c0c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_digctl_microseconds_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_dbgrd_complement =
{
    "COMPLEMENT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_dbgrd =
{
    "HW_DIGCTL_DBGRD",
    0x8001c0d0,
    0,
    1,
    {
        &soc_stmp3700_digctl_dbgrd_complement,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_dbg_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_dbg =
{
    "HW_DIGCTL_DBG",
    0x8001c0e0,
    0,
    1,
    {
        &soc_stmp3700_digctl_dbg_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_bist_csr_bist_data_change =
{
    "BIST_DATA_CHANGE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_bist_csr_bist_clken =
{
    "BIST_CLKEN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_bist_csr_fail =
{
    "FAIL",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_bist_csr_pass =
{
    "PASS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_bist_csr_done =
{
    "DONE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_bist_csr_start =
{
    "START",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_bist_csr =
{
    "HW_DIGCTL_OCRAM_BIST_CSR",
    0x8001c0f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_digctl_ocram_bist_csr_bist_clken,
        &soc_stmp3700_digctl_ocram_bist_csr_bist_data_change,
        &soc_stmp3700_digctl_ocram_bist_csr_done,
        &soc_stmp3700_digctl_ocram_bist_csr_fail,
        &soc_stmp3700_digctl_ocram_bist_csr_pass,
        &soc_stmp3700_digctl_ocram_bist_csr_start,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status0_faildata00 =
{
    "FAILDATA00",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status0 =
{
    "HW_DIGCTL_OCRAM_STATUS0",
    0x8001c110,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status0_faildata00,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status1_faildata01 =
{
    "FAILDATA01",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status1 =
{
    "HW_DIGCTL_OCRAM_STATUS1",
    0x8001c120,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status1_faildata01,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status2_faildata10 =
{
    "FAILDATA10",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status2 =
{
    "HW_DIGCTL_OCRAM_STATUS2",
    0x8001c130,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status2_faildata10,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status3_faildata11 =
{
    "FAILDATA11",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status3 =
{
    "HW_DIGCTL_OCRAM_STATUS3",
    0x8001c140,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status3_faildata11,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status4_faildata20 =
{
    "FAILDATA20",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status4 =
{
    "HW_DIGCTL_OCRAM_STATUS4",
    0x8001c150,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status4_faildata20,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status5_faildata21 =
{
    "FAILDATA21",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status5 =
{
    "HW_DIGCTL_OCRAM_STATUS5",
    0x8001c160,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status5_faildata21,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status6_faildata30 =
{
    "FAILDATA30",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status6 =
{
    "HW_DIGCTL_OCRAM_STATUS6",
    0x8001c170,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status6_faildata30,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status7_faildata31 =
{
    "FAILDATA31",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status7 =
{
    "HW_DIGCTL_OCRAM_STATUS7",
    0x8001c180,
    0,
    1,
    {
        &soc_stmp3700_digctl_ocram_status7_faildata31,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status8_failaddr01 =
{
    "FAILADDR01",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status8_failaddr00 =
{
    "FAILADDR00",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status8 =
{
    "HW_DIGCTL_OCRAM_STATUS8",
    0x8001c190,
    0,
    2,
    {
        &soc_stmp3700_digctl_ocram_status8_failaddr00,
        &soc_stmp3700_digctl_ocram_status8_failaddr01,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status9_failaddr11 =
{
    "FAILADDR11",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status9_failaddr10 =
{
    "FAILADDR10",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status9 =
{
    "HW_DIGCTL_OCRAM_STATUS9",
    0x8001c1a0,
    0,
    2,
    {
        &soc_stmp3700_digctl_ocram_status9_failaddr10,
        &soc_stmp3700_digctl_ocram_status9_failaddr11,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status10_failaddr21 =
{
    "FAILADDR21",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status10_failaddr20 =
{
    "FAILADDR20",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status10 =
{
    "HW_DIGCTL_OCRAM_STATUS10",
    0x8001c1b0,
    0,
    2,
    {
        &soc_stmp3700_digctl_ocram_status10_failaddr20,
        &soc_stmp3700_digctl_ocram_status10_failaddr21,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status11_failaddr31 =
{
    "FAILADDR31",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status11_failaddr30 =
{
    "FAILADDR30",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status11 =
{
    "HW_DIGCTL_OCRAM_STATUS11",
    0x8001c1c0,
    0,
    2,
    {
        &soc_stmp3700_digctl_ocram_status11_failaddr30,
        &soc_stmp3700_digctl_ocram_status11_failaddr31,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status12_failstate11 =
{
    "FAILSTATE11",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status12_failstate10 =
{
    "FAILSTATE10",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status12_failstate01 =
{
    "FAILSTATE01",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status12_failstate00 =
{
    "FAILSTATE00",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status12 =
{
    "HW_DIGCTL_OCRAM_STATUS12",
    0x8001c1d0,
    0,
    4,
    {
        &soc_stmp3700_digctl_ocram_status12_failstate00,
        &soc_stmp3700_digctl_ocram_status12_failstate01,
        &soc_stmp3700_digctl_ocram_status12_failstate10,
        &soc_stmp3700_digctl_ocram_status12_failstate11,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status13_failstate31 =
{
    "FAILSTATE31",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status13_failstate30 =
{
    "FAILSTATE30",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status13_failstate21 =
{
    "FAILSTATE21",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ocram_status13_failstate20 =
{
    "FAILSTATE20",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ocram_status13 =
{
    "HW_DIGCTL_OCRAM_STATUS13",
    0x8001c1e0,
    0,
    4,
    {
        &soc_stmp3700_digctl_ocram_status13_failstate20,
        &soc_stmp3700_digctl_ocram_status13_failstate21,
        &soc_stmp3700_digctl_ocram_status13_failstate30,
        &soc_stmp3700_digctl_ocram_status13_failstate31,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_scratch0_ptr =
{
    "PTR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_scratch0 =
{
    "HW_DIGCTL_SCRATCH0",
    0x8001c290,
    0,
    1,
    {
        &soc_stmp3700_digctl_scratch0_ptr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_scratch1_ptr =
{
    "PTR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_scratch1 =
{
    "HW_DIGCTL_SCRATCH1",
    0x8001c2a0,
    0,
    1,
    {
        &soc_stmp3700_digctl_scratch1_ptr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_armcache_cache_ss =
{
    "CACHE_SS",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_armcache_dtag_ss =
{
    "DTAG_SS",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_armcache_itag_ss =
{
    "ITAG_SS",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_armcache =
{
    "HW_DIGCTL_ARMCACHE",
    0x8001c2b0,
    0,
    3,
    {
        &soc_stmp3700_digctl_armcache_cache_ss,
        &soc_stmp3700_digctl_armcache_dtag_ss,
        &soc_stmp3700_digctl_armcache_itag_ss,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_debug_trap_addr_low_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_debug_trap_addr_low =
{
    "HW_DIGCTL_DEBUG_TRAP_ADDR_LOW",
    0x8001c2c0,
    0,
    1,
    {
        &soc_stmp3700_digctl_debug_trap_addr_low_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_debug_trap_addr_high_addr =
{
    "ADDR",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_debug_trap_addr_high =
{
    "HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH",
    0x8001c2d0,
    0,
    1,
    {
        &soc_stmp3700_digctl_debug_trap_addr_high_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_sgtl_copyright =
{
    "COPYRIGHT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_sgtl =
{
    "HW_DIGCTL_SGTL",
    0x8001c300,
    0,
    1,
    {
        &soc_stmp3700_digctl_sgtl_copyright,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_chipid_product_code =
{
    "PRODUCT_CODE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_chipid_revision =
{
    "REVISION",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_chipid =
{
    "HW_DIGCTL_CHIPID",
    0x8001c310,
    0,
    2,
    {
        &soc_stmp3700_digctl_chipid_product_code,
        &soc_stmp3700_digctl_chipid_revision,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ahb_stats_select_l3_master_select =
{
    "L3_MASTER_SELECT",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ahb_stats_select_l2_master_select =
{
    "L2_MASTER_SELECT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ahb_stats_select_l1_master_select =
{
    "L1_MASTER_SELECT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_ahb_stats_select_l0_master_select =
{
    "L0_MASTER_SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_ahb_stats_select =
{
    "HW_DIGCTL_AHB_STATS_SELECT",
    0x8001c330,
    0,
    4,
    {
        &soc_stmp3700_digctl_ahb_stats_select_l0_master_select,
        &soc_stmp3700_digctl_ahb_stats_select_l1_master_select,
        &soc_stmp3700_digctl_ahb_stats_select_l2_master_select,
        &soc_stmp3700_digctl_ahb_stats_select_l3_master_select,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l0_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l0_ahb_active_cycles =
{
    "HW_DIGCTL_L0_AHB_ACTIVE_CYCLES",
    0x8001c340,
    0,
    1,
    {
        &soc_stmp3700_digctl_l0_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l0_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l0_ahb_data_stalled =
{
    "HW_DIGCTL_L0_AHB_DATA_STALLED",
    0x8001c350,
    0,
    1,
    {
        &soc_stmp3700_digctl_l0_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l0_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l0_ahb_data_cycles =
{
    "HW_DIGCTL_L0_AHB_DATA_CYCLES",
    0x8001c360,
    0,
    1,
    {
        &soc_stmp3700_digctl_l0_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l1_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l1_ahb_active_cycles =
{
    "HW_DIGCTL_L1_AHB_ACTIVE_CYCLES",
    0x8001c370,
    0,
    1,
    {
        &soc_stmp3700_digctl_l1_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l1_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l1_ahb_data_stalled =
{
    "HW_DIGCTL_L1_AHB_DATA_STALLED",
    0x8001c380,
    0,
    1,
    {
        &soc_stmp3700_digctl_l1_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l1_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l1_ahb_data_cycles =
{
    "HW_DIGCTL_L1_AHB_DATA_CYCLES",
    0x8001c390,
    0,
    1,
    {
        &soc_stmp3700_digctl_l1_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l2_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l2_ahb_active_cycles =
{
    "HW_DIGCTL_L2_AHB_ACTIVE_CYCLES",
    0x8001c3a0,
    0,
    1,
    {
        &soc_stmp3700_digctl_l2_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l2_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l2_ahb_data_stalled =
{
    "HW_DIGCTL_L2_AHB_DATA_STALLED",
    0x8001c3b0,
    0,
    1,
    {
        &soc_stmp3700_digctl_l2_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l2_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l2_ahb_data_cycles =
{
    "HW_DIGCTL_L2_AHB_DATA_CYCLES",
    0x8001c3c0,
    0,
    1,
    {
        &soc_stmp3700_digctl_l2_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l3_ahb_active_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l3_ahb_active_cycles =
{
    "HW_DIGCTL_L3_AHB_ACTIVE_CYCLES",
    0x8001c3d0,
    0,
    1,
    {
        &soc_stmp3700_digctl_l3_ahb_active_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l3_ahb_data_stalled_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l3_ahb_data_stalled =
{
    "HW_DIGCTL_L3_AHB_DATA_STALLED",
    0x8001c3e0,
    0,
    1,
    {
        &soc_stmp3700_digctl_l3_ahb_data_stalled_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_l3_ahb_data_cycles_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_l3_ahb_data_cycles =
{
    "HW_DIGCTL_L3_AHB_DATA_CYCLES",
    0x8001c3f0,
    0,
    1,
    {
        &soc_stmp3700_digctl_l3_ahb_data_cycles_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_emiclk_delay_num_taps =
{
    "NUM_TAPS",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_emiclk_delay =
{
    "HW_DIGCTL_EMICLK_DELAY",
    0x8001c480,
    0,
    1,
    {
        &soc_stmp3700_digctl_emiclk_delay_num_taps,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_digctl_mpten_loc_loc =
{
    "LOC",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte0_loc =
{
    "HW_DIGCTL_MPTE0_LOC",
    0x8001c400,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte1_loc =
{
    "HW_DIGCTL_MPTE1_LOC",
    0x8001c410,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte2_loc =
{
    "HW_DIGCTL_MPTE2_LOC",
    0x8001c420,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte3_loc =
{
    "HW_DIGCTL_MPTE3_LOC",
    0x8001c430,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte4_loc =
{
    "HW_DIGCTL_MPTE4_LOC",
    0x8001c440,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte5_loc =
{
    "HW_DIGCTL_MPTE5_LOC",
    0x8001c450,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte6_loc =
{
    "HW_DIGCTL_MPTE6_LOC",
    0x8001c460,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte7_loc =
{
    "HW_DIGCTL_MPTE7_LOC",
    0x8001c470,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte8_loc =
{
    "HW_DIGCTL_MPTE8_LOC",
    0x8001c480,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte9_loc =
{
    "HW_DIGCTL_MPTE9_LOC",
    0x8001c490,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte10_loc =
{
    "HW_DIGCTL_MPTE10_LOC",
    0x8001c4a0,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte11_loc =
{
    "HW_DIGCTL_MPTE11_LOC",
    0x8001c4b0,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte12_loc =
{
    "HW_DIGCTL_MPTE12_LOC",
    0x8001c4c0,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte13_loc =
{
    "HW_DIGCTL_MPTE13_LOC",
    0x8001c4d0,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte14_loc =
{
    "HW_DIGCTL_MPTE14_LOC",
    0x8001c4e0,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_digctl_mpte15_loc =
{
    "HW_DIGCTL_MPTE15_LOC",
    0x8001c4f0,
    0,
    1,
    {
        &soc_stmp3700_digctl_mpten_loc_loc,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl00_ahb0_w_priority =
{
    "AHB0_W_PRIORITY",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl00_ahb0_r_priority =
{
    "AHB0_R_PRIORITY",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl00_ahb0_fifo_type_reg =
{
    "AHB0_FIFO_TYPE_REG",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl00_addr_cmp_en =
{
    "ADDR_CMP_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl00 =
{
    "HW_DRAM_CTL00",
    0x800e0000,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl00_addr_cmp_en,
        &soc_stmp3700_dram_ctl00_ahb0_fifo_type_reg,
        &soc_stmp3700_dram_ctl00_ahb0_r_priority,
        &soc_stmp3700_dram_ctl00_ahb0_w_priority,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl01_ahb2_fifo_type_reg =
{
    "AHB2_FIFO_TYPE_REG",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl01_ahb1_w_priority =
{
    "AHB1_W_PRIORITY",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl01_ahb1_r_priority =
{
    "AHB1_R_PRIORITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl01_ahb1_fifo_type_reg =
{
    "AHB1_FIFO_TYPE_REG",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl01 =
{
    "HW_DRAM_CTL01",
    0x800e0004,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl01_ahb1_fifo_type_reg,
        &soc_stmp3700_dram_ctl01_ahb1_r_priority,
        &soc_stmp3700_dram_ctl01_ahb1_w_priority,
        &soc_stmp3700_dram_ctl01_ahb2_fifo_type_reg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl02_ahb3_r_priority =
{
    "AHB3_R_PRIORITY",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl02_ahb3_fifo_type_reg =
{
    "AHB3_FIFO_TYPE_REG",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl02_ahb2_w_priority =
{
    "AHB2_W_PRIORITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl02_ahb2_r_priority =
{
    "AHB2_R_PRIORITY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl02 =
{
    "HW_DRAM_CTL02",
    0x800e0008,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl02_ahb2_r_priority,
        &soc_stmp3700_dram_ctl02_ahb2_w_priority,
        &soc_stmp3700_dram_ctl02_ahb3_fifo_type_reg,
        &soc_stmp3700_dram_ctl02_ahb3_r_priority,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl03_auto_refresh_mode =
{
    "AUTO_REFRESH_MODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl03_arefresh =
{
    "AREFRESH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl03_ap =
{
    "AP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl03_ahb3_w_priority =
{
    "AHB3_W_PRIORITY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl03 =
{
    "HW_DRAM_CTL03",
    0x800e000c,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl03_ahb3_w_priority,
        &soc_stmp3700_dram_ctl03_ap,
        &soc_stmp3700_dram_ctl03_arefresh,
        &soc_stmp3700_dram_ctl03_auto_refresh_mode,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl04_dll_bypass_mode =
{
    "DLL_BYPASS_MODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl04_dlllockreg =
{
    "DLLLOCKREG",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl04_concurrentap =
{
    "CONCURRENTAP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl04_bank_split_en =
{
    "BANK_SPLIT_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl04 =
{
    "HW_DRAM_CTL04",
    0x800e0010,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl04_bank_split_en,
        &soc_stmp3700_dram_ctl04_concurrentap,
        &soc_stmp3700_dram_ctl04_dll_bypass_mode,
        &soc_stmp3700_dram_ctl04_dlllockreg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl05_intrptreada =
{
    "INTRPTREADA",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl05_intrptapburst =
{
    "INTRPTAPBURST",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl05_fast_write =
{
    "FAST_WRITE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl05_en_lowpower_mode =
{
    "EN_LOWPOWER_MODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl05 =
{
    "HW_DRAM_CTL05",
    0x800e0014,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl05_en_lowpower_mode,
        &soc_stmp3700_dram_ctl05_fast_write,
        &soc_stmp3700_dram_ctl05_intrptapburst,
        &soc_stmp3700_dram_ctl05_intrptreada,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl06_power_down =
{
    "POWER_DOWN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl06_placement_en =
{
    "PLACEMENT_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl06_no_cmd_init =
{
    "NO_CMD_INIT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl06_intrptwritea =
{
    "INTRPTWRITEA",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl06 =
{
    "HW_DRAM_CTL06",
    0x800e0018,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl06_intrptwritea,
        &soc_stmp3700_dram_ctl06_no_cmd_init,
        &soc_stmp3700_dram_ctl06_placement_en,
        &soc_stmp3700_dram_ctl06_power_down,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl07_rw_same_en =
{
    "RW_SAME_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl07_reg_dimm_enable =
{
    "REG_DIMM_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl07_rd2rd_turn =
{
    "RD2RD_TURN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl07_priority_en =
{
    "PRIORITY_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl07 =
{
    "HW_DRAM_CTL07",
    0x800e001c,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl07_priority_en,
        &soc_stmp3700_dram_ctl07_rd2rd_turn,
        &soc_stmp3700_dram_ctl07_reg_dimm_enable,
        &soc_stmp3700_dram_ctl07_rw_same_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl08_tras_lockout =
{
    "TRAS_LOCKOUT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl08_start =
{
    "START",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl08_srefresh =
{
    "SREFRESH",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl08_sdr_mode =
{
    "SDR_MODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl08 =
{
    "HW_DRAM_CTL08",
    0x800e0020,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl08_sdr_mode,
        &soc_stmp3700_dram_ctl08_srefresh,
        &soc_stmp3700_dram_ctl08_start,
        &soc_stmp3700_dram_ctl08_tras_lockout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl09_out_of_range_type =
{
    "OUT_OF_RANGE_TYPE",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl09_out_of_range_source_id =
{
    "OUT_OF_RANGE_SOURCE_ID",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl09_write_modereg =
{
    "WRITE_MODEREG",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl09_writeinterp =
{
    "WRITEINTERP",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl09 =
{
    "HW_DRAM_CTL09",
    0x800e0024,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl09_out_of_range_source_id,
        &soc_stmp3700_dram_ctl09_out_of_range_type,
        &soc_stmp3700_dram_ctl09_write_modereg,
        &soc_stmp3700_dram_ctl09_writeinterp,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl10_age_count =
{
    "AGE_COUNT",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl10_addr_pins =
{
    "ADDR_PINS",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl10_temrs =
{
    "TEMRS",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl10_q_fullness =
{
    "Q_FULLNESS",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl10 =
{
    "HW_DRAM_CTL10",
    0x800e0028,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl10_addr_pins,
        &soc_stmp3700_dram_ctl10_age_count,
        &soc_stmp3700_dram_ctl10_q_fullness,
        &soc_stmp3700_dram_ctl10_temrs,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl11_max_cs_reg =
{
    "MAX_CS_REG",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl11_command_age_count =
{
    "COMMAND_AGE_COUNT",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl11_column_size =
{
    "COLUMN_SIZE",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl11_caslat =
{
    "CASLAT",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl11 =
{
    "HW_DRAM_CTL11",
    0x800e002c,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl11_caslat,
        &soc_stmp3700_dram_ctl11_column_size,
        &soc_stmp3700_dram_ctl11_command_age_count,
        &soc_stmp3700_dram_ctl11_max_cs_reg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl12_twr_int =
{
    "TWR_INT",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl12_trrd =
{
    "TRRD",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl12_tcke =
{
    "TCKE",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl12 =
{
    "HW_DRAM_CTL12",
    0x800e0030,
    0,
    3,
    {
        &soc_stmp3700_dram_ctl12_tcke,
        &soc_stmp3700_dram_ctl12_trrd,
        &soc_stmp3700_dram_ctl12_twr_int,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl13_caslat_lin_gate =
{
    "CASLAT_LIN_GATE",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl13_caslat_lin =
{
    "CASLAT_LIN",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl13_aprebit =
{
    "APREBIT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl13_twtr =
{
    "TWTR",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl13 =
{
    "HW_DRAM_CTL13",
    0x800e0034,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl13_aprebit,
        &soc_stmp3700_dram_ctl13_caslat_lin,
        &soc_stmp3700_dram_ctl13_caslat_lin_gate,
        &soc_stmp3700_dram_ctl13_twtr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl14_max_col_reg =
{
    "MAX_COL_REG",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl14_lowpower_refresh_enable =
{
    "LOWPOWER_REFRESH_ENABLE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl14_initaref =
{
    "INITAREF",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl14_cs_map =
{
    "CS_MAP",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl14 =
{
    "HW_DRAM_CTL14",
    0x800e0038,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl14_cs_map,
        &soc_stmp3700_dram_ctl14_initaref,
        &soc_stmp3700_dram_ctl14_lowpower_refresh_enable,
        &soc_stmp3700_dram_ctl14_max_col_reg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl15_trp =
{
    "TRP",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl15_tdal =
{
    "TDAL",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl15_port_busy =
{
    "PORT_BUSY",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl15_max_row_reg =
{
    "MAX_ROW_REG",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl15 =
{
    "HW_DRAM_CTL15",
    0x800e003c,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl15_max_row_reg,
        &soc_stmp3700_dram_ctl15_port_busy,
        &soc_stmp3700_dram_ctl15_tdal,
        &soc_stmp3700_dram_ctl15_trp,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl16_tmrd =
{
    "TMRD",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl16_lowpower_control =
{
    "LOWPOWER_CONTROL",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl16_lowpower_auto_enable =
{
    "LOWPOWER_AUTO_ENABLE",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl16_int_ack =
{
    "INT_ACK",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl16 =
{
    "HW_DRAM_CTL16",
    0x800e0040,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl16_int_ack,
        &soc_stmp3700_dram_ctl16_lowpower_auto_enable,
        &soc_stmp3700_dram_ctl16_lowpower_control,
        &soc_stmp3700_dram_ctl16_tmrd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl17_dll_start_point =
{
    "DLL_START_POINT",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl17_dll_lock =
{
    "DLL_LOCK",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl17_dll_increment =
{
    "DLL_INCREMENT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl17_trc =
{
    "TRC",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl17 =
{
    "HW_DRAM_CTL17",
    0x800e0044,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl17_dll_increment,
        &soc_stmp3700_dram_ctl17_dll_lock,
        &soc_stmp3700_dram_ctl17_dll_start_point,
        &soc_stmp3700_dram_ctl17_trc,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl18_dll_dqs_delay_1 =
{
    "DLL_DQS_DELAY_1",
    24, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl18_dll_dqs_delay_0 =
{
    "DLL_DQS_DELAY_0",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl18_int_status =
{
    "INT_STATUS",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl18_int_mask =
{
    "INT_MASK",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl18 =
{
    "HW_DRAM_CTL18",
    0x800e0048,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl18_dll_dqs_delay_0,
        &soc_stmp3700_dram_ctl18_dll_dqs_delay_1,
        &soc_stmp3700_dram_ctl18_int_mask,
        &soc_stmp3700_dram_ctl18_int_status,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl19_dqs_out_shift_bypass =
{
    "DQS_OUT_SHIFT_BYPASS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl19_dqs_out_shift =
{
    "DQS_OUT_SHIFT",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl19_dll_dqs_delay_bypass_1 =
{
    "DLL_DQS_DELAY_BYPASS_1",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl19_dll_dqs_delay_bypass_0 =
{
    "DLL_DQS_DELAY_BYPASS_0",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl19 =
{
    "HW_DRAM_CTL19",
    0x800e004c,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl19_dll_dqs_delay_bypass_0,
        &soc_stmp3700_dram_ctl19_dll_dqs_delay_bypass_1,
        &soc_stmp3700_dram_ctl19_dqs_out_shift,
        &soc_stmp3700_dram_ctl19_dqs_out_shift_bypass,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl20_trcd_int =
{
    "TRCD_INT",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl20_tras_min =
{
    "TRAS_MIN",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl20_wr_dqs_shift_bypass =
{
    "WR_DQS_SHIFT_BYPASS",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl20_wr_dqs_shift =
{
    "WR_DQS_SHIFT",
    0, 6
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl20 =
{
    "HW_DRAM_CTL20",
    0x800e0050,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl20_tras_min,
        &soc_stmp3700_dram_ctl20_trcd_int,
        &soc_stmp3700_dram_ctl20_wr_dqs_shift,
        &soc_stmp3700_dram_ctl20_wr_dqs_shift_bypass,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl21_out_of_range_length =
{
    "OUT_OF_RANGE_LENGTH",
    8, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl21_trfc =
{
    "TRFC",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl21 =
{
    "HW_DRAM_CTL21",
    0x800e0054,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl21_out_of_range_length,
        &soc_stmp3700_dram_ctl21_trfc,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl22_ahb0_wrcnt =
{
    "AHB0_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl22_ahb0_rdcnt =
{
    "AHB0_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl22 =
{
    "HW_DRAM_CTL22",
    0x800e0058,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl22_ahb0_rdcnt,
        &soc_stmp3700_dram_ctl22_ahb0_wrcnt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl23_ahb1_wrcnt =
{
    "AHB1_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl23_ahb1_rdcnt =
{
    "AHB1_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl23 =
{
    "HW_DRAM_CTL23",
    0x800e005c,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl23_ahb1_rdcnt,
        &soc_stmp3700_dram_ctl23_ahb1_wrcnt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl24_ahb2_wrcnt =
{
    "AHB2_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl24_ahb2_rdcnt =
{
    "AHB2_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl24 =
{
    "HW_DRAM_CTL24",
    0x800e0060,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl24_ahb2_rdcnt,
        &soc_stmp3700_dram_ctl24_ahb2_wrcnt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl25_ahb3_wrcnt =
{
    "AHB3_WRCNT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl25_ahb3_rdcnt =
{
    "AHB3_RDCNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl25 =
{
    "HW_DRAM_CTL25",
    0x800e0064,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl25_ahb3_rdcnt,
        &soc_stmp3700_dram_ctl25_ahb3_wrcnt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl26_tref =
{
    "TREF",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl26 =
{
    "HW_DRAM_CTL26",
    0x800e0068,
    0,
    1,
    {
        &soc_stmp3700_dram_ctl26_tref,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl27 =
{
    "HW_DRAM_CTL27",
    0x800e006c,
    0,
    0,
    {}
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl28 =
{
    "HW_DRAM_CTL28",
    0x800e0070,
    0,
    0,
    {}
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl29_lowpower_internal_cnt =
{
    "LOWPOWER_INTERNAL_CNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl29_lowpower_external_cnt =
{
    "LOWPOWER_EXTERNAL_CNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl29 =
{
    "HW_DRAM_CTL29",
    0x800e0074,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl29_lowpower_external_cnt,
        &soc_stmp3700_dram_ctl29_lowpower_internal_cnt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl30_lowpower_refresh_hold =
{
    "LOWPOWER_REFRESH_HOLD",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl30_lowpower_power_down_cnt =
{
    "LOWPOWER_POWER_DOWN_CNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl30 =
{
    "HW_DRAM_CTL30",
    0x800e0078,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl30_lowpower_power_down_cnt,
        &soc_stmp3700_dram_ctl30_lowpower_refresh_hold,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl31_tdll =
{
    "TDLL",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl31_lowpower_self_refresh_cnt =
{
    "LOWPOWER_SELF_REFRESH_CNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl31 =
{
    "HW_DRAM_CTL31",
    0x800e007c,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl31_lowpower_self_refresh_cnt,
        &soc_stmp3700_dram_ctl31_tdll,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl32_txsnr =
{
    "TXSNR",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl32_tras_max =
{
    "TRAS_MAX",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl32 =
{
    "HW_DRAM_CTL32",
    0x800e0080,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl32_tras_max,
        &soc_stmp3700_dram_ctl32_txsnr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl33_version =
{
    "VERSION",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl33_txsr =
{
    "TXSR",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl33 =
{
    "HW_DRAM_CTL33",
    0x800e0084,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl33_txsr,
        &soc_stmp3700_dram_ctl33_version,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl34_tinit =
{
    "TINIT",
    0, 23
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl34 =
{
    "HW_DRAM_CTL34",
    0x800e0088,
    0,
    1,
    {
        &soc_stmp3700_dram_ctl34_tinit,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl35_out_of_range_addr =
{
    "OUT_OF_RANGE_ADDR",
    0, 30
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl35 =
{
    "HW_DRAM_CTL35",
    0x800e008c,
    0,
    1,
    {
        &soc_stmp3700_dram_ctl35_out_of_range_addr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl36_pwrup_srefresh_exit =
{
    "PWRUP_SREFRESH_EXIT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl36_enable_quick_srefresh =
{
    "ENABLE_QUICK_SREFRESH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl36_bus_share_enable =
{
    "BUS_SHARE_ENABLE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl36_active_aging =
{
    "ACTIVE_AGING",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl36 =
{
    "HW_DRAM_CTL36",
    0x800e0090,
    0,
    4,
    {
        &soc_stmp3700_dram_ctl36_active_aging,
        &soc_stmp3700_dram_ctl36_bus_share_enable,
        &soc_stmp3700_dram_ctl36_enable_quick_srefresh,
        &soc_stmp3700_dram_ctl36_pwrup_srefresh_exit,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl37_bus_share_timeout =
{
    "BUS_SHARE_TIMEOUT",
    8, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl37_tref_enable =
{
    "TREF_ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl37 =
{
    "HW_DRAM_CTL37",
    0x800e0094,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl37_bus_share_timeout,
        &soc_stmp3700_dram_ctl37_tref_enable,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl38_emrs2_data_0 =
{
    "EMRS2_DATA_0",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl38_emrs1_data =
{
    "EMRS1_DATA",
    0, 12
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl38 =
{
    "HW_DRAM_CTL38",
    0x800e0098,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl38_emrs1_data,
        &soc_stmp3700_dram_ctl38_emrs2_data_0,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl39_emrs2_data_2 =
{
    "EMRS2_DATA_2",
    16, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl39_emrs2_data_1 =
{
    "EMRS2_DATA_1",
    0, 12
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl39 =
{
    "HW_DRAM_CTL39",
    0x800e009c,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl39_emrs2_data_1,
        &soc_stmp3700_dram_ctl39_emrs2_data_2,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl40_tpdex =
{
    "TPDEX",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dram_ctl40_emrs2_data_3 =
{
    "EMRS2_DATA_3",
    0, 12
};

static struct hwemul_soc_reg_t soc_stmp3700_dram_ctl40 =
{
    "HW_DRAM_CTL40",
    0x800e00a0,
    0,
    2,
    {
        &soc_stmp3700_dram_ctl40_emrs2_data_3,
        &soc_stmp3700_dram_ctl40_tpdex,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_enable_inputs =
{
    "ENABLE_INPUTS",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_stop_on_oflow_error =
{
    "STOP_ON_OFLOW_ERROR",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_stop_on_pilot_error =
{
    "STOP_ON_PILOT_ERROR",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_dma_delay_count =
{
    "DMA_DELAY_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_reacquire_phase =
{
    "REACQUIRE_PHASE",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_overflow_irq_en =
{
    "OVERFLOW_IRQ_EN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_pilot_sync_loss_irq_en =
{
    "PILOT_SYNC_LOSS_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_attention_irq_en =
{
    "ATTENTION_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_overflow_irq =
{
    "OVERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_pilot_sync_loss_irq =
{
    "PILOT_SYNC_LOSS_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_attention_irq =
{
    "ATTENTION_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_dri_ctrl =
{
    "HW_DRI_CTRL",
    0x80074000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_stmp3700_dri_ctrl_attention_irq,
        &soc_stmp3700_dri_ctrl_attention_irq_en,
        &soc_stmp3700_dri_ctrl_clkgate,
        &soc_stmp3700_dri_ctrl_dma_delay_count,
        &soc_stmp3700_dri_ctrl_enable_inputs,
        &soc_stmp3700_dri_ctrl_overflow_irq,
        &soc_stmp3700_dri_ctrl_overflow_irq_en,
        &soc_stmp3700_dri_ctrl_pilot_sync_loss_irq,
        &soc_stmp3700_dri_ctrl_pilot_sync_loss_irq_en,
        &soc_stmp3700_dri_ctrl_reacquire_phase,
        &soc_stmp3700_dri_ctrl_run,
        &soc_stmp3700_dri_ctrl_sftrst,
        &soc_stmp3700_dri_ctrl_stop_on_oflow_error,
        &soc_stmp3700_dri_ctrl_stop_on_pilot_error,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_timing_pilot_rep_rate =
{
    "PILOT_REP_RATE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_timing_gap_detection_interval =
{
    "GAP_DETECTION_INTERVAL",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_dri_timing =
{
    "HW_DRI_TIMING",
    0x80074010,
    0,
    2,
    {
        &soc_stmp3700_dri_timing_gap_detection_interval,
        &soc_stmp3700_dri_timing_pilot_rep_rate,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_stat_dri_present =
{
    "DRI_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_stat_pilot_phase =
{
    "PILOT_PHASE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_stat_overflow_irq_summary =
{
    "OVERFLOW_IRQ_SUMMARY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_stat_pilot_sync_loss_irq_summary =
{
    "PILOT_SYNC_LOSS_IRQ_SUMMARY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_stat_attention_irq_summary =
{
    "ATTENTION_IRQ_SUMMARY",
    1, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_dri_stat =
{
    "HW_DRI_STAT",
    0x80074020,
    0,
    5,
    {
        &soc_stmp3700_dri_stat_attention_irq_summary,
        &soc_stmp3700_dri_stat_dri_present,
        &soc_stmp3700_dri_stat_overflow_irq_summary,
        &soc_stmp3700_dri_stat_pilot_phase,
        &soc_stmp3700_dri_stat_pilot_sync_loss_irq_summary,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_dri_data =
{
    "HW_DRI_DATA",
    0x80074030,
    0,
    1,
    {
        &soc_stmp3700_dri_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_dmareq =
{
    "DMAREQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_dmacmdkick =
{
    "DMACMDKICK",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_dri_clk_input =
{
    "DRI_CLK_INPUT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_dri_data_input =
{
    "DRI_DATA_INPUT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_test_mode =
{
    "TEST_MODE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_pilot_rep_rate =
{
    "PILOT_REP_RATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_spare =
{
    "SPARE",
    18, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug0_frame =
{
    "FRAME",
    0, 17
};

static struct hwemul_soc_reg_t soc_stmp3700_dri_debug0 =
{
    "HW_DRI_DEBUG0",
    0x80074040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_dri_debug0_dmacmdkick,
        &soc_stmp3700_dri_debug0_dmareq,
        &soc_stmp3700_dri_debug0_dri_clk_input,
        &soc_stmp3700_dri_debug0_dri_data_input,
        &soc_stmp3700_dri_debug0_frame,
        &soc_stmp3700_dri_debug0_pilot_rep_rate,
        &soc_stmp3700_dri_debug0_spare,
        &soc_stmp3700_dri_debug0_test_mode,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug1_invert_pilot =
{
    "INVERT_PILOT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug1_invert_attention =
{
    "INVERT_ATTENTION",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug1_invert_dri_data =
{
    "INVERT_DRI_DATA",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug1_invert_dri_clock =
{
    "INVERT_DRI_CLOCK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug1_reverse_frame =
{
    "REVERSE_FRAME",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_debug1_swizzled_frame =
{
    "SWIZZLED_FRAME",
    0, 17
};

static struct hwemul_soc_reg_t soc_stmp3700_dri_debug1 =
{
    "HW_DRI_DEBUG1",
    0x80074050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_dri_debug1_invert_attention,
        &soc_stmp3700_dri_debug1_invert_dri_clock,
        &soc_stmp3700_dri_debug1_invert_dri_data,
        &soc_stmp3700_dri_debug1_invert_pilot,
        &soc_stmp3700_dri_debug1_reverse_frame,
        &soc_stmp3700_dri_debug1_swizzled_frame,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_dri_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_dri_version =
{
    "HW_DRI_VERSION",
    0x80074060,
    0,
    3,
    {
        &soc_stmp3700_dri_version_major,
        &soc_stmp3700_dri_version_minor,
        &soc_stmp3700_dri_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_ahbm_sftrst =
{
    "AHBM_SFTRST",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_throttle =
{
    "THROTTLE",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_debug_stall_irq_en =
{
    "DEBUG_STALL_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_debug_write_irq_en =
{
    "DEBUG_WRITE_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_complete_irq_en =
{
    "COMPLETE_IRQ_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_bm_error_irq =
{
    "BM_ERROR_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_debug_stall_irq =
{
    "DEBUG_STALL_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_debug_write_irq =
{
    "DEBUG_WRITE_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_ctrl_complete_irq =
{
    "COMPLETE_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_ctrl =
{
    "HW_ECC8_CTRL",
    0x80008000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_stmp3700_ecc8_ctrl_ahbm_sftrst,
        &soc_stmp3700_ecc8_ctrl_bm_error_irq,
        &soc_stmp3700_ecc8_ctrl_clkgate,
        &soc_stmp3700_ecc8_ctrl_complete_irq,
        &soc_stmp3700_ecc8_ctrl_complete_irq_en,
        &soc_stmp3700_ecc8_ctrl_debug_stall_irq,
        &soc_stmp3700_ecc8_ctrl_debug_stall_irq_en,
        &soc_stmp3700_ecc8_ctrl_debug_write_irq,
        &soc_stmp3700_ecc8_ctrl_debug_write_irq_en,
        &soc_stmp3700_ecc8_ctrl_sftrst,
        &soc_stmp3700_ecc8_ctrl_throttle,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_handle =
{
    "HANDLE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_rs8ecc_enc_present =
{
    "RS8ECC_ENC_PRESENT",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_rs8ecc_dec_present =
{
    "RS8ECC_DEC_PRESENT",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_rs4ecc_enc_present =
{
    "RS4ECC_ENC_PRESENT",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_rs4ecc_dec_present =
{
    "RS4ECC_DEC_PRESENT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_status_aux =
{
    "STATUS_AUX",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_allones =
{
    "ALLONES",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_corrected =
{
    "CORRECTED",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_uncorrectable =
{
    "UNCORRECTABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status0_completed_ce =
{
    "COMPLETED_CE",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_status0 =
{
    "HW_ECC8_STATUS0",
    0x80008010,
    0,
    10,
    {
        &soc_stmp3700_ecc8_status0_allones,
        &soc_stmp3700_ecc8_status0_completed_ce,
        &soc_stmp3700_ecc8_status0_corrected,
        &soc_stmp3700_ecc8_status0_handle,
        &soc_stmp3700_ecc8_status0_rs4ecc_dec_present,
        &soc_stmp3700_ecc8_status0_rs4ecc_enc_present,
        &soc_stmp3700_ecc8_status0_rs8ecc_dec_present,
        &soc_stmp3700_ecc8_status0_rs8ecc_enc_present,
        &soc_stmp3700_ecc8_status0_status_aux,
        &soc_stmp3700_ecc8_status0_uncorrectable,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload7 =
{
    "STATUS_PAYLOAD7",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload6 =
{
    "STATUS_PAYLOAD6",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload5 =
{
    "STATUS_PAYLOAD5",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload4 =
{
    "STATUS_PAYLOAD4",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload3 =
{
    "STATUS_PAYLOAD3",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload2 =
{
    "STATUS_PAYLOAD2",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload1 =
{
    "STATUS_PAYLOAD1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_status1_status_payload0 =
{
    "STATUS_PAYLOAD0",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_status1 =
{
    "HW_ECC8_STATUS1",
    0x80008020,
    0,
    8,
    {
        &soc_stmp3700_ecc8_status1_status_payload0,
        &soc_stmp3700_ecc8_status1_status_payload1,
        &soc_stmp3700_ecc8_status1_status_payload2,
        &soc_stmp3700_ecc8_status1_status_payload3,
        &soc_stmp3700_ecc8_status1_status_payload4,
        &soc_stmp3700_ecc8_status1_status_payload5,
        &soc_stmp3700_ecc8_status1_status_payload6,
        &soc_stmp3700_ecc8_status1_status_payload7,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_debug_syndrome_symbol =
{
    "KES_DEBUG_SYNDROME_SYMBOL",
    16, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_debug_shift_synd =
{
    "KES_DEBUG_SHIFT_SYND",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_debug_payload_flag =
{
    "KES_DEBUG_PAYLOAD_FLAG",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_debug_mode4k =
{
    "KES_DEBUG_MODE4K",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_debug_kick =
{
    "KES_DEBUG_KICK",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_standalone =
{
    "KES_STANDALONE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_debug_step =
{
    "KES_DEBUG_STEP",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_kes_debug_stall =
{
    "KES_DEBUG_STALL",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_bm_kes_test_bypass =
{
    "BM_KES_TEST_BYPASS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_debug0_debug_reg_select =
{
    "DEBUG_REG_SELECT",
    0, 5
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_debug0 =
{
    "HW_ECC8_DEBUG0",
    0x80008030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_ecc8_debug0_bm_kes_test_bypass,
        &soc_stmp3700_ecc8_debug0_debug_reg_select,
        &soc_stmp3700_ecc8_debug0_kes_debug_kick,
        &soc_stmp3700_ecc8_debug0_kes_debug_mode4k,
        &soc_stmp3700_ecc8_debug0_kes_debug_payload_flag,
        &soc_stmp3700_ecc8_debug0_kes_debug_shift_synd,
        &soc_stmp3700_ecc8_debug0_kes_debug_stall,
        &soc_stmp3700_ecc8_debug0_kes_debug_step,
        &soc_stmp3700_ecc8_debug0_kes_debug_syndrome_symbol,
        &soc_stmp3700_ecc8_debug0_kes_standalone,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_dbgkesread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_dbgkesread =
{
    "HW_ECC8_DBGKESREAD",
    0x80008040,
    0,
    1,
    {
        &soc_stmp3700_ecc8_dbgkesread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_dbgcsferead_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_dbgcsferead =
{
    "HW_ECC8_DBGCSFEREAD",
    0x80008050,
    0,
    1,
    {
        &soc_stmp3700_ecc8_dbgcsferead_values,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_dbgsyndgenread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_dbgsyndgenread =
{
    "HW_ECC8_DBGSYNDGENREAD",
    0x80008060,
    0,
    1,
    {
        &soc_stmp3700_ecc8_dbgsyndgenread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_dbgahbmread_values =
{
    "VALUES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_dbgahbmread =
{
    "HW_ECC8_DBGAHBMREAD",
    0x80008070,
    0,
    1,
    {
        &soc_stmp3700_ecc8_dbgahbmread_values,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_blockname_name =
{
    "NAME",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_blockname =
{
    "HW_ECC8_BLOCKNAME",
    0x80008080,
    0,
    1,
    {
        &soc_stmp3700_ecc8_blockname_name,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ecc8_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_ecc8_version =
{
    "HW_ECC8_VERSION",
    0x800080a0,
    0,
    3,
    {
        &soc_stmp3700_ecc8_version_major,
        &soc_stmp3700_ecc8_version_minor,
        &soc_stmp3700_ecc8_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ctrl_mem_width =
{
    "MEM_WIDTH",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ctrl_write_protect =
{
    "WRITE_PROTECT",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ctrl_reset_out =
{
    "RESET_OUT",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ctrl_ce_select =
{
    "CE_SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_ctrl =
{
    "HW_EMI_CTRL",
    0x80020000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_emi_ctrl_ce_select,
        &soc_stmp3700_emi_ctrl_clkgate,
        &soc_stmp3700_emi_ctrl_mem_width,
        &soc_stmp3700_emi_ctrl_reset_out,
        &soc_stmp3700_emi_ctrl_sftrst,
        &soc_stmp3700_emi_ctrl_write_protect,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_stat_dram_present =
{
    "DRAM_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_stat_nor_present =
{
    "NOR_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_stat_large_dram_enabled =
{
    "LARGE_DRAM_ENABLED",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_stat_dram_halted =
{
    "DRAM_HALTED",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_stat_nor_busy =
{
    "NOR_BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_stat =
{
    "HW_EMI_STAT",
    0x80020010,
    0,
    5,
    {
        &soc_stmp3700_emi_stat_dram_halted,
        &soc_stmp3700_emi_stat_dram_present,
        &soc_stmp3700_emi_stat_large_dram_enabled,
        &soc_stmp3700_emi_stat_nor_busy,
        &soc_stmp3700_emi_stat_nor_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_time_thz =
{
    "THZ",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_time_tdh =
{
    "TDH",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_time_tds =
{
    "TDS",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_time_tas =
{
    "TAS",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_time =
{
    "HW_EMI_TIME",
    0x80020020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_emi_time_tas,
        &soc_stmp3700_emi_time_tdh,
        &soc_stmp3700_emi_time_tds,
        &soc_stmp3700_emi_time_thz,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ddr_test_mode_csr_done =
{
    "DONE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ddr_test_mode_csr_start =
{
    "START",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_ddr_test_mode_csr =
{
    "HW_EMI_DDR_TEST_MODE_CSR",
    0x80020030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_emi_ddr_test_mode_csr_done,
        &soc_stmp3700_emi_ddr_test_mode_csr_start,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_debug_nor_state =
{
    "NOR_STATE",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_debug =
{
    "HW_EMI_DEBUG",
    0x80020080,
    0,
    1,
    {
        &soc_stmp3700_emi_debug_nor_state,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ddr_test_mode_status0_addr0 =
{
    "ADDR0",
    0, 12
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_ddr_test_mode_status0 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS0",
    0x80020090,
    0,
    1,
    {
        &soc_stmp3700_emi_ddr_test_mode_status0_addr0,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ddr_test_mode_status1_addr1 =
{
    "ADDR1",
    0, 12
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_ddr_test_mode_status1 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS1",
    0x800200a0,
    0,
    1,
    {
        &soc_stmp3700_emi_ddr_test_mode_status1_addr1,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ddr_test_mode_status2_data0 =
{
    "DATA0",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_ddr_test_mode_status2 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS2",
    0x800200b0,
    0,
    1,
    {
        &soc_stmp3700_emi_ddr_test_mode_status2_data0,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_ddr_test_mode_status3_data1 =
{
    "DATA1",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_ddr_test_mode_status3 =
{
    "HW_EMI_DDR_TEST_MODE_STATUS3",
    0x800200c0,
    0,
    1,
    {
        &soc_stmp3700_emi_ddr_test_mode_status3_data1,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_emi_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_emi_version =
{
    "HW_EMI_VERSION",
    0x800200f0,
    0,
    3,
    {
        &soc_stmp3700_emi_version_major,
        &soc_stmp3700_emi_version_minor,
        &soc_stmp3700_emi_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank0_datain_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank0_datain =
{
    "HW_GPIOMON_BANK0_DATAIN",
    0x8003c300,
    0,
    1,
    {
        &soc_stmp3700_gpiomon_bank0_datain_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank1_datain_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank1_datain =
{
    "HW_GPIOMON_BANK1_DATAIN",
    0x8003c310,
    0,
    1,
    {
        &soc_stmp3700_gpiomon_bank1_datain_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank2_datain_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank2_datain =
{
    "HW_GPIOMON_BANK2_DATAIN",
    0x8003c320,
    0,
    1,
    {
        &soc_stmp3700_gpiomon_bank2_datain_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank3_datain_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank3_datain =
{
    "HW_GPIOMON_BANK3_DATAIN",
    0x8003c330,
    0,
    1,
    {
        &soc_stmp3700_gpiomon_bank3_datain_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank0_dataout_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank0_dataout =
{
    "HW_GPIOMON_BANK0_DATAOUT",
    0x8003c340,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank0_dataout_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank1_dataout_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank1_dataout =
{
    "HW_GPIOMON_BANK1_DATAOUT",
    0x8003c350,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank1_dataout_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank2_dataout_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank2_dataout =
{
    "HW_GPIOMON_BANK2_DATAOUT",
    0x8003c360,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank2_dataout_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank3_dataout_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank3_dataout =
{
    "HW_GPIOMON_BANK3_DATAOUT",
    0x8003c370,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank3_dataout_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank0_dataoen_output_enables =
{
    "OUTPUT_ENABLES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank0_dataoen =
{
    "HW_GPIOMON_BANK0_DATAOEN",
    0x8003c380,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank0_dataoen_output_enables,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank1_dataoen_output_enables =
{
    "OUTPUT_ENABLES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank1_dataoen =
{
    "HW_GPIOMON_BANK1_DATAOEN",
    0x8003c390,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank1_dataoen_output_enables,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank2_dataoen_output_enables =
{
    "OUTPUT_ENABLES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank2_dataoen =
{
    "HW_GPIOMON_BANK2_DATAOEN",
    0x8003c3a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank2_dataoen_output_enables,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_bank3_dataoen_output_enables =
{
    "OUTPUT_ENABLES",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_bank3_dataoen =
{
    "HW_GPIOMON_BANK3_DATAOEN",
    0x8003c3b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_bank3_dataoen_output_enables,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_ctrl_rsrvd =
{
    "RSRVD",
    4, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_ctrl_pinmux_alt_reset =
{
    "PINMUX_ALT_RESET",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_ctrl_oen_8ma =
{
    "OEN_8MA",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_ctrl_oen_4ma =
{
    "OEN_4MA",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_ctrl_oen_nand =
{
    "OEN_NAND",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_ctrl =
{
    "HW_GPIOMON_CTRL",
    0x8003c3c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_gpiomon_ctrl_oen_4ma,
        &soc_stmp3700_gpiomon_ctrl_oen_8ma,
        &soc_stmp3700_gpiomon_ctrl_oen_nand,
        &soc_stmp3700_gpiomon_ctrl_pinmux_alt_reset,
        &soc_stmp3700_gpiomon_ctrl_rsrvd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt1_pinmux_bank0_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt1_pinmux_bank0 =
{
    "HW_GPIOMON_ALT1_PINMUX_BANK0",
    0x8003c3d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt1_pinmux_bank0_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt1_pinmux_bank1_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt1_pinmux_bank1 =
{
    "HW_GPIOMON_ALT1_PINMUX_BANK1",
    0x8003c3e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt1_pinmux_bank1_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt1_pinmux_bank2_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt1_pinmux_bank2 =
{
    "HW_GPIOMON_ALT1_PINMUX_BANK2",
    0x8003c3f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt1_pinmux_bank2_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt1_pinmux_bank3_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt1_pinmux_bank3 =
{
    "HW_GPIOMON_ALT1_PINMUX_BANK3",
    0x8003c400,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt1_pinmux_bank3_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt2_pinmux_bank0_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt2_pinmux_bank0 =
{
    "HW_GPIOMON_ALT2_PINMUX_BANK0",
    0x8003c410,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt2_pinmux_bank0_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt2_pinmux_bank1_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt2_pinmux_bank1 =
{
    "HW_GPIOMON_ALT2_PINMUX_BANK1",
    0x8003c420,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt2_pinmux_bank1_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt2_pinmux_bank2_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt2_pinmux_bank2 =
{
    "HW_GPIOMON_ALT2_PINMUX_BANK2",
    0x8003c430,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt2_pinmux_bank2_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt2_pinmux_bank3_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt2_pinmux_bank3 =
{
    "HW_GPIOMON_ALT2_PINMUX_BANK3",
    0x8003c440,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt2_pinmux_bank3_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt3_pinmux_bank0_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt3_pinmux_bank0 =
{
    "HW_GPIOMON_ALT3_PINMUX_BANK0",
    0x8003c450,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt3_pinmux_bank0_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt3_pinmux_bank1_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt3_pinmux_bank1 =
{
    "HW_GPIOMON_ALT3_PINMUX_BANK1",
    0x8003c460,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt3_pinmux_bank1_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt3_pinmux_bank2_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt3_pinmux_bank2 =
{
    "HW_GPIOMON_ALT3_PINMUX_BANK2",
    0x8003c470,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt3_pinmux_bank2_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpiomon_alt3_pinmux_bank3_index =
{
    "INDEX",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpiomon_alt3_pinmux_bank3 =
{
    "HW_GPIOMON_ALT3_PINMUX_BANK3",
    0x8003c480,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_gpiomon_alt3_pinmux_bank3_index,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_dev_irq_en =
{
    "DEV_IRQ_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_timeout_irq_en =
{
    "TIMEOUT_IRQ_EN",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_udma =
{
    "UDMA",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_command_mode =
{
    "COMMAND_MODE",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_word_length =
{
    "WORD_LENGTH",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_lock_cs =
{
    "LOCK_CS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_cs =
{
    "CS",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_address =
{
    "ADDRESS",
    17, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_address_increment =
{
    "ADDRESS_INCREMENT",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_ctrl0 =
{
    "HW_GPMI_CTRL0",
    0x8000c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_stmp3700_gpmi_ctrl0_address,
        &soc_stmp3700_gpmi_ctrl0_address_increment,
        &soc_stmp3700_gpmi_ctrl0_clkgate,
        &soc_stmp3700_gpmi_ctrl0_command_mode,
        &soc_stmp3700_gpmi_ctrl0_cs,
        &soc_stmp3700_gpmi_ctrl0_dev_irq_en,
        &soc_stmp3700_gpmi_ctrl0_lock_cs,
        &soc_stmp3700_gpmi_ctrl0_run,
        &soc_stmp3700_gpmi_ctrl0_sftrst,
        &soc_stmp3700_gpmi_ctrl0_timeout_irq_en,
        &soc_stmp3700_gpmi_ctrl0_udma,
        &soc_stmp3700_gpmi_ctrl0_word_length,
        &soc_stmp3700_gpmi_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_compare_mask =
{
    "MASK",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_compare_reference =
{
    "REFERENCE",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_compare =
{
    "HW_GPMI_COMPARE",
    0x8000c010,
    0,
    2,
    {
        &soc_stmp3700_gpmi_compare_mask,
        &soc_stmp3700_gpmi_compare_reference,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_eccctrl_handle =
{
    "HANDLE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_eccctrl_ecc_cmd =
{
    "ECC_CMD",
    13, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_eccctrl_enable_ecc =
{
    "ENABLE_ECC",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_eccctrl_buffer_mask =
{
    "BUFFER_MASK",
    0, 8
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_eccctrl =
{
    "HW_GPMI_ECCCTRL",
    0x8000c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_gpmi_eccctrl_buffer_mask,
        &soc_stmp3700_gpmi_eccctrl_ecc_cmd,
        &soc_stmp3700_gpmi_eccctrl_enable_ecc,
        &soc_stmp3700_gpmi_eccctrl_handle,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ecccount_count =
{
    "COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_ecccount =
{
    "HW_GPMI_ECCCOUNT",
    0x8000c030,
    0,
    1,
    {
        &soc_stmp3700_gpmi_ecccount_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_payload_address =
{
    "ADDRESS",
    2, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_payload =
{
    "HW_GPMI_PAYLOAD",
    0x8000c040,
    0,
    1,
    {
        &soc_stmp3700_gpmi_payload_address,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_auxiliary_address =
{
    "ADDRESS",
    2, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_auxiliary =
{
    "HW_GPMI_AUXILIARY",
    0x8000c050,
    0,
    1,
    {
        &soc_stmp3700_gpmi_auxiliary_address,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_dsample_time =
{
    "DSAMPLE_TIME",
    12, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_dma2ecc_mode =
{
    "DMA2ECC_MODE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_dev_irq =
{
    "DEV_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_timeout_irq =
{
    "TIMEOUT_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_burst_en =
{
    "BURST_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready3 =
{
    "ABORT_WAIT_FOR_READY3",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready2 =
{
    "ABORT_WAIT_FOR_READY2",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready1 =
{
    "ABORT_WAIT_FOR_READY1",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready0 =
{
    "ABORT_WAIT_FOR_READY0",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_dev_reset =
{
    "DEV_RESET",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_ata_irqrdy_polarity =
{
    "ATA_IRQRDY_POLARITY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_camera_mode =
{
    "CAMERA_MODE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_ctrl1_gpmi_mode =
{
    "GPMI_MODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_ctrl1 =
{
    "HW_GPMI_CTRL1",
    0x8000c060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready0,
        &soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready1,
        &soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready2,
        &soc_stmp3700_gpmi_ctrl1_abort_wait_for_ready3,
        &soc_stmp3700_gpmi_ctrl1_ata_irqrdy_polarity,
        &soc_stmp3700_gpmi_ctrl1_burst_en,
        &soc_stmp3700_gpmi_ctrl1_camera_mode,
        &soc_stmp3700_gpmi_ctrl1_dev_irq,
        &soc_stmp3700_gpmi_ctrl1_dev_reset,
        &soc_stmp3700_gpmi_ctrl1_dma2ecc_mode,
        &soc_stmp3700_gpmi_ctrl1_dsample_time,
        &soc_stmp3700_gpmi_ctrl1_gpmi_mode,
        &soc_stmp3700_gpmi_ctrl1_timeout_irq,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing0_address_setup =
{
    "ADDRESS_SETUP",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing0_data_hold =
{
    "DATA_HOLD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing0_data_setup =
{
    "DATA_SETUP",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_timing0 =
{
    "HW_GPMI_TIMING0",
    0x8000c070,
    0,
    3,
    {
        &soc_stmp3700_gpmi_timing0_address_setup,
        &soc_stmp3700_gpmi_timing0_data_hold,
        &soc_stmp3700_gpmi_timing0_data_setup,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing1_device_busy_timeout =
{
    "DEVICE_BUSY_TIMEOUT",
    16, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_timing1 =
{
    "HW_GPMI_TIMING1",
    0x8000c080,
    0,
    1,
    {
        &soc_stmp3700_gpmi_timing1_device_busy_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing2_udma_trp =
{
    "UDMA_TRP",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing2_udma_env =
{
    "UDMA_ENV",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing2_udma_hold =
{
    "UDMA_HOLD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_timing2_udma_setup =
{
    "UDMA_SETUP",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_timing2 =
{
    "HW_GPMI_TIMING2",
    0x8000c090,
    0,
    4,
    {
        &soc_stmp3700_gpmi_timing2_udma_env,
        &soc_stmp3700_gpmi_timing2_udma_hold,
        &soc_stmp3700_gpmi_timing2_udma_setup,
        &soc_stmp3700_gpmi_timing2_udma_trp,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_data =
{
    "HW_GPMI_DATA",
    0x8000c0a0,
    0,
    1,
    {
        &soc_stmp3700_gpmi_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_rdy_timeout =
{
    "RDY_TIMEOUT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_ata_irq =
{
    "ATA_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_invalid_buffer_mask =
{
    "INVALID_BUFFER_MASK",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_fifo_empty =
{
    "FIFO_EMPTY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_fifo_full =
{
    "FIFO_FULL",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_dev3_error =
{
    "DEV3_ERROR",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_dev2_error =
{
    "DEV2_ERROR",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_dev1_error =
{
    "DEV1_ERROR",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_stat_dev0_error =
{
    "DEV0_ERROR",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_stat =
{
    "HW_GPMI_STAT",
    0x8000c0b0,
    0,
    10,
    {
        &soc_stmp3700_gpmi_stat_ata_irq,
        &soc_stmp3700_gpmi_stat_dev0_error,
        &soc_stmp3700_gpmi_stat_dev1_error,
        &soc_stmp3700_gpmi_stat_dev2_error,
        &soc_stmp3700_gpmi_stat_dev3_error,
        &soc_stmp3700_gpmi_stat_fifo_empty,
        &soc_stmp3700_gpmi_stat_fifo_full,
        &soc_stmp3700_gpmi_stat_invalid_buffer_mask,
        &soc_stmp3700_gpmi_stat_present,
        &soc_stmp3700_gpmi_stat_rdy_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_ready3 =
{
    "READY3",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_ready2 =
{
    "READY2",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_ready1 =
{
    "READY1",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_ready0 =
{
    "READY0",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_wait_for_ready_end3 =
{
    "WAIT_FOR_READY_END3",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_wait_for_ready_end2 =
{
    "WAIT_FOR_READY_END2",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_wait_for_ready_end1 =
{
    "WAIT_FOR_READY_END1",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_wait_for_ready_end0 =
{
    "WAIT_FOR_READY_END0",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_sense3 =
{
    "SENSE3",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_sense2 =
{
    "SENSE2",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_sense1 =
{
    "SENSE1",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_sense0 =
{
    "SENSE0",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_dmareq3 =
{
    "DMAREQ3",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_dmareq2 =
{
    "DMAREQ2",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_dmareq1 =
{
    "DMAREQ1",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_dmareq0 =
{
    "DMAREQ0",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_cmd_end =
{
    "CMD_END",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_udma_state =
{
    "UDMA_STATE",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_busy =
{
    "BUSY",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_pin_state =
{
    "PIN_STATE",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_debug_main_state =
{
    "MAIN_STATE",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_debug =
{
    "HW_GPMI_DEBUG",
    0x8000c0c0,
    0,
    21,
    {
        &soc_stmp3700_gpmi_debug_busy,
        &soc_stmp3700_gpmi_debug_cmd_end,
        &soc_stmp3700_gpmi_debug_dmareq0,
        &soc_stmp3700_gpmi_debug_dmareq1,
        &soc_stmp3700_gpmi_debug_dmareq2,
        &soc_stmp3700_gpmi_debug_dmareq3,
        &soc_stmp3700_gpmi_debug_main_state,
        &soc_stmp3700_gpmi_debug_pin_state,
        &soc_stmp3700_gpmi_debug_ready0,
        &soc_stmp3700_gpmi_debug_ready1,
        &soc_stmp3700_gpmi_debug_ready2,
        &soc_stmp3700_gpmi_debug_ready3,
        &soc_stmp3700_gpmi_debug_sense0,
        &soc_stmp3700_gpmi_debug_sense1,
        &soc_stmp3700_gpmi_debug_sense2,
        &soc_stmp3700_gpmi_debug_sense3,
        &soc_stmp3700_gpmi_debug_udma_state,
        &soc_stmp3700_gpmi_debug_wait_for_ready_end0,
        &soc_stmp3700_gpmi_debug_wait_for_ready_end1,
        &soc_stmp3700_gpmi_debug_wait_for_ready_end2,
        &soc_stmp3700_gpmi_debug_wait_for_ready_end3,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_gpmi_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_gpmi_version =
{
    "HW_GPMI_VERSION",
    0x8000c0d0,
    0,
    3,
    {
        &soc_stmp3700_gpmi_version_major,
        &soc_stmp3700_gpmi_version_minor,
        &soc_stmp3700_gpmi_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_pre_ack =
{
    "PRE_ACK",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_acknowledge =
{
    "ACKNOWLEDGE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_send_nak_on_last =
{
    "SEND_NAK_ON_LAST",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_pio_mode =
{
    "PIO_MODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_multi_master =
{
    "MULTI_MASTER",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_clock_held =
{
    "CLOCK_HELD",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_retain_clock =
{
    "RETAIN_CLOCK",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_post_send_stop =
{
    "POST_SEND_STOP",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_pre_send_start =
{
    "PRE_SEND_START",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_slave_address_enable =
{
    "SLAVE_ADDRESS_ENABLE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_master_mode =
{
    "MASTER_MODE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_direction =
{
    "DIRECTION",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_ctrl0 =
{
    "HW_I2C_CTRL0",
    0x80058000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_i2c_ctrl0_acknowledge,
        &soc_stmp3700_i2c_ctrl0_clkgate,
        &soc_stmp3700_i2c_ctrl0_clock_held,
        &soc_stmp3700_i2c_ctrl0_direction,
        &soc_stmp3700_i2c_ctrl0_master_mode,
        &soc_stmp3700_i2c_ctrl0_multi_master,
        &soc_stmp3700_i2c_ctrl0_pio_mode,
        &soc_stmp3700_i2c_ctrl0_post_send_stop,
        &soc_stmp3700_i2c_ctrl0_pre_ack,
        &soc_stmp3700_i2c_ctrl0_pre_send_start,
        &soc_stmp3700_i2c_ctrl0_retain_clock,
        &soc_stmp3700_i2c_ctrl0_run,
        &soc_stmp3700_i2c_ctrl0_send_nak_on_last,
        &soc_stmp3700_i2c_ctrl0_sftrst,
        &soc_stmp3700_i2c_ctrl0_slave_address_enable,
        &soc_stmp3700_i2c_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_timing0_high_count =
{
    "HIGH_COUNT",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_timing0_rcv_count =
{
    "RCV_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_timing0 =
{
    "HW_I2C_TIMING0",
    0x80058010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_i2c_timing0_high_count,
        &soc_stmp3700_i2c_timing0_rcv_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_timing1_low_count =
{
    "LOW_COUNT",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_timing1_xmit_count =
{
    "XMIT_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_timing1 =
{
    "HW_I2C_TIMING1",
    0x80058020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_i2c_timing1_low_count,
        &soc_stmp3700_i2c_timing1_xmit_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_timing2_bus_free =
{
    "BUS_FREE",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_timing2_leadin_count =
{
    "LEADIN_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_timing2 =
{
    "HW_I2C_TIMING2",
    0x80058030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_i2c_timing2_bus_free,
        &soc_stmp3700_i2c_timing2_leadin_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_bcast_slave_en =
{
    "BCAST_SLAVE_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_slave_address_byte =
{
    "SLAVE_ADDRESS_BYTE",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_bus_free_irq_en =
{
    "BUS_FREE_IRQ_EN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_data_engine_cmplt_irq_en =
{
    "DATA_ENGINE_CMPLT_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_no_slave_ack_irq_en =
{
    "NO_SLAVE_ACK_IRQ_EN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_oversize_xfer_term_irq_en =
{
    "OVERSIZE_XFER_TERM_IRQ_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_early_term_irq_en =
{
    "EARLY_TERM_IRQ_EN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_master_loss_irq_en =
{
    "MASTER_LOSS_IRQ_EN",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_slave_stop_irq_en =
{
    "SLAVE_STOP_IRQ_EN",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_slave_irq_en =
{
    "SLAVE_IRQ_EN",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_bus_free_irq =
{
    "BUS_FREE_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_data_engine_cmplt_irq =
{
    "DATA_ENGINE_CMPLT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_no_slave_ack_irq =
{
    "NO_SLAVE_ACK_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_oversize_xfer_term_irq =
{
    "OVERSIZE_XFER_TERM_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_early_term_irq =
{
    "EARLY_TERM_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_master_loss_irq =
{
    "MASTER_LOSS_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_slave_stop_irq =
{
    "SLAVE_STOP_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_ctrl1_slave_irq =
{
    "SLAVE_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_ctrl1 =
{
    "HW_I2C_CTRL1",
    0x80058040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_stmp3700_i2c_ctrl1_bcast_slave_en,
        &soc_stmp3700_i2c_ctrl1_bus_free_irq,
        &soc_stmp3700_i2c_ctrl1_bus_free_irq_en,
        &soc_stmp3700_i2c_ctrl1_data_engine_cmplt_irq,
        &soc_stmp3700_i2c_ctrl1_data_engine_cmplt_irq_en,
        &soc_stmp3700_i2c_ctrl1_early_term_irq,
        &soc_stmp3700_i2c_ctrl1_early_term_irq_en,
        &soc_stmp3700_i2c_ctrl1_master_loss_irq,
        &soc_stmp3700_i2c_ctrl1_master_loss_irq_en,
        &soc_stmp3700_i2c_ctrl1_no_slave_ack_irq,
        &soc_stmp3700_i2c_ctrl1_no_slave_ack_irq_en,
        &soc_stmp3700_i2c_ctrl1_oversize_xfer_term_irq,
        &soc_stmp3700_i2c_ctrl1_oversize_xfer_term_irq_en,
        &soc_stmp3700_i2c_ctrl1_slave_address_byte,
        &soc_stmp3700_i2c_ctrl1_slave_irq,
        &soc_stmp3700_i2c_ctrl1_slave_irq_en,
        &soc_stmp3700_i2c_ctrl1_slave_stop_irq,
        &soc_stmp3700_i2c_ctrl1_slave_stop_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_master_present =
{
    "MASTER_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_slave_present =
{
    "SLAVE_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_any_enabled_irq =
{
    "ANY_ENABLED_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_rcvd_slave_addr =
{
    "RCVD_SLAVE_ADDR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_slave_addr_eq_zero =
{
    "SLAVE_ADDR_EQ_ZERO",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_slave_found =
{
    "SLAVE_FOUND",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_slave_searching =
{
    "SLAVE_SEARCHING",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_data_engine_dma_wait =
{
    "DATA_ENGINE_DMA_WAIT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_bus_busy =
{
    "BUS_BUSY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_clk_gen_busy =
{
    "CLK_GEN_BUSY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_data_engine_busy =
{
    "DATA_ENGINE_BUSY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_slave_busy =
{
    "SLAVE_BUSY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_bus_free_irq_summary =
{
    "BUS_FREE_IRQ_SUMMARY",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_data_engine_cmplt_irq_summary =
{
    "DATA_ENGINE_CMPLT_IRQ_SUMMARY",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_no_slave_ack_irq_summary =
{
    "NO_SLAVE_ACK_IRQ_SUMMARY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_oversize_xfer_term_irq_summary =
{
    "OVERSIZE_XFER_TERM_IRQ_SUMMARY",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_early_term_irq_summary =
{
    "EARLY_TERM_IRQ_SUMMARY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_master_loss_irq_summary =
{
    "MASTER_LOSS_IRQ_SUMMARY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_slave_stop_irq_summary =
{
    "SLAVE_STOP_IRQ_SUMMARY",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_stat_slave_irq_summary =
{
    "SLAVE_IRQ_SUMMARY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_stat =
{
    "HW_I2C_STAT",
    0x80058050,
    0,
    20,
    {
        &soc_stmp3700_i2c_stat_any_enabled_irq,
        &soc_stmp3700_i2c_stat_bus_busy,
        &soc_stmp3700_i2c_stat_bus_free_irq_summary,
        &soc_stmp3700_i2c_stat_clk_gen_busy,
        &soc_stmp3700_i2c_stat_data_engine_busy,
        &soc_stmp3700_i2c_stat_data_engine_cmplt_irq_summary,
        &soc_stmp3700_i2c_stat_data_engine_dma_wait,
        &soc_stmp3700_i2c_stat_early_term_irq_summary,
        &soc_stmp3700_i2c_stat_master_loss_irq_summary,
        &soc_stmp3700_i2c_stat_master_present,
        &soc_stmp3700_i2c_stat_no_slave_ack_irq_summary,
        &soc_stmp3700_i2c_stat_oversize_xfer_term_irq_summary,
        &soc_stmp3700_i2c_stat_rcvd_slave_addr,
        &soc_stmp3700_i2c_stat_slave_addr_eq_zero,
        &soc_stmp3700_i2c_stat_slave_busy,
        &soc_stmp3700_i2c_stat_slave_found,
        &soc_stmp3700_i2c_stat_slave_irq_summary,
        &soc_stmp3700_i2c_stat_slave_present,
        &soc_stmp3700_i2c_stat_slave_searching,
        &soc_stmp3700_i2c_stat_slave_stop_irq_summary,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_data =
{
    "HW_I2C_DATA",
    0x80058060,
    0,
    1,
    {
        &soc_stmp3700_i2c_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_dmareq =
{
    "DMAREQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_dmaendcmd =
{
    "DMAENDCMD",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_dmakick =
{
    "DMAKICK",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_tbd =
{
    "TBD",
    26, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_dma_state =
{
    "DMA_STATE",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_start_toggle =
{
    "START_TOGGLE",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_stop_toggle =
{
    "STOP_TOGGLE",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_grab_toggle =
{
    "GRAB_TOGGLE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_change_toggle =
{
    "CHANGE_TOGGLE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_testmode =
{
    "TESTMODE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_slave_hold_clk =
{
    "SLAVE_HOLD_CLK",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug0_slave_state =
{
    "SLAVE_STATE",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_debug0 =
{
    "HW_I2C_DEBUG0",
    0x80058070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_i2c_debug0_change_toggle,
        &soc_stmp3700_i2c_debug0_dma_state,
        &soc_stmp3700_i2c_debug0_dmaendcmd,
        &soc_stmp3700_i2c_debug0_dmakick,
        &soc_stmp3700_i2c_debug0_dmareq,
        &soc_stmp3700_i2c_debug0_grab_toggle,
        &soc_stmp3700_i2c_debug0_slave_hold_clk,
        &soc_stmp3700_i2c_debug0_slave_state,
        &soc_stmp3700_i2c_debug0_start_toggle,
        &soc_stmp3700_i2c_debug0_stop_toggle,
        &soc_stmp3700_i2c_debug0_tbd,
        &soc_stmp3700_i2c_debug0_testmode,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_i2c_clk_in =
{
    "I2C_CLK_IN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_i2c_data_in =
{
    "I2C_DATA_IN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_dma_byte_enables =
{
    "DMA_BYTE_ENABLES",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_clk_gen_state =
{
    "CLK_GEN_STATE",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_lst_mode =
{
    "LST_MODE",
    9, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_local_slave_test =
{
    "LOCAL_SLAVE_TEST",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_force_clk_on =
{
    "FORCE_CLK_ON",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_force_clk_idle =
{
    "FORCE_CLK_IDLE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_force_arb_loss =
{
    "FORCE_ARB_LOSS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_force_rcv_ack =
{
    "FORCE_RCV_ACK",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_force_i2c_data_oe =
{
    "FORCE_I2C_DATA_OE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_debug1_force_i2c_clk_oe =
{
    "FORCE_I2C_CLK_OE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_debug1 =
{
    "HW_I2C_DEBUG1",
    0x80058080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_i2c_debug1_clk_gen_state,
        &soc_stmp3700_i2c_debug1_dma_byte_enables,
        &soc_stmp3700_i2c_debug1_force_arb_loss,
        &soc_stmp3700_i2c_debug1_force_clk_idle,
        &soc_stmp3700_i2c_debug1_force_clk_on,
        &soc_stmp3700_i2c_debug1_force_i2c_clk_oe,
        &soc_stmp3700_i2c_debug1_force_i2c_data_oe,
        &soc_stmp3700_i2c_debug1_force_rcv_ack,
        &soc_stmp3700_i2c_debug1_i2c_clk_in,
        &soc_stmp3700_i2c_debug1_i2c_data_in,
        &soc_stmp3700_i2c_debug1_local_slave_test,
        &soc_stmp3700_i2c_debug1_lst_mode,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_i2c_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_i2c_version =
{
    "HW_I2C_VERSION",
    0x80058090,
    0,
    3,
    {
        &soc_stmp3700_i2c_version_major,
        &soc_stmp3700_i2c_version_minor,
        &soc_stmp3700_i2c_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_vector_irqvector =
{
    "IRQVECTOR",
    2, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_vector =
{
    "HW_ICOLL_VECTOR",
    0x80000000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_icoll_vector_irqvector,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_levelack_irqlevelack =
{
    "IRQLEVELACK",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_levelack =
{
    "HW_ICOLL_LEVELACK",
    0x80000010,
    0,
    1,
    {
        &soc_stmp3700_icoll_levelack_irqlevelack,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_vector_pitch =
{
    "VECTOR_PITCH",
    21, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_bypass_fsm =
{
    "BYPASS_FSM",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_no_nesting =
{
    "NO_NESTING",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_arm_rse_mode =
{
    "ARM_RSE_MODE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_fiq_final_enable =
{
    "FIQ_FINAL_ENABLE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_irq_final_enable =
{
    "IRQ_FINAL_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq35 =
{
    "ENABLE2FIQ35",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq34 =
{
    "ENABLE2FIQ34",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq33 =
{
    "ENABLE2FIQ33",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq32 =
{
    "ENABLE2FIQ32",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq_t3 =
{
    "ENABLE2FIQ_T3",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq_t2 =
{
    "ENABLE2FIQ_T2",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq_t1 =
{
    "ENABLE2FIQ_T1",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_ctrl_enable2fiq_t0 =
{
    "ENABLE2FIQ_T0",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_ctrl =
{
    "HW_ICOLL_CTRL",
    0x80000020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_icoll_ctrl_arm_rse_mode,
        &soc_stmp3700_icoll_ctrl_bypass_fsm,
        &soc_stmp3700_icoll_ctrl_clkgate,
        &soc_stmp3700_icoll_ctrl_enable2fiq32,
        &soc_stmp3700_icoll_ctrl_enable2fiq33,
        &soc_stmp3700_icoll_ctrl_enable2fiq34,
        &soc_stmp3700_icoll_ctrl_enable2fiq35,
        &soc_stmp3700_icoll_ctrl_enable2fiq_t0,
        &soc_stmp3700_icoll_ctrl_enable2fiq_t1,
        &soc_stmp3700_icoll_ctrl_enable2fiq_t2,
        &soc_stmp3700_icoll_ctrl_enable2fiq_t3,
        &soc_stmp3700_icoll_ctrl_fiq_final_enable,
        &soc_stmp3700_icoll_ctrl_irq_final_enable,
        &soc_stmp3700_icoll_ctrl_no_nesting,
        &soc_stmp3700_icoll_ctrl_sftrst,
        &soc_stmp3700_icoll_ctrl_vector_pitch,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_stat_vector_number =
{
    "VECTOR_NUMBER",
    0, 5
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_stat =
{
    "HW_ICOLL_STAT",
    0x80000030,
    0,
    1,
    {
        &soc_stmp3700_icoll_stat_vector_number,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_vbase_table_address =
{
    "TABLE_ADDRESS",
    2, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_vbase =
{
    "HW_ICOLL_VBASE",
    0x80000160,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_icoll_vbase_table_address,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_debug_inservice =
{
    "INSERVICE",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_debug_level_requests =
{
    "LEVEL_REQUESTS",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_debug_requests_by_level =
{
    "REQUESTS_BY_LEVEL",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_debug_fiq =
{
    "FIQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_debug_irq =
{
    "IRQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_debug_vector_fsm =
{
    "VECTOR_FSM",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_debug =
{
    "HW_ICOLL_DEBUG",
    0x80000170,
    0,
    6,
    {
        &soc_stmp3700_icoll_debug_fiq,
        &soc_stmp3700_icoll_debug_inservice,
        &soc_stmp3700_icoll_debug_irq,
        &soc_stmp3700_icoll_debug_level_requests,
        &soc_stmp3700_icoll_debug_requests_by_level,
        &soc_stmp3700_icoll_debug_vector_fsm,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_dbgread0_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_dbgread0 =
{
    "HW_ICOLL_DBGREAD0",
    0x80000180,
    0,
    1,
    {
        &soc_stmp3700_icoll_dbgread0_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_dbgread1_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_dbgread1 =
{
    "HW_ICOLL_DBGREAD1",
    0x80000190,
    0,
    1,
    {
        &soc_stmp3700_icoll_dbgread1_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_dbgflag_flag =
{
    "FLAG",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_dbgflag =
{
    "HW_ICOLL_DBGFLAG",
    0x800001a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_icoll_dbgflag_flag,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_version =
{
    "HW_ICOLL_VERSION",
    0x800001d0,
    0,
    3,
    {
        &soc_stmp3700_icoll_version_major,
        &soc_stmp3700_icoll_version_minor,
        &soc_stmp3700_icoll_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_rawn_raw_irqs =
{
    "RAW_IRQS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_raw0 =
{
    "HW_ICOLL_RAW0",
    0x80000040,
    0,
    1,
    {
        &soc_stmp3700_icoll_rawn_raw_irqs,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_raw1 =
{
    "HW_ICOLL_RAW1",
    0x80000050,
    0,
    1,
    {
        &soc_stmp3700_icoll_rawn_raw_irqs,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_softirq3 =
{
    "SOFTIRQ3",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_enable3 =
{
    "ENABLE3",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_priority3 =
{
    "PRIORITY3",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_softirq2 =
{
    "SOFTIRQ2",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_enable2 =
{
    "ENABLE2",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_priority2 =
{
    "PRIORITY2",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_softirq1 =
{
    "SOFTIRQ1",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_enable1 =
{
    "ENABLE1",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_priority1 =
{
    "PRIORITY1",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_softirq0 =
{
    "SOFTIRQ0",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_enable0 =
{
    "ENABLE0",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_priorityn_priority0 =
{
    "PRIORITY0",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority0 =
{
    "HW_ICOLL_PRIORITY0",
    0x80000060,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority1 =
{
    "HW_ICOLL_PRIORITY1",
    0x80000070,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority2 =
{
    "HW_ICOLL_PRIORITY2",
    0x80000080,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority3 =
{
    "HW_ICOLL_PRIORITY3",
    0x80000090,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority4 =
{
    "HW_ICOLL_PRIORITY4",
    0x800000a0,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority5 =
{
    "HW_ICOLL_PRIORITY5",
    0x800000b0,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority6 =
{
    "HW_ICOLL_PRIORITY6",
    0x800000c0,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority7 =
{
    "HW_ICOLL_PRIORITY7",
    0x800000d0,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority8 =
{
    "HW_ICOLL_PRIORITY8",
    0x800000e0,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority9 =
{
    "HW_ICOLL_PRIORITY9",
    0x800000f0,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority10 =
{
    "HW_ICOLL_PRIORITY10",
    0x80000100,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority11 =
{
    "HW_ICOLL_PRIORITY11",
    0x80000110,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority12 =
{
    "HW_ICOLL_PRIORITY12",
    0x80000120,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority13 =
{
    "HW_ICOLL_PRIORITY13",
    0x80000130,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority14 =
{
    "HW_ICOLL_PRIORITY14",
    0x80000140,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_priority15 =
{
    "HW_ICOLL_PRIORITY15",
    0x80000150,
    0,
    12,
    {
        &soc_stmp3700_icoll_priorityn_enable0,
        &soc_stmp3700_icoll_priorityn_enable1,
        &soc_stmp3700_icoll_priorityn_enable2,
        &soc_stmp3700_icoll_priorityn_enable3,
        &soc_stmp3700_icoll_priorityn_priority0,
        &soc_stmp3700_icoll_priorityn_priority1,
        &soc_stmp3700_icoll_priorityn_priority2,
        &soc_stmp3700_icoll_priorityn_priority3,
        &soc_stmp3700_icoll_priorityn_softirq0,
        &soc_stmp3700_icoll_priorityn_softirq1,
        &soc_stmp3700_icoll_priorityn_softirq2,
        &soc_stmp3700_icoll_priorityn_softirq3,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_icoll_dbgrequestn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_dbgrequest0 =
{
    "HW_ICOLL_DBGREQUEST0",
    0x800001b0,
    0,
    1,
    {
        &soc_stmp3700_icoll_dbgrequestn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_icoll_dbgrequest1 =
{
    "HW_ICOLL_DBGREQUEST1",
    0x800001c0,
    0,
    1,
    {
        &soc_stmp3700_icoll_dbgrequestn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_mta =
{
    "MTA",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_mode =
{
    "MODE",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_speed =
{
    "SPEED",
    19, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_tc_time_div =
{
    "TC_TIME_DIV",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_tc_type =
{
    "TC_TYPE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_sir_gap =
{
    "SIR_GAP",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_sipen =
{
    "SIPEN",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_tcen =
{
    "TCEN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_txen =
{
    "TXEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_ctrl_rxen =
{
    "RXEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_ctrl =
{
    "HW_IR_CTRL",
    0x80078000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_ir_ctrl_clkgate,
        &soc_stmp3700_ir_ctrl_mode,
        &soc_stmp3700_ir_ctrl_mta,
        &soc_stmp3700_ir_ctrl_rxen,
        &soc_stmp3700_ir_ctrl_sftrst,
        &soc_stmp3700_ir_ctrl_sipen,
        &soc_stmp3700_ir_ctrl_sir_gap,
        &soc_stmp3700_ir_ctrl_speed,
        &soc_stmp3700_ir_ctrl_tc_time_div,
        &soc_stmp3700_ir_ctrl_tc_type,
        &soc_stmp3700_ir_ctrl_tcen,
        &soc_stmp3700_ir_ctrl_txen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_run =
{
    "RUN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_empty =
{
    "EMPTY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_int =
{
    "INT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_change =
{
    "CHANGE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_new_mta =
{
    "NEW_MTA",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_new_mode =
{
    "NEW_MODE",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_new_speed =
{
    "NEW_SPEED",
    19, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_bof_type =
{
    "BOF_TYPE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_xbofs =
{
    "XBOFS",
    12, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_txdma_xfer_count =
{
    "XFER_COUNT",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_txdma =
{
    "HW_IR_TXDMA",
    0x80078010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_ir_txdma_bof_type,
        &soc_stmp3700_ir_txdma_change,
        &soc_stmp3700_ir_txdma_empty,
        &soc_stmp3700_ir_txdma_int,
        &soc_stmp3700_ir_txdma_new_mode,
        &soc_stmp3700_ir_txdma_new_mta,
        &soc_stmp3700_ir_txdma_new_speed,
        &soc_stmp3700_ir_txdma_run,
        &soc_stmp3700_ir_txdma_xbofs,
        &soc_stmp3700_ir_txdma_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_rxdma_run =
{
    "RUN",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_rxdma_xfer_count =
{
    "XFER_COUNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_rxdma =
{
    "HW_IR_RXDMA",
    0x80078020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_ir_rxdma_run,
        &soc_stmp3700_ir_rxdma_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_vfirswz =
{
    "VFIRSWZ",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_rxfrmoff =
{
    "RXFRMOFF",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_rxcrcoff =
{
    "RXCRCOFF",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_rxinvert =
{
    "RXINVERT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_txfrmoff =
{
    "TXFRMOFF",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_txcrcoff =
{
    "TXCRCOFF",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_txinvert =
{
    "TXINVERT",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_intloopback =
{
    "INTLOOPBACK",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_duplex =
{
    "DUPLEX",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_mio_rx =
{
    "MIO_RX",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_mio_tx =
{
    "MIO_TX",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_mio_sclk =
{
    "MIO_SCLK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_dbgctrl_mio_en =
{
    "MIO_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_dbgctrl =
{
    "HW_IR_DBGCTRL",
    0x80078030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_stmp3700_ir_dbgctrl_duplex,
        &soc_stmp3700_ir_dbgctrl_intloopback,
        &soc_stmp3700_ir_dbgctrl_mio_en,
        &soc_stmp3700_ir_dbgctrl_mio_rx,
        &soc_stmp3700_ir_dbgctrl_mio_sclk,
        &soc_stmp3700_ir_dbgctrl_mio_tx,
        &soc_stmp3700_ir_dbgctrl_rxcrcoff,
        &soc_stmp3700_ir_dbgctrl_rxfrmoff,
        &soc_stmp3700_ir_dbgctrl_rxinvert,
        &soc_stmp3700_ir_dbgctrl_txcrcoff,
        &soc_stmp3700_ir_dbgctrl_txfrmoff,
        &soc_stmp3700_ir_dbgctrl_txinvert,
        &soc_stmp3700_ir_dbgctrl_vfirswz,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_rxabort_irq_en =
{
    "RXABORT_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_speed_irq_en =
{
    "SPEED_IRQ_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_rxof_irq_en =
{
    "RXOF_IRQ_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_txuf_irq_en =
{
    "TXUF_IRQ_EN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_tc_irq_en =
{
    "TC_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_rx_irq_en =
{
    "RX_IRQ_EN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_tx_irq_en =
{
    "TX_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_rxabort_irq =
{
    "RXABORT_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_speed_irq =
{
    "SPEED_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_rxof_irq =
{
    "RXOF_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_txuf_irq =
{
    "TXUF_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_tc_irq =
{
    "TC_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_rx_irq =
{
    "RX_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_intr_tx_irq =
{
    "TX_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_intr =
{
    "HW_IR_INTR",
    0x80078040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_stmp3700_ir_intr_rx_irq,
        &soc_stmp3700_ir_intr_rx_irq_en,
        &soc_stmp3700_ir_intr_rxabort_irq,
        &soc_stmp3700_ir_intr_rxabort_irq_en,
        &soc_stmp3700_ir_intr_rxof_irq,
        &soc_stmp3700_ir_intr_rxof_irq_en,
        &soc_stmp3700_ir_intr_speed_irq,
        &soc_stmp3700_ir_intr_speed_irq_en,
        &soc_stmp3700_ir_intr_tc_irq,
        &soc_stmp3700_ir_intr_tc_irq_en,
        &soc_stmp3700_ir_intr_tx_irq,
        &soc_stmp3700_ir_intr_tx_irq_en,
        &soc_stmp3700_ir_intr_txuf_irq,
        &soc_stmp3700_ir_intr_txuf_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_data =
{
    "HW_IR_DATA",
    0x80078050,
    0,
    1,
    {
        &soc_stmp3700_ir_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_mode_allowed =
{
    "MODE_ALLOWED",
    29, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_any_irq =
{
    "ANY_IRQ",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_rxabort_summary =
{
    "RXABORT_SUMMARY",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_speed_summary =
{
    "SPEED_SUMMARY",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_rxof_summary =
{
    "RXOF_SUMMARY",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_txuf_summary =
{
    "TXUF_SUMMARY",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_tc_summary =
{
    "TC_SUMMARY",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_rx_summary =
{
    "RX_SUMMARY",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_tx_summary =
{
    "TX_SUMMARY",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_media_busy =
{
    "MEDIA_BUSY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_rx_active =
{
    "RX_ACTIVE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_stat_tx_active =
{
    "TX_ACTIVE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_stat =
{
    "HW_IR_STAT",
    0x80078060,
    0,
    13,
    {
        &soc_stmp3700_ir_stat_any_irq,
        &soc_stmp3700_ir_stat_media_busy,
        &soc_stmp3700_ir_stat_mode_allowed,
        &soc_stmp3700_ir_stat_present,
        &soc_stmp3700_ir_stat_rx_active,
        &soc_stmp3700_ir_stat_rx_summary,
        &soc_stmp3700_ir_stat_rxabort_summary,
        &soc_stmp3700_ir_stat_rxof_summary,
        &soc_stmp3700_ir_stat_speed_summary,
        &soc_stmp3700_ir_stat_tc_summary,
        &soc_stmp3700_ir_stat_tx_active,
        &soc_stmp3700_ir_stat_tx_summary,
        &soc_stmp3700_ir_stat_txuf_summary,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_init =
{
    "INIT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_go =
{
    "GO",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_temic =
{
    "TEMIC",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_ext_data =
{
    "EXT_DATA",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_data =
{
    "DATA",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_addr =
{
    "ADDR",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_indx =
{
    "INDX",
    1, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_tcctrl_c =
{
    "C",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_tcctrl =
{
    "HW_IR_TCCTRL",
    0x80078070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_ir_tcctrl_addr,
        &soc_stmp3700_ir_tcctrl_busy,
        &soc_stmp3700_ir_tcctrl_c,
        &soc_stmp3700_ir_tcctrl_data,
        &soc_stmp3700_ir_tcctrl_ext_data,
        &soc_stmp3700_ir_tcctrl_go,
        &soc_stmp3700_ir_tcctrl_indx,
        &soc_stmp3700_ir_tcctrl_init,
        &soc_stmp3700_ir_tcctrl_temic,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_si_read_abort =
{
    "ABORT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_si_read_data =
{
    "DATA",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_si_read =
{
    "HW_IR_SI_READ",
    0x80078080,
    0,
    2,
    {
        &soc_stmp3700_ir_si_read_abort,
        &soc_stmp3700_ir_si_read_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_debug_txdmakick =
{
    "TXDMAKICK",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_debug_rxdmakick =
{
    "RXDMAKICK",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_debug_txdmaend =
{
    "TXDMAEND",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_debug_rxdmaend =
{
    "RXDMAEND",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_debug_txdmareq =
{
    "TXDMAREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_debug_rxdmareq =
{
    "RXDMAREQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_debug =
{
    "HW_IR_DEBUG",
    0x80078090,
    0,
    6,
    {
        &soc_stmp3700_ir_debug_rxdmaend,
        &soc_stmp3700_ir_debug_rxdmakick,
        &soc_stmp3700_ir_debug_rxdmareq,
        &soc_stmp3700_ir_debug_txdmaend,
        &soc_stmp3700_ir_debug_txdmakick,
        &soc_stmp3700_ir_debug_txdmareq,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ir_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_ir_version =
{
    "HW_IR_VERSION",
    0x800780a0,
    0,
    3,
    {
        &soc_stmp3700_ir_version_major,
        &soc_stmp3700_ir_version_minor,
        &soc_stmp3700_ir_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_read_writeb =
{
    "READ_WRITEB",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_wait_for_vsync_edge =
{
    "WAIT_FOR_VSYNC_EDGE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_data_shift_dir =
{
    "DATA_SHIFT_DIR",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_shift_num_bits =
{
    "SHIFT_NUM_BITS",
    25, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_dvi_mode =
{
    "DVI_MODE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_bypass_count =
{
    "BYPASS_COUNT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_data_swizzle =
{
    "DATA_SWIZZLE",
    21, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_vsync_mode =
{
    "VSYNC_MODE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_dotclk_mode =
{
    "DOTCLK_MODE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_data_select =
{
    "DATA_SELECT",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_word_length =
{
    "WORD_LENGTH",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_run =
{
    "RUN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl_count =
{
    "COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_ctrl =
{
    "HW_LCDIF_CTRL",
    0x80030000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    15,
    {
        &soc_stmp3700_lcdif_ctrl_bypass_count,
        &soc_stmp3700_lcdif_ctrl_clkgate,
        &soc_stmp3700_lcdif_ctrl_count,
        &soc_stmp3700_lcdif_ctrl_data_select,
        &soc_stmp3700_lcdif_ctrl_data_shift_dir,
        &soc_stmp3700_lcdif_ctrl_data_swizzle,
        &soc_stmp3700_lcdif_ctrl_dotclk_mode,
        &soc_stmp3700_lcdif_ctrl_dvi_mode,
        &soc_stmp3700_lcdif_ctrl_read_writeb,
        &soc_stmp3700_lcdif_ctrl_run,
        &soc_stmp3700_lcdif_ctrl_sftrst,
        &soc_stmp3700_lcdif_ctrl_shift_num_bits,
        &soc_stmp3700_lcdif_ctrl_vsync_mode,
        &soc_stmp3700_lcdif_ctrl_wait_for_vsync_edge,
        &soc_stmp3700_lcdif_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_byte_packing_format =
{
    "BYTE_PACKING_FORMAT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_overflow_irq_en =
{
    "OVERFLOW_IRQ_EN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_underflow_irq_en =
{
    "UNDERFLOW_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_cur_frame_done_irq_en =
{
    "CUR_FRAME_DONE_IRQ_EN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_vsync_edge_irq_en =
{
    "VSYNC_EDGE_IRQ_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_overflow_irq =
{
    "OVERFLOW_IRQ",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_underflow_irq =
{
    "UNDERFLOW_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_cur_frame_done_irq =
{
    "CUR_FRAME_DONE_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_vsync_edge_irq =
{
    "VSYNC_EDGE_IRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_read_mode_num_packed_subwords =
{
    "READ_MODE_NUM_PACKED_SUBWORDS",
    5, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_first_read_dummy =
{
    "FIRST_READ_DUMMY",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_lcd_cs_ctrl =
{
    "LCD_CS_CTRL",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_busy_enable =
{
    "BUSY_ENABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_mode86 =
{
    "MODE86",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_ctrl1_reset =
{
    "RESET",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_ctrl1 =
{
    "HW_LCDIF_CTRL1",
    0x80030010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    15,
    {
        &soc_stmp3700_lcdif_ctrl1_busy_enable,
        &soc_stmp3700_lcdif_ctrl1_byte_packing_format,
        &soc_stmp3700_lcdif_ctrl1_cur_frame_done_irq,
        &soc_stmp3700_lcdif_ctrl1_cur_frame_done_irq_en,
        &soc_stmp3700_lcdif_ctrl1_first_read_dummy,
        &soc_stmp3700_lcdif_ctrl1_lcd_cs_ctrl,
        &soc_stmp3700_lcdif_ctrl1_mode86,
        &soc_stmp3700_lcdif_ctrl1_overflow_irq,
        &soc_stmp3700_lcdif_ctrl1_overflow_irq_en,
        &soc_stmp3700_lcdif_ctrl1_read_mode_num_packed_subwords,
        &soc_stmp3700_lcdif_ctrl1_reset,
        &soc_stmp3700_lcdif_ctrl1_underflow_irq,
        &soc_stmp3700_lcdif_ctrl1_underflow_irq_en,
        &soc_stmp3700_lcdif_ctrl1_vsync_edge_irq,
        &soc_stmp3700_lcdif_ctrl1_vsync_edge_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_timing_cmd_hold =
{
    "CMD_HOLD",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_timing_cmd_setup =
{
    "CMD_SETUP",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_timing_data_hold =
{
    "DATA_HOLD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_timing_data_setup =
{
    "DATA_SETUP",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_timing =
{
    "HW_LCDIF_TIMING",
    0x80030020,
    0,
    4,
    {
        &soc_stmp3700_lcdif_timing_cmd_hold,
        &soc_stmp3700_lcdif_timing_cmd_setup,
        &soc_stmp3700_lcdif_timing_data_hold,
        &soc_stmp3700_lcdif_timing_data_setup,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_vsync_oeb =
{
    "VSYNC_OEB",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_enable_present =
{
    "ENABLE_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_vsync_pol =
{
    "VSYNC_POL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_hsync_pol =
{
    "HSYNC_POL",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_dotclk_pol =
{
    "DOTCLK_POL",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_enable_pol =
{
    "ENABLE_POL",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_vsync_period_unit =
{
    "VSYNC_PERIOD_UNIT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_vsync_pulse_width_unit =
{
    "VSYNC_PULSE_WIDTH_UNIT",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_interlace =
{
    "INTERLACE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl0_dotclk_v_valid_data_cnt =
{
    "DOTCLK_V_VALID_DATA_CNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_vdctrl0 =
{
    "HW_LCDIF_VDCTRL0",
    0x80030030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_lcdif_vdctrl0_dotclk_pol,
        &soc_stmp3700_lcdif_vdctrl0_dotclk_v_valid_data_cnt,
        &soc_stmp3700_lcdif_vdctrl0_enable_pol,
        &soc_stmp3700_lcdif_vdctrl0_enable_present,
        &soc_stmp3700_lcdif_vdctrl0_hsync_pol,
        &soc_stmp3700_lcdif_vdctrl0_interlace,
        &soc_stmp3700_lcdif_vdctrl0_vsync_oeb,
        &soc_stmp3700_lcdif_vdctrl0_vsync_period_unit,
        &soc_stmp3700_lcdif_vdctrl0_vsync_pol,
        &soc_stmp3700_lcdif_vdctrl0_vsync_pulse_width_unit,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl1_vsync_pulse_width =
{
    "VSYNC_PULSE_WIDTH",
    20, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl1_vsync_period =
{
    "VSYNC_PERIOD",
    0, 19
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_vdctrl1 =
{
    "HW_LCDIF_VDCTRL1",
    0x80030040,
    0,
    2,
    {
        &soc_stmp3700_lcdif_vdctrl1_vsync_period,
        &soc_stmp3700_lcdif_vdctrl1_vsync_pulse_width,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl2_hsync_pulse_width =
{
    "HSYNC_PULSE_WIDTH",
    23, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl2_hsync_period =
{
    "HSYNC_PERIOD",
    11, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl2_dotclk_h_valid_data_cnt =
{
    "DOTCLK_H_VALID_DATA_CNT",
    0, 10
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_vdctrl2 =
{
    "HW_LCDIF_VDCTRL2",
    0x80030050,
    0,
    3,
    {
        &soc_stmp3700_lcdif_vdctrl2_dotclk_h_valid_data_cnt,
        &soc_stmp3700_lcdif_vdctrl2_hsync_period,
        &soc_stmp3700_lcdif_vdctrl2_hsync_pulse_width,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl3_sync_signals_on =
{
    "SYNC_SIGNALS_ON",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl3_horizontal_wait_cnt =
{
    "HORIZONTAL_WAIT_CNT",
    12, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_vdctrl3_vertical_wait_cnt =
{
    "VERTICAL_WAIT_CNT",
    0, 8
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_vdctrl3 =
{
    "HW_LCDIF_VDCTRL3",
    0x80030060,
    0,
    3,
    {
        &soc_stmp3700_lcdif_vdctrl3_horizontal_wait_cnt,
        &soc_stmp3700_lcdif_vdctrl3_sync_signals_on,
        &soc_stmp3700_lcdif_vdctrl3_vertical_wait_cnt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl0_h_active_cnt =
{
    "H_ACTIVE_CNT",
    20, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl0_h_blanking_cnt =
{
    "H_BLANKING_CNT",
    10, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl0_v_lines_cnt =
{
    "V_LINES_CNT",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_dvictrl0 =
{
    "HW_LCDIF_DVICTRL0",
    0x80030070,
    0,
    3,
    {
        &soc_stmp3700_lcdif_dvictrl0_h_active_cnt,
        &soc_stmp3700_lcdif_dvictrl0_h_blanking_cnt,
        &soc_stmp3700_lcdif_dvictrl0_v_lines_cnt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl1_f1_start_line =
{
    "F1_START_LINE",
    20, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl1_f1_end_line =
{
    "F1_END_LINE",
    10, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl1_f2_start_line =
{
    "F2_START_LINE",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_dvictrl1 =
{
    "HW_LCDIF_DVICTRL1",
    0x80030080,
    0,
    3,
    {
        &soc_stmp3700_lcdif_dvictrl1_f1_end_line,
        &soc_stmp3700_lcdif_dvictrl1_f1_start_line,
        &soc_stmp3700_lcdif_dvictrl1_f2_start_line,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl2_f2_end_line =
{
    "F2_END_LINE",
    20, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl2_v1_blank_start_line =
{
    "V1_BLANK_START_LINE",
    10, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl2_v1_blank_end_line =
{
    "V1_BLANK_END_LINE",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_dvictrl2 =
{
    "HW_LCDIF_DVICTRL2",
    0x80030090,
    0,
    3,
    {
        &soc_stmp3700_lcdif_dvictrl2_f2_end_line,
        &soc_stmp3700_lcdif_dvictrl2_v1_blank_end_line,
        &soc_stmp3700_lcdif_dvictrl2_v1_blank_start_line,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl3_v2_blank_start_line =
{
    "V2_BLANK_START_LINE",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_dvictrl3_v2_blank_end_line =
{
    "V2_BLANK_END_LINE",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_dvictrl3 =
{
    "HW_LCDIF_DVICTRL3",
    0x800300a0,
    0,
    2,
    {
        &soc_stmp3700_lcdif_dvictrl3_v2_blank_end_line,
        &soc_stmp3700_lcdif_dvictrl3_v2_blank_start_line,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_data_data_three =
{
    "DATA_THREE",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_data_data_two =
{
    "DATA_TWO",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_data_data_one =
{
    "DATA_ONE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_data_data_zero =
{
    "DATA_ZERO",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_data =
{
    "HW_LCDIF_DATA",
    0x800300b0,
    0,
    4,
    {
        &soc_stmp3700_lcdif_data_data_one,
        &soc_stmp3700_lcdif_data_data_three,
        &soc_stmp3700_lcdif_data_data_two,
        &soc_stmp3700_lcdif_data_data_zero,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_dma_req =
{
    "DMA_REQ",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_rxfifo_full =
{
    "RXFIFO_FULL",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_rxfifo_empty =
{
    "RXFIFO_EMPTY",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_txfifo_full =
{
    "TXFIFO_FULL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_txfifo_empty =
{
    "TXFIFO_EMPTY",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_busy =
{
    "BUSY",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_stat_dvi_current_field =
{
    "DVI_CURRENT_FIELD",
    24, 24
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_stat =
{
    "HW_LCDIF_STAT",
    0x800300c0,
    0,
    8,
    {
        &soc_stmp3700_lcdif_stat_busy,
        &soc_stmp3700_lcdif_stat_dma_req,
        &soc_stmp3700_lcdif_stat_dvi_current_field,
        &soc_stmp3700_lcdif_stat_present,
        &soc_stmp3700_lcdif_stat_rxfifo_empty,
        &soc_stmp3700_lcdif_stat_rxfifo_full,
        &soc_stmp3700_lcdif_stat_txfifo_empty,
        &soc_stmp3700_lcdif_stat_txfifo_full,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_version =
{
    "HW_LCDIF_VERSION",
    0x800300d0,
    0,
    3,
    {
        &soc_stmp3700_lcdif_version_major,
        &soc_stmp3700_lcdif_version_minor,
        &soc_stmp3700_lcdif_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_streaming_end_detected =
{
    "STREAMING_END_DETECTED",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_wait_for_vsync_edge_out =
{
    "WAIT_FOR_VSYNC_EDGE_OUT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_sync_signals_on_reg =
{
    "SYNC_SIGNALS_ON_REG",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_dmacmdkick =
{
    "DMACMDKICK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_enable =
{
    "ENABLE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_hsync =
{
    "HSYNC",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_vsync =
{
    "VSYNC",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_cur_frame_tx =
{
    "CUR_FRAME_TX",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_empty_word =
{
    "EMPTY_WORD",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_cur_state =
{
    "CUR_STATE",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lcdif_debug0_data_count =
{
    "DATA_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_lcdif_debug0 =
{
    "HW_LCDIF_DEBUG0",
    0x800300e0,
    0,
    11,
    {
        &soc_stmp3700_lcdif_debug0_cur_frame_tx,
        &soc_stmp3700_lcdif_debug0_cur_state,
        &soc_stmp3700_lcdif_debug0_data_count,
        &soc_stmp3700_lcdif_debug0_dmacmdkick,
        &soc_stmp3700_lcdif_debug0_empty_word,
        &soc_stmp3700_lcdif_debug0_enable,
        &soc_stmp3700_lcdif_debug0_hsync,
        &soc_stmp3700_lcdif_debug0_streaming_end_detected,
        &soc_stmp3700_lcdif_debug0_sync_signals_on_reg,
        &soc_stmp3700_lcdif_debug0_vsync,
        &soc_stmp3700_lcdif_debug0_wait_for_vsync_edge_out,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_onchip_groundref =
{
    "ONCHIP_GROUNDREF",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_touch_detect_enable =
{
    "TOUCH_DETECT_ENABLE",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_yminus_enable =
{
    "YMINUS_ENABLE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_xminus_enable =
{
    "XMINUS_ENABLE",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_yplus_enable =
{
    "YPLUS_ENABLE",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_xplus_enable =
{
    "XPLUS_ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl0_schedule =
{
    "SCHEDULE",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ctrl0 =
{
    "HW_LRADC_CTRL0",
    0x80050000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_lradc_ctrl0_clkgate,
        &soc_stmp3700_lradc_ctrl0_onchip_groundref,
        &soc_stmp3700_lradc_ctrl0_schedule,
        &soc_stmp3700_lradc_ctrl0_sftrst,
        &soc_stmp3700_lradc_ctrl0_touch_detect_enable,
        &soc_stmp3700_lradc_ctrl0_xminus_enable,
        &soc_stmp3700_lradc_ctrl0_xplus_enable,
        &soc_stmp3700_lradc_ctrl0_yminus_enable,
        &soc_stmp3700_lradc_ctrl0_yplus_enable,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_touch_detect_irq_en =
{
    "TOUCH_DETECT_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc7_irq_en =
{
    "LRADC7_IRQ_EN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc6_irq_en =
{
    "LRADC6_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc5_irq_en =
{
    "LRADC5_IRQ_EN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc4_irq_en =
{
    "LRADC4_IRQ_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc3_irq_en =
{
    "LRADC3_IRQ_EN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc2_irq_en =
{
    "LRADC2_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc1_irq_en =
{
    "LRADC1_IRQ_EN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc0_irq_en =
{
    "LRADC0_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_touch_detect_irq =
{
    "TOUCH_DETECT_IRQ",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc7_irq =
{
    "LRADC7_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc6_irq =
{
    "LRADC6_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc5_irq =
{
    "LRADC5_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc4_irq =
{
    "LRADC4_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc3_irq =
{
    "LRADC3_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc2_irq =
{
    "LRADC2_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc1_irq =
{
    "LRADC1_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl1_lradc0_irq =
{
    "LRADC0_IRQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ctrl1 =
{
    "HW_LRADC_CTRL1",
    0x80050010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_stmp3700_lradc_ctrl1_lradc0_irq,
        &soc_stmp3700_lradc_ctrl1_lradc0_irq_en,
        &soc_stmp3700_lradc_ctrl1_lradc1_irq,
        &soc_stmp3700_lradc_ctrl1_lradc1_irq_en,
        &soc_stmp3700_lradc_ctrl1_lradc2_irq,
        &soc_stmp3700_lradc_ctrl1_lradc2_irq_en,
        &soc_stmp3700_lradc_ctrl1_lradc3_irq,
        &soc_stmp3700_lradc_ctrl1_lradc3_irq_en,
        &soc_stmp3700_lradc_ctrl1_lradc4_irq,
        &soc_stmp3700_lradc_ctrl1_lradc4_irq_en,
        &soc_stmp3700_lradc_ctrl1_lradc5_irq,
        &soc_stmp3700_lradc_ctrl1_lradc5_irq_en,
        &soc_stmp3700_lradc_ctrl1_lradc6_irq,
        &soc_stmp3700_lradc_ctrl1_lradc6_irq_en,
        &soc_stmp3700_lradc_ctrl1_lradc7_irq,
        &soc_stmp3700_lradc_ctrl1_lradc7_irq_en,
        &soc_stmp3700_lradc_ctrl1_touch_detect_irq,
        &soc_stmp3700_lradc_ctrl1_touch_detect_irq_en,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_divide_by_two =
{
    "DIVIDE_BY_TWO",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_bl_amp_bypass =
{
    "BL_AMP_BYPASS",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_bl_enable =
{
    "BL_ENABLE",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_bl_mux_select =
{
    "BL_MUX_SELECT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_bl_brightness =
{
    "BL_BRIGHTNESS",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_tempsense_pwd =
{
    "TEMPSENSE_PWD",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_ext_en1 =
{
    "EXT_EN1",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_ext_en0 =
{
    "EXT_EN0",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_temp_sensor_ienable1 =
{
    "TEMP_SENSOR_IENABLE1",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_temp_sensor_ienable0 =
{
    "TEMP_SENSOR_IENABLE0",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_temp_isrc1 =
{
    "TEMP_ISRC1",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl2_temp_isrc0 =
{
    "TEMP_ISRC0",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ctrl2 =
{
    "HW_LRADC_CTRL2",
    0x80050020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_lradc_ctrl2_bl_amp_bypass,
        &soc_stmp3700_lradc_ctrl2_bl_brightness,
        &soc_stmp3700_lradc_ctrl2_bl_enable,
        &soc_stmp3700_lradc_ctrl2_bl_mux_select,
        &soc_stmp3700_lradc_ctrl2_divide_by_two,
        &soc_stmp3700_lradc_ctrl2_ext_en0,
        &soc_stmp3700_lradc_ctrl2_ext_en1,
        &soc_stmp3700_lradc_ctrl2_temp_isrc0,
        &soc_stmp3700_lradc_ctrl2_temp_isrc1,
        &soc_stmp3700_lradc_ctrl2_temp_sensor_ienable0,
        &soc_stmp3700_lradc_ctrl2_temp_sensor_ienable1,
        &soc_stmp3700_lradc_ctrl2_tempsense_pwd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl3_discard =
{
    "DISCARD",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl3_force_analog_pwup =
{
    "FORCE_ANALOG_PWUP",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl3_force_analog_pwdn =
{
    "FORCE_ANALOG_PWDN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl3_cycle_time =
{
    "CYCLE_TIME",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl3_high_time =
{
    "HIGH_TIME",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl3_delay_clock =
{
    "DELAY_CLOCK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl3_invert_clock =
{
    "INVERT_CLOCK",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ctrl3 =
{
    "HW_LRADC_CTRL3",
    0x80050030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_lradc_ctrl3_cycle_time,
        &soc_stmp3700_lradc_ctrl3_delay_clock,
        &soc_stmp3700_lradc_ctrl3_discard,
        &soc_stmp3700_lradc_ctrl3_force_analog_pwdn,
        &soc_stmp3700_lradc_ctrl3_force_analog_pwup,
        &soc_stmp3700_lradc_ctrl3_high_time,
        &soc_stmp3700_lradc_ctrl3_invert_clock,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_temp1_present =
{
    "TEMP1_PRESENT",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_temp0_present =
{
    "TEMP0_PRESENT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_touch_panel_present =
{
    "TOUCH_PANEL_PRESENT",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel7_present =
{
    "CHANNEL7_PRESENT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel6_present =
{
    "CHANNEL6_PRESENT",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel5_present =
{
    "CHANNEL5_PRESENT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel4_present =
{
    "CHANNEL4_PRESENT",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel3_present =
{
    "CHANNEL3_PRESENT",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel2_present =
{
    "CHANNEL2_PRESENT",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel1_present =
{
    "CHANNEL1_PRESENT",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_channel0_present =
{
    "CHANNEL0_PRESENT",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_status_touch_detect_raw =
{
    "TOUCH_DETECT_RAW",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_status =
{
    "HW_LRADC_STATUS",
    0x80050040,
    0,
    12,
    {
        &soc_stmp3700_lradc_status_channel0_present,
        &soc_stmp3700_lradc_status_channel1_present,
        &soc_stmp3700_lradc_status_channel2_present,
        &soc_stmp3700_lradc_status_channel3_present,
        &soc_stmp3700_lradc_status_channel4_present,
        &soc_stmp3700_lradc_status_channel5_present,
        &soc_stmp3700_lradc_status_channel6_present,
        &soc_stmp3700_lradc_status_channel7_present,
        &soc_stmp3700_lradc_status_temp0_present,
        &soc_stmp3700_lradc_status_temp1_present,
        &soc_stmp3700_lradc_status_touch_detect_raw,
        &soc_stmp3700_lradc_status_touch_panel_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch6_toggle =
{
    "TOGGLE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch6_accumulate =
{
    "ACCUMULATE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch6_num_samples =
{
    "NUM_SAMPLES",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch6_value =
{
    "VALUE",
    0, 17
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch6 =
{
    "HW_LRADC_CH6",
    0x800500b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_lradc_ch6_accumulate,
        &soc_stmp3700_lradc_ch6_num_samples,
        &soc_stmp3700_lradc_ch6_toggle,
        &soc_stmp3700_lradc_ch6_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch7_toggle =
{
    "TOGGLE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch7_testmode_toggle =
{
    "TESTMODE_TOGGLE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch7_accumulate =
{
    "ACCUMULATE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch7_num_samples =
{
    "NUM_SAMPLES",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ch7_value =
{
    "VALUE",
    0, 17
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch7 =
{
    "HW_LRADC_CH7",
    0x800500c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_lradc_ch7_accumulate,
        &soc_stmp3700_lradc_ch7_num_samples,
        &soc_stmp3700_lradc_ch7_testmode_toggle,
        &soc_stmp3700_lradc_ch7_toggle,
        &soc_stmp3700_lradc_ch7_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_debug0_readonly =
{
    "READONLY",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_debug0_state =
{
    "STATE",
    0, 11
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_debug0 =
{
    "HW_LRADC_DEBUG0",
    0x80050110,
    0,
    2,
    {
        &soc_stmp3700_lradc_debug0_readonly,
        &soc_stmp3700_lradc_debug0_state,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_debug1_request =
{
    "REQUEST",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_debug1_testmode_count =
{
    "TESTMODE_COUNT",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_debug1_testmode6 =
{
    "TESTMODE6",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_debug1_testmode5 =
{
    "TESTMODE5",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_debug1_testmode =
{
    "TESTMODE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_debug1 =
{
    "HW_LRADC_DEBUG1",
    0x80050120,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_lradc_debug1_request,
        &soc_stmp3700_lradc_debug1_testmode,
        &soc_stmp3700_lradc_debug1_testmode5,
        &soc_stmp3700_lradc_debug1_testmode6,
        &soc_stmp3700_lradc_debug1_testmode_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_conversion_automatic =
{
    "AUTOMATIC",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_conversion_scale_factor =
{
    "SCALE_FACTOR",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_conversion_scaled_batt_voltage =
{
    "SCALED_BATT_VOLTAGE",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_conversion =
{
    "HW_LRADC_CONVERSION",
    0x80050130,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_stmp3700_lradc_conversion_automatic,
        &soc_stmp3700_lradc_conversion_scale_factor,
        &soc_stmp3700_lradc_conversion_scaled_batt_voltage,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc7select =
{
    "LRADC7SELECT",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc6select =
{
    "LRADC6SELECT",
    24, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc5select =
{
    "LRADC5SELECT",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc4select =
{
    "LRADC4SELECT",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc3select =
{
    "LRADC3SELECT",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc2select =
{
    "LRADC2SELECT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc1select =
{
    "LRADC1SELECT",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_ctrl4_lradc0select =
{
    "LRADC0SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ctrl4 =
{
    "HW_LRADC_CTRL4",
    0x80050140,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_lradc_ctrl4_lradc0select,
        &soc_stmp3700_lradc_ctrl4_lradc1select,
        &soc_stmp3700_lradc_ctrl4_lradc2select,
        &soc_stmp3700_lradc_ctrl4_lradc3select,
        &soc_stmp3700_lradc_ctrl4_lradc4select,
        &soc_stmp3700_lradc_ctrl4_lradc5select,
        &soc_stmp3700_lradc_ctrl4_lradc6select,
        &soc_stmp3700_lradc_ctrl4_lradc7select,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_version =
{
    "HW_LRADC_VERSION",
    0x80050150,
    0,
    3,
    {
        &soc_stmp3700_lradc_version_major,
        &soc_stmp3700_lradc_version_minor,
        &soc_stmp3700_lradc_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_chn_toggle =
{
    "TOGGLE",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_chn_accumulate =
{
    "ACCUMULATE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_chn_num_samples =
{
    "NUM_SAMPLES",
    24, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_chn_value =
{
    "VALUE",
    0, 17
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch0 =
{
    "HW_LRADC_CH0",
    0x80050050,
    0,
    4,
    {
        &soc_stmp3700_lradc_chn_accumulate,
        &soc_stmp3700_lradc_chn_num_samples,
        &soc_stmp3700_lradc_chn_toggle,
        &soc_stmp3700_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch1 =
{
    "HW_LRADC_CH1",
    0x80050060,
    0,
    4,
    {
        &soc_stmp3700_lradc_chn_accumulate,
        &soc_stmp3700_lradc_chn_num_samples,
        &soc_stmp3700_lradc_chn_toggle,
        &soc_stmp3700_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch2 =
{
    "HW_LRADC_CH2",
    0x80050070,
    0,
    4,
    {
        &soc_stmp3700_lradc_chn_accumulate,
        &soc_stmp3700_lradc_chn_num_samples,
        &soc_stmp3700_lradc_chn_toggle,
        &soc_stmp3700_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch3 =
{
    "HW_LRADC_CH3",
    0x80050080,
    0,
    4,
    {
        &soc_stmp3700_lradc_chn_accumulate,
        &soc_stmp3700_lradc_chn_num_samples,
        &soc_stmp3700_lradc_chn_toggle,
        &soc_stmp3700_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch4 =
{
    "HW_LRADC_CH4",
    0x80050090,
    0,
    4,
    {
        &soc_stmp3700_lradc_chn_accumulate,
        &soc_stmp3700_lradc_chn_num_samples,
        &soc_stmp3700_lradc_chn_toggle,
        &soc_stmp3700_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_ch5 =
{
    "HW_LRADC_CH5",
    0x800500a0,
    0,
    4,
    {
        &soc_stmp3700_lradc_chn_accumulate,
        &soc_stmp3700_lradc_chn_num_samples,
        &soc_stmp3700_lradc_chn_toggle,
        &soc_stmp3700_lradc_chn_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_delayn_trigger_lradcs =
{
    "TRIGGER_LRADCS",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_delayn_kick =
{
    "KICK",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_delayn_trigger_delays =
{
    "TRIGGER_DELAYS",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_delayn_loop_count =
{
    "LOOP_COUNT",
    11, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_lradc_delayn_delay =
{
    "DELAY",
    0, 10
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_delay0 =
{
    "HW_LRADC_DELAY0",
    0x800500d0,
    0,
    5,
    {
        &soc_stmp3700_lradc_delayn_delay,
        &soc_stmp3700_lradc_delayn_kick,
        &soc_stmp3700_lradc_delayn_loop_count,
        &soc_stmp3700_lradc_delayn_trigger_delays,
        &soc_stmp3700_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_delay1 =
{
    "HW_LRADC_DELAY1",
    0x800500e0,
    0,
    5,
    {
        &soc_stmp3700_lradc_delayn_delay,
        &soc_stmp3700_lradc_delayn_kick,
        &soc_stmp3700_lradc_delayn_loop_count,
        &soc_stmp3700_lradc_delayn_trigger_delays,
        &soc_stmp3700_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_delay2 =
{
    "HW_LRADC_DELAY2",
    0x800500f0,
    0,
    5,
    {
        &soc_stmp3700_lradc_delayn_delay,
        &soc_stmp3700_lradc_delayn_kick,
        &soc_stmp3700_lradc_delayn_loop_count,
        &soc_stmp3700_lradc_delayn_trigger_delays,
        &soc_stmp3700_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_lradc_delay3 =
{
    "HW_LRADC_DELAY3",
    0x80050100,
    0,
    5,
    {
        &soc_stmp3700_lradc_delayn_delay,
        &soc_stmp3700_lradc_delayn_kick,
        &soc_stmp3700_lradc_delayn_loop_count,
        &soc_stmp3700_lradc_delayn_trigger_delays,
        &soc_stmp3700_lradc_delayn_trigger_lradcs,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_ctrl_wr_unlock =
{
    "WR_UNLOCK",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_ctrl_reload_shadows =
{
    "RELOAD_SHADOWS",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_ctrl_rd_bank_open =
{
    "RD_BANK_OPEN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_ctrl_error =
{
    "ERROR",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_ctrl_busy =
{
    "BUSY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_ctrl_addr =
{
    "ADDR",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_ctrl =
{
    "HW_OCOTP_CTRL",
    0x8002c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_ocotp_ctrl_addr,
        &soc_stmp3700_ocotp_ctrl_busy,
        &soc_stmp3700_ocotp_ctrl_error,
        &soc_stmp3700_ocotp_ctrl_rd_bank_open,
        &soc_stmp3700_ocotp_ctrl_reload_shadows,
        &soc_stmp3700_ocotp_ctrl_wr_unlock,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_data =
{
    "HW_OCOTP_DATA",
    0x8002c010,
    0,
    1,
    {
        &soc_stmp3700_ocotp_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_swcap_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_swcap =
{
    "HW_OCOTP_SWCAP",
    0x8002c100,
    0,
    1,
    {
        &soc_stmp3700_ocotp_swcap_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_custcap_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_custcap =
{
    "HW_OCOTP_CUSTCAP",
    0x8002c110,
    0,
    1,
    {
        &soc_stmp3700_ocotp_custcap_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom7 =
{
    "ROM7",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom6 =
{
    "ROM6",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom5 =
{
    "ROM5",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom4 =
{
    "ROM4",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom3 =
{
    "ROM3",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom2 =
{
    "ROM2",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom1 =
{
    "ROM1",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_rom0 =
{
    "ROM0",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_hwsw_shadow_alt =
{
    "HWSW_SHADOW_ALT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cryptodcp_alt =
{
    "CRYPTODCP_ALT",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cryptokey_alt =
{
    "CRYPTOKEY_ALT",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_pin =
{
    "PIN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_ops =
{
    "OPS",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_un2 =
{
    "UN2",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_un1 =
{
    "UN1",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_un0 =
{
    "UN0",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_unallocated =
{
    "UNALLOCATED",
    10, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_custcap =
{
    "CUSTCAP",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_hwsw =
{
    "HWSW",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_custcap_shadow =
{
    "CUSTCAP_SHADOW",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_hwsw_shadow =
{
    "HWSW_SHADOW",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cryptodcp =
{
    "CRYPTODCP",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cryptokey =
{
    "CRYPTOKEY",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cust3 =
{
    "CUST3",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cust2 =
{
    "CUST2",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cust1 =
{
    "CUST1",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_lock_cust0 =
{
    "CUST0",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_lock =
{
    "HW_OCOTP_LOCK",
    0x8002c120,
    0,
    27,
    {
        &soc_stmp3700_ocotp_lock_cryptodcp,
        &soc_stmp3700_ocotp_lock_cryptodcp_alt,
        &soc_stmp3700_ocotp_lock_cryptokey,
        &soc_stmp3700_ocotp_lock_cryptokey_alt,
        &soc_stmp3700_ocotp_lock_cust0,
        &soc_stmp3700_ocotp_lock_cust1,
        &soc_stmp3700_ocotp_lock_cust2,
        &soc_stmp3700_ocotp_lock_cust3,
        &soc_stmp3700_ocotp_lock_custcap,
        &soc_stmp3700_ocotp_lock_custcap_shadow,
        &soc_stmp3700_ocotp_lock_hwsw,
        &soc_stmp3700_ocotp_lock_hwsw_shadow,
        &soc_stmp3700_ocotp_lock_hwsw_shadow_alt,
        &soc_stmp3700_ocotp_lock_ops,
        &soc_stmp3700_ocotp_lock_pin,
        &soc_stmp3700_ocotp_lock_rom0,
        &soc_stmp3700_ocotp_lock_rom1,
        &soc_stmp3700_ocotp_lock_rom2,
        &soc_stmp3700_ocotp_lock_rom3,
        &soc_stmp3700_ocotp_lock_rom4,
        &soc_stmp3700_ocotp_lock_rom5,
        &soc_stmp3700_ocotp_lock_rom6,
        &soc_stmp3700_ocotp_lock_rom7,
        &soc_stmp3700_ocotp_lock_un0,
        &soc_stmp3700_ocotp_lock_un1,
        &soc_stmp3700_ocotp_lock_un2,
        &soc_stmp3700_ocotp_lock_unallocated,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_version =
{
    "HW_OCOTP_VERSION",
    0x8002c220,
    0,
    3,
    {
        &soc_stmp3700_ocotp_version_major,
        &soc_stmp3700_ocotp_version_minor,
        &soc_stmp3700_ocotp_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_custn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_cust0 =
{
    "HW_OCOTP_CUST0",
    0x8002c020,
    0,
    1,
    {
        &soc_stmp3700_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_cust1 =
{
    "HW_OCOTP_CUST1",
    0x8002c030,
    0,
    1,
    {
        &soc_stmp3700_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_cust2 =
{
    "HW_OCOTP_CUST2",
    0x8002c040,
    0,
    1,
    {
        &soc_stmp3700_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_cust3 =
{
    "HW_OCOTP_CUST3",
    0x8002c050,
    0,
    1,
    {
        &soc_stmp3700_ocotp_custn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_crypton_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_crypto0 =
{
    "HW_OCOTP_CRYPTO0",
    0x8002c060,
    0,
    1,
    {
        &soc_stmp3700_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_crypto1 =
{
    "HW_OCOTP_CRYPTO1",
    0x8002c070,
    0,
    1,
    {
        &soc_stmp3700_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_crypto2 =
{
    "HW_OCOTP_CRYPTO2",
    0x8002c080,
    0,
    1,
    {
        &soc_stmp3700_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_crypto3 =
{
    "HW_OCOTP_CRYPTO3",
    0x8002c090,
    0,
    1,
    {
        &soc_stmp3700_ocotp_crypton_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_hwcapn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_hwcap0 =
{
    "HW_OCOTP_HWCAP0",
    0x8002c0a0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_hwcap1 =
{
    "HW_OCOTP_HWCAP1",
    0x8002c0b0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_hwcap2 =
{
    "HW_OCOTP_HWCAP2",
    0x8002c0c0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_hwcap3 =
{
    "HW_OCOTP_HWCAP3",
    0x8002c0d0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_hwcap4 =
{
    "HW_OCOTP_HWCAP4",
    0x8002c0e0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_hwcap5 =
{
    "HW_OCOTP_HWCAP5",
    0x8002c0f0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_hwcapn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_opsn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_ops0 =
{
    "HW_OCOTP_OPS0",
    0x8002c130,
    0,
    1,
    {
        &soc_stmp3700_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_ops1 =
{
    "HW_OCOTP_OPS1",
    0x8002c140,
    0,
    1,
    {
        &soc_stmp3700_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_ops2 =
{
    "HW_OCOTP_OPS2",
    0x8002c150,
    0,
    1,
    {
        &soc_stmp3700_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_ops3 =
{
    "HW_OCOTP_OPS3",
    0x8002c160,
    0,
    1,
    {
        &soc_stmp3700_ocotp_opsn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_unn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_un0 =
{
    "HW_OCOTP_UN0",
    0x8002c170,
    0,
    1,
    {
        &soc_stmp3700_ocotp_unn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_un1 =
{
    "HW_OCOTP_UN1",
    0x8002c180,
    0,
    1,
    {
        &soc_stmp3700_ocotp_unn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_un2 =
{
    "HW_OCOTP_UN2",
    0x8002c190,
    0,
    1,
    {
        &soc_stmp3700_ocotp_unn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ocotp_romn_bits =
{
    "BITS",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom0 =
{
    "HW_OCOTP_ROM0",
    0x8002c1a0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom1 =
{
    "HW_OCOTP_ROM1",
    0x8002c1b0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom2 =
{
    "HW_OCOTP_ROM2",
    0x8002c1c0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom3 =
{
    "HW_OCOTP_ROM3",
    0x8002c1d0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom4 =
{
    "HW_OCOTP_ROM4",
    0x8002c1e0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom5 =
{
    "HW_OCOTP_ROM5",
    0x8002c1f0,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom6 =
{
    "HW_OCOTP_ROM6",
    0x8002c200,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_ocotp_rom7 =
{
    "HW_OCOTP_ROM7",
    0x8002c210,
    0,
    1,
    {
        &soc_stmp3700_ocotp_romn_bits,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_present3 =
{
    "PRESENT3",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_present2 =
{
    "PRESENT2",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_present1 =
{
    "PRESENT1",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_present0 =
{
    "PRESENT0",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_irqout3 =
{
    "IRQOUT3",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_irqout2 =
{
    "IRQOUT2",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_irqout1 =
{
    "IRQOUT1",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_ctrl_irqout0 =
{
    "IRQOUT0",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_ctrl =
{
    "HW_PINCTRL_CTRL",
    0x80018000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_pinctrl_ctrl_clkgate,
        &soc_stmp3700_pinctrl_ctrl_irqout0,
        &soc_stmp3700_pinctrl_ctrl_irqout1,
        &soc_stmp3700_pinctrl_ctrl_irqout2,
        &soc_stmp3700_pinctrl_ctrl_irqout3,
        &soc_stmp3700_pinctrl_ctrl_present0,
        &soc_stmp3700_pinctrl_ctrl_present1,
        &soc_stmp3700_pinctrl_ctrl_present2,
        &soc_stmp3700_pinctrl_ctrl_present3,
        &soc_stmp3700_pinctrl_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin15 =
{
    "BANK0_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin14 =
{
    "BANK0_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin13 =
{
    "BANK0_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin12 =
{
    "BANK0_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin11 =
{
    "BANK0_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin10 =
{
    "BANK0_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin09 =
{
    "BANK0_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin08 =
{
    "BANK0_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin07 =
{
    "BANK0_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin06 =
{
    "BANK0_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin05 =
{
    "BANK0_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin04 =
{
    "BANK0_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin03 =
{
    "BANK0_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin02 =
{
    "BANK0_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin01 =
{
    "BANK0_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel0_bank0_pin00 =
{
    "BANK0_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel0 =
{
    "HW_PINCTRL_MUXSEL0",
    0x80018100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin00,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin01,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin02,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin03,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin04,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin05,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin06,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin07,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin08,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin09,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin10,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin11,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin12,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin13,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin14,
        &soc_stmp3700_pinctrl_muxsel0_bank0_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin29 =
{
    "BANK0_PIN29",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin28 =
{
    "BANK0_PIN28",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin27 =
{
    "BANK0_PIN27",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin26 =
{
    "BANK0_PIN26",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin25 =
{
    "BANK0_PIN25",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin24 =
{
    "BANK0_PIN24",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin23 =
{
    "BANK0_PIN23",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin22 =
{
    "BANK0_PIN22",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin21 =
{
    "BANK0_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin20 =
{
    "BANK0_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin19 =
{
    "BANK0_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin18 =
{
    "BANK0_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin17 =
{
    "BANK0_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel1_bank0_pin16 =
{
    "BANK0_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel1 =
{
    "HW_PINCTRL_MUXSEL1",
    0x80018110,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin16,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin17,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin18,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin19,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin20,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin21,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin22,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin23,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin24,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin25,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin26,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin27,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin28,
        &soc_stmp3700_pinctrl_muxsel1_bank0_pin29,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin15 =
{
    "BANK1_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin14 =
{
    "BANK1_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin13 =
{
    "BANK1_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin12 =
{
    "BANK1_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin11 =
{
    "BANK1_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin10 =
{
    "BANK1_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin09 =
{
    "BANK1_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin08 =
{
    "BANK1_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin07 =
{
    "BANK1_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin06 =
{
    "BANK1_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin05 =
{
    "BANK1_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin04 =
{
    "BANK1_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin03 =
{
    "BANK1_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin02 =
{
    "BANK1_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin01 =
{
    "BANK1_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel2_bank1_pin00 =
{
    "BANK1_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel2 =
{
    "HW_PINCTRL_MUXSEL2",
    0x80018120,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin00,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin01,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin02,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin03,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin04,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin05,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin06,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin07,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin08,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin09,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin10,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin11,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin12,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin13,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin14,
        &soc_stmp3700_pinctrl_muxsel2_bank1_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin28 =
{
    "BANK1_PIN28",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin27 =
{
    "BANK1_PIN27",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin26 =
{
    "BANK1_PIN26",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin25 =
{
    "BANK1_PIN25",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin24 =
{
    "BANK1_PIN24",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin23 =
{
    "BANK1_PIN23",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin22 =
{
    "BANK1_PIN22",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin21 =
{
    "BANK1_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin20 =
{
    "BANK1_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin19 =
{
    "BANK1_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin18 =
{
    "BANK1_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin17 =
{
    "BANK1_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel3_bank1_pin16 =
{
    "BANK1_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel3 =
{
    "HW_PINCTRL_MUXSEL3",
    0x80018130,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin16,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin17,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin18,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin19,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin20,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin21,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin22,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin23,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin24,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin25,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin26,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin27,
        &soc_stmp3700_pinctrl_muxsel3_bank1_pin28,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin15 =
{
    "BANK2_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin14 =
{
    "BANK2_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin13 =
{
    "BANK2_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin12 =
{
    "BANK2_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin11 =
{
    "BANK2_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin10 =
{
    "BANK2_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin09 =
{
    "BANK2_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin08 =
{
    "BANK2_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin07 =
{
    "BANK2_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin06 =
{
    "BANK2_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin05 =
{
    "BANK2_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin04 =
{
    "BANK2_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin03 =
{
    "BANK2_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin02 =
{
    "BANK2_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin01 =
{
    "BANK2_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel4_bank2_pin00 =
{
    "BANK2_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel4 =
{
    "HW_PINCTRL_MUXSEL4",
    0x80018140,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin00,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin01,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin02,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin03,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin04,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin05,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin06,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin07,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin08,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin09,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin10,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin11,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin12,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin13,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin14,
        &soc_stmp3700_pinctrl_muxsel4_bank2_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin31 =
{
    "BANK2_PIN31",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin30 =
{
    "BANK2_PIN30",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin29 =
{
    "BANK2_PIN29",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin28 =
{
    "BANK2_PIN28",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin27 =
{
    "BANK2_PIN27",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin26 =
{
    "BANK2_PIN26",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin25 =
{
    "BANK2_PIN25",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin24 =
{
    "BANK2_PIN24",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin23 =
{
    "BANK2_PIN23",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin22 =
{
    "BANK2_PIN22",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin21 =
{
    "BANK2_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin20 =
{
    "BANK2_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin19 =
{
    "BANK2_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin18 =
{
    "BANK2_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin17 =
{
    "BANK2_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel5_bank2_pin16 =
{
    "BANK2_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel5 =
{
    "HW_PINCTRL_MUXSEL5",
    0x80018150,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin16,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin17,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin18,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin19,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin20,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin21,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin22,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin23,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin24,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin25,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin26,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin27,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin28,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin29,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin30,
        &soc_stmp3700_pinctrl_muxsel5_bank2_pin31,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin15 =
{
    "BANK3_PIN15",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin14 =
{
    "BANK3_PIN14",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin13 =
{
    "BANK3_PIN13",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin12 =
{
    "BANK3_PIN12",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin11 =
{
    "BANK3_PIN11",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin10 =
{
    "BANK3_PIN10",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin09 =
{
    "BANK3_PIN09",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin08 =
{
    "BANK3_PIN08",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin07 =
{
    "BANK3_PIN07",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin06 =
{
    "BANK3_PIN06",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin05 =
{
    "BANK3_PIN05",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin04 =
{
    "BANK3_PIN04",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin03 =
{
    "BANK3_PIN03",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin02 =
{
    "BANK3_PIN02",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin01 =
{
    "BANK3_PIN01",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel6_bank3_pin00 =
{
    "BANK3_PIN00",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel6 =
{
    "HW_PINCTRL_MUXSEL6",
    0x80018160,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin00,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin01,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin02,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin03,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin04,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin05,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin06,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin07,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin08,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin09,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin10,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin11,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin12,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin13,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin14,
        &soc_stmp3700_pinctrl_muxsel6_bank3_pin15,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel7_bank3_pin21 =
{
    "BANK3_PIN21",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel7_bank3_pin20 =
{
    "BANK3_PIN20",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel7_bank3_pin19 =
{
    "BANK3_PIN19",
    6, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel7_bank3_pin18 =
{
    "BANK3_PIN18",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel7_bank3_pin17 =
{
    "BANK3_PIN17",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_muxsel7_bank3_pin16 =
{
    "BANK3_PIN16",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_muxsel7 =
{
    "HW_PINCTRL_MUXSEL7",
    0x80018170,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_pinctrl_muxsel7_bank3_pin16,
        &soc_stmp3700_pinctrl_muxsel7_bank3_pin17,
        &soc_stmp3700_pinctrl_muxsel7_bank3_pin18,
        &soc_stmp3700_pinctrl_muxsel7_bank3_pin19,
        &soc_stmp3700_pinctrl_muxsel7_bank3_pin20,
        &soc_stmp3700_pinctrl_muxsel7_bank3_pin21,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin07_v =
{
    "BANK0_PIN07_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin07_ma =
{
    "BANK0_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin06_v =
{
    "BANK0_PIN06_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin06_ma =
{
    "BANK0_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin05_v =
{
    "BANK0_PIN05_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin05_ma =
{
    "BANK0_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin04_v =
{
    "BANK0_PIN04_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin04_ma =
{
    "BANK0_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin03_v =
{
    "BANK0_PIN03_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin03_ma =
{
    "BANK0_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin02_v =
{
    "BANK0_PIN02_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin02_ma =
{
    "BANK0_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin01_v =
{
    "BANK0_PIN01_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin01_ma =
{
    "BANK0_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin00_v =
{
    "BANK0_PIN00_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive0_bank0_pin00_ma =
{
    "BANK0_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive0 =
{
    "HW_PINCTRL_DRIVE0",
    0x80018200,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive0_bank0_pin00_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin00_v,
        &soc_stmp3700_pinctrl_drive0_bank0_pin01_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin01_v,
        &soc_stmp3700_pinctrl_drive0_bank0_pin02_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin02_v,
        &soc_stmp3700_pinctrl_drive0_bank0_pin03_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin03_v,
        &soc_stmp3700_pinctrl_drive0_bank0_pin04_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin04_v,
        &soc_stmp3700_pinctrl_drive0_bank0_pin05_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin05_v,
        &soc_stmp3700_pinctrl_drive0_bank0_pin06_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin06_v,
        &soc_stmp3700_pinctrl_drive0_bank0_pin07_ma,
        &soc_stmp3700_pinctrl_drive0_bank0_pin07_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin15_v =
{
    "BANK0_PIN15_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin15_ma =
{
    "BANK0_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin14_v =
{
    "BANK0_PIN14_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin14_ma =
{
    "BANK0_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin13_v =
{
    "BANK0_PIN13_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin13_ma =
{
    "BANK0_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin12_v =
{
    "BANK0_PIN12_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin12_ma =
{
    "BANK0_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin11_v =
{
    "BANK0_PIN11_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin11_ma =
{
    "BANK0_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin10_v =
{
    "BANK0_PIN10_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin10_ma =
{
    "BANK0_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin09_v =
{
    "BANK0_PIN09_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin09_ma =
{
    "BANK0_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin08_v =
{
    "BANK0_PIN08_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive1_bank0_pin08_ma =
{
    "BANK0_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive1 =
{
    "HW_PINCTRL_DRIVE1",
    0x80018210,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive1_bank0_pin08_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin08_v,
        &soc_stmp3700_pinctrl_drive1_bank0_pin09_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin09_v,
        &soc_stmp3700_pinctrl_drive1_bank0_pin10_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin10_v,
        &soc_stmp3700_pinctrl_drive1_bank0_pin11_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin11_v,
        &soc_stmp3700_pinctrl_drive1_bank0_pin12_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin12_v,
        &soc_stmp3700_pinctrl_drive1_bank0_pin13_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin13_v,
        &soc_stmp3700_pinctrl_drive1_bank0_pin14_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin14_v,
        &soc_stmp3700_pinctrl_drive1_bank0_pin15_ma,
        &soc_stmp3700_pinctrl_drive1_bank0_pin15_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin23_v =
{
    "BANK0_PIN23_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin23_ma =
{
    "BANK0_PIN23_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin22_v =
{
    "BANK0_PIN22_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin22_ma =
{
    "BANK0_PIN22_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin21_v =
{
    "BANK0_PIN21_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin21_ma =
{
    "BANK0_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin20_v =
{
    "BANK0_PIN20_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin20_ma =
{
    "BANK0_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin19_v =
{
    "BANK0_PIN19_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin19_ma =
{
    "BANK0_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin18_v =
{
    "BANK0_PIN18_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin18_ma =
{
    "BANK0_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin17_v =
{
    "BANK0_PIN17_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin17_ma =
{
    "BANK0_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin16_v =
{
    "BANK0_PIN16_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive2_bank0_pin16_ma =
{
    "BANK0_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive2 =
{
    "HW_PINCTRL_DRIVE2",
    0x80018220,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive2_bank0_pin16_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin16_v,
        &soc_stmp3700_pinctrl_drive2_bank0_pin17_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin17_v,
        &soc_stmp3700_pinctrl_drive2_bank0_pin18_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin18_v,
        &soc_stmp3700_pinctrl_drive2_bank0_pin19_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin19_v,
        &soc_stmp3700_pinctrl_drive2_bank0_pin20_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin20_v,
        &soc_stmp3700_pinctrl_drive2_bank0_pin21_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin21_v,
        &soc_stmp3700_pinctrl_drive2_bank0_pin22_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin22_v,
        &soc_stmp3700_pinctrl_drive2_bank0_pin23_ma,
        &soc_stmp3700_pinctrl_drive2_bank0_pin23_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin29_v =
{
    "BANK0_PIN29_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin29_ma =
{
    "BANK0_PIN29_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin28_v =
{
    "BANK0_PIN28_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin28_ma =
{
    "BANK0_PIN28_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin27_v =
{
    "BANK0_PIN27_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin27_ma =
{
    "BANK0_PIN27_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin26_v =
{
    "BANK0_PIN26_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin26_ma =
{
    "BANK0_PIN26_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin25_v =
{
    "BANK0_PIN25_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin25_ma =
{
    "BANK0_PIN25_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin24_v =
{
    "BANK0_PIN24_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive3_bank0_pin24_ma =
{
    "BANK0_PIN24_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive3 =
{
    "HW_PINCTRL_DRIVE3",
    0x80018230,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_pinctrl_drive3_bank0_pin24_ma,
        &soc_stmp3700_pinctrl_drive3_bank0_pin24_v,
        &soc_stmp3700_pinctrl_drive3_bank0_pin25_ma,
        &soc_stmp3700_pinctrl_drive3_bank0_pin25_v,
        &soc_stmp3700_pinctrl_drive3_bank0_pin26_ma,
        &soc_stmp3700_pinctrl_drive3_bank0_pin26_v,
        &soc_stmp3700_pinctrl_drive3_bank0_pin27_ma,
        &soc_stmp3700_pinctrl_drive3_bank0_pin27_v,
        &soc_stmp3700_pinctrl_drive3_bank0_pin28_ma,
        &soc_stmp3700_pinctrl_drive3_bank0_pin28_v,
        &soc_stmp3700_pinctrl_drive3_bank0_pin29_ma,
        &soc_stmp3700_pinctrl_drive3_bank0_pin29_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin07_v =
{
    "BANK1_PIN07_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin07_ma =
{
    "BANK1_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin06_v =
{
    "BANK1_PIN06_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin06_ma =
{
    "BANK1_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin05_v =
{
    "BANK1_PIN05_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin05_ma =
{
    "BANK1_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin04_v =
{
    "BANK1_PIN04_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin04_ma =
{
    "BANK1_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin03_v =
{
    "BANK1_PIN03_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin03_ma =
{
    "BANK1_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin02_v =
{
    "BANK1_PIN02_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin02_ma =
{
    "BANK1_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin01_v =
{
    "BANK1_PIN01_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin01_ma =
{
    "BANK1_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin00_v =
{
    "BANK1_PIN00_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive4_bank1_pin00_ma =
{
    "BANK1_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive4 =
{
    "HW_PINCTRL_DRIVE4",
    0x80018240,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive4_bank1_pin00_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin00_v,
        &soc_stmp3700_pinctrl_drive4_bank1_pin01_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin01_v,
        &soc_stmp3700_pinctrl_drive4_bank1_pin02_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin02_v,
        &soc_stmp3700_pinctrl_drive4_bank1_pin03_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin03_v,
        &soc_stmp3700_pinctrl_drive4_bank1_pin04_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin04_v,
        &soc_stmp3700_pinctrl_drive4_bank1_pin05_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin05_v,
        &soc_stmp3700_pinctrl_drive4_bank1_pin06_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin06_v,
        &soc_stmp3700_pinctrl_drive4_bank1_pin07_ma,
        &soc_stmp3700_pinctrl_drive4_bank1_pin07_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin15_v =
{
    "BANK1_PIN15_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin15_ma =
{
    "BANK1_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin14_v =
{
    "BANK1_PIN14_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin14_ma =
{
    "BANK1_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin13_v =
{
    "BANK1_PIN13_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin13_ma =
{
    "BANK1_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin12_v =
{
    "BANK1_PIN12_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin12_ma =
{
    "BANK1_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin11_v =
{
    "BANK1_PIN11_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin11_ma =
{
    "BANK1_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin10_v =
{
    "BANK1_PIN10_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin10_ma =
{
    "BANK1_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin09_v =
{
    "BANK1_PIN09_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin09_ma =
{
    "BANK1_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin08_v =
{
    "BANK1_PIN08_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive5_bank1_pin08_ma =
{
    "BANK1_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive5 =
{
    "HW_PINCTRL_DRIVE5",
    0x80018250,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive5_bank1_pin08_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin08_v,
        &soc_stmp3700_pinctrl_drive5_bank1_pin09_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin09_v,
        &soc_stmp3700_pinctrl_drive5_bank1_pin10_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin10_v,
        &soc_stmp3700_pinctrl_drive5_bank1_pin11_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin11_v,
        &soc_stmp3700_pinctrl_drive5_bank1_pin12_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin12_v,
        &soc_stmp3700_pinctrl_drive5_bank1_pin13_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin13_v,
        &soc_stmp3700_pinctrl_drive5_bank1_pin14_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin14_v,
        &soc_stmp3700_pinctrl_drive5_bank1_pin15_ma,
        &soc_stmp3700_pinctrl_drive5_bank1_pin15_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin23_v =
{
    "BANK1_PIN23_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin23_ma =
{
    "BANK1_PIN23_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin22_v =
{
    "BANK1_PIN22_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin22_ma =
{
    "BANK1_PIN22_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin21_v =
{
    "BANK1_PIN21_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin21_ma =
{
    "BANK1_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin20_v =
{
    "BANK1_PIN20_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin20_ma =
{
    "BANK1_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin19_v =
{
    "BANK1_PIN19_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin19_ma =
{
    "BANK1_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin18_v =
{
    "BANK1_PIN18_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin18_ma =
{
    "BANK1_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin17_v =
{
    "BANK1_PIN17_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin17_ma =
{
    "BANK1_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin16_v =
{
    "BANK1_PIN16_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive6_bank1_pin16_ma =
{
    "BANK1_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive6 =
{
    "HW_PINCTRL_DRIVE6",
    0x80018260,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive6_bank1_pin16_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin16_v,
        &soc_stmp3700_pinctrl_drive6_bank1_pin17_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin17_v,
        &soc_stmp3700_pinctrl_drive6_bank1_pin18_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin18_v,
        &soc_stmp3700_pinctrl_drive6_bank1_pin19_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin19_v,
        &soc_stmp3700_pinctrl_drive6_bank1_pin20_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin20_v,
        &soc_stmp3700_pinctrl_drive6_bank1_pin21_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin21_v,
        &soc_stmp3700_pinctrl_drive6_bank1_pin22_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin22_v,
        &soc_stmp3700_pinctrl_drive6_bank1_pin23_ma,
        &soc_stmp3700_pinctrl_drive6_bank1_pin23_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin28_v =
{
    "BANK1_PIN28_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin28_ma =
{
    "BANK1_PIN28_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin27_v =
{
    "BANK1_PIN27_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin27_ma =
{
    "BANK1_PIN27_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin26_v =
{
    "BANK1_PIN26_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin26_ma =
{
    "BANK1_PIN26_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin25_v =
{
    "BANK1_PIN25_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin25_ma =
{
    "BANK1_PIN25_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin24_v =
{
    "BANK1_PIN24_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive7_bank1_pin24_ma =
{
    "BANK1_PIN24_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive7 =
{
    "HW_PINCTRL_DRIVE7",
    0x80018270,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_pinctrl_drive7_bank1_pin24_ma,
        &soc_stmp3700_pinctrl_drive7_bank1_pin24_v,
        &soc_stmp3700_pinctrl_drive7_bank1_pin25_ma,
        &soc_stmp3700_pinctrl_drive7_bank1_pin25_v,
        &soc_stmp3700_pinctrl_drive7_bank1_pin26_ma,
        &soc_stmp3700_pinctrl_drive7_bank1_pin26_v,
        &soc_stmp3700_pinctrl_drive7_bank1_pin27_ma,
        &soc_stmp3700_pinctrl_drive7_bank1_pin27_v,
        &soc_stmp3700_pinctrl_drive7_bank1_pin28_ma,
        &soc_stmp3700_pinctrl_drive7_bank1_pin28_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin07_v =
{
    "BANK2_PIN07_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin07_ma =
{
    "BANK2_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin06_v =
{
    "BANK2_PIN06_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin06_ma =
{
    "BANK2_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin05_v =
{
    "BANK2_PIN05_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin05_ma =
{
    "BANK2_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin04_v =
{
    "BANK2_PIN04_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin04_ma =
{
    "BANK2_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin03_v =
{
    "BANK2_PIN03_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin03_ma =
{
    "BANK2_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin02_v =
{
    "BANK2_PIN02_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin02_ma =
{
    "BANK2_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin01_v =
{
    "BANK2_PIN01_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin01_ma =
{
    "BANK2_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin00_v =
{
    "BANK2_PIN00_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive8_bank2_pin00_ma =
{
    "BANK2_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive8 =
{
    "HW_PINCTRL_DRIVE8",
    0x80018280,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive8_bank2_pin00_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin00_v,
        &soc_stmp3700_pinctrl_drive8_bank2_pin01_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin01_v,
        &soc_stmp3700_pinctrl_drive8_bank2_pin02_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin02_v,
        &soc_stmp3700_pinctrl_drive8_bank2_pin03_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin03_v,
        &soc_stmp3700_pinctrl_drive8_bank2_pin04_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin04_v,
        &soc_stmp3700_pinctrl_drive8_bank2_pin05_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin05_v,
        &soc_stmp3700_pinctrl_drive8_bank2_pin06_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin06_v,
        &soc_stmp3700_pinctrl_drive8_bank2_pin07_ma,
        &soc_stmp3700_pinctrl_drive8_bank2_pin07_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin15_v =
{
    "BANK2_PIN15_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin15_ma =
{
    "BANK2_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin14_v =
{
    "BANK2_PIN14_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin14_ma =
{
    "BANK2_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin13_v =
{
    "BANK2_PIN13_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin13_ma =
{
    "BANK2_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin12_v =
{
    "BANK2_PIN12_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin12_ma =
{
    "BANK2_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin11_v =
{
    "BANK2_PIN11_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin11_ma =
{
    "BANK2_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin10_v =
{
    "BANK2_PIN10_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin10_ma =
{
    "BANK2_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin09_v =
{
    "BANK2_PIN09_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin09_ma =
{
    "BANK2_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin08_v =
{
    "BANK2_PIN08_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive9_bank2_pin08_ma =
{
    "BANK2_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive9 =
{
    "HW_PINCTRL_DRIVE9",
    0x80018290,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive9_bank2_pin08_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin08_v,
        &soc_stmp3700_pinctrl_drive9_bank2_pin09_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin09_v,
        &soc_stmp3700_pinctrl_drive9_bank2_pin10_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin10_v,
        &soc_stmp3700_pinctrl_drive9_bank2_pin11_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin11_v,
        &soc_stmp3700_pinctrl_drive9_bank2_pin12_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin12_v,
        &soc_stmp3700_pinctrl_drive9_bank2_pin13_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin13_v,
        &soc_stmp3700_pinctrl_drive9_bank2_pin14_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin14_v,
        &soc_stmp3700_pinctrl_drive9_bank2_pin15_ma,
        &soc_stmp3700_pinctrl_drive9_bank2_pin15_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin23_v =
{
    "BANK2_PIN23_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin23_ma =
{
    "BANK2_PIN23_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin22_v =
{
    "BANK2_PIN22_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin22_ma =
{
    "BANK2_PIN22_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin21_v =
{
    "BANK2_PIN21_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin21_ma =
{
    "BANK2_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin20_v =
{
    "BANK2_PIN20_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin20_ma =
{
    "BANK2_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin19_v =
{
    "BANK2_PIN19_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin19_ma =
{
    "BANK2_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin18_v =
{
    "BANK2_PIN18_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin18_ma =
{
    "BANK2_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin17_v =
{
    "BANK2_PIN17_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin17_ma =
{
    "BANK2_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin16_v =
{
    "BANK2_PIN16_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive10_bank2_pin16_ma =
{
    "BANK2_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive10 =
{
    "HW_PINCTRL_DRIVE10",
    0x800182a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive10_bank2_pin16_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin16_v,
        &soc_stmp3700_pinctrl_drive10_bank2_pin17_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin17_v,
        &soc_stmp3700_pinctrl_drive10_bank2_pin18_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin18_v,
        &soc_stmp3700_pinctrl_drive10_bank2_pin19_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin19_v,
        &soc_stmp3700_pinctrl_drive10_bank2_pin20_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin20_v,
        &soc_stmp3700_pinctrl_drive10_bank2_pin21_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin21_v,
        &soc_stmp3700_pinctrl_drive10_bank2_pin22_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin22_v,
        &soc_stmp3700_pinctrl_drive10_bank2_pin23_ma,
        &soc_stmp3700_pinctrl_drive10_bank2_pin23_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin31_v =
{
    "BANK2_PIN31_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin31_ma =
{
    "BANK2_PIN31_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin30_v =
{
    "BANK2_PIN30_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin30_ma =
{
    "BANK2_PIN30_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin29_v =
{
    "BANK2_PIN29_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin29_ma =
{
    "BANK2_PIN29_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin28_v =
{
    "BANK2_PIN28_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin28_ma =
{
    "BANK2_PIN28_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin27_v =
{
    "BANK2_PIN27_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin27_ma =
{
    "BANK2_PIN27_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin26_v =
{
    "BANK2_PIN26_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin26_ma =
{
    "BANK2_PIN26_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin25_v =
{
    "BANK2_PIN25_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin25_ma =
{
    "BANK2_PIN25_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin24_v =
{
    "BANK2_PIN24_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive11_bank2_pin24_ma =
{
    "BANK2_PIN24_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive11 =
{
    "HW_PINCTRL_DRIVE11",
    0x800182b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive11_bank2_pin24_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin24_v,
        &soc_stmp3700_pinctrl_drive11_bank2_pin25_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin25_v,
        &soc_stmp3700_pinctrl_drive11_bank2_pin26_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin26_v,
        &soc_stmp3700_pinctrl_drive11_bank2_pin27_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin27_v,
        &soc_stmp3700_pinctrl_drive11_bank2_pin28_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin28_v,
        &soc_stmp3700_pinctrl_drive11_bank2_pin29_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin29_v,
        &soc_stmp3700_pinctrl_drive11_bank2_pin30_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin30_v,
        &soc_stmp3700_pinctrl_drive11_bank2_pin31_ma,
        &soc_stmp3700_pinctrl_drive11_bank2_pin31_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin07_v =
{
    "BANK3_PIN07_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin07_ma =
{
    "BANK3_PIN07_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin06_v =
{
    "BANK3_PIN06_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin06_ma =
{
    "BANK3_PIN06_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin05_v =
{
    "BANK3_PIN05_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin05_ma =
{
    "BANK3_PIN05_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin04_v =
{
    "BANK3_PIN04_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin04_ma =
{
    "BANK3_PIN04_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin03_v =
{
    "BANK3_PIN03_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin03_ma =
{
    "BANK3_PIN03_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin02_v =
{
    "BANK3_PIN02_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin02_ma =
{
    "BANK3_PIN02_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin01_v =
{
    "BANK3_PIN01_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin01_ma =
{
    "BANK3_PIN01_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin00_v =
{
    "BANK3_PIN00_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive12_bank3_pin00_ma =
{
    "BANK3_PIN00_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive12 =
{
    "HW_PINCTRL_DRIVE12",
    0x800182c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive12_bank3_pin00_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin00_v,
        &soc_stmp3700_pinctrl_drive12_bank3_pin01_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin01_v,
        &soc_stmp3700_pinctrl_drive12_bank3_pin02_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin02_v,
        &soc_stmp3700_pinctrl_drive12_bank3_pin03_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin03_v,
        &soc_stmp3700_pinctrl_drive12_bank3_pin04_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin04_v,
        &soc_stmp3700_pinctrl_drive12_bank3_pin05_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin05_v,
        &soc_stmp3700_pinctrl_drive12_bank3_pin06_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin06_v,
        &soc_stmp3700_pinctrl_drive12_bank3_pin07_ma,
        &soc_stmp3700_pinctrl_drive12_bank3_pin07_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin15_v =
{
    "BANK3_PIN15_V",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin15_ma =
{
    "BANK3_PIN15_MA",
    28, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin14_v =
{
    "BANK3_PIN14_V",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin14_ma =
{
    "BANK3_PIN14_MA",
    24, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin13_v =
{
    "BANK3_PIN13_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin13_ma =
{
    "BANK3_PIN13_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin12_v =
{
    "BANK3_PIN12_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin12_ma =
{
    "BANK3_PIN12_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin11_v =
{
    "BANK3_PIN11_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin11_ma =
{
    "BANK3_PIN11_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin10_v =
{
    "BANK3_PIN10_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin10_ma =
{
    "BANK3_PIN10_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin09_v =
{
    "BANK3_PIN09_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin09_ma =
{
    "BANK3_PIN09_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin08_v =
{
    "BANK3_PIN08_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive13_bank3_pin08_ma =
{
    "BANK3_PIN08_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive13 =
{
    "HW_PINCTRL_DRIVE13",
    0x800182d0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_pinctrl_drive13_bank3_pin08_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin08_v,
        &soc_stmp3700_pinctrl_drive13_bank3_pin09_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin09_v,
        &soc_stmp3700_pinctrl_drive13_bank3_pin10_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin10_v,
        &soc_stmp3700_pinctrl_drive13_bank3_pin11_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin11_v,
        &soc_stmp3700_pinctrl_drive13_bank3_pin12_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin12_v,
        &soc_stmp3700_pinctrl_drive13_bank3_pin13_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin13_v,
        &soc_stmp3700_pinctrl_drive13_bank3_pin14_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin14_v,
        &soc_stmp3700_pinctrl_drive13_bank3_pin15_ma,
        &soc_stmp3700_pinctrl_drive13_bank3_pin15_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin21_v =
{
    "BANK3_PIN21_V",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin21_ma =
{
    "BANK3_PIN21_MA",
    20, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin20_v =
{
    "BANK3_PIN20_V",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin20_ma =
{
    "BANK3_PIN20_MA",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin19_v =
{
    "BANK3_PIN19_V",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin19_ma =
{
    "BANK3_PIN19_MA",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin18_v =
{
    "BANK3_PIN18_V",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin18_ma =
{
    "BANK3_PIN18_MA",
    8, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin17_v =
{
    "BANK3_PIN17_V",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin17_ma =
{
    "BANK3_PIN17_MA",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin16_v =
{
    "BANK3_PIN16_V",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_drive14_bank3_pin16_ma =
{
    "BANK3_PIN16_MA",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_drive14 =
{
    "HW_PINCTRL_DRIVE14",
    0x800182e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_pinctrl_drive14_bank3_pin16_ma,
        &soc_stmp3700_pinctrl_drive14_bank3_pin16_v,
        &soc_stmp3700_pinctrl_drive14_bank3_pin17_ma,
        &soc_stmp3700_pinctrl_drive14_bank3_pin17_v,
        &soc_stmp3700_pinctrl_drive14_bank3_pin18_ma,
        &soc_stmp3700_pinctrl_drive14_bank3_pin18_v,
        &soc_stmp3700_pinctrl_drive14_bank3_pin19_ma,
        &soc_stmp3700_pinctrl_drive14_bank3_pin19_v,
        &soc_stmp3700_pinctrl_drive14_bank3_pin20_ma,
        &soc_stmp3700_pinctrl_drive14_bank3_pin20_v,
        &soc_stmp3700_pinctrl_drive14_bank3_pin21_ma,
        &soc_stmp3700_pinctrl_drive14_bank3_pin21_v,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin29 =
{
    "BANK0_PIN29",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin28 =
{
    "BANK0_PIN28",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin27 =
{
    "BANK0_PIN27",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin26 =
{
    "BANK0_PIN26",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin20 =
{
    "BANK0_PIN20",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin07 =
{
    "BANK0_PIN07",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin06 =
{
    "BANK0_PIN06",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin05 =
{
    "BANK0_PIN05",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin04 =
{
    "BANK0_PIN04",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin03 =
{
    "BANK0_PIN03",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin02 =
{
    "BANK0_PIN02",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull0_bank0_pin01 =
{
    "BANK0_PIN01",
    1, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_pull0 =
{
    "HW_PINCTRL_PULL0",
    0x80018300,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_pinctrl_pull0_bank0_pin01,
        &soc_stmp3700_pinctrl_pull0_bank0_pin02,
        &soc_stmp3700_pinctrl_pull0_bank0_pin03,
        &soc_stmp3700_pinctrl_pull0_bank0_pin04,
        &soc_stmp3700_pinctrl_pull0_bank0_pin05,
        &soc_stmp3700_pinctrl_pull0_bank0_pin06,
        &soc_stmp3700_pinctrl_pull0_bank0_pin07,
        &soc_stmp3700_pinctrl_pull0_bank0_pin20,
        &soc_stmp3700_pinctrl_pull0_bank0_pin26,
        &soc_stmp3700_pinctrl_pull0_bank0_pin27,
        &soc_stmp3700_pinctrl_pull0_bank0_pin28,
        &soc_stmp3700_pinctrl_pull0_bank0_pin29,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull1_bank1_pin27 =
{
    "BANK1_PIN27",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull1_bank1_pin26 =
{
    "BANK1_PIN26",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull1_bank1_pin25 =
{
    "BANK1_PIN25",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull1_bank1_pin24 =
{
    "BANK1_PIN24",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull1_bank1_pin22 =
{
    "BANK1_PIN22",
    22, 22
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_pull1 =
{
    "HW_PINCTRL_PULL1",
    0x80018310,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    5,
    {
        &soc_stmp3700_pinctrl_pull1_bank1_pin22,
        &soc_stmp3700_pinctrl_pull1_bank1_pin24,
        &soc_stmp3700_pinctrl_pull1_bank1_pin25,
        &soc_stmp3700_pinctrl_pull1_bank1_pin26,
        &soc_stmp3700_pinctrl_pull1_bank1_pin27,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull2_bank2_pin14 =
{
    "BANK2_PIN14",
    14, 14
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_pull2 =
{
    "HW_PINCTRL_PULL2",
    0x80018320,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_pull2_bank2_pin14,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin17 =
{
    "BANK3_PIN17",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin16 =
{
    "BANK3_PIN16",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin15 =
{
    "BANK3_PIN15",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin14 =
{
    "BANK3_PIN14",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin13 =
{
    "BANK3_PIN13",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin12 =
{
    "BANK3_PIN12",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin11 =
{
    "BANK3_PIN11",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin10 =
{
    "BANK3_PIN10",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin09 =
{
    "BANK3_PIN09",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin08 =
{
    "BANK3_PIN08",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin07 =
{
    "BANK3_PIN07",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin06 =
{
    "BANK3_PIN06",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin05 =
{
    "BANK3_PIN05",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin04 =
{
    "BANK3_PIN04",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin03 =
{
    "BANK3_PIN03",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin02 =
{
    "BANK3_PIN02",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin01 =
{
    "BANK3_PIN01",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pull3_bank3_pin00 =
{
    "BANK3_PIN00",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_pull3 =
{
    "HW_PINCTRL_PULL3",
    0x80018330,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_stmp3700_pinctrl_pull3_bank3_pin00,
        &soc_stmp3700_pinctrl_pull3_bank3_pin01,
        &soc_stmp3700_pinctrl_pull3_bank3_pin02,
        &soc_stmp3700_pinctrl_pull3_bank3_pin03,
        &soc_stmp3700_pinctrl_pull3_bank3_pin04,
        &soc_stmp3700_pinctrl_pull3_bank3_pin05,
        &soc_stmp3700_pinctrl_pull3_bank3_pin06,
        &soc_stmp3700_pinctrl_pull3_bank3_pin07,
        &soc_stmp3700_pinctrl_pull3_bank3_pin08,
        &soc_stmp3700_pinctrl_pull3_bank3_pin09,
        &soc_stmp3700_pinctrl_pull3_bank3_pin10,
        &soc_stmp3700_pinctrl_pull3_bank3_pin11,
        &soc_stmp3700_pinctrl_pull3_bank3_pin12,
        &soc_stmp3700_pinctrl_pull3_bank3_pin13,
        &soc_stmp3700_pinctrl_pull3_bank3_pin14,
        &soc_stmp3700_pinctrl_pull3_bank3_pin15,
        &soc_stmp3700_pinctrl_pull3_bank3_pin16,
        &soc_stmp3700_pinctrl_pull3_bank3_pin17,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_dout0_dout =
{
    "DOUT",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_dout0 =
{
    "HW_PINCTRL_DOUT0",
    0x80018400,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_dout0_dout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_dout1_dout =
{
    "DOUT",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_dout1 =
{
    "HW_PINCTRL_DOUT1",
    0x80018410,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_dout1_dout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_dout2_dout =
{
    "DOUT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_dout2 =
{
    "HW_PINCTRL_DOUT2",
    0x80018420,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_dout2_dout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_din0_din =
{
    "DIN",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_din0 =
{
    "HW_PINCTRL_DIN0",
    0x80018500,
    0,
    1,
    {
        &soc_stmp3700_pinctrl_din0_din,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_din1_din =
{
    "DIN",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_din1 =
{
    "HW_PINCTRL_DIN1",
    0x80018510,
    0,
    1,
    {
        &soc_stmp3700_pinctrl_din1_din,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_din2_din =
{
    "DIN",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_din2 =
{
    "HW_PINCTRL_DIN2",
    0x80018520,
    0,
    1,
    {
        &soc_stmp3700_pinctrl_din2_din,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_doe0_doe =
{
    "DOE",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_doe0 =
{
    "HW_PINCTRL_DOE0",
    0x80018600,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_doe0_doe,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_doe1_doe =
{
    "DOE",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_doe1 =
{
    "HW_PINCTRL_DOE1",
    0x80018610,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_doe1_doe,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_doe2_doe =
{
    "DOE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_doe2 =
{
    "HW_PINCTRL_DOE2",
    0x80018620,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_doe2_doe,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pin2irq0_pin2irq =
{
    "PIN2IRQ",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_pin2irq0 =
{
    "HW_PINCTRL_PIN2IRQ0",
    0x80018700,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_pin2irq0_pin2irq,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pin2irq1_pin2irq =
{
    "PIN2IRQ",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_pin2irq1 =
{
    "HW_PINCTRL_PIN2IRQ1",
    0x80018710,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_pin2irq1_pin2irq,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_pin2irq2_pin2irq =
{
    "PIN2IRQ",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_pin2irq2 =
{
    "HW_PINCTRL_PIN2IRQ2",
    0x80018720,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_pin2irq2_pin2irq,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqen0_irqen =
{
    "IRQEN",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqen0 =
{
    "HW_PINCTRL_IRQEN0",
    0x80018800,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqen0_irqen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqen1_irqen =
{
    "IRQEN",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqen1 =
{
    "HW_PINCTRL_IRQEN1",
    0x80018810,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqen1_irqen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqen2_irqen =
{
    "IRQEN",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqen2 =
{
    "HW_PINCTRL_IRQEN2",
    0x80018820,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqen2_irqen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqlevel0_irqlevel =
{
    "IRQLEVEL",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqlevel0 =
{
    "HW_PINCTRL_IRQLEVEL0",
    0x80018900,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqlevel0_irqlevel,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqlevel1_irqlevel =
{
    "IRQLEVEL",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqlevel1 =
{
    "HW_PINCTRL_IRQLEVEL1",
    0x80018910,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqlevel1_irqlevel,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqlevel2_irqlevel =
{
    "IRQLEVEL",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqlevel2 =
{
    "HW_PINCTRL_IRQLEVEL2",
    0x80018920,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqlevel2_irqlevel,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqpol0_irqpol =
{
    "IRQPOL",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqpol0 =
{
    "HW_PINCTRL_IRQPOL0",
    0x80018a00,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqpol0_irqpol,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqpol1_irqpol =
{
    "IRQPOL",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqpol1 =
{
    "HW_PINCTRL_IRQPOL1",
    0x80018a10,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqpol1_irqpol,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqpol2_irqpol =
{
    "IRQPOL",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqpol2 =
{
    "HW_PINCTRL_IRQPOL2",
    0x80018a20,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqpol2_irqpol,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqstat0_irqstat =
{
    "IRQSTAT",
    0, 29
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqstat0 =
{
    "HW_PINCTRL_IRQSTAT0",
    0x80018b00,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqstat0_irqstat,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqstat1_irqstat =
{
    "IRQSTAT",
    0, 28
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqstat1 =
{
    "HW_PINCTRL_IRQSTAT1",
    0x80018b10,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqstat1_irqstat,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pinctrl_irqstat2_irqstat =
{
    "IRQSTAT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_pinctrl_irqstat2 =
{
    "HW_PINCTRL_IRQSTAT2",
    0x80018b20,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_pinctrl_irqstat2_irqstat,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_pswitch_irq =
{
    "PSWITCH_IRQ",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_pswitch_irq_src =
{
    "PSWITCH_IRQ_SRC",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_polarity_pswitch =
{
    "POLARITY_PSWITCH",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_pswitch =
{
    "ENIRQ_PSWITCH",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_polarity_linreg_ok =
{
    "POLARITY_LINREG_OK",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_linreg_ok_irq =
{
    "LINREG_OK_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_linreg_ok =
{
    "ENIRQ_LINREG_OK",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_dc_ok_irq =
{
    "DC_OK_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_dc_ok =
{
    "ENIRQ_DC_OK",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_batt_bo_irq =
{
    "BATT_BO_IRQ",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirqbatt_bo =
{
    "ENIRQBATT_BO",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_vddio_bo_irq =
{
    "VDDIO_BO_IRQ",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_vddio_bo =
{
    "ENIRQ_VDDIO_BO",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_vdda_bo_irq =
{
    "VDDA_BO_IRQ",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_vdda_bo =
{
    "ENIRQ_VDDA_BO",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_vddd_bo_irq =
{
    "VDDD_BO_IRQ",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_vddd_bo =
{
    "ENIRQ_VDDD_BO",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_polarity_vbusvalid =
{
    "POLARITY_VBUSVALID",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_vbusvalid_irq =
{
    "VBUSVALID_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_vbus_valid =
{
    "ENIRQ_VBUS_VALID",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_polarity_vdd5v_gt_vddio =
{
    "POLARITY_VDD5V_GT_VDDIO",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_vdd5v_gt_vddio_irq =
{
    "VDD5V_GT_VDDIO_IRQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_ctrl_enirq_vdd5v_gt_vddio =
{
    "ENIRQ_VDD5V_GT_VDDIO",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_power_ctrl =
{
    "HW_POWER_CTRL",
    0x80044000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    24,
    {
        &soc_stmp3700_power_ctrl_batt_bo_irq,
        &soc_stmp3700_power_ctrl_clkgate,
        &soc_stmp3700_power_ctrl_dc_ok_irq,
        &soc_stmp3700_power_ctrl_enirq_dc_ok,
        &soc_stmp3700_power_ctrl_enirq_linreg_ok,
        &soc_stmp3700_power_ctrl_enirq_pswitch,
        &soc_stmp3700_power_ctrl_enirq_vbus_valid,
        &soc_stmp3700_power_ctrl_enirq_vdd5v_gt_vddio,
        &soc_stmp3700_power_ctrl_enirq_vdda_bo,
        &soc_stmp3700_power_ctrl_enirq_vddd_bo,
        &soc_stmp3700_power_ctrl_enirq_vddio_bo,
        &soc_stmp3700_power_ctrl_enirqbatt_bo,
        &soc_stmp3700_power_ctrl_linreg_ok_irq,
        &soc_stmp3700_power_ctrl_polarity_linreg_ok,
        &soc_stmp3700_power_ctrl_polarity_pswitch,
        &soc_stmp3700_power_ctrl_polarity_vbusvalid,
        &soc_stmp3700_power_ctrl_polarity_vdd5v_gt_vddio,
        &soc_stmp3700_power_ctrl_pswitch_irq,
        &soc_stmp3700_power_ctrl_pswitch_irq_src,
        &soc_stmp3700_power_ctrl_vbusvalid_irq,
        &soc_stmp3700_power_ctrl_vdd5v_gt_vddio_irq,
        &soc_stmp3700_power_ctrl_vdda_bo_irq,
        &soc_stmp3700_power_ctrl_vddd_bo_irq,
        &soc_stmp3700_power_ctrl_vddio_bo_irq,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_vbusvalid_trsh =
{
    "VBUSVALID_TRSH",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_pwdn_5vbrnout =
{
    "PWDN_5VBRNOUT",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_enable_ilimit =
{
    "ENABLE_ILIMIT",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_dcdc_xfer =
{
    "DCDC_XFER",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_en_batt_pulldn =
{
    "EN_BATT_PULLDN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_vbusvalid_5vdetect =
{
    "VBUSVALID_5VDETECT",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_vbusvalid_to_b =
{
    "VBUSVALID_TO_B",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_ilimit_eq_zero =
{
    "ILIMIT_EQ_ZERO",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_otg_pwrup_cmps =
{
    "OTG_PWRUP_CMPS",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_5vctrl_enable_dcdc =
{
    "ENABLE_DCDC",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_power_5vctrl =
{
    "HW_POWER_5VCTRL",
    0x80044010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_power_5vctrl_dcdc_xfer,
        &soc_stmp3700_power_5vctrl_en_batt_pulldn,
        &soc_stmp3700_power_5vctrl_enable_dcdc,
        &soc_stmp3700_power_5vctrl_enable_ilimit,
        &soc_stmp3700_power_5vctrl_ilimit_eq_zero,
        &soc_stmp3700_power_5vctrl_otg_pwrup_cmps,
        &soc_stmp3700_power_5vctrl_pwdn_5vbrnout,
        &soc_stmp3700_power_5vctrl_vbusvalid_5vdetect,
        &soc_stmp3700_power_5vctrl_vbusvalid_to_b,
        &soc_stmp3700_power_5vctrl_vbusvalid_trsh,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_pwd_bo =
{
    "PWD_BO",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_usb_i_suspend =
{
    "USB_I_SUSPEND",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_enable_osc =
{
    "ENABLE_OSC",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_select_osc =
{
    "SELECT_OSC",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_vbg_off =
{
    "VBG_OFF",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_double_fets =
{
    "DOUBLE_FETS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_half_fets =
{
    "HALF_FETS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_lessana_i =
{
    "LESSANA_I",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_pwd_xtal24 =
{
    "PWD_XTAL24",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_dc_stopclk =
{
    "DC_STOPCLK",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_en_dc_pfm =
{
    "EN_DC_PFM",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_minpwr_dc_halfclk =
{
    "DC_HALFCLK",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_power_minpwr =
{
    "HW_POWER_MINPWR",
    0x80044020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    12,
    {
        &soc_stmp3700_power_minpwr_dc_halfclk,
        &soc_stmp3700_power_minpwr_dc_stopclk,
        &soc_stmp3700_power_minpwr_double_fets,
        &soc_stmp3700_power_minpwr_en_dc_pfm,
        &soc_stmp3700_power_minpwr_enable_osc,
        &soc_stmp3700_power_minpwr_half_fets,
        &soc_stmp3700_power_minpwr_lessana_i,
        &soc_stmp3700_power_minpwr_pwd_bo,
        &soc_stmp3700_power_minpwr_pwd_xtal24,
        &soc_stmp3700_power_minpwr_select_osc,
        &soc_stmp3700_power_minpwr_usb_i_suspend,
        &soc_stmp3700_power_minpwr_vbg_off,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_charge_enable_fault_detect =
{
    "ENABLE_FAULT_DETECT",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_charge_chrg_sts_off =
{
    "CHRG_STS_OFF",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_charge_use_extern_r =
{
    "USE_EXTERN_R",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_charge_pwd_battchrg =
{
    "PWD_BATTCHRG",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_charge_stop_ilimit =
{
    "STOP_ILIMIT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_charge_battchrg_i =
{
    "BATTCHRG_I",
    0, 5
};

static struct hwemul_soc_reg_t soc_stmp3700_power_charge =
{
    "HW_POWER_CHARGE",
    0x80044030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_power_charge_battchrg_i,
        &soc_stmp3700_power_charge_chrg_sts_off,
        &soc_stmp3700_power_charge_enable_fault_detect,
        &soc_stmp3700_power_charge_pwd_battchrg,
        &soc_stmp3700_power_charge_stop_ilimit,
        &soc_stmp3700_power_charge_use_extern_r,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_adjtn =
{
    "ADJTN",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_alkaline_charge =
{
    "ALKALINE_CHARGE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_disable_stepping =
{
    "DISABLE_STEPPING",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_linreg_from_batt =
{
    "LINREG_FROM_BATT",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_enable_linreg =
{
    "ENABLE_LINREG",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_disable_fet =
{
    "DISABLE_FET",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_linreg_offset =
{
    "LINREG_OFFSET",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_bo_offset =
{
    "BO_OFFSET",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vdddctrl_trg =
{
    "TRG",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_power_vdddctrl =
{
    "HW_POWER_VDDDCTRL",
    0x80044040,
    0,
    9,
    {
        &soc_stmp3700_power_vdddctrl_adjtn,
        &soc_stmp3700_power_vdddctrl_alkaline_charge,
        &soc_stmp3700_power_vdddctrl_bo_offset,
        &soc_stmp3700_power_vdddctrl_disable_fet,
        &soc_stmp3700_power_vdddctrl_disable_stepping,
        &soc_stmp3700_power_vdddctrl_enable_linreg,
        &soc_stmp3700_power_vdddctrl_linreg_from_batt,
        &soc_stmp3700_power_vdddctrl_linreg_offset,
        &soc_stmp3700_power_vdddctrl_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddactrl_disable_stepping =
{
    "DISABLE_STEPPING",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddactrl_enable_linreg =
{
    "ENABLE_LINREG",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddactrl_disable_fet =
{
    "DISABLE_FET",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddactrl_linreg_offset =
{
    "LINREG_OFFSET",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddactrl_bo_offset =
{
    "BO_OFFSET",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddactrl_trg =
{
    "TRG",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_power_vddactrl =
{
    "HW_POWER_VDDACTRL",
    0x80044050,
    0,
    6,
    {
        &soc_stmp3700_power_vddactrl_bo_offset,
        &soc_stmp3700_power_vddactrl_disable_fet,
        &soc_stmp3700_power_vddactrl_disable_stepping,
        &soc_stmp3700_power_vddactrl_enable_linreg,
        &soc_stmp3700_power_vddactrl_linreg_offset,
        &soc_stmp3700_power_vddactrl_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddioctrl_adjtn =
{
    "ADJTN",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddioctrl_disable_stepping =
{
    "DISABLE_STEPPING",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddioctrl_disable_fet =
{
    "DISABLE_FET",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddioctrl_linreg_offset =
{
    "LINREG_OFFSET",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddioctrl_bo_offset =
{
    "BO_OFFSET",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_vddioctrl_trg =
{
    "TRG",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_power_vddioctrl =
{
    "HW_POWER_VDDIOCTRL",
    0x80044060,
    0,
    6,
    {
        &soc_stmp3700_power_vddioctrl_adjtn,
        &soc_stmp3700_power_vddioctrl_bo_offset,
        &soc_stmp3700_power_vddioctrl_disable_fet,
        &soc_stmp3700_power_vddioctrl_disable_stepping,
        &soc_stmp3700_power_vddioctrl_linreg_offset,
        &soc_stmp3700_power_vddioctrl_trg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_dcfuncv_vddd =
{
    "VDDD",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_dcfuncv_vddio =
{
    "VDDIO",
    0, 9
};

static struct hwemul_soc_reg_t soc_stmp3700_power_dcfuncv =
{
    "HW_POWER_DCFUNCV",
    0x80044070,
    0,
    2,
    {
        &soc_stmp3700_power_dcfuncv_vddd,
        &soc_stmp3700_power_dcfuncv_vddio,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_misc_freqsel =
{
    "FREQSEL",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_misc_delay_timing =
{
    "DELAY_TIMING",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_misc_test =
{
    "TEST",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_misc_sel_pllclk =
{
    "SEL_PLLCLK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_misc_peripheralswoff =
{
    "PERIPHERALSWOFF",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_power_misc =
{
    "HW_POWER_MISC",
    0x80044080,
    0,
    5,
    {
        &soc_stmp3700_power_misc_delay_timing,
        &soc_stmp3700_power_misc_freqsel,
        &soc_stmp3700_power_misc_peripheralswoff,
        &soc_stmp3700_power_misc_sel_pllclk,
        &soc_stmp3700_power_misc_test,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_dclimits_poslimit_boost =
{
    "POSLIMIT_BOOST",
    16, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_dclimits_poslimit_buck =
{
    "POSLIMIT_BUCK",
    8, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_dclimits_neglimit =
{
    "NEGLIMIT",
    0, 6
};

static struct hwemul_soc_reg_t soc_stmp3700_power_dclimits =
{
    "HW_POWER_DCLIMITS",
    0x80044090,
    0,
    3,
    {
        &soc_stmp3700_power_dclimits_neglimit,
        &soc_stmp3700_power_dclimits_poslimit_boost,
        &soc_stmp3700_power_dclimits_poslimit_buck,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_toggle_dif =
{
    "TOGGLE_DIF",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_hyst_sign =
{
    "HYST_SIGN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_en_cm_hyst =
{
    "EN_CM_HYST",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_en_df_hyst =
{
    "EN_DF_HYST",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_cm_hyst_thresh =
{
    "CM_HYST_THRESH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_df_hyst_thresh =
{
    "DF_HYST_THRESH",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_rcscale_thresh =
{
    "RCSCALE_THRESH",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_en_rcscale =
{
    "EN_RCSCALE",
    12, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_dc_ff =
{
    "DC_FF",
    8, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_dc_r =
{
    "DC_R",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_loopctrl_dc_c =
{
    "DC_C",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_power_loopctrl =
{
    "HW_POWER_LOOPCTRL",
    0x800440a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_stmp3700_power_loopctrl_cm_hyst_thresh,
        &soc_stmp3700_power_loopctrl_dc_c,
        &soc_stmp3700_power_loopctrl_dc_ff,
        &soc_stmp3700_power_loopctrl_dc_r,
        &soc_stmp3700_power_loopctrl_df_hyst_thresh,
        &soc_stmp3700_power_loopctrl_en_cm_hyst,
        &soc_stmp3700_power_loopctrl_en_df_hyst,
        &soc_stmp3700_power_loopctrl_en_rcscale,
        &soc_stmp3700_power_loopctrl_hyst_sign,
        &soc_stmp3700_power_loopctrl_rcscale_thresh,
        &soc_stmp3700_power_loopctrl_toggle_dif,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_batt_chrg_present =
{
    "BATT_CHRG_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_pswitch =
{
    "PSWITCH",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_avalid_status =
{
    "AVALID_STATUS",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_bvalid_status =
{
    "BVALID_STATUS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_vbusvalid_status =
{
    "VBUSVALID_STATUS",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_sessend_status =
{
    "SESSEND_STATUS",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_mode =
{
    "MODE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_batt_bo =
{
    "BATT_BO",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_vdd5v_fault =
{
    "VDD5V_FAULT",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_chrgsts =
{
    "CHRGSTS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_linreg_ok =
{
    "LINREG_OK",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_dc_ok =
{
    "DC_OK",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_vddio_bo =
{
    "VDDIO_BO",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_vdda_bo =
{
    "VDDA_BO",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_vddd_bo =
{
    "VDDD_BO",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_vdd5v_gt_vddio =
{
    "VDD5V_GT_VDDIO",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_avalid =
{
    "AVALID",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_bvalid =
{
    "BVALID",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_vbusvalid =
{
    "VBUSVALID",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_sts_sessend =
{
    "SESSEND",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_power_sts =
{
    "HW_POWER_STS",
    0x800440b0,
    0,
    20,
    {
        &soc_stmp3700_power_sts_avalid,
        &soc_stmp3700_power_sts_avalid_status,
        &soc_stmp3700_power_sts_batt_bo,
        &soc_stmp3700_power_sts_batt_chrg_present,
        &soc_stmp3700_power_sts_bvalid,
        &soc_stmp3700_power_sts_bvalid_status,
        &soc_stmp3700_power_sts_chrgsts,
        &soc_stmp3700_power_sts_dc_ok,
        &soc_stmp3700_power_sts_linreg_ok,
        &soc_stmp3700_power_sts_mode,
        &soc_stmp3700_power_sts_pswitch,
        &soc_stmp3700_power_sts_sessend,
        &soc_stmp3700_power_sts_sessend_status,
        &soc_stmp3700_power_sts_vbusvalid,
        &soc_stmp3700_power_sts_vbusvalid_status,
        &soc_stmp3700_power_sts_vdd5v_fault,
        &soc_stmp3700_power_sts_vdd5v_gt_vddio,
        &soc_stmp3700_power_sts_vdda_bo,
        &soc_stmp3700_power_sts_vddd_bo,
        &soc_stmp3700_power_sts_vddio_bo,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_speed_status =
{
    "STATUS",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_speed_ctrl =
{
    "CTRL",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_power_speed =
{
    "HW_POWER_SPEED",
    0x800440c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_power_speed_ctrl,
        &soc_stmp3700_power_speed_status,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_battmonitor_batt_val =
{
    "BATT_VAL",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_battmonitor_en_batadj =
{
    "EN_BATADJ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_battmonitor_pwdn_battbrnout =
{
    "PWDN_BATTBRNOUT",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_battmonitor_brwnout_pwd =
{
    "BRWNOUT_PWD",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_battmonitor_brwnout_lvl =
{
    "BRWNOUT_LVL",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_power_battmonitor =
{
    "HW_POWER_BATTMONITOR",
    0x800440d0,
    0,
    5,
    {
        &soc_stmp3700_power_battmonitor_batt_val,
        &soc_stmp3700_power_battmonitor_brwnout_lvl,
        &soc_stmp3700_power_battmonitor_brwnout_pwd,
        &soc_stmp3700_power_battmonitor_en_batadj,
        &soc_stmp3700_power_battmonitor_pwdn_battbrnout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_reset_unlock =
{
    "UNLOCK",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_reset_pwd_off =
{
    "PWD_OFF",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_reset_pwd =
{
    "PWD",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_power_reset =
{
    "HW_POWER_RESET",
    0x800440e0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_stmp3700_power_reset_pwd,
        &soc_stmp3700_power_reset_pwd_off,
        &soc_stmp3700_power_reset_unlock,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_debug_vbusvalidpiolock =
{
    "VBUSVALIDPIOLOCK",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_debug_avalidpiolock =
{
    "AVALIDPIOLOCK",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_debug_bvalidpiolock =
{
    "BVALIDPIOLOCK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_debug_sessendpiolock =
{
    "SESSENDPIOLOCK",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_power_debug =
{
    "HW_POWER_DEBUG",
    0x800440f0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_power_debug_avalidpiolock,
        &soc_stmp3700_power_debug_bvalidpiolock,
        &soc_stmp3700_power_debug_sessendpiolock,
        &soc_stmp3700_power_debug_vbusvalidpiolock,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_special_test =
{
    "TEST",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_power_special =
{
    "HW_POWER_SPECIAL",
    0x80044100,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_power_special_test,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_power_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_power_version =
{
    "HW_POWER_VERSION",
    0x80044110,
    0,
    3,
    {
        &soc_stmp3700_power_version_major,
        &soc_stmp3700_power_version_minor,
        &soc_stmp3700_power_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm4_present =
{
    "PWM4_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm3_present =
{
    "PWM3_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm2_present =
{
    "PWM2_PRESENT",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm1_present =
{
    "PWM1_PRESENT",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm0_present =
{
    "PWM0_PRESENT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm2_ana_ctrl_enable =
{
    "PWM2_ANA_CTRL_ENABLE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm4_enable =
{
    "PWM4_ENABLE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm3_enable =
{
    "PWM3_ENABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm2_enable =
{
    "PWM2_ENABLE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm1_enable =
{
    "PWM1_ENABLE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_ctrl_pwm0_enable =
{
    "PWM0_ENABLE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_ctrl =
{
    "HW_PWM_CTRL",
    0x80064000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    13,
    {
        &soc_stmp3700_pwm_ctrl_clkgate,
        &soc_stmp3700_pwm_ctrl_pwm0_enable,
        &soc_stmp3700_pwm_ctrl_pwm0_present,
        &soc_stmp3700_pwm_ctrl_pwm1_enable,
        &soc_stmp3700_pwm_ctrl_pwm1_present,
        &soc_stmp3700_pwm_ctrl_pwm2_ana_ctrl_enable,
        &soc_stmp3700_pwm_ctrl_pwm2_enable,
        &soc_stmp3700_pwm_ctrl_pwm2_present,
        &soc_stmp3700_pwm_ctrl_pwm3_enable,
        &soc_stmp3700_pwm_ctrl_pwm3_present,
        &soc_stmp3700_pwm_ctrl_pwm4_enable,
        &soc_stmp3700_pwm_ctrl_pwm4_present,
        &soc_stmp3700_pwm_ctrl_sftrst,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_version =
{
    "HW_PWM_VERSION",
    0x800640b0,
    0,
    3,
    {
        &soc_stmp3700_pwm_version_major,
        &soc_stmp3700_pwm_version_minor,
        &soc_stmp3700_pwm_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_activen_inactive =
{
    "INACTIVE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_activen_active =
{
    "ACTIVE",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_active0 =
{
    "HW_PWM_ACTIVE0",
    0x80064010,
    0,
    2,
    {
        &soc_stmp3700_pwm_activen_active,
        &soc_stmp3700_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_active1 =
{
    "HW_PWM_ACTIVE1",
    0x80064030,
    0,
    2,
    {
        &soc_stmp3700_pwm_activen_active,
        &soc_stmp3700_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_active2 =
{
    "HW_PWM_ACTIVE2",
    0x80064050,
    0,
    2,
    {
        &soc_stmp3700_pwm_activen_active,
        &soc_stmp3700_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_active3 =
{
    "HW_PWM_ACTIVE3",
    0x80064070,
    0,
    2,
    {
        &soc_stmp3700_pwm_activen_active,
        &soc_stmp3700_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_active4 =
{
    "HW_PWM_ACTIVE4",
    0x80064090,
    0,
    2,
    {
        &soc_stmp3700_pwm_activen_active,
        &soc_stmp3700_pwm_activen_inactive,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_periodn_matt =
{
    "MATT",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_periodn_cdiv =
{
    "CDIV",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_periodn_inactive_state =
{
    "INACTIVE_STATE",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_periodn_active_state =
{
    "ACTIVE_STATE",
    16, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_pwm_periodn_period =
{
    "PERIOD",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_period0 =
{
    "HW_PWM_PERIOD0",
    0x80064020,
    0,
    5,
    {
        &soc_stmp3700_pwm_periodn_active_state,
        &soc_stmp3700_pwm_periodn_cdiv,
        &soc_stmp3700_pwm_periodn_inactive_state,
        &soc_stmp3700_pwm_periodn_matt,
        &soc_stmp3700_pwm_periodn_period,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_period1 =
{
    "HW_PWM_PERIOD1",
    0x80064040,
    0,
    5,
    {
        &soc_stmp3700_pwm_periodn_active_state,
        &soc_stmp3700_pwm_periodn_cdiv,
        &soc_stmp3700_pwm_periodn_inactive_state,
        &soc_stmp3700_pwm_periodn_matt,
        &soc_stmp3700_pwm_periodn_period,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_period2 =
{
    "HW_PWM_PERIOD2",
    0x80064060,
    0,
    5,
    {
        &soc_stmp3700_pwm_periodn_active_state,
        &soc_stmp3700_pwm_periodn_cdiv,
        &soc_stmp3700_pwm_periodn_inactive_state,
        &soc_stmp3700_pwm_periodn_matt,
        &soc_stmp3700_pwm_periodn_period,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_period3 =
{
    "HW_PWM_PERIOD3",
    0x80064080,
    0,
    5,
    {
        &soc_stmp3700_pwm_periodn_active_state,
        &soc_stmp3700_pwm_periodn_cdiv,
        &soc_stmp3700_pwm_periodn_inactive_state,
        &soc_stmp3700_pwm_periodn_matt,
        &soc_stmp3700_pwm_periodn_period,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_pwm_period4 =
{
    "HW_PWM_PERIOD4",
    0x800640a0,
    0,
    5,
    {
        &soc_stmp3700_pwm_periodn_active_state,
        &soc_stmp3700_pwm_periodn_cdiv,
        &soc_stmp3700_pwm_periodn_inactive_state,
        &soc_stmp3700_pwm_periodn_matt,
        &soc_stmp3700_pwm_periodn_period,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_suppress_copy2analog =
{
    "SUPPRESS_COPY2ANALOG",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_force_update =
{
    "FORCE_UPDATE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_watchdogen =
{
    "WATCHDOGEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_onemsec_irq =
{
    "ONEMSEC_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_alarm_irq =
{
    "ALARM_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_onemsec_irq_en =
{
    "ONEMSEC_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_ctrl_alarm_irq_en =
{
    "ALARM_IRQ_EN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_ctrl =
{
    "HW_RTC_CTRL",
    0x8005c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_rtc_ctrl_alarm_irq,
        &soc_stmp3700_rtc_ctrl_alarm_irq_en,
        &soc_stmp3700_rtc_ctrl_clkgate,
        &soc_stmp3700_rtc_ctrl_force_update,
        &soc_stmp3700_rtc_ctrl_onemsec_irq,
        &soc_stmp3700_rtc_ctrl_onemsec_irq_en,
        &soc_stmp3700_rtc_ctrl_sftrst,
        &soc_stmp3700_rtc_ctrl_suppress_copy2analog,
        &soc_stmp3700_rtc_ctrl_watchdogen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_stat_rtc_present =
{
    "RTC_PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_stat_alarm_present =
{
    "ALARM_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_stat_watchdog_present =
{
    "WATCHDOG_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_stat_xtal32000_present =
{
    "XTAL32000_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_stat_xtal32768_present =
{
    "XTAL32768_PRESENT",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_stat_stale_regs =
{
    "STALE_REGS",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_stat_new_regs =
{
    "NEW_REGS",
    8, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_stat =
{
    "HW_RTC_STAT",
    0x8005c010,
    0,
    7,
    {
        &soc_stmp3700_rtc_stat_alarm_present,
        &soc_stmp3700_rtc_stat_new_regs,
        &soc_stmp3700_rtc_stat_rtc_present,
        &soc_stmp3700_rtc_stat_stale_regs,
        &soc_stmp3700_rtc_stat_watchdog_present,
        &soc_stmp3700_rtc_stat_xtal32000_present,
        &soc_stmp3700_rtc_stat_xtal32768_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_milliseconds_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_milliseconds =
{
    "HW_RTC_MILLISECONDS",
    0x8005c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_milliseconds_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_seconds_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_seconds =
{
    "HW_RTC_SECONDS",
    0x8005c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_seconds_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_alarm_value =
{
    "VALUE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_alarm =
{
    "HW_RTC_ALARM",
    0x8005c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_alarm_value,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_watchdog_count =
{
    "COUNT",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_watchdog =
{
    "HW_RTC_WATCHDOG",
    0x8005c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_watchdog_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_spare_analog =
{
    "SPARE_ANALOG",
    18, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_auto_restart =
{
    "AUTO_RESTART",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_disable_pswitch =
{
    "DISABLE_PSWITCH",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_lowerbias =
{
    "LOWERBIAS",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_disable_xtalok =
{
    "DISABLE_XTALOK",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_msec_res =
{
    "MSEC_RES",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_alarm_wake =
{
    "ALARM_WAKE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_xtal32_freq =
{
    "XTAL32_FREQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_xtal32khz_pwrup =
{
    "XTAL32KHZ_PWRUP",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_xtal24mhz_pwrup =
{
    "XTAL24MHZ_PWRUP",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_lck_secs =
{
    "LCK_SECS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_alarm_en =
{
    "ALARM_EN",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_alarm_wake_en =
{
    "ALARM_WAKE_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent0_clocksource =
{
    "CLOCKSOURCE",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_persistent0 =
{
    "HW_RTC_PERSISTENT0",
    0x8005c060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    14,
    {
        &soc_stmp3700_rtc_persistent0_alarm_en,
        &soc_stmp3700_rtc_persistent0_alarm_wake,
        &soc_stmp3700_rtc_persistent0_alarm_wake_en,
        &soc_stmp3700_rtc_persistent0_auto_restart,
        &soc_stmp3700_rtc_persistent0_clocksource,
        &soc_stmp3700_rtc_persistent0_disable_pswitch,
        &soc_stmp3700_rtc_persistent0_disable_xtalok,
        &soc_stmp3700_rtc_persistent0_lck_secs,
        &soc_stmp3700_rtc_persistent0_lowerbias,
        &soc_stmp3700_rtc_persistent0_msec_res,
        &soc_stmp3700_rtc_persistent0_spare_analog,
        &soc_stmp3700_rtc_persistent0_xtal24mhz_pwrup,
        &soc_stmp3700_rtc_persistent0_xtal32_freq,
        &soc_stmp3700_rtc_persistent0_xtal32khz_pwrup,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent1_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_persistent1 =
{
    "HW_RTC_PERSISTENT1",
    0x8005c070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_persistent1_general,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent2_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_persistent2 =
{
    "HW_RTC_PERSISTENT2",
    0x8005c080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_persistent2_general,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent3_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_persistent3 =
{
    "HW_RTC_PERSISTENT3",
    0x8005c090,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_persistent3_general,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent4_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_persistent4 =
{
    "HW_RTC_PERSISTENT4",
    0x8005c0a0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_persistent4_general,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_persistent5_general =
{
    "GENERAL",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_persistent5 =
{
    "HW_RTC_PERSISTENT5",
    0x8005c0b0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    1,
    {
        &soc_stmp3700_rtc_persistent5_general,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_debug_watchdog_reset_mask =
{
    "WATCHDOG_RESET_MASK",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_debug_watchdog_reset =
{
    "WATCHDOG_RESET",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_debug =
{
    "HW_RTC_DEBUG",
    0x8005c0c0,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_rtc_debug_watchdog_reset,
        &soc_stmp3700_rtc_debug_watchdog_reset_mask,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_rtc_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_rtc_version =
{
    "HW_RTC_VERSION",
    0x8005c0d0,
    0,
    3,
    {
        &soc_stmp3700_rtc_version_major,
        &soc_stmp3700_rtc_version_minor,
        &soc_stmp3700_rtc_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_wait_end_xfer =
{
    "WAIT_END_XFER",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_word_length =
{
    "WORD_LENGTH",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_spdif_ctrl =
{
    "HW_SPDIF_CTRL",
    0x80054000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_spdif_ctrl_clkgate,
        &soc_stmp3700_spdif_ctrl_dmawait_count,
        &soc_stmp3700_spdif_ctrl_fifo_error_irq_en,
        &soc_stmp3700_spdif_ctrl_fifo_overflow_irq,
        &soc_stmp3700_spdif_ctrl_fifo_underflow_irq,
        &soc_stmp3700_spdif_ctrl_run,
        &soc_stmp3700_spdif_ctrl_sftrst,
        &soc_stmp3700_spdif_ctrl_wait_end_xfer,
        &soc_stmp3700_spdif_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_stat_end_xfer =
{
    "END_XFER",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_spdif_stat =
{
    "HW_SPDIF_STAT",
    0x80054010,
    0,
    2,
    {
        &soc_stmp3700_spdif_stat_end_xfer,
        &soc_stmp3700_spdif_stat_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_v_config =
{
    "V_CONFIG",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_auto_mute =
{
    "AUTO_MUTE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_user_data =
{
    "USER_DATA",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_v =
{
    "V",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_l =
{
    "L",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_cc =
{
    "CC",
    4, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_pre =
{
    "PRE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_copy =
{
    "COPY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_audio =
{
    "AUDIO",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_framectrl_pro =
{
    "PRO",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_spdif_framectrl =
{
    "HW_SPDIF_FRAMECTRL",
    0x80054020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_spdif_framectrl_audio,
        &soc_stmp3700_spdif_framectrl_auto_mute,
        &soc_stmp3700_spdif_framectrl_cc,
        &soc_stmp3700_spdif_framectrl_copy,
        &soc_stmp3700_spdif_framectrl_l,
        &soc_stmp3700_spdif_framectrl_pre,
        &soc_stmp3700_spdif_framectrl_pro,
        &soc_stmp3700_spdif_framectrl_user_data,
        &soc_stmp3700_spdif_framectrl_v,
        &soc_stmp3700_spdif_framectrl_v_config,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_srr_basemult =
{
    "BASEMULT",
    28, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_srr_rate =
{
    "RATE",
    0, 19
};

static struct hwemul_soc_reg_t soc_stmp3700_spdif_srr =
{
    "HW_SPDIF_SRR",
    0x80054030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_spdif_srr_basemult,
        &soc_stmp3700_spdif_srr_rate,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_debug_dma_preq =
{
    "DMA_PREQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_debug_fifo_status =
{
    "FIFO_STATUS",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_spdif_debug =
{
    "HW_SPDIF_DEBUG",
    0x80054040,
    0,
    2,
    {
        &soc_stmp3700_spdif_debug_dma_preq,
        &soc_stmp3700_spdif_debug_fifo_status,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_data_high =
{
    "HIGH",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_data_low =
{
    "LOW",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_spdif_data =
{
    "HW_SPDIF_DATA",
    0x80054050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_spdif_data_high,
        &soc_stmp3700_spdif_data_low,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_spdif_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_spdif_version =
{
    "HW_SPDIF_VERSION",
    0x80054060,
    0,
    3,
    {
        &soc_stmp3700_spdif_version_major,
        &soc_stmp3700_spdif_version_minor,
        &soc_stmp3700_spdif_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_rotary_present =
{
    "ROTARY_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_tim3_present =
{
    "TIM3_PRESENT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_tim2_present =
{
    "TIM2_PRESENT",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_tim1_present =
{
    "TIM1_PRESENT",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_tim0_present =
{
    "TIM0_PRESENT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_state =
{
    "STATE",
    22, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_divider =
{
    "DIVIDER",
    16, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_relative =
{
    "RELATIVE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_oversample =
{
    "OVERSAMPLE",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_polarity_b =
{
    "POLARITY_B",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_polarity_a =
{
    "POLARITY_A",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_select_b =
{
    "SELECT_B",
    4, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotctrl_select_a =
{
    "SELECT_A",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_rotctrl =
{
    "HW_TIMROT_ROTCTRL",
    0x80068000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    15,
    {
        &soc_stmp3700_timrot_rotctrl_clkgate,
        &soc_stmp3700_timrot_rotctrl_divider,
        &soc_stmp3700_timrot_rotctrl_oversample,
        &soc_stmp3700_timrot_rotctrl_polarity_a,
        &soc_stmp3700_timrot_rotctrl_polarity_b,
        &soc_stmp3700_timrot_rotctrl_relative,
        &soc_stmp3700_timrot_rotctrl_rotary_present,
        &soc_stmp3700_timrot_rotctrl_select_a,
        &soc_stmp3700_timrot_rotctrl_select_b,
        &soc_stmp3700_timrot_rotctrl_sftrst,
        &soc_stmp3700_timrot_rotctrl_state,
        &soc_stmp3700_timrot_rotctrl_tim0_present,
        &soc_stmp3700_timrot_rotctrl_tim1_present,
        &soc_stmp3700_timrot_rotctrl_tim2_present,
        &soc_stmp3700_timrot_rotctrl_tim3_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_rotcount_updown =
{
    "UPDOWN",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_rotcount =
{
    "HW_TIMROT_ROTCOUNT",
    0x80068010,
    0,
    1,
    {
        &soc_stmp3700_timrot_rotcount_updown,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_test_signal =
{
    "TEST_SIGNAL",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_irq =
{
    "IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_irq_en =
{
    "IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_duty_valid =
{
    "DUTY_VALID",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_duty_cycle =
{
    "DUTY_CYCLE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_polarity =
{
    "POLARITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_update =
{
    "UPDATE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_reload =
{
    "RELOAD",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_prescale =
{
    "PRESCALE",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrl3_select =
{
    "SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timctrl3 =
{
    "HW_TIMROT_TIMCTRL3",
    0x80068080,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_timrot_timctrl3_duty_cycle,
        &soc_stmp3700_timrot_timctrl3_duty_valid,
        &soc_stmp3700_timrot_timctrl3_irq,
        &soc_stmp3700_timrot_timctrl3_irq_en,
        &soc_stmp3700_timrot_timctrl3_polarity,
        &soc_stmp3700_timrot_timctrl3_prescale,
        &soc_stmp3700_timrot_timctrl3_reload,
        &soc_stmp3700_timrot_timctrl3_select,
        &soc_stmp3700_timrot_timctrl3_test_signal,
        &soc_stmp3700_timrot_timctrl3_update,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timcount3_low_running_count =
{
    "LOW_RUNNING_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timcount3_high_fixed_count =
{
    "HIGH_FIXED_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timcount3 =
{
    "HW_TIMROT_TIMCOUNT3",
    0x80068090,
    0,
    2,
    {
        &soc_stmp3700_timrot_timcount3_high_fixed_count,
        &soc_stmp3700_timrot_timcount3_low_running_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_version =
{
    "HW_TIMROT_VERSION",
    0x800680a0,
    0,
    3,
    {
        &soc_stmp3700_timrot_version_major,
        &soc_stmp3700_timrot_version_minor,
        &soc_stmp3700_timrot_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrln_irq =
{
    "IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrln_irq_en =
{
    "IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrln_polarity =
{
    "POLARITY",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrln_update =
{
    "UPDATE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrln_reload =
{
    "RELOAD",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrln_prescale =
{
    "PRESCALE",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timctrln_select =
{
    "SELECT",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timctrl0 =
{
    "HW_TIMROT_TIMCTRL0",
    0x80068020,
    0,
    7,
    {
        &soc_stmp3700_timrot_timctrln_irq,
        &soc_stmp3700_timrot_timctrln_irq_en,
        &soc_stmp3700_timrot_timctrln_polarity,
        &soc_stmp3700_timrot_timctrln_prescale,
        &soc_stmp3700_timrot_timctrln_reload,
        &soc_stmp3700_timrot_timctrln_select,
        &soc_stmp3700_timrot_timctrln_update,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timctrl1 =
{
    "HW_TIMROT_TIMCTRL1",
    0x80068040,
    0,
    7,
    {
        &soc_stmp3700_timrot_timctrln_irq,
        &soc_stmp3700_timrot_timctrln_irq_en,
        &soc_stmp3700_timrot_timctrln_polarity,
        &soc_stmp3700_timrot_timctrln_prescale,
        &soc_stmp3700_timrot_timctrln_reload,
        &soc_stmp3700_timrot_timctrln_select,
        &soc_stmp3700_timrot_timctrln_update,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timctrl2 =
{
    "HW_TIMROT_TIMCTRL2",
    0x80068060,
    0,
    7,
    {
        &soc_stmp3700_timrot_timctrln_irq,
        &soc_stmp3700_timrot_timctrln_irq_en,
        &soc_stmp3700_timrot_timctrln_polarity,
        &soc_stmp3700_timrot_timctrln_prescale,
        &soc_stmp3700_timrot_timctrln_reload,
        &soc_stmp3700_timrot_timctrln_select,
        &soc_stmp3700_timrot_timctrln_update,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timcountn_running_count =
{
    "RUNNING_COUNT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_timrot_timcountn_fixed_count =
{
    "FIXED_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timcount0 =
{
    "HW_TIMROT_TIMCOUNT0",
    0x80068030,
    0,
    2,
    {
        &soc_stmp3700_timrot_timcountn_fixed_count,
        &soc_stmp3700_timrot_timcountn_running_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timcount1 =
{
    "HW_TIMROT_TIMCOUNT1",
    0x80068050,
    0,
    2,
    {
        &soc_stmp3700_timrot_timcountn_fixed_count,
        &soc_stmp3700_timrot_timcountn_running_count,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_timrot_timcount2 =
{
    "HW_TIMROT_TIMCOUNT2",
    0x80068070,
    0,
    2,
    {
        &soc_stmp3700_timrot_timcountn_fixed_count,
        &soc_stmp3700_timrot_timcountn_running_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_id_rev =
{
    "REV",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_id_id_n =
{
    "ID_N",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_id_id =
{
    "ID",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_id =
{
    "HW_USBCTRL_ID",
    0x80080000,
    0,
    3,
    {
        &soc_stmp3700_usbctrl_id_id,
        &soc_stmp3700_usbctrl_id_id_n,
        &soc_stmp3700_usbctrl_id_rev,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_general_sm =
{
    "SM",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_general_phym =
{
    "PHYM",
    6, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_general_phyw =
{
    "PHYW",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_general_bwt =
{
    "BWT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_general_clkc =
{
    "CLKC",
    1, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_general_rt =
{
    "RT",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_general =
{
    "HW_USBCTRL_GENERAL",
    0x80080004,
    0,
    6,
    {
        &soc_stmp3700_usbctrl_general_bwt,
        &soc_stmp3700_usbctrl_general_clkc,
        &soc_stmp3700_usbctrl_general_phym,
        &soc_stmp3700_usbctrl_general_phyw,
        &soc_stmp3700_usbctrl_general_rt,
        &soc_stmp3700_usbctrl_general_sm,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_host_ttper =
{
    "TTPER",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_host_ttasy =
{
    "TTASY",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_host_nport =
{
    "NPORT",
    1, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_host_hc =
{
    "HC",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_host =
{
    "HW_USBCTRL_HOST",
    0x80080008,
    0,
    4,
    {
        &soc_stmp3700_usbctrl_host_hc,
        &soc_stmp3700_usbctrl_host_nport,
        &soc_stmp3700_usbctrl_host_ttasy,
        &soc_stmp3700_usbctrl_host_ttper,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_device_devep =
{
    "DEVEP",
    1, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_device_dc =
{
    "DC",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_device =
{
    "HW_USBCTRL_DEVICE",
    0x8008000c,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_device_dc,
        &soc_stmp3700_usbctrl_device_devep,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txbuf_txlcr =
{
    "TXLCR",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txbuf_txchanadd =
{
    "TXCHANADD",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txbuf_txadd =
{
    "TXADD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txbuf_txburst =
{
    "TXBURST",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_txbuf =
{
    "HW_USBCTRL_TXBUF",
    0x80080010,
    0,
    4,
    {
        &soc_stmp3700_usbctrl_txbuf_txadd,
        &soc_stmp3700_usbctrl_txbuf_txburst,
        &soc_stmp3700_usbctrl_txbuf_txchanadd,
        &soc_stmp3700_usbctrl_txbuf_txlcr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_rxbuf_rxadd =
{
    "RXADD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_rxbuf_rxburst =
{
    "RXBURST",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_rxbuf =
{
    "HW_USBCTRL_RXBUF",
    0x80080014,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_rxbuf_rxadd,
        &soc_stmp3700_usbctrl_rxbuf_rxburst,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_tttxbuf_tttxbuf =
{
    "TTTXBUF",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_tttxbuf =
{
    "HW_USBCTRL_TTTXBUF",
    0x80080018,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_tttxbuf_tttxbuf,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ttrxbuf_ttrxbuf =
{
    "TTRXBUF",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_ttrxbuf =
{
    "HW_USBCTRL_TTRXBUF",
    0x8008001c,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_ttrxbuf_ttrxbuf,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_caplength_hciver =
{
    "HCIVER",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_caplength_length =
{
    "LENGTH",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_caplength =
{
    "HW_USBCTRL_CAPLENGTH",
    0x80080100,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_caplength_hciver,
        &soc_stmp3700_usbctrl_caplength_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hcsparams_nports =
{
    "NPORTS",
    0, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hcsparams_ppc =
{
    "PPC",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hcsparams_npcc =
{
    "NPCC",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hcsparams_ncc =
{
    "NCC",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hcsparams_pi =
{
    "PI",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hcsparams_nptt =
{
    "NPTT",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hcsparams_ntt =
{
    "NTT",
    24, 27
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_hcsparams =
{
    "HW_USBCTRL_HCSPARAMS",
    0x80080104,
    0,
    7,
    {
        &soc_stmp3700_usbctrl_hcsparams_ncc,
        &soc_stmp3700_usbctrl_hcsparams_npcc,
        &soc_stmp3700_usbctrl_hcsparams_nports,
        &soc_stmp3700_usbctrl_hcsparams_nptt,
        &soc_stmp3700_usbctrl_hcsparams_ntt,
        &soc_stmp3700_usbctrl_hcsparams_pi,
        &soc_stmp3700_usbctrl_hcsparams_ppc,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hccparams_addr64bitcap =
{
    "ADDR64BITCAP",
    0, 0
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hccparams_pgm_frm_list_flag =
{
    "PGM_FRM_LIST_FLAG",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hccparams_async_park_cap =
{
    "ASYNC_PARK_CAP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_hccparams_iso_sch_threshold =
{
    "ISO_SCH_THRESHOLD",
    8, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_hccparams =
{
    "HW_USBCTRL_HCCPARAMS",
    0x80080108,
    0,
    4,
    {
        &soc_stmp3700_usbctrl_hccparams_addr64bitcap,
        &soc_stmp3700_usbctrl_hccparams_async_park_cap,
        &soc_stmp3700_usbctrl_hccparams_iso_sch_threshold,
        &soc_stmp3700_usbctrl_hccparams_pgm_frm_list_flag,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_dciversion_dciver =
{
    "DCIVER",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_dciversion =
{
    "HW_USBCTRL_DCIVERSION",
    0x80080120,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_dciversion_dciver,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_dccparams_hc =
{
    "HC",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_dccparams_dc =
{
    "DC",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_dccparams_den =
{
    "DEN",
    0, 4
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_dccparams =
{
    "HW_USBCTRL_DCCPARAMS",
    0x80080124,
    0,
    3,
    {
        &soc_stmp3700_usbctrl_dccparams_dc,
        &soc_stmp3700_usbctrl_dccparams_den,
        &soc_stmp3700_usbctrl_dccparams_hc,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_rs =
{
    "RS",
    0, 0
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_rst =
{
    "RST",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_fs0 =
{
    "FS0",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_fs1 =
{
    "FS1",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_pse =
{
    "PSE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_ase =
{
    "ASE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_iaa =
{
    "IAA",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_lr =
{
    "LR",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_asp0 =
{
    "ASP0",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_asp1 =
{
    "ASP1",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_aspe =
{
    "ASPE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_fs2 =
{
    "FS2",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbcmd_itc =
{
    "ITC",
    16, 23
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_usbcmd =
{
    "HW_USBCTRL_USBCMD",
    0x80080140,
    0,
    13,
    {
        &soc_stmp3700_usbctrl_usbcmd_ase,
        &soc_stmp3700_usbctrl_usbcmd_asp0,
        &soc_stmp3700_usbctrl_usbcmd_asp1,
        &soc_stmp3700_usbctrl_usbcmd_aspe,
        &soc_stmp3700_usbctrl_usbcmd_fs0,
        &soc_stmp3700_usbctrl_usbcmd_fs1,
        &soc_stmp3700_usbctrl_usbcmd_fs2,
        &soc_stmp3700_usbctrl_usbcmd_iaa,
        &soc_stmp3700_usbctrl_usbcmd_itc,
        &soc_stmp3700_usbctrl_usbcmd_lr,
        &soc_stmp3700_usbctrl_usbcmd_pse,
        &soc_stmp3700_usbctrl_usbcmd_rs,
        &soc_stmp3700_usbctrl_usbcmd_rst,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_ui =
{
    "UI",
    0, 0
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_uei =
{
    "UEI",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_pci =
{
    "PCI",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_fri =
{
    "FRI",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_sei =
{
    "SEI",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_aai =
{
    "AAI",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_uri =
{
    "URI",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_sri =
{
    "SRI",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_sli =
{
    "SLI",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_ulpii =
{
    "ULPII",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_hch =
{
    "HCH",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_rcl =
{
    "RCL",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_ps =
{
    "PS",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_as =
{
    "AS",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbsts_naki =
{
    "NAKI",
    16, 16
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_usbsts =
{
    "HW_USBCTRL_USBSTS",
    0x80080144,
    0,
    15,
    {
        &soc_stmp3700_usbctrl_usbsts_aai,
        &soc_stmp3700_usbctrl_usbsts_as,
        &soc_stmp3700_usbctrl_usbsts_fri,
        &soc_stmp3700_usbctrl_usbsts_hch,
        &soc_stmp3700_usbctrl_usbsts_naki,
        &soc_stmp3700_usbctrl_usbsts_pci,
        &soc_stmp3700_usbctrl_usbsts_ps,
        &soc_stmp3700_usbctrl_usbsts_rcl,
        &soc_stmp3700_usbctrl_usbsts_sei,
        &soc_stmp3700_usbctrl_usbsts_sli,
        &soc_stmp3700_usbctrl_usbsts_sri,
        &soc_stmp3700_usbctrl_usbsts_uei,
        &soc_stmp3700_usbctrl_usbsts_ui,
        &soc_stmp3700_usbctrl_usbsts_ulpii,
        &soc_stmp3700_usbctrl_usbsts_uri,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_ue =
{
    "UE",
    0, 0
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_uee =
{
    "UEE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_pce =
{
    "PCE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_fre =
{
    "FRE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_see =
{
    "SEE",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_aae =
{
    "AAE",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_ure =
{
    "URE",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_sre =
{
    "SRE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_sle =
{
    "SLE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_ulpie =
{
    "ULPIE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbintr_nake =
{
    "NAKE",
    16, 16
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_usbintr =
{
    "HW_USBCTRL_USBINTR",
    0x80080148,
    0,
    11,
    {
        &soc_stmp3700_usbctrl_usbintr_aae,
        &soc_stmp3700_usbctrl_usbintr_fre,
        &soc_stmp3700_usbctrl_usbintr_nake,
        &soc_stmp3700_usbctrl_usbintr_pce,
        &soc_stmp3700_usbctrl_usbintr_see,
        &soc_stmp3700_usbctrl_usbintr_sle,
        &soc_stmp3700_usbctrl_usbintr_sre,
        &soc_stmp3700_usbctrl_usbintr_ue,
        &soc_stmp3700_usbctrl_usbintr_uee,
        &soc_stmp3700_usbctrl_usbintr_ulpie,
        &soc_stmp3700_usbctrl_usbintr_ure,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_frindex_listindex =
{
    "LISTINDEX",
    3, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_frindex_uindex =
{
    "UINDEX",
    0, 2
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_frindex =
{
    "HW_USBCTRL_FRINDEX",
    0x8008014c,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_frindex_listindex,
        &soc_stmp3700_usbctrl_frindex_uindex,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ctrldssegment_empty =
{
    "EMPTY",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_ctrldssegment =
{
    "HW_USBCTRL_CTRLDSSEGMENT",
    0x80080150,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_ctrldssegment_empty,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_periodiclistbase_baseaddr =
{
    "BASEADDR",
    12, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_periodiclistbase =
{
    "HW_USBCTRL_PERIODICLISTBASE",
    0x80080154,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_periodiclistbase_baseaddr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_asynclistaddr_asybase =
{
    "ASYBASE",
    5, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_asynclistaddr =
{
    "HW_USBCTRL_ASYNCLISTADDR",
    0x80080158,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_asynclistaddr_asybase,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ttctrl_ttha =
{
    "TTHA",
    24, 30
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_ttctrl =
{
    "HW_USBCTRL_TTCTRL",
    0x8008015c,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_ttctrl_ttha,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_burstsize_tx =
{
    "TX",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_burstsize_rx =
{
    "RX",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_burstsize =
{
    "HW_USBCTRL_BURSTSIZE",
    0x80080160,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_burstsize_rx,
        &soc_stmp3700_usbctrl_burstsize_tx,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txfilltuning_txfifothres =
{
    "TXFIFOTHRES",
    16, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txfilltuning_txschealth =
{
    "TXSCHEALTH",
    8, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txfilltuning_txschoh =
{
    "TXSCHOH",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_txfilltuning =
{
    "HW_USBCTRL_TXFILLTUNING",
    0x80080164,
    0,
    3,
    {
        &soc_stmp3700_usbctrl_txfilltuning_txfifothres,
        &soc_stmp3700_usbctrl_txfilltuning_txschealth,
        &soc_stmp3700_usbctrl_txfilltuning_txschoh,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_txttfilltuning_empty =
{
    "EMPTY",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_txttfilltuning =
{
    "HW_USBCTRL_TXTTFILLTUNING",
    0x80080168,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_txttfilltuning_empty,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_wakeup =
{
    "WAKEUP",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_run =
{
    "RUN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_rdwr =
{
    "RDWR",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_error =
{
    "ERROR",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_sync =
{
    "SYNC",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_port =
{
    "PORT",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_addr =
{
    "ADDR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_datard =
{
    "DATARD",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_ulpi_datawr =
{
    "DATAWR",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_ulpi =
{
    "HW_USBCTRL_ULPI",
    0x80080170,
    0,
    9,
    {
        &soc_stmp3700_usbctrl_ulpi_addr,
        &soc_stmp3700_usbctrl_ulpi_datard,
        &soc_stmp3700_usbctrl_ulpi_datawr,
        &soc_stmp3700_usbctrl_ulpi_error,
        &soc_stmp3700_usbctrl_ulpi_port,
        &soc_stmp3700_usbctrl_ulpi_rdwr,
        &soc_stmp3700_usbctrl_ulpi_run,
        &soc_stmp3700_usbctrl_ulpi_sync,
        &soc_stmp3700_usbctrl_ulpi_wakeup,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_vframe_empty =
{
    "EMPTY",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_vframe =
{
    "HW_USBCTRL_VFRAME",
    0x80080174,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_vframe_empty,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_epnak_eptn =
{
    "EPTN",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_epnak_eprn =
{
    "EPRN",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_epnak =
{
    "HW_USBCTRL_EPNAK",
    0x80080178,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_epnak_eprn,
        &soc_stmp3700_usbctrl_epnak_eptn,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_epnaken_eptne =
{
    "EPTNE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_epnaken_eprne =
{
    "EPRNE",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_epnaken =
{
    "HW_USBCTRL_EPNAKEN",
    0x8008017c,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_epnaken_eprne,
        &soc_stmp3700_usbctrl_epnaken_eptne,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_configflag_flag =
{
    "FLAG",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_configflag =
{
    "HW_USBCTRL_CONFIGFLAG",
    0x80080180,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_configflag_flag,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pts =
{
    "PTS",
    30, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_sts =
{
    "STS",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_ptw =
{
    "PTW",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pspd =
{
    "PSPD",
    26, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pfsc =
{
    "PFSC",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_phcd =
{
    "PHCD",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_wkoc =
{
    "WKOC",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_wkds =
{
    "WKDS",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_wkcn =
{
    "WKCN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_ptc =
{
    "PTC",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pic =
{
    "PIC",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_po =
{
    "PO",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pp =
{
    "PP",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_ls =
{
    "LS",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_hsp =
{
    "HSP",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pr =
{
    "PR",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_susp =
{
    "SUSP",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_fpr =
{
    "FPR",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_occ =
{
    "OCC",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_oca =
{
    "OCA",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pec =
{
    "PEC",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_pe =
{
    "PE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_csc =
{
    "CSC",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_portsc1_ccs =
{
    "CCS",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_portsc1 =
{
    "HW_USBCTRL_PORTSC1",
    0x80080184,
    0,
    24,
    {
        &soc_stmp3700_usbctrl_portsc1_ccs,
        &soc_stmp3700_usbctrl_portsc1_csc,
        &soc_stmp3700_usbctrl_portsc1_fpr,
        &soc_stmp3700_usbctrl_portsc1_hsp,
        &soc_stmp3700_usbctrl_portsc1_ls,
        &soc_stmp3700_usbctrl_portsc1_oca,
        &soc_stmp3700_usbctrl_portsc1_occ,
        &soc_stmp3700_usbctrl_portsc1_pe,
        &soc_stmp3700_usbctrl_portsc1_pec,
        &soc_stmp3700_usbctrl_portsc1_pfsc,
        &soc_stmp3700_usbctrl_portsc1_phcd,
        &soc_stmp3700_usbctrl_portsc1_pic,
        &soc_stmp3700_usbctrl_portsc1_po,
        &soc_stmp3700_usbctrl_portsc1_pp,
        &soc_stmp3700_usbctrl_portsc1_pr,
        &soc_stmp3700_usbctrl_portsc1_pspd,
        &soc_stmp3700_usbctrl_portsc1_ptc,
        &soc_stmp3700_usbctrl_portsc1_pts,
        &soc_stmp3700_usbctrl_portsc1_ptw,
        &soc_stmp3700_usbctrl_portsc1_sts,
        &soc_stmp3700_usbctrl_portsc1_susp,
        &soc_stmp3700_usbctrl_portsc1_wkcn,
        &soc_stmp3700_usbctrl_portsc1_wkds,
        &soc_stmp3700_usbctrl_portsc1_wkoc,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_dpie =
{
    "DPIE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_onemse =
{
    "ONEMSE",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_bseie =
{
    "BSEIE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_bsvie =
{
    "BSVIE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_asvie =
{
    "ASVIE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_avvie =
{
    "AVVIE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_idie =
{
    "IDIE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_dpis =
{
    "DPIS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_onemss =
{
    "ONEMSS",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_bseis =
{
    "BSEIS",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_bsvis =
{
    "BSVIS",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_asvis =
{
    "ASVIS",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_avvis =
{
    "AVVIS",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_idis =
{
    "IDIS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_dps =
{
    "DPS",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_onemst =
{
    "ONEMST",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_bse =
{
    "BSE",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_bsv =
{
    "BSV",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_asv =
{
    "ASV",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_avv =
{
    "AVV",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_id =
{
    "ID",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_haba =
{
    "HABA",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_hadp =
{
    "HADP",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_idpu =
{
    "IDPU",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_dp =
{
    "DP",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_ot =
{
    "OT",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_haar =
{
    "HAAR",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_vc =
{
    "VC",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_otgsc_vd =
{
    "VD",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_otgsc =
{
    "HW_USBCTRL_OTGSC",
    0x800801a4,
    0,
    29,
    {
        &soc_stmp3700_usbctrl_otgsc_asv,
        &soc_stmp3700_usbctrl_otgsc_asvie,
        &soc_stmp3700_usbctrl_otgsc_asvis,
        &soc_stmp3700_usbctrl_otgsc_avv,
        &soc_stmp3700_usbctrl_otgsc_avvie,
        &soc_stmp3700_usbctrl_otgsc_avvis,
        &soc_stmp3700_usbctrl_otgsc_bse,
        &soc_stmp3700_usbctrl_otgsc_bseie,
        &soc_stmp3700_usbctrl_otgsc_bseis,
        &soc_stmp3700_usbctrl_otgsc_bsv,
        &soc_stmp3700_usbctrl_otgsc_bsvie,
        &soc_stmp3700_usbctrl_otgsc_bsvis,
        &soc_stmp3700_usbctrl_otgsc_dp,
        &soc_stmp3700_usbctrl_otgsc_dpie,
        &soc_stmp3700_usbctrl_otgsc_dpis,
        &soc_stmp3700_usbctrl_otgsc_dps,
        &soc_stmp3700_usbctrl_otgsc_haar,
        &soc_stmp3700_usbctrl_otgsc_haba,
        &soc_stmp3700_usbctrl_otgsc_hadp,
        &soc_stmp3700_usbctrl_otgsc_id,
        &soc_stmp3700_usbctrl_otgsc_idie,
        &soc_stmp3700_usbctrl_otgsc_idis,
        &soc_stmp3700_usbctrl_otgsc_idpu,
        &soc_stmp3700_usbctrl_otgsc_onemse,
        &soc_stmp3700_usbctrl_otgsc_onemss,
        &soc_stmp3700_usbctrl_otgsc_onemst,
        &soc_stmp3700_usbctrl_otgsc_ot,
        &soc_stmp3700_usbctrl_otgsc_vc,
        &soc_stmp3700_usbctrl_otgsc_vd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbmode_sdis =
{
    "SDIS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbmode_slom =
{
    "SLOM",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbmode_es =
{
    "ES",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_usbmode_cm =
{
    "CM",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_usbmode =
{
    "HW_USBCTRL_USBMODE",
    0x800801a8,
    0,
    4,
    {
        &soc_stmp3700_usbctrl_usbmode_cm,
        &soc_stmp3700_usbctrl_usbmode_es,
        &soc_stmp3700_usbctrl_usbmode_sdis,
        &soc_stmp3700_usbctrl_usbmode_slom,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptsetupstat_sts =
{
    "STS",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptsetupstat =
{
    "HW_USBCTRL_ENDPTSETUPSTAT",
    0x800801ac,
    0,
    1,
    {
        &soc_stmp3700_usbctrl_endptsetupstat_sts,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptprime_petb =
{
    "PETB",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptprime_perb =
{
    "PERB",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptprime =
{
    "HW_USBCTRL_ENDPTPRIME",
    0x800801b0,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_endptprime_perb,
        &soc_stmp3700_usbctrl_endptprime_petb,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptflush_fetb =
{
    "FETB",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptflush_ferb =
{
    "FERB",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptflush =
{
    "HW_USBCTRL_ENDPTFLUSH",
    0x800801b4,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_endptflush_ferb,
        &soc_stmp3700_usbctrl_endptflush_fetb,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptstatus_etbr =
{
    "ETBR",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptstatus_erbr =
{
    "ERBR",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptstatus =
{
    "HW_USBCTRL_ENDPTSTATUS",
    0x800801b8,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_endptstatus_erbr,
        &soc_stmp3700_usbctrl_endptstatus_etbr,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptcomplete_etce =
{
    "ETCE",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptcomplete_erce =
{
    "ERCE",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptcomplete =
{
    "HW_USBCTRL_ENDPTCOMPLETE",
    0x800801bc,
    0,
    2,
    {
        &soc_stmp3700_usbctrl_endptcomplete_erce,
        &soc_stmp3700_usbctrl_endptcomplete_etce,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_txe =
{
    "TXE",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_txr =
{
    "TXR",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_txi =
{
    "TXI",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_txt =
{
    "TXT",
    18, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_txs =
{
    "TXS",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_rxe =
{
    "RXE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_rxr =
{
    "RXR",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_rxi =
{
    "RXI",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_rxt =
{
    "RXT",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbctrl_endptctrln_rxs =
{
    "RXS",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptctrl0 =
{
    "HW_USBCTRL_ENDPTCTRL0",
    0x800801c0,
    0,
    10,
    {
        &soc_stmp3700_usbctrl_endptctrln_rxe,
        &soc_stmp3700_usbctrl_endptctrln_rxi,
        &soc_stmp3700_usbctrl_endptctrln_rxr,
        &soc_stmp3700_usbctrl_endptctrln_rxs,
        &soc_stmp3700_usbctrl_endptctrln_rxt,
        &soc_stmp3700_usbctrl_endptctrln_txe,
        &soc_stmp3700_usbctrl_endptctrln_txi,
        &soc_stmp3700_usbctrl_endptctrln_txr,
        &soc_stmp3700_usbctrl_endptctrln_txs,
        &soc_stmp3700_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptctrl1 =
{
    "HW_USBCTRL_ENDPTCTRL1",
    0x800801c4,
    0,
    10,
    {
        &soc_stmp3700_usbctrl_endptctrln_rxe,
        &soc_stmp3700_usbctrl_endptctrln_rxi,
        &soc_stmp3700_usbctrl_endptctrln_rxr,
        &soc_stmp3700_usbctrl_endptctrln_rxs,
        &soc_stmp3700_usbctrl_endptctrln_rxt,
        &soc_stmp3700_usbctrl_endptctrln_txe,
        &soc_stmp3700_usbctrl_endptctrln_txi,
        &soc_stmp3700_usbctrl_endptctrln_txr,
        &soc_stmp3700_usbctrl_endptctrln_txs,
        &soc_stmp3700_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptctrl2 =
{
    "HW_USBCTRL_ENDPTCTRL2",
    0x800801c8,
    0,
    10,
    {
        &soc_stmp3700_usbctrl_endptctrln_rxe,
        &soc_stmp3700_usbctrl_endptctrln_rxi,
        &soc_stmp3700_usbctrl_endptctrln_rxr,
        &soc_stmp3700_usbctrl_endptctrln_rxs,
        &soc_stmp3700_usbctrl_endptctrln_rxt,
        &soc_stmp3700_usbctrl_endptctrln_txe,
        &soc_stmp3700_usbctrl_endptctrln_txi,
        &soc_stmp3700_usbctrl_endptctrln_txr,
        &soc_stmp3700_usbctrl_endptctrln_txs,
        &soc_stmp3700_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptctrl3 =
{
    "HW_USBCTRL_ENDPTCTRL3",
    0x800801cc,
    0,
    10,
    {
        &soc_stmp3700_usbctrl_endptctrln_rxe,
        &soc_stmp3700_usbctrl_endptctrln_rxi,
        &soc_stmp3700_usbctrl_endptctrln_rxr,
        &soc_stmp3700_usbctrl_endptctrln_rxs,
        &soc_stmp3700_usbctrl_endptctrln_rxt,
        &soc_stmp3700_usbctrl_endptctrln_txe,
        &soc_stmp3700_usbctrl_endptctrln_txi,
        &soc_stmp3700_usbctrl_endptctrln_txr,
        &soc_stmp3700_usbctrl_endptctrln_txs,
        &soc_stmp3700_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_t soc_stmp3700_usbctrl_endptctrl4 =
{
    "HW_USBCTRL_ENDPTCTRL4",
    0x800801d0,
    0,
    10,
    {
        &soc_stmp3700_usbctrl_endptctrln_rxe,
        &soc_stmp3700_usbctrl_endptctrln_rxi,
        &soc_stmp3700_usbctrl_endptctrln_rxr,
        &soc_stmp3700_usbctrl_endptctrln_rxs,
        &soc_stmp3700_usbctrl_endptctrln_rxt,
        &soc_stmp3700_usbctrl_endptctrln_txe,
        &soc_stmp3700_usbctrl_endptctrln_txi,
        &soc_stmp3700_usbctrl_endptctrln_txr,
        &soc_stmp3700_usbctrl_endptctrln_txs,
        &soc_stmp3700_usbctrl_endptctrln_txt,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_rxpwdrx =
{
    "RXPWDRX",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_rxpwddiff =
{
    "RXPWDDIFF",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_rxpwd1pt1 =
{
    "RXPWD1PT1",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_rxpwdenv =
{
    "RXPWDENV",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_txpwdcomp =
{
    "TXPWDCOMP",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_txpwdvbg =
{
    "TXPWDVBG",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_txpwdv2i =
{
    "TXPWDV2I",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_txpwdibias =
{
    "TXPWDIBIAS",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_pwd_txpwdfs =
{
    "TXPWDFS",
    10, 10
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_pwd =
{
    "HW_USBPHY_PWD",
    0x8007c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_usbphy_pwd_rxpwd1pt1,
        &soc_stmp3700_usbphy_pwd_rxpwddiff,
        &soc_stmp3700_usbphy_pwd_rxpwdenv,
        &soc_stmp3700_usbphy_pwd_rxpwdrx,
        &soc_stmp3700_usbphy_pwd_txpwdcomp,
        &soc_stmp3700_usbphy_pwd_txpwdfs,
        &soc_stmp3700_usbphy_pwd_txpwdibias,
        &soc_stmp3700_usbphy_pwd_txpwdv2i,
        &soc_stmp3700_usbphy_pwd_txpwdvbg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_usbphy_tx_edgectrl =
{
    "USBPHY_TX_EDGECTRL",
    26, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_usbphy_tx_sync_invert =
{
    "USBPHY_TX_SYNC_INVERT",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_usbphy_tx_sync_mux =
{
    "USBPHY_TX_SYNC_MUX",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_txcmpout_status =
{
    "TXCMPOUT_STATUS",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_txencal45dp =
{
    "TXENCAL45DP",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_txcal45dp =
{
    "TXCAL45DP",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_txencal45dn =
{
    "TXENCAL45DN",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_txcal45dn =
{
    "TXCAL45DN",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_txcalibrate =
{
    "TXCALIBRATE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_tx_d_cal =
{
    "D_CAL",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_tx =
{
    "HW_USBPHY_TX",
    0x8007c010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    10,
    {
        &soc_stmp3700_usbphy_tx_d_cal,
        &soc_stmp3700_usbphy_tx_txcal45dn,
        &soc_stmp3700_usbphy_tx_txcal45dp,
        &soc_stmp3700_usbphy_tx_txcalibrate,
        &soc_stmp3700_usbphy_tx_txcmpout_status,
        &soc_stmp3700_usbphy_tx_txencal45dn,
        &soc_stmp3700_usbphy_tx_txencal45dp,
        &soc_stmp3700_usbphy_tx_usbphy_tx_edgectrl,
        &soc_stmp3700_usbphy_tx_usbphy_tx_sync_invert,
        &soc_stmp3700_usbphy_tx_usbphy_tx_sync_mux,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_rx_rxdbypass =
{
    "RXDBYPASS",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_rx_disconadj =
{
    "DISCONADJ",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_rx_envadj =
{
    "ENVADJ",
    0, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_rx =
{
    "HW_USBPHY_RX",
    0x8007c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    3,
    {
        &soc_stmp3700_usbphy_rx_disconadj,
        &soc_stmp3700_usbphy_rx_envadj,
        &soc_stmp3700_usbphy_rx_rxdbypass,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_utmi_suspendm =
{
    "UTMI_SUSPENDM",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_host_force_ls_se0 =
{
    "HOST_FORCE_LS_SE0",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_data_on_lradc =
{
    "DATA_ON_LRADC",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_devplugin_irq =
{
    "DEVPLUGIN_IRQ",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_enirqdevplugin =
{
    "ENIRQDEVPLUGIN",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_resume_irq =
{
    "RESUME_IRQ",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_enirqresumedetect =
{
    "ENIRQRESUMEDETECT",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_enotgiddetect =
{
    "ENOTGIDDETECT",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_devplugin_polarity =
{
    "DEVPLUGIN_POLARITY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_endevplugindetect =
{
    "ENDEVPLUGINDETECT",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_hostdiscondetect_irq =
{
    "HOSTDISCONDETECT_IRQ",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_enirqhostdiscon =
{
    "ENIRQHOSTDISCON",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_enhostdiscondetect =
{
    "ENHOSTDISCONDETECT",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_ctrl_enhsprechargexmit =
{
    "ENHSPRECHARGEXMIT",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_ctrl =
{
    "HW_USBPHY_CTRL",
    0x8007c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_usbphy_ctrl_clkgate,
        &soc_stmp3700_usbphy_ctrl_data_on_lradc,
        &soc_stmp3700_usbphy_ctrl_devplugin_irq,
        &soc_stmp3700_usbphy_ctrl_devplugin_polarity,
        &soc_stmp3700_usbphy_ctrl_endevplugindetect,
        &soc_stmp3700_usbphy_ctrl_enhostdiscondetect,
        &soc_stmp3700_usbphy_ctrl_enhsprechargexmit,
        &soc_stmp3700_usbphy_ctrl_enirqdevplugin,
        &soc_stmp3700_usbphy_ctrl_enirqhostdiscon,
        &soc_stmp3700_usbphy_ctrl_enirqresumedetect,
        &soc_stmp3700_usbphy_ctrl_enotgiddetect,
        &soc_stmp3700_usbphy_ctrl_host_force_ls_se0,
        &soc_stmp3700_usbphy_ctrl_hostdiscondetect_irq,
        &soc_stmp3700_usbphy_ctrl_resume_irq,
        &soc_stmp3700_usbphy_ctrl_sftrst,
        &soc_stmp3700_usbphy_ctrl_utmi_suspendm,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_status_resume_status =
{
    "RESUME_STATUS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_status_otgid_status =
{
    "OTGID_STATUS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_status_devplugin_status =
{
    "DEVPLUGIN_STATUS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_status_hostdiscondetect_status =
{
    "HOSTDISCONDETECT_STATUS",
    3, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_status =
{
    "HW_USBPHY_STATUS",
    0x8007c040,
    0,
    4,
    {
        &soc_stmp3700_usbphy_status_devplugin_status,
        &soc_stmp3700_usbphy_status_hostdiscondetect_status,
        &soc_stmp3700_usbphy_status_otgid_status,
        &soc_stmp3700_usbphy_status_resume_status,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_host_resume_debug =
{
    "HOST_RESUME_DEBUG",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_squelchresetlength =
{
    "SQUELCHRESETLENGTH",
    25, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_ensquelchreset =
{
    "ENSQUELCHRESET",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_squelchresetcount =
{
    "SQUELCHRESETCOUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_entx2rxcount =
{
    "ENTX2RXCOUNT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_tx2rxcount =
{
    "TX2RXCOUNT",
    8, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_enhstpulldown =
{
    "ENHSTPULLDOWN",
    4, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_hstpulldown =
{
    "HSTPULLDOWN",
    2, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_debug_interface_hold =
{
    "DEBUG_INTERFACE_HOLD",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug_otgidpiolock =
{
    "OTGIDPIOLOCK",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_debug =
{
    "HW_USBPHY_DEBUG",
    0x8007c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    11,
    {
        &soc_stmp3700_usbphy_debug_clkgate,
        &soc_stmp3700_usbphy_debug_debug_interface_hold,
        &soc_stmp3700_usbphy_debug_enhstpulldown,
        &soc_stmp3700_usbphy_debug_ensquelchreset,
        &soc_stmp3700_usbphy_debug_entx2rxcount,
        &soc_stmp3700_usbphy_debug_host_resume_debug,
        &soc_stmp3700_usbphy_debug_hstpulldown,
        &soc_stmp3700_usbphy_debug_otgidpiolock,
        &soc_stmp3700_usbphy_debug_squelchresetcount,
        &soc_stmp3700_usbphy_debug_squelchresetlength,
        &soc_stmp3700_usbphy_debug_tx2rxcount,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug0_status_squelch_count =
{
    "SQUELCH_COUNT",
    26, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug0_status_utmi_rxerror_fail_count =
{
    "UTMI_RXERROR_FAIL_COUNT",
    16, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug0_status_loop_back_fail_count =
{
    "LOOP_BACK_FAIL_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_debug0_status =
{
    "HW_USBPHY_DEBUG0_STATUS",
    0x8007c060,
    0,
    3,
    {
        &soc_stmp3700_usbphy_debug0_status_loop_back_fail_count,
        &soc_stmp3700_usbphy_debug0_status_squelch_count,
        &soc_stmp3700_usbphy_debug0_status_utmi_rxerror_fail_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug1_entailadjvd =
{
    "ENTAILADJVD",
    13, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug1_entx2tx =
{
    "ENTX2TX",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug1_pll_is_240 =
{
    "PLL_IS_240",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_debug1_dbg_address =
{
    "DBG_ADDRESS",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_debug1 =
{
    "HW_USBPHY_DEBUG1",
    0x8007c070,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_usbphy_debug1_dbg_address,
        &soc_stmp3700_usbphy_debug1_entailadjvd,
        &soc_stmp3700_usbphy_debug1_entx2tx,
        &soc_stmp3700_usbphy_debug1_pll_is_240,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_usbphy_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_usbphy_version =
{
    "HW_USBPHY_VERSION",
    0x8007c080,
    0,
    3,
    {
        &soc_stmp3700_usbphy_version_major,
        &soc_stmp3700_usbphy_version_minor,
        &soc_stmp3700_usbphy_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_bitclk_mult_rate =
{
    "BITCLK_MULT_RATE",
    27, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_bitclk_base_rate =
{
    "BITCLK_BASE_RATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_fifo_service_irq_en =
{
    "FIFO_SERVICE_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_channel_num_select =
{
    "CHANNEL_NUM_SELECT",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_bit_order =
{
    "BIT_ORDER",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_delay =
{
    "DELAY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_justify =
{
    "JUSTIFY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_lrclk_polarity =
{
    "LRCLK_POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_bitclk_edge =
{
    "BITCLK_EDGE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_bitclk_48xfs_enable =
{
    "BITCLK_48XFS_ENABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_slave_mode =
{
    "SLAVE_MODE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_read_mode =
{
    "READ_MODE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_saif1_ctrl =
{
    "HW_SAIF1_CTRL",
    0x80042000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_stmp3700_saif1_ctrl_bit_order,
        &soc_stmp3700_saif1_ctrl_bitclk_48xfs_enable,
        &soc_stmp3700_saif1_ctrl_bitclk_base_rate,
        &soc_stmp3700_saif1_ctrl_bitclk_edge,
        &soc_stmp3700_saif1_ctrl_bitclk_mult_rate,
        &soc_stmp3700_saif1_ctrl_channel_num_select,
        &soc_stmp3700_saif1_ctrl_clkgate,
        &soc_stmp3700_saif1_ctrl_delay,
        &soc_stmp3700_saif1_ctrl_dmawait_count,
        &soc_stmp3700_saif1_ctrl_fifo_error_irq_en,
        &soc_stmp3700_saif1_ctrl_fifo_service_irq_en,
        &soc_stmp3700_saif1_ctrl_justify,
        &soc_stmp3700_saif1_ctrl_lrclk_polarity,
        &soc_stmp3700_saif1_ctrl_read_mode,
        &soc_stmp3700_saif1_ctrl_run,
        &soc_stmp3700_saif1_ctrl_sftrst,
        &soc_stmp3700_saif1_ctrl_slave_mode,
        &soc_stmp3700_saif1_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_stat_dma_preq =
{
    "DMA_PREQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_stat_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_stat_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_stat_fifo_service_irq =
{
    "FIFO_SERVICE_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_stat_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_saif1_stat =
{
    "HW_SAIF1_STAT",
    0x80042010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_saif1_stat_busy,
        &soc_stmp3700_saif1_stat_dma_preq,
        &soc_stmp3700_saif1_stat_fifo_overflow_irq,
        &soc_stmp3700_saif1_stat_fifo_service_irq,
        &soc_stmp3700_saif1_stat_fifo_underflow_irq,
        &soc_stmp3700_saif1_stat_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_data_pcm_right =
{
    "PCM_RIGHT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_data_pcm_left =
{
    "PCM_LEFT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_saif1_data =
{
    "HW_SAIF1_DATA",
    0x80042020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_saif1_data_pcm_left,
        &soc_stmp3700_saif1_data_pcm_right,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif1_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_saif1_version =
{
    "HW_SAIF1_VERSION",
    0x80042030,
    0,
    3,
    {
        &soc_stmp3700_saif1_version_major,
        &soc_stmp3700_saif1_version_minor,
        &soc_stmp3700_saif1_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_bitclk_mult_rate =
{
    "BITCLK_MULT_RATE",
    27, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_bitclk_base_rate =
{
    "BITCLK_BASE_RATE",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_fifo_error_irq_en =
{
    "FIFO_ERROR_IRQ_EN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_fifo_service_irq_en =
{
    "FIFO_SERVICE_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_dmawait_count =
{
    "DMAWAIT_COUNT",
    16, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_channel_num_select =
{
    "CHANNEL_NUM_SELECT",
    14, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_bit_order =
{
    "BIT_ORDER",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_delay =
{
    "DELAY",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_justify =
{
    "JUSTIFY",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_lrclk_polarity =
{
    "LRCLK_POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_bitclk_edge =
{
    "BITCLK_EDGE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_bitclk_48xfs_enable =
{
    "BITCLK_48XFS_ENABLE",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_slave_mode =
{
    "SLAVE_MODE",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_read_mode =
{
    "READ_MODE",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_ctrl_run =
{
    "RUN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_saif2_ctrl =
{
    "HW_SAIF2_CTRL",
    0x80046000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    18,
    {
        &soc_stmp3700_saif2_ctrl_bit_order,
        &soc_stmp3700_saif2_ctrl_bitclk_48xfs_enable,
        &soc_stmp3700_saif2_ctrl_bitclk_base_rate,
        &soc_stmp3700_saif2_ctrl_bitclk_edge,
        &soc_stmp3700_saif2_ctrl_bitclk_mult_rate,
        &soc_stmp3700_saif2_ctrl_channel_num_select,
        &soc_stmp3700_saif2_ctrl_clkgate,
        &soc_stmp3700_saif2_ctrl_delay,
        &soc_stmp3700_saif2_ctrl_dmawait_count,
        &soc_stmp3700_saif2_ctrl_fifo_error_irq_en,
        &soc_stmp3700_saif2_ctrl_fifo_service_irq_en,
        &soc_stmp3700_saif2_ctrl_justify,
        &soc_stmp3700_saif2_ctrl_lrclk_polarity,
        &soc_stmp3700_saif2_ctrl_read_mode,
        &soc_stmp3700_saif2_ctrl_run,
        &soc_stmp3700_saif2_ctrl_sftrst,
        &soc_stmp3700_saif2_ctrl_slave_mode,
        &soc_stmp3700_saif2_ctrl_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_stat_dma_preq =
{
    "DMA_PREQ",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_stat_fifo_underflow_irq =
{
    "FIFO_UNDERFLOW_IRQ",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_stat_fifo_overflow_irq =
{
    "FIFO_OVERFLOW_IRQ",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_stat_fifo_service_irq =
{
    "FIFO_SERVICE_IRQ",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_stat_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_saif2_stat =
{
    "HW_SAIF2_STAT",
    0x80046010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    6,
    {
        &soc_stmp3700_saif2_stat_busy,
        &soc_stmp3700_saif2_stat_dma_preq,
        &soc_stmp3700_saif2_stat_fifo_overflow_irq,
        &soc_stmp3700_saif2_stat_fifo_service_irq,
        &soc_stmp3700_saif2_stat_fifo_underflow_irq,
        &soc_stmp3700_saif2_stat_present,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_data_pcm_right =
{
    "PCM_RIGHT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_data_pcm_left =
{
    "PCM_LEFT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_saif2_data =
{
    "HW_SAIF2_DATA",
    0x80046020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_saif2_data_pcm_left,
        &soc_stmp3700_saif2_data_pcm_right,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_saif2_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_saif2_version =
{
    "HW_SAIF2_VERSION",
    0x80046030,
    0,
    3,
    {
        &soc_stmp3700_saif2_version_major,
        &soc_stmp3700_saif2_version_minor,
        &soc_stmp3700_saif2_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_sdio_irq_check =
{
    "SDIO_IRQ_CHECK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_lock_cs =
{
    "LOCK_CS",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_ignore_crc =
{
    "IGNORE_CRC",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_read =
{
    "READ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_data_xfer =
{
    "DATA_XFER",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_bus_width =
{
    "BUS_WIDTH",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_wait_for_irq =
{
    "WAIT_FOR_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_wait_for_cmd =
{
    "WAIT_FOR_CMD",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_long_resp =
{
    "LONG_RESP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_check_resp =
{
    "CHECK_RESP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_get_resp =
{
    "GET_RESP",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_enable =
{
    "ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_ctrl0 =
{
    "HW_SSP1_CTRL0",
    0x80010000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_ssp1_ctrl0_bus_width,
        &soc_stmp3700_ssp1_ctrl0_check_resp,
        &soc_stmp3700_ssp1_ctrl0_clkgate,
        &soc_stmp3700_ssp1_ctrl0_data_xfer,
        &soc_stmp3700_ssp1_ctrl0_enable,
        &soc_stmp3700_ssp1_ctrl0_get_resp,
        &soc_stmp3700_ssp1_ctrl0_ignore_crc,
        &soc_stmp3700_ssp1_ctrl0_lock_cs,
        &soc_stmp3700_ssp1_ctrl0_long_resp,
        &soc_stmp3700_ssp1_ctrl0_read,
        &soc_stmp3700_ssp1_ctrl0_run,
        &soc_stmp3700_ssp1_ctrl0_sdio_irq_check,
        &soc_stmp3700_ssp1_ctrl0_sftrst,
        &soc_stmp3700_ssp1_ctrl0_wait_for_cmd,
        &soc_stmp3700_ssp1_ctrl0_wait_for_irq,
        &soc_stmp3700_ssp1_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_cmd0_append_8cyc =
{
    "APPEND_8CYC",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_cmd0_block_size =
{
    "BLOCK_SIZE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_cmd0_block_count =
{
    "BLOCK_COUNT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_cmd0_cmd =
{
    "CMD",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_cmd0 =
{
    "HW_SSP1_CMD0",
    0x80010010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_ssp1_cmd0_append_8cyc,
        &soc_stmp3700_ssp1_cmd0_block_count,
        &soc_stmp3700_ssp1_cmd0_block_size,
        &soc_stmp3700_ssp1_cmd0_cmd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_cmd1_cmd_arg =
{
    "CMD_ARG",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_cmd1 =
{
    "HW_SSP1_CMD1",
    0x80010020,
    0,
    1,
    {
        &soc_stmp3700_ssp1_cmd1_cmd_arg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_compref_reference =
{
    "REFERENCE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_compref =
{
    "HW_SSP1_COMPREF",
    0x80010030,
    0,
    1,
    {
        &soc_stmp3700_ssp1_compref_reference,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_compmask_mask =
{
    "MASK",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_compmask =
{
    "HW_SSP1_COMPMASK",
    0x80010040,
    0,
    1,
    {
        &soc_stmp3700_ssp1_compmask_mask,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_timing_timeout =
{
    "TIMEOUT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_timing_clock_divide =
{
    "CLOCK_DIVIDE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_timing_clock_rate =
{
    "CLOCK_RATE",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_timing =
{
    "HW_SSP1_TIMING",
    0x80010050,
    0,
    3,
    {
        &soc_stmp3700_ssp1_timing_clock_divide,
        &soc_stmp3700_ssp1_timing_clock_rate,
        &soc_stmp3700_ssp1_timing_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_sdio_irq =
{
    "SDIO_IRQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_sdio_irq_en =
{
    "SDIO_IRQ_EN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_resp_err_irq =
{
    "RESP_ERR_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_resp_err_irq_en =
{
    "RESP_ERR_IRQ_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_resp_timeout_irq =
{
    "RESP_TIMEOUT_IRQ",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_resp_timeout_irq_en =
{
    "RESP_TIMEOUT_IRQ_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_data_timeout_irq =
{
    "DATA_TIMEOUT_IRQ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_data_timeout_irq_en =
{
    "DATA_TIMEOUT_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_data_crc_irq =
{
    "DATA_CRC_IRQ",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_data_crc_irq_en =
{
    "DATA_CRC_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_fifo_underrun_irq =
{
    "FIFO_UNDERRUN_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_fifo_underrun_en =
{
    "FIFO_UNDERRUN_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_ceata_ccs_err_irq =
{
    "CEATA_CCS_ERR_IRQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_ceata_ccs_err_irq_en =
{
    "CEATA_CCS_ERR_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_recv_timeout_irq =
{
    "RECV_TIMEOUT_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_recv_timeout_irq_en =
{
    "RECV_TIMEOUT_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_fifo_overrun_irq =
{
    "FIFO_OVERRUN_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_fifo_overrun_irq_en =
{
    "FIFO_OVERRUN_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_dma_enable =
{
    "DMA_ENABLE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_ceata_ccs_err_en =
{
    "CEATA_CCS_ERR_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_slave_out_disable =
{
    "SLAVE_OUT_DISABLE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_phase =
{
    "PHASE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_polarity =
{
    "POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_slave_mode =
{
    "SLAVE_MODE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_ctrl1_ssp_mode =
{
    "SSP_MODE",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_ctrl1 =
{
    "HW_SSP1_CTRL1",
    0x80010060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    26,
    {
        &soc_stmp3700_ssp1_ctrl1_ceata_ccs_err_en,
        &soc_stmp3700_ssp1_ctrl1_ceata_ccs_err_irq,
        &soc_stmp3700_ssp1_ctrl1_ceata_ccs_err_irq_en,
        &soc_stmp3700_ssp1_ctrl1_data_crc_irq,
        &soc_stmp3700_ssp1_ctrl1_data_crc_irq_en,
        &soc_stmp3700_ssp1_ctrl1_data_timeout_irq,
        &soc_stmp3700_ssp1_ctrl1_data_timeout_irq_en,
        &soc_stmp3700_ssp1_ctrl1_dma_enable,
        &soc_stmp3700_ssp1_ctrl1_fifo_overrun_irq,
        &soc_stmp3700_ssp1_ctrl1_fifo_overrun_irq_en,
        &soc_stmp3700_ssp1_ctrl1_fifo_underrun_en,
        &soc_stmp3700_ssp1_ctrl1_fifo_underrun_irq,
        &soc_stmp3700_ssp1_ctrl1_phase,
        &soc_stmp3700_ssp1_ctrl1_polarity,
        &soc_stmp3700_ssp1_ctrl1_recv_timeout_irq,
        &soc_stmp3700_ssp1_ctrl1_recv_timeout_irq_en,
        &soc_stmp3700_ssp1_ctrl1_resp_err_irq,
        &soc_stmp3700_ssp1_ctrl1_resp_err_irq_en,
        &soc_stmp3700_ssp1_ctrl1_resp_timeout_irq,
        &soc_stmp3700_ssp1_ctrl1_resp_timeout_irq_en,
        &soc_stmp3700_ssp1_ctrl1_sdio_irq,
        &soc_stmp3700_ssp1_ctrl1_sdio_irq_en,
        &soc_stmp3700_ssp1_ctrl1_slave_mode,
        &soc_stmp3700_ssp1_ctrl1_slave_out_disable,
        &soc_stmp3700_ssp1_ctrl1_ssp_mode,
        &soc_stmp3700_ssp1_ctrl1_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_data =
{
    "HW_SSP1_DATA",
    0x80010070,
    0,
    1,
    {
        &soc_stmp3700_ssp1_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_sdresp0_resp0 =
{
    "RESP0",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_sdresp0 =
{
    "HW_SSP1_SDRESP0",
    0x80010080,
    0,
    1,
    {
        &soc_stmp3700_ssp1_sdresp0_resp0,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_sdresp1_resp1 =
{
    "RESP1",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_sdresp1 =
{
    "HW_SSP1_SDRESP1",
    0x80010090,
    0,
    1,
    {
        &soc_stmp3700_ssp1_sdresp1_resp1,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_sdresp2_resp2 =
{
    "RESP2",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_sdresp2 =
{
    "HW_SSP1_SDRESP2",
    0x800100a0,
    0,
    1,
    {
        &soc_stmp3700_ssp1_sdresp2_resp2,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_sdresp3_resp3 =
{
    "RESP3",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_sdresp3 =
{
    "HW_SSP1_SDRESP3",
    0x800100b0,
    0,
    1,
    {
        &soc_stmp3700_ssp1_sdresp3_resp3,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_ms_present =
{
    "MS_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_sd_present =
{
    "SD_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_card_detect =
{
    "CARD_DETECT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_dmasense =
{
    "DMASENSE",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_dmaterm =
{
    "DMATERM",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_dmareq =
{
    "DMAREQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_dmaend =
{
    "DMAEND",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_sdio_irq =
{
    "SDIO_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_resp_crc_err =
{
    "RESP_CRC_ERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_resp_err =
{
    "RESP_ERR",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_resp_timeout =
{
    "RESP_TIMEOUT",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_data_crc_err =
{
    "DATA_CRC_ERR",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_timeout =
{
    "TIMEOUT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_recv_timeout_stat =
{
    "RECV_TIMEOUT_STAT",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_ceata_ccs_err =
{
    "CEATA_CCS_ERR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_fifo_ovrflw =
{
    "FIFO_OVRFLW",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_fifo_full =
{
    "FIFO_FULL",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_fifo_empty =
{
    "FIFO_EMPTY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_fifo_undrflw =
{
    "FIFO_UNDRFLW",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_cmd_busy =
{
    "CMD_BUSY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_data_busy =
{
    "DATA_BUSY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_status_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_status =
{
    "HW_SSP1_STATUS",
    0x800100c0,
    0,
    23,
    {
        &soc_stmp3700_ssp1_status_busy,
        &soc_stmp3700_ssp1_status_card_detect,
        &soc_stmp3700_ssp1_status_ceata_ccs_err,
        &soc_stmp3700_ssp1_status_cmd_busy,
        &soc_stmp3700_ssp1_status_data_busy,
        &soc_stmp3700_ssp1_status_data_crc_err,
        &soc_stmp3700_ssp1_status_dmaend,
        &soc_stmp3700_ssp1_status_dmareq,
        &soc_stmp3700_ssp1_status_dmasense,
        &soc_stmp3700_ssp1_status_dmaterm,
        &soc_stmp3700_ssp1_status_fifo_empty,
        &soc_stmp3700_ssp1_status_fifo_full,
        &soc_stmp3700_ssp1_status_fifo_ovrflw,
        &soc_stmp3700_ssp1_status_fifo_undrflw,
        &soc_stmp3700_ssp1_status_ms_present,
        &soc_stmp3700_ssp1_status_present,
        &soc_stmp3700_ssp1_status_recv_timeout_stat,
        &soc_stmp3700_ssp1_status_resp_crc_err,
        &soc_stmp3700_ssp1_status_resp_err,
        &soc_stmp3700_ssp1_status_resp_timeout,
        &soc_stmp3700_ssp1_status_sd_present,
        &soc_stmp3700_ssp1_status_sdio_irq,
        &soc_stmp3700_ssp1_status_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_datacrc_err =
{
    "DATACRC_ERR",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_data_stall =
{
    "DATA_STALL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_dat_sm =
{
    "DAT_SM",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_mstk_sm =
{
    "MSTK_SM",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_cmd_oe =
{
    "CMD_OE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_dma_sm =
{
    "DMA_SM",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_mmc_sm =
{
    "MMC_SM",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_cmd_sm =
{
    "CMD_SM",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_ssp_cmd =
{
    "SSP_CMD",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_ssp_resp =
{
    "SSP_RESP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_debug_ssp_rxd =
{
    "SSP_RXD",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_debug =
{
    "HW_SSP1_DEBUG",
    0x80010100,
    0,
    11,
    {
        &soc_stmp3700_ssp1_debug_cmd_oe,
        &soc_stmp3700_ssp1_debug_cmd_sm,
        &soc_stmp3700_ssp1_debug_dat_sm,
        &soc_stmp3700_ssp1_debug_data_stall,
        &soc_stmp3700_ssp1_debug_datacrc_err,
        &soc_stmp3700_ssp1_debug_dma_sm,
        &soc_stmp3700_ssp1_debug_mmc_sm,
        &soc_stmp3700_ssp1_debug_mstk_sm,
        &soc_stmp3700_ssp1_debug_ssp_cmd,
        &soc_stmp3700_ssp1_debug_ssp_resp,
        &soc_stmp3700_ssp1_debug_ssp_rxd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp1_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp1_version =
{
    "HW_SSP1_VERSION",
    0x80010110,
    0,
    3,
    {
        &soc_stmp3700_ssp1_version_major,
        &soc_stmp3700_ssp1_version_minor,
        &soc_stmp3700_ssp1_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_sdio_irq_check =
{
    "SDIO_IRQ_CHECK",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_lock_cs =
{
    "LOCK_CS",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_ignore_crc =
{
    "IGNORE_CRC",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_read =
{
    "READ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_data_xfer =
{
    "DATA_XFER",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_bus_width =
{
    "BUS_WIDTH",
    22, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_wait_for_irq =
{
    "WAIT_FOR_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_wait_for_cmd =
{
    "WAIT_FOR_CMD",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_long_resp =
{
    "LONG_RESP",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_check_resp =
{
    "CHECK_RESP",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_get_resp =
{
    "GET_RESP",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_enable =
{
    "ENABLE",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_ctrl0 =
{
    "HW_SSP2_CTRL0",
    0x80034000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    16,
    {
        &soc_stmp3700_ssp2_ctrl0_bus_width,
        &soc_stmp3700_ssp2_ctrl0_check_resp,
        &soc_stmp3700_ssp2_ctrl0_clkgate,
        &soc_stmp3700_ssp2_ctrl0_data_xfer,
        &soc_stmp3700_ssp2_ctrl0_enable,
        &soc_stmp3700_ssp2_ctrl0_get_resp,
        &soc_stmp3700_ssp2_ctrl0_ignore_crc,
        &soc_stmp3700_ssp2_ctrl0_lock_cs,
        &soc_stmp3700_ssp2_ctrl0_long_resp,
        &soc_stmp3700_ssp2_ctrl0_read,
        &soc_stmp3700_ssp2_ctrl0_run,
        &soc_stmp3700_ssp2_ctrl0_sdio_irq_check,
        &soc_stmp3700_ssp2_ctrl0_sftrst,
        &soc_stmp3700_ssp2_ctrl0_wait_for_cmd,
        &soc_stmp3700_ssp2_ctrl0_wait_for_irq,
        &soc_stmp3700_ssp2_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_cmd0_append_8cyc =
{
    "APPEND_8CYC",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_cmd0_block_size =
{
    "BLOCK_SIZE",
    16, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_cmd0_block_count =
{
    "BLOCK_COUNT",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_cmd0_cmd =
{
    "CMD",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_cmd0 =
{
    "HW_SSP2_CMD0",
    0x80034010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    4,
    {
        &soc_stmp3700_ssp2_cmd0_append_8cyc,
        &soc_stmp3700_ssp2_cmd0_block_count,
        &soc_stmp3700_ssp2_cmd0_block_size,
        &soc_stmp3700_ssp2_cmd0_cmd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_cmd1_cmd_arg =
{
    "CMD_ARG",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_cmd1 =
{
    "HW_SSP2_CMD1",
    0x80034020,
    0,
    1,
    {
        &soc_stmp3700_ssp2_cmd1_cmd_arg,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_compref_reference =
{
    "REFERENCE",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_compref =
{
    "HW_SSP2_COMPREF",
    0x80034030,
    0,
    1,
    {
        &soc_stmp3700_ssp2_compref_reference,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_compmask_mask =
{
    "MASK",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_compmask =
{
    "HW_SSP2_COMPMASK",
    0x80034040,
    0,
    1,
    {
        &soc_stmp3700_ssp2_compmask_mask,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_timing_timeout =
{
    "TIMEOUT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_timing_clock_divide =
{
    "CLOCK_DIVIDE",
    8, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_timing_clock_rate =
{
    "CLOCK_RATE",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_timing =
{
    "HW_SSP2_TIMING",
    0x80034050,
    0,
    3,
    {
        &soc_stmp3700_ssp2_timing_clock_divide,
        &soc_stmp3700_ssp2_timing_clock_rate,
        &soc_stmp3700_ssp2_timing_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_sdio_irq =
{
    "SDIO_IRQ",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_sdio_irq_en =
{
    "SDIO_IRQ_EN",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_resp_err_irq =
{
    "RESP_ERR_IRQ",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_resp_err_irq_en =
{
    "RESP_ERR_IRQ_EN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_resp_timeout_irq =
{
    "RESP_TIMEOUT_IRQ",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_resp_timeout_irq_en =
{
    "RESP_TIMEOUT_IRQ_EN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_data_timeout_irq =
{
    "DATA_TIMEOUT_IRQ",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_data_timeout_irq_en =
{
    "DATA_TIMEOUT_IRQ_EN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_data_crc_irq =
{
    "DATA_CRC_IRQ",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_data_crc_irq_en =
{
    "DATA_CRC_IRQ_EN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_fifo_underrun_irq =
{
    "FIFO_UNDERRUN_IRQ",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_fifo_underrun_en =
{
    "FIFO_UNDERRUN_EN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_ceata_ccs_err_irq =
{
    "CEATA_CCS_ERR_IRQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_ceata_ccs_err_irq_en =
{
    "CEATA_CCS_ERR_IRQ_EN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_recv_timeout_irq =
{
    "RECV_TIMEOUT_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_recv_timeout_irq_en =
{
    "RECV_TIMEOUT_IRQ_EN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_fifo_overrun_irq =
{
    "FIFO_OVERRUN_IRQ",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_fifo_overrun_irq_en =
{
    "FIFO_OVERRUN_IRQ_EN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_dma_enable =
{
    "DMA_ENABLE",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_ceata_ccs_err_en =
{
    "CEATA_CCS_ERR_EN",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_slave_out_disable =
{
    "SLAVE_OUT_DISABLE",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_phase =
{
    "PHASE",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_polarity =
{
    "POLARITY",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_slave_mode =
{
    "SLAVE_MODE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_word_length =
{
    "WORD_LENGTH",
    4, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_ctrl1_ssp_mode =
{
    "SSP_MODE",
    0, 3
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_ctrl1 =
{
    "HW_SSP2_CTRL1",
    0x80034060,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    26,
    {
        &soc_stmp3700_ssp2_ctrl1_ceata_ccs_err_en,
        &soc_stmp3700_ssp2_ctrl1_ceata_ccs_err_irq,
        &soc_stmp3700_ssp2_ctrl1_ceata_ccs_err_irq_en,
        &soc_stmp3700_ssp2_ctrl1_data_crc_irq,
        &soc_stmp3700_ssp2_ctrl1_data_crc_irq_en,
        &soc_stmp3700_ssp2_ctrl1_data_timeout_irq,
        &soc_stmp3700_ssp2_ctrl1_data_timeout_irq_en,
        &soc_stmp3700_ssp2_ctrl1_dma_enable,
        &soc_stmp3700_ssp2_ctrl1_fifo_overrun_irq,
        &soc_stmp3700_ssp2_ctrl1_fifo_overrun_irq_en,
        &soc_stmp3700_ssp2_ctrl1_fifo_underrun_en,
        &soc_stmp3700_ssp2_ctrl1_fifo_underrun_irq,
        &soc_stmp3700_ssp2_ctrl1_phase,
        &soc_stmp3700_ssp2_ctrl1_polarity,
        &soc_stmp3700_ssp2_ctrl1_recv_timeout_irq,
        &soc_stmp3700_ssp2_ctrl1_recv_timeout_irq_en,
        &soc_stmp3700_ssp2_ctrl1_resp_err_irq,
        &soc_stmp3700_ssp2_ctrl1_resp_err_irq_en,
        &soc_stmp3700_ssp2_ctrl1_resp_timeout_irq,
        &soc_stmp3700_ssp2_ctrl1_resp_timeout_irq_en,
        &soc_stmp3700_ssp2_ctrl1_sdio_irq,
        &soc_stmp3700_ssp2_ctrl1_sdio_irq_en,
        &soc_stmp3700_ssp2_ctrl1_slave_mode,
        &soc_stmp3700_ssp2_ctrl1_slave_out_disable,
        &soc_stmp3700_ssp2_ctrl1_ssp_mode,
        &soc_stmp3700_ssp2_ctrl1_word_length,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_data =
{
    "HW_SSP2_DATA",
    0x80034070,
    0,
    1,
    {
        &soc_stmp3700_ssp2_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_sdresp0_resp0 =
{
    "RESP0",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_sdresp0 =
{
    "HW_SSP2_SDRESP0",
    0x80034080,
    0,
    1,
    {
        &soc_stmp3700_ssp2_sdresp0_resp0,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_sdresp1_resp1 =
{
    "RESP1",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_sdresp1 =
{
    "HW_SSP2_SDRESP1",
    0x80034090,
    0,
    1,
    {
        &soc_stmp3700_ssp2_sdresp1_resp1,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_sdresp2_resp2 =
{
    "RESP2",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_sdresp2 =
{
    "HW_SSP2_SDRESP2",
    0x800340a0,
    0,
    1,
    {
        &soc_stmp3700_ssp2_sdresp2_resp2,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_sdresp3_resp3 =
{
    "RESP3",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_sdresp3 =
{
    "HW_SSP2_SDRESP3",
    0x800340b0,
    0,
    1,
    {
        &soc_stmp3700_ssp2_sdresp3_resp3,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_ms_present =
{
    "MS_PRESENT",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_sd_present =
{
    "SD_PRESENT",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_card_detect =
{
    "CARD_DETECT",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_dmasense =
{
    "DMASENSE",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_dmaterm =
{
    "DMATERM",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_dmareq =
{
    "DMAREQ",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_dmaend =
{
    "DMAEND",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_sdio_irq =
{
    "SDIO_IRQ",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_resp_crc_err =
{
    "RESP_CRC_ERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_resp_err =
{
    "RESP_ERR",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_resp_timeout =
{
    "RESP_TIMEOUT",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_data_crc_err =
{
    "DATA_CRC_ERR",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_timeout =
{
    "TIMEOUT",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_recv_timeout_stat =
{
    "RECV_TIMEOUT_STAT",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_ceata_ccs_err =
{
    "CEATA_CCS_ERR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_fifo_ovrflw =
{
    "FIFO_OVRFLW",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_fifo_full =
{
    "FIFO_FULL",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_fifo_empty =
{
    "FIFO_EMPTY",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_fifo_undrflw =
{
    "FIFO_UNDRFLW",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_cmd_busy =
{
    "CMD_BUSY",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_data_busy =
{
    "DATA_BUSY",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_status_busy =
{
    "BUSY",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_status =
{
    "HW_SSP2_STATUS",
    0x800340c0,
    0,
    23,
    {
        &soc_stmp3700_ssp2_status_busy,
        &soc_stmp3700_ssp2_status_card_detect,
        &soc_stmp3700_ssp2_status_ceata_ccs_err,
        &soc_stmp3700_ssp2_status_cmd_busy,
        &soc_stmp3700_ssp2_status_data_busy,
        &soc_stmp3700_ssp2_status_data_crc_err,
        &soc_stmp3700_ssp2_status_dmaend,
        &soc_stmp3700_ssp2_status_dmareq,
        &soc_stmp3700_ssp2_status_dmasense,
        &soc_stmp3700_ssp2_status_dmaterm,
        &soc_stmp3700_ssp2_status_fifo_empty,
        &soc_stmp3700_ssp2_status_fifo_full,
        &soc_stmp3700_ssp2_status_fifo_ovrflw,
        &soc_stmp3700_ssp2_status_fifo_undrflw,
        &soc_stmp3700_ssp2_status_ms_present,
        &soc_stmp3700_ssp2_status_present,
        &soc_stmp3700_ssp2_status_recv_timeout_stat,
        &soc_stmp3700_ssp2_status_resp_crc_err,
        &soc_stmp3700_ssp2_status_resp_err,
        &soc_stmp3700_ssp2_status_resp_timeout,
        &soc_stmp3700_ssp2_status_sd_present,
        &soc_stmp3700_ssp2_status_sdio_irq,
        &soc_stmp3700_ssp2_status_timeout,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_datacrc_err =
{
    "DATACRC_ERR",
    28, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_data_stall =
{
    "DATA_STALL",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_dat_sm =
{
    "DAT_SM",
    24, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_mstk_sm =
{
    "MSTK_SM",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_cmd_oe =
{
    "CMD_OE",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_dma_sm =
{
    "DMA_SM",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_mmc_sm =
{
    "MMC_SM",
    12, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_cmd_sm =
{
    "CMD_SM",
    10, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_ssp_cmd =
{
    "SSP_CMD",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_ssp_resp =
{
    "SSP_RESP",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_debug_ssp_rxd =
{
    "SSP_RXD",
    0, 7
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_debug =
{
    "HW_SSP2_DEBUG",
    0x80034100,
    0,
    11,
    {
        &soc_stmp3700_ssp2_debug_cmd_oe,
        &soc_stmp3700_ssp2_debug_cmd_sm,
        &soc_stmp3700_ssp2_debug_dat_sm,
        &soc_stmp3700_ssp2_debug_data_stall,
        &soc_stmp3700_ssp2_debug_datacrc_err,
        &soc_stmp3700_ssp2_debug_dma_sm,
        &soc_stmp3700_ssp2_debug_mmc_sm,
        &soc_stmp3700_ssp2_debug_mstk_sm,
        &soc_stmp3700_ssp2_debug_ssp_cmd,
        &soc_stmp3700_ssp2_debug_ssp_resp,
        &soc_stmp3700_ssp2_debug_ssp_rxd,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_ssp2_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_ssp2_version =
{
    "HW_SSP2_VERSION",
    0x80034110,
    0,
    3,
    {
        &soc_stmp3700_ssp2_version_major,
        &soc_stmp3700_ssp2_version_minor,
        &soc_stmp3700_ssp2_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl0_rx_source =
{
    "RX_SOURCE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl0_rxto_enable =
{
    "RXTO_ENABLE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl0_rxtimeout =
{
    "RXTIMEOUT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_ctrl0 =
{
    "HW_UARTAPP1_CTRL0",
    0x8006c000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_uartapp1_ctrl0_clkgate,
        &soc_stmp3700_uartapp1_ctrl0_run,
        &soc_stmp3700_uartapp1_ctrl0_rx_source,
        &soc_stmp3700_uartapp1_ctrl0_rxtimeout,
        &soc_stmp3700_uartapp1_ctrl0_rxto_enable,
        &soc_stmp3700_uartapp1_ctrl0_sftrst,
        &soc_stmp3700_uartapp1_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl1_run =
{
    "RUN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl1_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_ctrl1 =
{
    "HW_UARTAPP1_CTRL1",
    0x8006c010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_uartapp1_ctrl1_run,
        &soc_stmp3700_uartapp1_ctrl1_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_invert_rts =
{
    "INVERT_RTS",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_invert_cts =
{
    "INVERT_CTS",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_invert_tx =
{
    "INVERT_TX",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_invert_rx =
{
    "INVERT_RX",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_rts_semaphore =
{
    "RTS_SEMAPHORE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_dmaonerr =
{
    "DMAONERR",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_txdmae =
{
    "TXDMAE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_rxdmae =
{
    "RXDMAE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_rxiflsel =
{
    "RXIFLSEL",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_txiflsel =
{
    "TXIFLSEL",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_ctsen =
{
    "CTSEN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_rtsen =
{
    "RTSEN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_out2 =
{
    "OUT2",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_out1 =
{
    "OUT1",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_rts =
{
    "RTS",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_dtr =
{
    "DTR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_rxe =
{
    "RXE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_txe =
{
    "TXE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_lbe =
{
    "LBE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_use_lcr2 =
{
    "USE_LCR2",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_sirlp =
{
    "SIRLP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_siren =
{
    "SIREN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_ctrl2_uarten =
{
    "UARTEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_ctrl2 =
{
    "HW_UARTAPP1_CTRL2",
    0x8006c020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    23,
    {
        &soc_stmp3700_uartapp1_ctrl2_ctsen,
        &soc_stmp3700_uartapp1_ctrl2_dmaonerr,
        &soc_stmp3700_uartapp1_ctrl2_dtr,
        &soc_stmp3700_uartapp1_ctrl2_invert_cts,
        &soc_stmp3700_uartapp1_ctrl2_invert_rts,
        &soc_stmp3700_uartapp1_ctrl2_invert_rx,
        &soc_stmp3700_uartapp1_ctrl2_invert_tx,
        &soc_stmp3700_uartapp1_ctrl2_lbe,
        &soc_stmp3700_uartapp1_ctrl2_out1,
        &soc_stmp3700_uartapp1_ctrl2_out2,
        &soc_stmp3700_uartapp1_ctrl2_rts,
        &soc_stmp3700_uartapp1_ctrl2_rts_semaphore,
        &soc_stmp3700_uartapp1_ctrl2_rtsen,
        &soc_stmp3700_uartapp1_ctrl2_rxdmae,
        &soc_stmp3700_uartapp1_ctrl2_rxe,
        &soc_stmp3700_uartapp1_ctrl2_rxiflsel,
        &soc_stmp3700_uartapp1_ctrl2_siren,
        &soc_stmp3700_uartapp1_ctrl2_sirlp,
        &soc_stmp3700_uartapp1_ctrl2_txdmae,
        &soc_stmp3700_uartapp1_ctrl2_txe,
        &soc_stmp3700_uartapp1_ctrl2_txiflsel,
        &soc_stmp3700_uartapp1_ctrl2_uarten,
        &soc_stmp3700_uartapp1_ctrl2_use_lcr2,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl_brk =
{
    "BRK",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_linectrl =
{
    "HW_UARTAPP1_LINECTRL",
    0x8006c030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_uartapp1_linectrl_baud_divfrac,
        &soc_stmp3700_uartapp1_linectrl_baud_divint,
        &soc_stmp3700_uartapp1_linectrl_brk,
        &soc_stmp3700_uartapp1_linectrl_eps,
        &soc_stmp3700_uartapp1_linectrl_fen,
        &soc_stmp3700_uartapp1_linectrl_pen,
        &soc_stmp3700_uartapp1_linectrl_sps,
        &soc_stmp3700_uartapp1_linectrl_stp2,
        &soc_stmp3700_uartapp1_linectrl_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_linectrl2_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_linectrl2 =
{
    "HW_UARTAPP1_LINECTRL2",
    0x8006c040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_uartapp1_linectrl2_baud_divfrac,
        &soc_stmp3700_uartapp1_linectrl2_baud_divint,
        &soc_stmp3700_uartapp1_linectrl2_eps,
        &soc_stmp3700_uartapp1_linectrl2_fen,
        &soc_stmp3700_uartapp1_linectrl2_pen,
        &soc_stmp3700_uartapp1_linectrl2_sps,
        &soc_stmp3700_uartapp1_linectrl2_stp2,
        &soc_stmp3700_uartapp1_linectrl2_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_oeien =
{
    "OEIEN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_beien =
{
    "BEIEN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_peien =
{
    "PEIEN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_feien =
{
    "FEIEN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_rtien =
{
    "RTIEN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_txien =
{
    "TXIEN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_rxien =
{
    "RXIEN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_dsrmien =
{
    "DSRMIEN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_dcdmien =
{
    "DCDMIEN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_ctsmien =
{
    "CTSMIEN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_rimien =
{
    "RIMIEN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_oeis =
{
    "OEIS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_beis =
{
    "BEIS",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_peis =
{
    "PEIS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_feis =
{
    "FEIS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_rtis =
{
    "RTIS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_txis =
{
    "TXIS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_rxis =
{
    "RXIS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_dsrmis =
{
    "DSRMIS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_dcdmis =
{
    "DCDMIS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_ctsmis =
{
    "CTSMIS",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_intr_rimis =
{
    "RIMIS",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_intr =
{
    "HW_UARTAPP1_INTR",
    0x8006c050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    22,
    {
        &soc_stmp3700_uartapp1_intr_beien,
        &soc_stmp3700_uartapp1_intr_beis,
        &soc_stmp3700_uartapp1_intr_ctsmien,
        &soc_stmp3700_uartapp1_intr_ctsmis,
        &soc_stmp3700_uartapp1_intr_dcdmien,
        &soc_stmp3700_uartapp1_intr_dcdmis,
        &soc_stmp3700_uartapp1_intr_dsrmien,
        &soc_stmp3700_uartapp1_intr_dsrmis,
        &soc_stmp3700_uartapp1_intr_feien,
        &soc_stmp3700_uartapp1_intr_feis,
        &soc_stmp3700_uartapp1_intr_oeien,
        &soc_stmp3700_uartapp1_intr_oeis,
        &soc_stmp3700_uartapp1_intr_peien,
        &soc_stmp3700_uartapp1_intr_peis,
        &soc_stmp3700_uartapp1_intr_rimien,
        &soc_stmp3700_uartapp1_intr_rimis,
        &soc_stmp3700_uartapp1_intr_rtien,
        &soc_stmp3700_uartapp1_intr_rtis,
        &soc_stmp3700_uartapp1_intr_rxien,
        &soc_stmp3700_uartapp1_intr_rxis,
        &soc_stmp3700_uartapp1_intr_txien,
        &soc_stmp3700_uartapp1_intr_txis,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_data =
{
    "HW_UARTAPP1_DATA",
    0x8006c060,
    0,
    1,
    {
        &soc_stmp3700_uartapp1_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_hispeed =
{
    "HISPEED",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_cts =
{
    "CTS",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_txfe =
{
    "TXFE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_rxff =
{
    "RXFF",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_txff =
{
    "TXFF",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_rxfe =
{
    "RXFE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_rxbyte_invalid =
{
    "RXBYTE_INVALID",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_oerr =
{
    "OERR",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_berr =
{
    "BERR",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_perr =
{
    "PERR",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_ferr =
{
    "FERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_stat_rxcount =
{
    "RXCOUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_stat =
{
    "HW_UARTAPP1_STAT",
    0x8006c070,
    0,
    14,
    {
        &soc_stmp3700_uartapp1_stat_berr,
        &soc_stmp3700_uartapp1_stat_busy,
        &soc_stmp3700_uartapp1_stat_cts,
        &soc_stmp3700_uartapp1_stat_ferr,
        &soc_stmp3700_uartapp1_stat_hispeed,
        &soc_stmp3700_uartapp1_stat_oerr,
        &soc_stmp3700_uartapp1_stat_perr,
        &soc_stmp3700_uartapp1_stat_present,
        &soc_stmp3700_uartapp1_stat_rxbyte_invalid,
        &soc_stmp3700_uartapp1_stat_rxcount,
        &soc_stmp3700_uartapp1_stat_rxfe,
        &soc_stmp3700_uartapp1_stat_rxff,
        &soc_stmp3700_uartapp1_stat_txfe,
        &soc_stmp3700_uartapp1_stat_txff,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_debug_txdmarun =
{
    "TXDMARUN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_debug_rxdmarun =
{
    "RXDMARUN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_debug_txcmdend =
{
    "TXCMDEND",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_debug_rxcmdend =
{
    "RXCMDEND",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_debug_txdmarq =
{
    "TXDMARQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_debug_rxdmarq =
{
    "RXDMARQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_debug =
{
    "HW_UARTAPP1_DEBUG",
    0x8006c080,
    0,
    6,
    {
        &soc_stmp3700_uartapp1_debug_rxcmdend,
        &soc_stmp3700_uartapp1_debug_rxdmarq,
        &soc_stmp3700_uartapp1_debug_rxdmarun,
        &soc_stmp3700_uartapp1_debug_txcmdend,
        &soc_stmp3700_uartapp1_debug_txdmarq,
        &soc_stmp3700_uartapp1_debug_txdmarun,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp1_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp1_version =
{
    "HW_UARTAPP1_VERSION",
    0x8006c090,
    0,
    3,
    {
        &soc_stmp3700_uartapp1_version_major,
        &soc_stmp3700_uartapp1_version_minor,
        &soc_stmp3700_uartapp1_version_step,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl0_sftrst =
{
    "SFTRST",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl0_clkgate =
{
    "CLKGATE",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl0_run =
{
    "RUN",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl0_rx_source =
{
    "RX_SOURCE",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl0_rxto_enable =
{
    "RXTO_ENABLE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl0_rxtimeout =
{
    "RXTIMEOUT",
    16, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl0_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_ctrl0 =
{
    "HW_UARTAPP2_CTRL0",
    0x8006e000,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    7,
    {
        &soc_stmp3700_uartapp2_ctrl0_clkgate,
        &soc_stmp3700_uartapp2_ctrl0_run,
        &soc_stmp3700_uartapp2_ctrl0_rx_source,
        &soc_stmp3700_uartapp2_ctrl0_rxtimeout,
        &soc_stmp3700_uartapp2_ctrl0_rxto_enable,
        &soc_stmp3700_uartapp2_ctrl0_sftrst,
        &soc_stmp3700_uartapp2_ctrl0_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl1_run =
{
    "RUN",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl1_xfer_count =
{
    "XFER_COUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_ctrl1 =
{
    "HW_UARTAPP2_CTRL1",
    0x8006e010,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    2,
    {
        &soc_stmp3700_uartapp2_ctrl1_run,
        &soc_stmp3700_uartapp2_ctrl1_xfer_count,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_invert_rts =
{
    "INVERT_RTS",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_invert_cts =
{
    "INVERT_CTS",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_invert_tx =
{
    "INVERT_TX",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_invert_rx =
{
    "INVERT_RX",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_rts_semaphore =
{
    "RTS_SEMAPHORE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_dmaonerr =
{
    "DMAONERR",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_txdmae =
{
    "TXDMAE",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_rxdmae =
{
    "RXDMAE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_rxiflsel =
{
    "RXIFLSEL",
    20, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_txiflsel =
{
    "TXIFLSEL",
    16, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_ctsen =
{
    "CTSEN",
    15, 15
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_rtsen =
{
    "RTSEN",
    14, 14
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_out2 =
{
    "OUT2",
    13, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_out1 =
{
    "OUT1",
    12, 12
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_rts =
{
    "RTS",
    11, 11
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_dtr =
{
    "DTR",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_rxe =
{
    "RXE",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_txe =
{
    "TXE",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_lbe =
{
    "LBE",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_use_lcr2 =
{
    "USE_LCR2",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_sirlp =
{
    "SIRLP",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_siren =
{
    "SIREN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_ctrl2_uarten =
{
    "UARTEN",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_ctrl2 =
{
    "HW_UARTAPP2_CTRL2",
    0x8006e020,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    23,
    {
        &soc_stmp3700_uartapp2_ctrl2_ctsen,
        &soc_stmp3700_uartapp2_ctrl2_dmaonerr,
        &soc_stmp3700_uartapp2_ctrl2_dtr,
        &soc_stmp3700_uartapp2_ctrl2_invert_cts,
        &soc_stmp3700_uartapp2_ctrl2_invert_rts,
        &soc_stmp3700_uartapp2_ctrl2_invert_rx,
        &soc_stmp3700_uartapp2_ctrl2_invert_tx,
        &soc_stmp3700_uartapp2_ctrl2_lbe,
        &soc_stmp3700_uartapp2_ctrl2_out1,
        &soc_stmp3700_uartapp2_ctrl2_out2,
        &soc_stmp3700_uartapp2_ctrl2_rts,
        &soc_stmp3700_uartapp2_ctrl2_rts_semaphore,
        &soc_stmp3700_uartapp2_ctrl2_rtsen,
        &soc_stmp3700_uartapp2_ctrl2_rxdmae,
        &soc_stmp3700_uartapp2_ctrl2_rxe,
        &soc_stmp3700_uartapp2_ctrl2_rxiflsel,
        &soc_stmp3700_uartapp2_ctrl2_siren,
        &soc_stmp3700_uartapp2_ctrl2_sirlp,
        &soc_stmp3700_uartapp2_ctrl2_txdmae,
        &soc_stmp3700_uartapp2_ctrl2_txe,
        &soc_stmp3700_uartapp2_ctrl2_txiflsel,
        &soc_stmp3700_uartapp2_ctrl2_uarten,
        &soc_stmp3700_uartapp2_ctrl2_use_lcr2,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl_brk =
{
    "BRK",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_linectrl =
{
    "HW_UARTAPP2_LINECTRL",
    0x8006e030,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    9,
    {
        &soc_stmp3700_uartapp2_linectrl_baud_divfrac,
        &soc_stmp3700_uartapp2_linectrl_baud_divint,
        &soc_stmp3700_uartapp2_linectrl_brk,
        &soc_stmp3700_uartapp2_linectrl_eps,
        &soc_stmp3700_uartapp2_linectrl_fen,
        &soc_stmp3700_uartapp2_linectrl_pen,
        &soc_stmp3700_uartapp2_linectrl_sps,
        &soc_stmp3700_uartapp2_linectrl_stp2,
        &soc_stmp3700_uartapp2_linectrl_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_baud_divint =
{
    "BAUD_DIVINT",
    16, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_baud_divfrac =
{
    "BAUD_DIVFRAC",
    8, 13
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_sps =
{
    "SPS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_wlen =
{
    "WLEN",
    5, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_fen =
{
    "FEN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_stp2 =
{
    "STP2",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_eps =
{
    "EPS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_linectrl2_pen =
{
    "PEN",
    1, 1
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_linectrl2 =
{
    "HW_UARTAPP2_LINECTRL2",
    0x8006e040,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    8,
    {
        &soc_stmp3700_uartapp2_linectrl2_baud_divfrac,
        &soc_stmp3700_uartapp2_linectrl2_baud_divint,
        &soc_stmp3700_uartapp2_linectrl2_eps,
        &soc_stmp3700_uartapp2_linectrl2_fen,
        &soc_stmp3700_uartapp2_linectrl2_pen,
        &soc_stmp3700_uartapp2_linectrl2_sps,
        &soc_stmp3700_uartapp2_linectrl2_stp2,
        &soc_stmp3700_uartapp2_linectrl2_wlen,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_oeien =
{
    "OEIEN",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_beien =
{
    "BEIEN",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_peien =
{
    "PEIEN",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_feien =
{
    "FEIEN",
    23, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_rtien =
{
    "RTIEN",
    22, 22
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_txien =
{
    "TXIEN",
    21, 21
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_rxien =
{
    "RXIEN",
    20, 20
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_dsrmien =
{
    "DSRMIEN",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_dcdmien =
{
    "DCDMIEN",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_ctsmien =
{
    "CTSMIEN",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_rimien =
{
    "RIMIEN",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_oeis =
{
    "OEIS",
    10, 10
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_beis =
{
    "BEIS",
    9, 9
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_peis =
{
    "PEIS",
    8, 8
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_feis =
{
    "FEIS",
    7, 7
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_rtis =
{
    "RTIS",
    6, 6
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_txis =
{
    "TXIS",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_rxis =
{
    "RXIS",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_dsrmis =
{
    "DSRMIS",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_dcdmis =
{
    "DCDMIS",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_ctsmis =
{
    "CTSMIS",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_intr_rimis =
{
    "RIMIS",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_intr =
{
    "HW_UARTAPP2_INTR",
    0x8006e050,
    0 | HWEMUL_SOC_REG_HAS_SCT,
    22,
    {
        &soc_stmp3700_uartapp2_intr_beien,
        &soc_stmp3700_uartapp2_intr_beis,
        &soc_stmp3700_uartapp2_intr_ctsmien,
        &soc_stmp3700_uartapp2_intr_ctsmis,
        &soc_stmp3700_uartapp2_intr_dcdmien,
        &soc_stmp3700_uartapp2_intr_dcdmis,
        &soc_stmp3700_uartapp2_intr_dsrmien,
        &soc_stmp3700_uartapp2_intr_dsrmis,
        &soc_stmp3700_uartapp2_intr_feien,
        &soc_stmp3700_uartapp2_intr_feis,
        &soc_stmp3700_uartapp2_intr_oeien,
        &soc_stmp3700_uartapp2_intr_oeis,
        &soc_stmp3700_uartapp2_intr_peien,
        &soc_stmp3700_uartapp2_intr_peis,
        &soc_stmp3700_uartapp2_intr_rimien,
        &soc_stmp3700_uartapp2_intr_rimis,
        &soc_stmp3700_uartapp2_intr_rtien,
        &soc_stmp3700_uartapp2_intr_rtis,
        &soc_stmp3700_uartapp2_intr_rxien,
        &soc_stmp3700_uartapp2_intr_rxis,
        &soc_stmp3700_uartapp2_intr_txien,
        &soc_stmp3700_uartapp2_intr_txis,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_data_data =
{
    "DATA",
    0, 31
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_data =
{
    "HW_UARTAPP2_DATA",
    0x8006e060,
    0,
    1,
    {
        &soc_stmp3700_uartapp2_data_data,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_present =
{
    "PRESENT",
    31, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_hispeed =
{
    "HISPEED",
    30, 30
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_busy =
{
    "BUSY",
    29, 29
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_cts =
{
    "CTS",
    28, 28
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_txfe =
{
    "TXFE",
    27, 27
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_rxff =
{
    "RXFF",
    26, 26
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_txff =
{
    "TXFF",
    25, 25
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_rxfe =
{
    "RXFE",
    24, 24
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_rxbyte_invalid =
{
    "RXBYTE_INVALID",
    20, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_oerr =
{
    "OERR",
    19, 19
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_berr =
{
    "BERR",
    18, 18
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_perr =
{
    "PERR",
    17, 17
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_ferr =
{
    "FERR",
    16, 16
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_stat_rxcount =
{
    "RXCOUNT",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_stat =
{
    "HW_UARTAPP2_STAT",
    0x8006e070,
    0,
    14,
    {
        &soc_stmp3700_uartapp2_stat_berr,
        &soc_stmp3700_uartapp2_stat_busy,
        &soc_stmp3700_uartapp2_stat_cts,
        &soc_stmp3700_uartapp2_stat_ferr,
        &soc_stmp3700_uartapp2_stat_hispeed,
        &soc_stmp3700_uartapp2_stat_oerr,
        &soc_stmp3700_uartapp2_stat_perr,
        &soc_stmp3700_uartapp2_stat_present,
        &soc_stmp3700_uartapp2_stat_rxbyte_invalid,
        &soc_stmp3700_uartapp2_stat_rxcount,
        &soc_stmp3700_uartapp2_stat_rxfe,
        &soc_stmp3700_uartapp2_stat_rxff,
        &soc_stmp3700_uartapp2_stat_txfe,
        &soc_stmp3700_uartapp2_stat_txff,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_debug_txdmarun =
{
    "TXDMARUN",
    5, 5
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_debug_rxdmarun =
{
    "RXDMARUN",
    4, 4
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_debug_txcmdend =
{
    "TXCMDEND",
    3, 3
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_debug_rxcmdend =
{
    "RXCMDEND",
    2, 2
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_debug_txdmarq =
{
    "TXDMARQ",
    1, 1
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_debug_rxdmarq =
{
    "RXDMARQ",
    0, 0
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_debug =
{
    "HW_UARTAPP2_DEBUG",
    0x8006e080,
    0,
    6,
    {
        &soc_stmp3700_uartapp2_debug_rxcmdend,
        &soc_stmp3700_uartapp2_debug_rxdmarq,
        &soc_stmp3700_uartapp2_debug_rxdmarun,
        &soc_stmp3700_uartapp2_debug_txcmdend,
        &soc_stmp3700_uartapp2_debug_txdmarq,
        &soc_stmp3700_uartapp2_debug_txdmarun,
    }
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_version_major =
{
    "MAJOR",
    24, 31
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_version_minor =
{
    "MINOR",
    16, 23
};

static struct hwemul_soc_reg_field_t soc_stmp3700_uartapp2_version_step =
{
    "STEP",
    0, 15
};

static struct hwemul_soc_reg_t soc_stmp3700_uartapp2_version =
{
    "HW_UARTAPP2_VERSION",
    0x8006e090,
    0,
    3,
    {
        &soc_stmp3700_uartapp2_version_major,
        &soc_stmp3700_uartapp2_version_minor,
        &soc_stmp3700_uartapp2_version_step,
    }
};

static struct hwemul_soc_t soc_stmp3700 =
{
    "stmp3700",
    729,
    {
        &soc_stmp3700_apbh_ch0_bar,
        &soc_stmp3700_apbh_ch0_cmd,
        &soc_stmp3700_apbh_ch0_curcmdar,
        &soc_stmp3700_apbh_ch0_debug1,
        &soc_stmp3700_apbh_ch0_debug2,
        &soc_stmp3700_apbh_ch0_nxtcmdar,
        &soc_stmp3700_apbh_ch0_sema,
        &soc_stmp3700_apbh_ch1_bar,
        &soc_stmp3700_apbh_ch1_cmd,
        &soc_stmp3700_apbh_ch1_curcmdar,
        &soc_stmp3700_apbh_ch1_debug1,
        &soc_stmp3700_apbh_ch1_debug2,
        &soc_stmp3700_apbh_ch1_nxtcmdar,
        &soc_stmp3700_apbh_ch1_sema,
        &soc_stmp3700_apbh_ch2_bar,
        &soc_stmp3700_apbh_ch2_cmd,
        &soc_stmp3700_apbh_ch2_curcmdar,
        &soc_stmp3700_apbh_ch2_debug1,
        &soc_stmp3700_apbh_ch2_debug2,
        &soc_stmp3700_apbh_ch2_nxtcmdar,
        &soc_stmp3700_apbh_ch2_sema,
        &soc_stmp3700_apbh_ch3_bar,
        &soc_stmp3700_apbh_ch3_cmd,
        &soc_stmp3700_apbh_ch3_curcmdar,
        &soc_stmp3700_apbh_ch3_debug1,
        &soc_stmp3700_apbh_ch3_debug2,
        &soc_stmp3700_apbh_ch3_nxtcmdar,
        &soc_stmp3700_apbh_ch3_sema,
        &soc_stmp3700_apbh_ch4_bar,
        &soc_stmp3700_apbh_ch4_cmd,
        &soc_stmp3700_apbh_ch4_curcmdar,
        &soc_stmp3700_apbh_ch4_debug1,
        &soc_stmp3700_apbh_ch4_debug2,
        &soc_stmp3700_apbh_ch4_nxtcmdar,
        &soc_stmp3700_apbh_ch4_sema,
        &soc_stmp3700_apbh_ch5_bar,
        &soc_stmp3700_apbh_ch5_cmd,
        &soc_stmp3700_apbh_ch5_curcmdar,
        &soc_stmp3700_apbh_ch5_debug1,
        &soc_stmp3700_apbh_ch5_debug2,
        &soc_stmp3700_apbh_ch5_nxtcmdar,
        &soc_stmp3700_apbh_ch5_sema,
        &soc_stmp3700_apbh_ch6_bar,
        &soc_stmp3700_apbh_ch6_cmd,
        &soc_stmp3700_apbh_ch6_curcmdar,
        &soc_stmp3700_apbh_ch6_debug1,
        &soc_stmp3700_apbh_ch6_debug2,
        &soc_stmp3700_apbh_ch6_nxtcmdar,
        &soc_stmp3700_apbh_ch6_sema,
        &soc_stmp3700_apbh_ch7_bar,
        &soc_stmp3700_apbh_ch7_cmd,
        &soc_stmp3700_apbh_ch7_curcmdar,
        &soc_stmp3700_apbh_ch7_debug1,
        &soc_stmp3700_apbh_ch7_debug2,
        &soc_stmp3700_apbh_ch7_nxtcmdar,
        &soc_stmp3700_apbh_ch7_sema,
        &soc_stmp3700_apbh_ctrl0,
        &soc_stmp3700_apbh_ctrl1,
        &soc_stmp3700_apbh_devsel,
        &soc_stmp3700_apbh_version,
        &soc_stmp3700_apbx_ch0_bar,
        &soc_stmp3700_apbx_ch0_cmd,
        &soc_stmp3700_apbx_ch0_curcmdar,
        &soc_stmp3700_apbx_ch0_debug1,
        &soc_stmp3700_apbx_ch0_debug2,
        &soc_stmp3700_apbx_ch0_nxtcmdar,
        &soc_stmp3700_apbx_ch0_sema,
        &soc_stmp3700_apbx_ch1_bar,
        &soc_stmp3700_apbx_ch1_cmd,
        &soc_stmp3700_apbx_ch1_curcmdar,
        &soc_stmp3700_apbx_ch1_debug1,
        &soc_stmp3700_apbx_ch1_debug2,
        &soc_stmp3700_apbx_ch1_nxtcmdar,
        &soc_stmp3700_apbx_ch1_sema,
        &soc_stmp3700_apbx_ch2_bar,
        &soc_stmp3700_apbx_ch2_cmd,
        &soc_stmp3700_apbx_ch2_curcmdar,
        &soc_stmp3700_apbx_ch2_debug1,
        &soc_stmp3700_apbx_ch2_debug2,
        &soc_stmp3700_apbx_ch2_nxtcmdar,
        &soc_stmp3700_apbx_ch2_sema,
        &soc_stmp3700_apbx_ch3_bar,
        &soc_stmp3700_apbx_ch3_cmd,
        &soc_stmp3700_apbx_ch3_curcmdar,
        &soc_stmp3700_apbx_ch3_debug1,
        &soc_stmp3700_apbx_ch3_debug2,
        &soc_stmp3700_apbx_ch3_nxtcmdar,
        &soc_stmp3700_apbx_ch3_sema,
        &soc_stmp3700_apbx_ch4_bar,
        &soc_stmp3700_apbx_ch4_cmd,
        &soc_stmp3700_apbx_ch4_curcmdar,
        &soc_stmp3700_apbx_ch4_debug1,
        &soc_stmp3700_apbx_ch4_debug2,
        &soc_stmp3700_apbx_ch4_nxtcmdar,
        &soc_stmp3700_apbx_ch4_sema,
        &soc_stmp3700_apbx_ch5_bar,
        &soc_stmp3700_apbx_ch5_cmd,
        &soc_stmp3700_apbx_ch5_curcmdar,
        &soc_stmp3700_apbx_ch5_debug1,
        &soc_stmp3700_apbx_ch5_debug2,
        &soc_stmp3700_apbx_ch5_nxtcmdar,
        &soc_stmp3700_apbx_ch5_sema,
        &soc_stmp3700_apbx_ch6_bar,
        &soc_stmp3700_apbx_ch6_cmd,
        &soc_stmp3700_apbx_ch6_curcmdar,
        &soc_stmp3700_apbx_ch6_debug1,
        &soc_stmp3700_apbx_ch6_debug2,
        &soc_stmp3700_apbx_ch6_nxtcmdar,
        &soc_stmp3700_apbx_ch6_sema,
        &soc_stmp3700_apbx_ch7_bar,
        &soc_stmp3700_apbx_ch7_cmd,
        &soc_stmp3700_apbx_ch7_curcmdar,
        &soc_stmp3700_apbx_ch7_debug1,
        &soc_stmp3700_apbx_ch7_debug2,
        &soc_stmp3700_apbx_ch7_nxtcmdar,
        &soc_stmp3700_apbx_ch7_sema,
        &soc_stmp3700_apbx_ctrl0,
        &soc_stmp3700_apbx_ctrl1,
        &soc_stmp3700_apbx_devsel,
        &soc_stmp3700_apbx_version,
        &soc_stmp3700_audioin_adcdebug,
        &soc_stmp3700_audioin_adcsrr,
        &soc_stmp3700_audioin_adcvol,
        &soc_stmp3700_audioin_adcvolume,
        &soc_stmp3700_audioin_anaclkctrl,
        &soc_stmp3700_audioin_ctrl,
        &soc_stmp3700_audioin_data,
        &soc_stmp3700_audioin_micline,
        &soc_stmp3700_audioin_stat,
        &soc_stmp3700_audioout_anaclkctrl,
        &soc_stmp3700_audioout_anactrl,
        &soc_stmp3700_audioout_bistctrl,
        &soc_stmp3700_audioout_biststat0,
        &soc_stmp3700_audioout_biststat1,
        &soc_stmp3700_audioout_ctrl,
        &soc_stmp3700_audioout_dacdebug,
        &soc_stmp3700_audioout_dacsrr,
        &soc_stmp3700_audioout_dacvolume,
        &soc_stmp3700_audioout_data,
        &soc_stmp3700_audioout_hpvol,
        &soc_stmp3700_audioout_lineoutctrl,
        &soc_stmp3700_audioout_pwrdn,
        &soc_stmp3700_audioout_refctrl,
        &soc_stmp3700_audioout_reserved,
        &soc_stmp3700_audioout_stat,
        &soc_stmp3700_audioout_test,
        &soc_stmp3700_audioout_version,
        &soc_stmp3700_clkctrl_clkseq,
        &soc_stmp3700_clkctrl_cpu,
        &soc_stmp3700_clkctrl_emi,
        &soc_stmp3700_clkctrl_frac,
        &soc_stmp3700_clkctrl_gpmi,
        &soc_stmp3700_clkctrl_hbus,
        &soc_stmp3700_clkctrl_ir,
        &soc_stmp3700_clkctrl_pix,
        &soc_stmp3700_clkctrl_pllctrl0,
        &soc_stmp3700_clkctrl_pllctrl1,
        &soc_stmp3700_clkctrl_reset,
        &soc_stmp3700_clkctrl_saif,
        &soc_stmp3700_clkctrl_spdif,
        &soc_stmp3700_clkctrl_ssp,
        &soc_stmp3700_clkctrl_version,
        &soc_stmp3700_clkctrl_xbus,
        &soc_stmp3700_clkctrl_xtal,
        &soc_stmp3700_dcp_capability0,
        &soc_stmp3700_dcp_capability1,
        &soc_stmp3700_dcp_ch0cmdptr,
        &soc_stmp3700_dcp_ch0opts,
        &soc_stmp3700_dcp_ch0sema,
        &soc_stmp3700_dcp_ch0stat,
        &soc_stmp3700_dcp_ch1cmdptr,
        &soc_stmp3700_dcp_ch1opts,
        &soc_stmp3700_dcp_ch1sema,
        &soc_stmp3700_dcp_ch1stat,
        &soc_stmp3700_dcp_ch2cmdptr,
        &soc_stmp3700_dcp_ch2opts,
        &soc_stmp3700_dcp_ch2sema,
        &soc_stmp3700_dcp_ch2stat,
        &soc_stmp3700_dcp_ch3cmdptr,
        &soc_stmp3700_dcp_ch3opts,
        &soc_stmp3700_dcp_ch3sema,
        &soc_stmp3700_dcp_ch3stat,
        &soc_stmp3700_dcp_channelctrl,
        &soc_stmp3700_dcp_context,
        &soc_stmp3700_dcp_cscchromau,
        &soc_stmp3700_dcp_cscchromav,
        &soc_stmp3700_dcp_csccoeff0,
        &soc_stmp3700_dcp_csccoeff1,
        &soc_stmp3700_dcp_csccoeff2,
        &soc_stmp3700_dcp_cscctrl0,
        &soc_stmp3700_dcp_cscinbufparam,
        &soc_stmp3700_dcp_cscluma,
        &soc_stmp3700_dcp_cscoutbufparam,
        &soc_stmp3700_dcp_cscrgb,
        &soc_stmp3700_dcp_cscstat,
        &soc_stmp3700_dcp_cscxscale,
        &soc_stmp3700_dcp_cscyscale,
        &soc_stmp3700_dcp_ctrl,
        &soc_stmp3700_dcp_dbgdata,
        &soc_stmp3700_dcp_dbgselect,
        &soc_stmp3700_dcp_key,
        &soc_stmp3700_dcp_keydata,
        &soc_stmp3700_dcp_packet0,
        &soc_stmp3700_dcp_packet1,
        &soc_stmp3700_dcp_packet2,
        &soc_stmp3700_dcp_packet3,
        &soc_stmp3700_dcp_packet4,
        &soc_stmp3700_dcp_packet5,
        &soc_stmp3700_dcp_packet6,
        &soc_stmp3700_dcp_stat,
        &soc_stmp3700_dcp_version,
        &soc_stmp3700_digctl_ahb_stats_select,
        &soc_stmp3700_digctl_armcache,
        &soc_stmp3700_digctl_chipid,
        &soc_stmp3700_digctl_ctrl,
        &soc_stmp3700_digctl_dbg,
        &soc_stmp3700_digctl_dbgrd,
        &soc_stmp3700_digctl_debug_trap_addr_high,
        &soc_stmp3700_digctl_debug_trap_addr_low,
        &soc_stmp3700_digctl_emiclk_delay,
        &soc_stmp3700_digctl_entropy,
        &soc_stmp3700_digctl_entropy_latched,
        &soc_stmp3700_digctl_hclkcount,
        &soc_stmp3700_digctl_l0_ahb_active_cycles,
        &soc_stmp3700_digctl_l0_ahb_data_cycles,
        &soc_stmp3700_digctl_l0_ahb_data_stalled,
        &soc_stmp3700_digctl_l1_ahb_active_cycles,
        &soc_stmp3700_digctl_l1_ahb_data_cycles,
        &soc_stmp3700_digctl_l1_ahb_data_stalled,
        &soc_stmp3700_digctl_l2_ahb_active_cycles,
        &soc_stmp3700_digctl_l2_ahb_data_cycles,
        &soc_stmp3700_digctl_l2_ahb_data_stalled,
        &soc_stmp3700_digctl_l3_ahb_active_cycles,
        &soc_stmp3700_digctl_l3_ahb_data_cycles,
        &soc_stmp3700_digctl_l3_ahb_data_stalled,
        &soc_stmp3700_digctl_microseconds,
        &soc_stmp3700_digctl_mpte0_loc,
        &soc_stmp3700_digctl_mpte10_loc,
        &soc_stmp3700_digctl_mpte11_loc,
        &soc_stmp3700_digctl_mpte12_loc,
        &soc_stmp3700_digctl_mpte13_loc,
        &soc_stmp3700_digctl_mpte14_loc,
        &soc_stmp3700_digctl_mpte15_loc,
        &soc_stmp3700_digctl_mpte1_loc,
        &soc_stmp3700_digctl_mpte2_loc,
        &soc_stmp3700_digctl_mpte3_loc,
        &soc_stmp3700_digctl_mpte4_loc,
        &soc_stmp3700_digctl_mpte5_loc,
        &soc_stmp3700_digctl_mpte6_loc,
        &soc_stmp3700_digctl_mpte7_loc,
        &soc_stmp3700_digctl_mpte8_loc,
        &soc_stmp3700_digctl_mpte9_loc,
        &soc_stmp3700_digctl_ocram_bist_csr,
        &soc_stmp3700_digctl_ocram_status0,
        &soc_stmp3700_digctl_ocram_status1,
        &soc_stmp3700_digctl_ocram_status10,
        &soc_stmp3700_digctl_ocram_status11,
        &soc_stmp3700_digctl_ocram_status12,
        &soc_stmp3700_digctl_ocram_status13,
        &soc_stmp3700_digctl_ocram_status2,
        &soc_stmp3700_digctl_ocram_status3,
        &soc_stmp3700_digctl_ocram_status4,
        &soc_stmp3700_digctl_ocram_status5,
        &soc_stmp3700_digctl_ocram_status6,
        &soc_stmp3700_digctl_ocram_status7,
        &soc_stmp3700_digctl_ocram_status8,
        &soc_stmp3700_digctl_ocram_status9,
        &soc_stmp3700_digctl_ramctrl,
        &soc_stmp3700_digctl_ramrepair,
        &soc_stmp3700_digctl_romctrl,
        &soc_stmp3700_digctl_scratch0,
        &soc_stmp3700_digctl_scratch1,
        &soc_stmp3700_digctl_sgtl,
        &soc_stmp3700_digctl_sjtagdbg,
        &soc_stmp3700_digctl_status,
        &soc_stmp3700_digctl_writeonce,
        &soc_stmp3700_dram_ctl00,
        &soc_stmp3700_dram_ctl01,
        &soc_stmp3700_dram_ctl02,
        &soc_stmp3700_dram_ctl03,
        &soc_stmp3700_dram_ctl04,
        &soc_stmp3700_dram_ctl05,
        &soc_stmp3700_dram_ctl06,
        &soc_stmp3700_dram_ctl07,
        &soc_stmp3700_dram_ctl08,
        &soc_stmp3700_dram_ctl09,
        &soc_stmp3700_dram_ctl10,
        &soc_stmp3700_dram_ctl11,
        &soc_stmp3700_dram_ctl12,
        &soc_stmp3700_dram_ctl13,
        &soc_stmp3700_dram_ctl14,
        &soc_stmp3700_dram_ctl15,
        &soc_stmp3700_dram_ctl16,
        &soc_stmp3700_dram_ctl17,
        &soc_stmp3700_dram_ctl18,
        &soc_stmp3700_dram_ctl19,
        &soc_stmp3700_dram_ctl20,
        &soc_stmp3700_dram_ctl21,
        &soc_stmp3700_dram_ctl22,
        &soc_stmp3700_dram_ctl23,
        &soc_stmp3700_dram_ctl24,
        &soc_stmp3700_dram_ctl25,
        &soc_stmp3700_dram_ctl26,
        &soc_stmp3700_dram_ctl27,
        &soc_stmp3700_dram_ctl28,
        &soc_stmp3700_dram_ctl29,
        &soc_stmp3700_dram_ctl30,
        &soc_stmp3700_dram_ctl31,
        &soc_stmp3700_dram_ctl32,
        &soc_stmp3700_dram_ctl33,
        &soc_stmp3700_dram_ctl34,
        &soc_stmp3700_dram_ctl35,
        &soc_stmp3700_dram_ctl36,
        &soc_stmp3700_dram_ctl37,
        &soc_stmp3700_dram_ctl38,
        &soc_stmp3700_dram_ctl39,
        &soc_stmp3700_dram_ctl40,
        &soc_stmp3700_dri_ctrl,
        &soc_stmp3700_dri_data,
        &soc_stmp3700_dri_debug0,
        &soc_stmp3700_dri_debug1,
        &soc_stmp3700_dri_stat,
        &soc_stmp3700_dri_timing,
        &soc_stmp3700_dri_version,
        &soc_stmp3700_ecc8_blockname,
        &soc_stmp3700_ecc8_ctrl,
        &soc_stmp3700_ecc8_dbgahbmread,
        &soc_stmp3700_ecc8_dbgcsferead,
        &soc_stmp3700_ecc8_dbgkesread,
        &soc_stmp3700_ecc8_dbgsyndgenread,
        &soc_stmp3700_ecc8_debug0,
        &soc_stmp3700_ecc8_status0,
        &soc_stmp3700_ecc8_status1,
        &soc_stmp3700_ecc8_version,
        &soc_stmp3700_emi_ctrl,
        &soc_stmp3700_emi_ddr_test_mode_csr,
        &soc_stmp3700_emi_ddr_test_mode_status0,
        &soc_stmp3700_emi_ddr_test_mode_status1,
        &soc_stmp3700_emi_ddr_test_mode_status2,
        &soc_stmp3700_emi_ddr_test_mode_status3,
        &soc_stmp3700_emi_debug,
        &soc_stmp3700_emi_stat,
        &soc_stmp3700_emi_time,
        &soc_stmp3700_emi_version,
        &soc_stmp3700_gpiomon_alt1_pinmux_bank0,
        &soc_stmp3700_gpiomon_alt1_pinmux_bank1,
        &soc_stmp3700_gpiomon_alt1_pinmux_bank2,
        &soc_stmp3700_gpiomon_alt1_pinmux_bank3,
        &soc_stmp3700_gpiomon_alt2_pinmux_bank0,
        &soc_stmp3700_gpiomon_alt2_pinmux_bank1,
        &soc_stmp3700_gpiomon_alt2_pinmux_bank2,
        &soc_stmp3700_gpiomon_alt2_pinmux_bank3,
        &soc_stmp3700_gpiomon_alt3_pinmux_bank0,
        &soc_stmp3700_gpiomon_alt3_pinmux_bank1,
        &soc_stmp3700_gpiomon_alt3_pinmux_bank2,
        &soc_stmp3700_gpiomon_alt3_pinmux_bank3,
        &soc_stmp3700_gpiomon_bank0_datain,
        &soc_stmp3700_gpiomon_bank0_dataoen,
        &soc_stmp3700_gpiomon_bank0_dataout,
        &soc_stmp3700_gpiomon_bank1_datain,
        &soc_stmp3700_gpiomon_bank1_dataoen,
        &soc_stmp3700_gpiomon_bank1_dataout,
        &soc_stmp3700_gpiomon_bank2_datain,
        &soc_stmp3700_gpiomon_bank2_dataoen,
        &soc_stmp3700_gpiomon_bank2_dataout,
        &soc_stmp3700_gpiomon_bank3_datain,
        &soc_stmp3700_gpiomon_bank3_dataoen,
        &soc_stmp3700_gpiomon_bank3_dataout,
        &soc_stmp3700_gpiomon_ctrl,
        &soc_stmp3700_gpmi_auxiliary,
        &soc_stmp3700_gpmi_compare,
        &soc_stmp3700_gpmi_ctrl0,
        &soc_stmp3700_gpmi_ctrl1,
        &soc_stmp3700_gpmi_data,
        &soc_stmp3700_gpmi_debug,
        &soc_stmp3700_gpmi_ecccount,
        &soc_stmp3700_gpmi_eccctrl,
        &soc_stmp3700_gpmi_payload,
        &soc_stmp3700_gpmi_stat,
        &soc_stmp3700_gpmi_timing0,
        &soc_stmp3700_gpmi_timing1,
        &soc_stmp3700_gpmi_timing2,
        &soc_stmp3700_gpmi_version,
        &soc_stmp3700_i2c_ctrl0,
        &soc_stmp3700_i2c_ctrl1,
        &soc_stmp3700_i2c_data,
        &soc_stmp3700_i2c_debug0,
        &soc_stmp3700_i2c_debug1,
        &soc_stmp3700_i2c_stat,
        &soc_stmp3700_i2c_timing0,
        &soc_stmp3700_i2c_timing1,
        &soc_stmp3700_i2c_timing2,
        &soc_stmp3700_i2c_version,
        &soc_stmp3700_icoll_ctrl,
        &soc_stmp3700_icoll_dbgflag,
        &soc_stmp3700_icoll_dbgread0,
        &soc_stmp3700_icoll_dbgread1,
        &soc_stmp3700_icoll_dbgrequest0,
        &soc_stmp3700_icoll_dbgrequest1,
        &soc_stmp3700_icoll_debug,
        &soc_stmp3700_icoll_levelack,
        &soc_stmp3700_icoll_priority0,
        &soc_stmp3700_icoll_priority1,
        &soc_stmp3700_icoll_priority10,
        &soc_stmp3700_icoll_priority11,
        &soc_stmp3700_icoll_priority12,
        &soc_stmp3700_icoll_priority13,
        &soc_stmp3700_icoll_priority14,
        &soc_stmp3700_icoll_priority15,
        &soc_stmp3700_icoll_priority2,
        &soc_stmp3700_icoll_priority3,
        &soc_stmp3700_icoll_priority4,
        &soc_stmp3700_icoll_priority5,
        &soc_stmp3700_icoll_priority6,
        &soc_stmp3700_icoll_priority7,
        &soc_stmp3700_icoll_priority8,
        &soc_stmp3700_icoll_priority9,
        &soc_stmp3700_icoll_raw0,
        &soc_stmp3700_icoll_raw1,
        &soc_stmp3700_icoll_stat,
        &soc_stmp3700_icoll_vbase,
        &soc_stmp3700_icoll_vector,
        &soc_stmp3700_icoll_version,
        &soc_stmp3700_ir_ctrl,
        &soc_stmp3700_ir_data,
        &soc_stmp3700_ir_dbgctrl,
        &soc_stmp3700_ir_debug,
        &soc_stmp3700_ir_intr,
        &soc_stmp3700_ir_rxdma,
        &soc_stmp3700_ir_si_read,
        &soc_stmp3700_ir_stat,
        &soc_stmp3700_ir_tcctrl,
        &soc_stmp3700_ir_txdma,
        &soc_stmp3700_ir_version,
        &soc_stmp3700_lcdif_ctrl,
        &soc_stmp3700_lcdif_ctrl1,
        &soc_stmp3700_lcdif_data,
        &soc_stmp3700_lcdif_debug0,
        &soc_stmp3700_lcdif_dvictrl0,
        &soc_stmp3700_lcdif_dvictrl1,
        &soc_stmp3700_lcdif_dvictrl2,
        &soc_stmp3700_lcdif_dvictrl3,
        &soc_stmp3700_lcdif_stat,
        &soc_stmp3700_lcdif_timing,
        &soc_stmp3700_lcdif_vdctrl0,
        &soc_stmp3700_lcdif_vdctrl1,
        &soc_stmp3700_lcdif_vdctrl2,
        &soc_stmp3700_lcdif_vdctrl3,
        &soc_stmp3700_lcdif_version,
        &soc_stmp3700_lradc_ch0,
        &soc_stmp3700_lradc_ch1,
        &soc_stmp3700_lradc_ch2,
        &soc_stmp3700_lradc_ch3,
        &soc_stmp3700_lradc_ch4,
        &soc_stmp3700_lradc_ch5,
        &soc_stmp3700_lradc_ch6,
        &soc_stmp3700_lradc_ch7,
        &soc_stmp3700_lradc_conversion,
        &soc_stmp3700_lradc_ctrl0,
        &soc_stmp3700_lradc_ctrl1,
        &soc_stmp3700_lradc_ctrl2,
        &soc_stmp3700_lradc_ctrl3,
        &soc_stmp3700_lradc_ctrl4,
        &soc_stmp3700_lradc_debug0,
        &soc_stmp3700_lradc_debug1,
        &soc_stmp3700_lradc_delay0,
        &soc_stmp3700_lradc_delay1,
        &soc_stmp3700_lradc_delay2,
        &soc_stmp3700_lradc_delay3,
        &soc_stmp3700_lradc_status,
        &soc_stmp3700_lradc_version,
        &soc_stmp3700_ocotp_crypto0,
        &soc_stmp3700_ocotp_crypto1,
        &soc_stmp3700_ocotp_crypto2,
        &soc_stmp3700_ocotp_crypto3,
        &soc_stmp3700_ocotp_ctrl,
        &soc_stmp3700_ocotp_cust0,
        &soc_stmp3700_ocotp_cust1,
        &soc_stmp3700_ocotp_cust2,
        &soc_stmp3700_ocotp_cust3,
        &soc_stmp3700_ocotp_custcap,
        &soc_stmp3700_ocotp_data,
        &soc_stmp3700_ocotp_hwcap0,
        &soc_stmp3700_ocotp_hwcap1,
        &soc_stmp3700_ocotp_hwcap2,
        &soc_stmp3700_ocotp_hwcap3,
        &soc_stmp3700_ocotp_hwcap4,
        &soc_stmp3700_ocotp_hwcap5,
        &soc_stmp3700_ocotp_lock,
        &soc_stmp3700_ocotp_ops0,
        &soc_stmp3700_ocotp_ops1,
        &soc_stmp3700_ocotp_ops2,
        &soc_stmp3700_ocotp_ops3,
        &soc_stmp3700_ocotp_rom0,
        &soc_stmp3700_ocotp_rom1,
        &soc_stmp3700_ocotp_rom2,
        &soc_stmp3700_ocotp_rom3,
        &soc_stmp3700_ocotp_rom4,
        &soc_stmp3700_ocotp_rom5,
        &soc_stmp3700_ocotp_rom6,
        &soc_stmp3700_ocotp_rom7,
        &soc_stmp3700_ocotp_swcap,
        &soc_stmp3700_ocotp_un0,
        &soc_stmp3700_ocotp_un1,
        &soc_stmp3700_ocotp_un2,
        &soc_stmp3700_ocotp_version,
        &soc_stmp3700_pinctrl_ctrl,
        &soc_stmp3700_pinctrl_din0,
        &soc_stmp3700_pinctrl_din1,
        &soc_stmp3700_pinctrl_din2,
        &soc_stmp3700_pinctrl_doe0,
        &soc_stmp3700_pinctrl_doe1,
        &soc_stmp3700_pinctrl_doe2,
        &soc_stmp3700_pinctrl_dout0,
        &soc_stmp3700_pinctrl_dout1,
        &soc_stmp3700_pinctrl_dout2,
        &soc_stmp3700_pinctrl_drive0,
        &soc_stmp3700_pinctrl_drive1,
        &soc_stmp3700_pinctrl_drive10,
        &soc_stmp3700_pinctrl_drive11,
        &soc_stmp3700_pinctrl_drive12,
        &soc_stmp3700_pinctrl_drive13,
        &soc_stmp3700_pinctrl_drive14,
        &soc_stmp3700_pinctrl_drive2,
        &soc_stmp3700_pinctrl_drive3,
        &soc_stmp3700_pinctrl_drive4,
        &soc_stmp3700_pinctrl_drive5,
        &soc_stmp3700_pinctrl_drive6,
        &soc_stmp3700_pinctrl_drive7,
        &soc_stmp3700_pinctrl_drive8,
        &soc_stmp3700_pinctrl_drive9,
        &soc_stmp3700_pinctrl_irqen0,
        &soc_stmp3700_pinctrl_irqen1,
        &soc_stmp3700_pinctrl_irqen2,
        &soc_stmp3700_pinctrl_irqlevel0,
        &soc_stmp3700_pinctrl_irqlevel1,
        &soc_stmp3700_pinctrl_irqlevel2,
        &soc_stmp3700_pinctrl_irqpol0,
        &soc_stmp3700_pinctrl_irqpol1,
        &soc_stmp3700_pinctrl_irqpol2,
        &soc_stmp3700_pinctrl_irqstat0,
        &soc_stmp3700_pinctrl_irqstat1,
        &soc_stmp3700_pinctrl_irqstat2,
        &soc_stmp3700_pinctrl_muxsel0,
        &soc_stmp3700_pinctrl_muxsel1,
        &soc_stmp3700_pinctrl_muxsel2,
        &soc_stmp3700_pinctrl_muxsel3,
        &soc_stmp3700_pinctrl_muxsel4,
        &soc_stmp3700_pinctrl_muxsel5,
        &soc_stmp3700_pinctrl_muxsel6,
        &soc_stmp3700_pinctrl_muxsel7,
        &soc_stmp3700_pinctrl_pin2irq0,
        &soc_stmp3700_pinctrl_pin2irq1,
        &soc_stmp3700_pinctrl_pin2irq2,
        &soc_stmp3700_pinctrl_pull0,
        &soc_stmp3700_pinctrl_pull1,
        &soc_stmp3700_pinctrl_pull2,
        &soc_stmp3700_pinctrl_pull3,
        &soc_stmp3700_power_5vctrl,
        &soc_stmp3700_power_battmonitor,
        &soc_stmp3700_power_charge,
        &soc_stmp3700_power_ctrl,
        &soc_stmp3700_power_dcfuncv,
        &soc_stmp3700_power_dclimits,
        &soc_stmp3700_power_debug,
        &soc_stmp3700_power_loopctrl,
        &soc_stmp3700_power_minpwr,
        &soc_stmp3700_power_misc,
        &soc_stmp3700_power_reset,
        &soc_stmp3700_power_special,
        &soc_stmp3700_power_speed,
        &soc_stmp3700_power_sts,
        &soc_stmp3700_power_vddactrl,
        &soc_stmp3700_power_vdddctrl,
        &soc_stmp3700_power_vddioctrl,
        &soc_stmp3700_power_version,
        &soc_stmp3700_pwm_active0,
        &soc_stmp3700_pwm_active1,
        &soc_stmp3700_pwm_active2,
        &soc_stmp3700_pwm_active3,
        &soc_stmp3700_pwm_active4,
        &soc_stmp3700_pwm_ctrl,
        &soc_stmp3700_pwm_period0,
        &soc_stmp3700_pwm_period1,
        &soc_stmp3700_pwm_period2,
        &soc_stmp3700_pwm_period3,
        &soc_stmp3700_pwm_period4,
        &soc_stmp3700_pwm_version,
        &soc_stmp3700_rtc_alarm,
        &soc_stmp3700_rtc_ctrl,
        &soc_stmp3700_rtc_debug,
        &soc_stmp3700_rtc_milliseconds,
        &soc_stmp3700_rtc_persistent0,
        &soc_stmp3700_rtc_persistent1,
        &soc_stmp3700_rtc_persistent2,
        &soc_stmp3700_rtc_persistent3,
        &soc_stmp3700_rtc_persistent4,
        &soc_stmp3700_rtc_persistent5,
        &soc_stmp3700_rtc_seconds,
        &soc_stmp3700_rtc_stat,
        &soc_stmp3700_rtc_version,
        &soc_stmp3700_rtc_watchdog,
        &soc_stmp3700_saif1_ctrl,
        &soc_stmp3700_saif1_data,
        &soc_stmp3700_saif1_stat,
        &soc_stmp3700_saif1_version,
        &soc_stmp3700_saif2_ctrl,
        &soc_stmp3700_saif2_data,
        &soc_stmp3700_saif2_stat,
        &soc_stmp3700_saif2_version,
        &soc_stmp3700_spdif_ctrl,
        &soc_stmp3700_spdif_data,
        &soc_stmp3700_spdif_debug,
        &soc_stmp3700_spdif_framectrl,
        &soc_stmp3700_spdif_srr,
        &soc_stmp3700_spdif_stat,
        &soc_stmp3700_spdif_version,
        &soc_stmp3700_ssp1_cmd0,
        &soc_stmp3700_ssp1_cmd1,
        &soc_stmp3700_ssp1_compmask,
        &soc_stmp3700_ssp1_compref,
        &soc_stmp3700_ssp1_ctrl0,
        &soc_stmp3700_ssp1_ctrl1,
        &soc_stmp3700_ssp1_data,
        &soc_stmp3700_ssp1_debug,
        &soc_stmp3700_ssp1_sdresp0,
        &soc_stmp3700_ssp1_sdresp1,
        &soc_stmp3700_ssp1_sdresp2,
        &soc_stmp3700_ssp1_sdresp3,
        &soc_stmp3700_ssp1_status,
        &soc_stmp3700_ssp1_timing,
        &soc_stmp3700_ssp1_version,
        &soc_stmp3700_ssp2_cmd0,
        &soc_stmp3700_ssp2_cmd1,
        &soc_stmp3700_ssp2_compmask,
        &soc_stmp3700_ssp2_compref,
        &soc_stmp3700_ssp2_ctrl0,
        &soc_stmp3700_ssp2_ctrl1,
        &soc_stmp3700_ssp2_data,
        &soc_stmp3700_ssp2_debug,
        &soc_stmp3700_ssp2_sdresp0,
        &soc_stmp3700_ssp2_sdresp1,
        &soc_stmp3700_ssp2_sdresp2,
        &soc_stmp3700_ssp2_sdresp3,
        &soc_stmp3700_ssp2_status,
        &soc_stmp3700_ssp2_timing,
        &soc_stmp3700_ssp2_version,
        &soc_stmp3700_timrot_rotcount,
        &soc_stmp3700_timrot_rotctrl,
        &soc_stmp3700_timrot_timcount0,
        &soc_stmp3700_timrot_timcount1,
        &soc_stmp3700_timrot_timcount2,
        &soc_stmp3700_timrot_timcount3,
        &soc_stmp3700_timrot_timctrl0,
        &soc_stmp3700_timrot_timctrl1,
        &soc_stmp3700_timrot_timctrl2,
        &soc_stmp3700_timrot_timctrl3,
        &soc_stmp3700_timrot_version,
        &soc_stmp3700_uartapp1_ctrl0,
        &soc_stmp3700_uartapp1_ctrl1,
        &soc_stmp3700_uartapp1_ctrl2,
        &soc_stmp3700_uartapp1_data,
        &soc_stmp3700_uartapp1_debug,
        &soc_stmp3700_uartapp1_intr,
        &soc_stmp3700_uartapp1_linectrl,
        &soc_stmp3700_uartapp1_linectrl2,
        &soc_stmp3700_uartapp1_stat,
        &soc_stmp3700_uartapp1_version,
        &soc_stmp3700_uartapp2_ctrl0,
        &soc_stmp3700_uartapp2_ctrl1,
        &soc_stmp3700_uartapp2_ctrl2,
        &soc_stmp3700_uartapp2_data,
        &soc_stmp3700_uartapp2_debug,
        &soc_stmp3700_uartapp2_intr,
        &soc_stmp3700_uartapp2_linectrl,
        &soc_stmp3700_uartapp2_linectrl2,
        &soc_stmp3700_uartapp2_stat,
        &soc_stmp3700_uartapp2_version,
        &soc_stmp3700_usbctrl_asynclistaddr,
        &soc_stmp3700_usbctrl_burstsize,
        &soc_stmp3700_usbctrl_caplength,
        &soc_stmp3700_usbctrl_configflag,
        &soc_stmp3700_usbctrl_ctrldssegment,
        &soc_stmp3700_usbctrl_dccparams,
        &soc_stmp3700_usbctrl_dciversion,
        &soc_stmp3700_usbctrl_device,
        &soc_stmp3700_usbctrl_endptcomplete,
        &soc_stmp3700_usbctrl_endptctrl0,
        &soc_stmp3700_usbctrl_endptctrl1,
        &soc_stmp3700_usbctrl_endptctrl2,
        &soc_stmp3700_usbctrl_endptctrl3,
        &soc_stmp3700_usbctrl_endptctrl4,
        &soc_stmp3700_usbctrl_endptflush,
        &soc_stmp3700_usbctrl_endptprime,
        &soc_stmp3700_usbctrl_endptsetupstat,
        &soc_stmp3700_usbctrl_endptstatus,
        &soc_stmp3700_usbctrl_epnak,
        &soc_stmp3700_usbctrl_epnaken,
        &soc_stmp3700_usbctrl_frindex,
        &soc_stmp3700_usbctrl_general,
        &soc_stmp3700_usbctrl_hccparams,
        &soc_stmp3700_usbctrl_hcsparams,
        &soc_stmp3700_usbctrl_host,
        &soc_stmp3700_usbctrl_id,
        &soc_stmp3700_usbctrl_otgsc,
        &soc_stmp3700_usbctrl_periodiclistbase,
        &soc_stmp3700_usbctrl_portsc1,
        &soc_stmp3700_usbctrl_rxbuf,
        &soc_stmp3700_usbctrl_ttctrl,
        &soc_stmp3700_usbctrl_ttrxbuf,
        &soc_stmp3700_usbctrl_tttxbuf,
        &soc_stmp3700_usbctrl_txbuf,
        &soc_stmp3700_usbctrl_txfilltuning,
        &soc_stmp3700_usbctrl_txttfilltuning,
        &soc_stmp3700_usbctrl_ulpi,
        &soc_stmp3700_usbctrl_usbcmd,
        &soc_stmp3700_usbctrl_usbintr,
        &soc_stmp3700_usbctrl_usbmode,
        &soc_stmp3700_usbctrl_usbsts,
        &soc_stmp3700_usbctrl_vframe,
        &soc_stmp3700_usbphy_ctrl,
        &soc_stmp3700_usbphy_debug,
        &soc_stmp3700_usbphy_debug0_status,
        &soc_stmp3700_usbphy_debug1,
        &soc_stmp3700_usbphy_pwd,
        &soc_stmp3700_usbphy_rx,
        &soc_stmp3700_usbphy_status,
        &soc_stmp3700_usbphy_tx,
        &soc_stmp3700_usbphy_version,
    }
};

static struct hwemul_soc_list_t hwemul_soc_list =
{
    2,
    {&soc_imx233, &soc_stmp3700}
};

struct hwemul_soc_list_t *hwemul_get_soc_list(void)
{
    return &hwemul_soc_list;
}

