// Seed: 1425774947
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4,
    output supply0 id_5
);
  always @(id_1 & id_1 <= id_1 or negedge 1'b0 == ~id_1) begin : LABEL_0
    id_4 = 1;
  end
  supply1 id_7 = 1;
  assign id_0 = 1;
  wire id_8;
endmodule
module module_1 (
    output wor   id_0,
    input  wire  id_1,
    output uwire id_2
);
  always @(posedge id_1) begin : LABEL_0
    id_2 = id_1;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
