`ifndef RISCV_DEFS_VH
`define RISCV_DEFS_VH

// ---- Opcodes (inst[6:0]) ----
`define OP_LUI     7'b0110111
`define OP_AUIPC   7'b0010111
`define OP_JAL     7'b1101111
`define OP_JALR    7'b1100111
`define OP_BRANCH  7'b1100011
`define OP_LOAD    7'b0000011
`define OP_STORE   7'b0100011
`define OP_IMM     7'b0010011  // ALU immediate (ADDI, etc.)
`define OP_REG     7'b0110011  // ALU register-register

// ---- ALU operations ----
`define ALU_ADD  4'd0
`define ALU_SUB  4'd1
`define ALU_SLL  4'd2
`define ALU_SLT  4'd3
`define ALU_SLTU 4'd4
`define ALU_XOR  4'd5
`define ALU_SRL  4'd6
`define ALU_SRA  4'd7
`define ALU_OR   4'd8
`define ALU_AND  4'd9
`define ALU_BSEL 4'd10 // pass operand B (for LUI)

// ---- ALU source selects ----
`define ASRC_RS1  1'b0
`define ASRC_PC   1'b1
`define BSRC_RS2  1'b0
`define BSRC_IMM  1'b1

// ---- Writeback source ----
`define WB_ALU  2'd0
`define WB_MEM  2'd1
`define WB_PC4  2'd2  // return address for JAL/JALR

`endif
