#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562f1b360d90 .scope module, "adder_test" "adder_test" 2 4;
 .timescale -12 -12;
v0x562f1b384ab0_0 .var "data0", 7 0;
v0x562f1b384b90_0 .var "data1", 7 0;
v0x562f1b384c30_0 .net "final_carry_out", 0 0, v0x562f1b37f840_0;  1 drivers
v0x562f1b384cd0_0 .net "final_sum", 7 0, L_0x562f1b3866b0;  1 drivers
v0x562f1b384d70_0 .var "mode", 0 0;
v0x562f1b384e60_0 .net "overflow", 0 0, L_0x562f1b385b00;  1 drivers
S_0x562f1b363270 .scope module, "uut" "adder" 2 11, 3 4 0, S_0x562f1b360d90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "final_sum";
    .port_info 1 /OUTPUT 1 "final_carry_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /INPUT 8 "data0";
    .port_info 4 /INPUT 8 "data1";
    .port_info 5 /INPUT 1 "mode";
L_0x562f1b385b00 .functor XOR 1, v0x562f1b37f840_0, L_0x562f1b386db0, C4<0>, C4<0>;
v0x562f1b3842e0_0 .net *"_ivl_61", 0 0, L_0x562f1b386db0;  1 drivers
v0x562f1b3843e0_0 .net "c", 6 0, L_0x562f1b386200;  1 drivers
v0x562f1b3844c0_0 .var "carry_in", 0 0;
v0x562f1b384560_0 .net "data0", 7 0, v0x562f1b384ab0_0;  1 drivers
v0x562f1b384600_0 .net "data1", 7 0, v0x562f1b384b90_0;  1 drivers
v0x562f1b384730_0 .net "final_carry_out", 0 0, v0x562f1b37f840_0;  alias, 1 drivers
v0x562f1b3847d0_0 .net "final_sum", 7 0, L_0x562f1b3866b0;  alias, 1 drivers
v0x562f1b384890_0 .net "mode", 0 0, v0x562f1b384d70_0;  1 drivers
v0x562f1b384930_0 .net "overflow", 0 0, L_0x562f1b385b00;  alias, 1 drivers
E_0x562f1b34eac0 .event edge, v0x562f1b37f200_0;
L_0x562f1b384f00 .part v0x562f1b384ab0_0, 1, 1;
L_0x562f1b384ff0 .part v0x562f1b384b90_0, 1, 1;
L_0x562f1b3850e0 .part L_0x562f1b386200, 0, 1;
L_0x562f1b385180 .part v0x562f1b384ab0_0, 2, 1;
L_0x562f1b385280 .part v0x562f1b384b90_0, 2, 1;
L_0x562f1b385350 .part L_0x562f1b386200, 1, 1;
L_0x562f1b3854b0 .part v0x562f1b384ab0_0, 3, 1;
L_0x562f1b385550 .part v0x562f1b384b90_0, 3, 1;
L_0x562f1b3856d0 .part L_0x562f1b386200, 2, 1;
L_0x562f1b3857a0 .part v0x562f1b384ab0_0, 4, 1;
L_0x562f1b3858d0 .part v0x562f1b384b90_0, 4, 1;
L_0x562f1b3859a0 .part L_0x562f1b386200, 3, 1;
L_0x562f1b385b70 .part v0x562f1b384ab0_0, 5, 1;
L_0x562f1b385c40 .part v0x562f1b384b90_0, 5, 1;
L_0x562f1b385d90 .part L_0x562f1b386200, 4, 1;
L_0x562f1b385e60 .part v0x562f1b384ab0_0, 6, 1;
L_0x562f1b385fc0 .part v0x562f1b384b90_0, 6, 1;
L_0x562f1b386090 .part L_0x562f1b386200, 5, 1;
LS_0x562f1b386200_0_0 .concat8 [ 1 1 1 1], v0x562f1b37efe0_0, v0x562f1b3803a0_0, v0x562f1b380f90_0, v0x562f1b381b80_0;
LS_0x562f1b386200_0_4 .concat8 [ 1 1 1 0], v0x562f1b3826d0_0, v0x562f1b383270_0, v0x562f1b383e10_0;
L_0x562f1b386200 .concat8 [ 4 3 0 0], LS_0x562f1b386200_0_0, LS_0x562f1b386200_0_4;
L_0x562f1b3863f0 .part v0x562f1b384ab0_0, 0, 1;
L_0x562f1b386160 .part v0x562f1b384b90_0, 0, 1;
LS_0x562f1b3866b0_0_0 .concat8 [ 1 1 1 1], v0x562f1b37f310_0, v0x562f1b380700_0, v0x562f1b3812a0_0, v0x562f1b381e90_0;
LS_0x562f1b3866b0_0_4 .concat8 [ 1 1 1 1], v0x562f1b3829e0_0, v0x562f1b383580_0, v0x562f1b384120_0, v0x562f1b37fb50_0;
L_0x562f1b3866b0 .concat8 [ 4 4 0 0], LS_0x562f1b3866b0_0_0, LS_0x562f1b3866b0_0_4;
L_0x562f1b386960 .part v0x562f1b384ab0_0, 7, 1;
L_0x562f1b386a30 .part v0x562f1b384b90_0, 7, 1;
L_0x562f1b386bd0 .part L_0x562f1b386200, 6, 1;
L_0x562f1b386db0 .part L_0x562f1b386200, 6, 1;
S_0x562f1b363400 .scope module, "add1" "full_adder" 3 25, 4 3 0, S_0x562f1b363270;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b3635e0_0 .net "carry_in", 0 0, v0x562f1b3844c0_0;  1 drivers
v0x562f1b37efe0_0 .var "carry_out", 0 0;
v0x562f1b37f0a0_0 .net "i0", 0 0, L_0x562f1b3863f0;  1 drivers
v0x562f1b37f140_0 .net "i1", 0 0, L_0x562f1b386160;  1 drivers
v0x562f1b37f200_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b37f310_0 .var "sum", 0 0;
E_0x562f1b361d60 .event edge, v0x562f1b37f200_0, v0x562f1b37f0a0_0, v0x562f1b37f140_0, v0x562f1b3635e0_0;
S_0x562f1b37f490 .scope module, "add8" "full_adder" 3 39, 4 3 0, S_0x562f1b363270;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b37f760_0 .net "carry_in", 0 0, L_0x562f1b386bd0;  1 drivers
v0x562f1b37f840_0 .var "carry_out", 0 0;
v0x562f1b37f900_0 .net "i0", 0 0, L_0x562f1b386960;  1 drivers
v0x562f1b37f9a0_0 .net "i1", 0 0, L_0x562f1b386a30;  1 drivers
v0x562f1b37fa60_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b37fb50_0 .var "sum", 0 0;
E_0x562f1b362dc0 .event edge, v0x562f1b37f200_0, v0x562f1b37f900_0, v0x562f1b37f9a0_0, v0x562f1b37f760_0;
S_0x562f1b37fcf0 .scope generate, "genblk1[1]" "genblk1[1]" 3 34, 3 34 0, S_0x562f1b363270;
 .timescale -12 -12;
P_0x562f1b37fef0 .param/l "i" 0 3 34, +C4<01>;
S_0x562f1b37ffb0 .scope module, "add" "full_adder" 3 35, 4 3 0, S_0x562f1b37fcf0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b3802c0_0 .net "carry_in", 0 0, L_0x562f1b3850e0;  1 drivers
v0x562f1b3803a0_0 .var "carry_out", 0 0;
v0x562f1b380460_0 .net "i0", 0 0, L_0x562f1b384f00;  1 drivers
v0x562f1b380500_0 .net "i1", 0 0, L_0x562f1b384ff0;  1 drivers
v0x562f1b3805c0_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b380700_0 .var "sum", 0 0;
E_0x562f1b380230 .event edge, v0x562f1b37f200_0, v0x562f1b380460_0, v0x562f1b380500_0, v0x562f1b3802c0_0;
S_0x562f1b3808c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 34, 3 34 0, S_0x562f1b363270;
 .timescale -12 -12;
P_0x562f1b380ac0 .param/l "i" 0 3 34, +C4<010>;
S_0x562f1b380ba0 .scope module, "add" "full_adder" 3 35, 4 3 0, S_0x562f1b3808c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b380eb0_0 .net "carry_in", 0 0, L_0x562f1b385350;  1 drivers
v0x562f1b380f90_0 .var "carry_out", 0 0;
v0x562f1b381050_0 .net "i0", 0 0, L_0x562f1b385180;  1 drivers
v0x562f1b3810f0_0 .net "i1", 0 0, L_0x562f1b385280;  1 drivers
v0x562f1b3811b0_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b3812a0_0 .var "sum", 0 0;
E_0x562f1b380e20 .event edge, v0x562f1b37f200_0, v0x562f1b381050_0, v0x562f1b3810f0_0, v0x562f1b380eb0_0;
S_0x562f1b381460 .scope generate, "genblk1[3]" "genblk1[3]" 3 34, 3 34 0, S_0x562f1b363270;
 .timescale -12 -12;
P_0x562f1b3816b0 .param/l "i" 0 3 34, +C4<011>;
S_0x562f1b381790 .scope module, "add" "full_adder" 3 35, 4 3 0, S_0x562f1b381460;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b381aa0_0 .net "carry_in", 0 0, L_0x562f1b3856d0;  1 drivers
v0x562f1b381b80_0 .var "carry_out", 0 0;
v0x562f1b381c40_0 .net "i0", 0 0, L_0x562f1b3854b0;  1 drivers
v0x562f1b381ce0_0 .net "i1", 0 0, L_0x562f1b385550;  1 drivers
v0x562f1b381da0_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b381e90_0 .var "sum", 0 0;
E_0x562f1b381a10 .event edge, v0x562f1b37f200_0, v0x562f1b381c40_0, v0x562f1b381ce0_0, v0x562f1b381aa0_0;
S_0x562f1b382050 .scope generate, "genblk1[4]" "genblk1[4]" 3 34, 3 34 0, S_0x562f1b363270;
 .timescale -12 -12;
P_0x562f1b382200 .param/l "i" 0 3 34, +C4<0100>;
S_0x562f1b3822e0 .scope module, "add" "full_adder" 3 35, 4 3 0, S_0x562f1b382050;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b3825f0_0 .net "carry_in", 0 0, L_0x562f1b3859a0;  1 drivers
v0x562f1b3826d0_0 .var "carry_out", 0 0;
v0x562f1b382790_0 .net "i0", 0 0, L_0x562f1b3857a0;  1 drivers
v0x562f1b382830_0 .net "i1", 0 0, L_0x562f1b3858d0;  1 drivers
v0x562f1b3828f0_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b3829e0_0 .var "sum", 0 0;
E_0x562f1b382560 .event edge, v0x562f1b37f200_0, v0x562f1b382790_0, v0x562f1b382830_0, v0x562f1b3825f0_0;
S_0x562f1b382ba0 .scope generate, "genblk1[5]" "genblk1[5]" 3 34, 3 34 0, S_0x562f1b363270;
 .timescale -12 -12;
P_0x562f1b382da0 .param/l "i" 0 3 34, +C4<0101>;
S_0x562f1b382e80 .scope module, "add" "full_adder" 3 35, 4 3 0, S_0x562f1b382ba0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b383190_0 .net "carry_in", 0 0, L_0x562f1b385d90;  1 drivers
v0x562f1b383270_0 .var "carry_out", 0 0;
v0x562f1b383330_0 .net "i0", 0 0, L_0x562f1b385b70;  1 drivers
v0x562f1b3833d0_0 .net "i1", 0 0, L_0x562f1b385c40;  1 drivers
v0x562f1b383490_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b383580_0 .var "sum", 0 0;
E_0x562f1b383100 .event edge, v0x562f1b37f200_0, v0x562f1b383330_0, v0x562f1b3833d0_0, v0x562f1b383190_0;
S_0x562f1b383740 .scope generate, "genblk1[6]" "genblk1[6]" 3 34, 3 34 0, S_0x562f1b363270;
 .timescale -12 -12;
P_0x562f1b383940 .param/l "i" 0 3 34, +C4<0110>;
S_0x562f1b383a20 .scope module, "add" "full_adder" 3 35, 4 3 0, S_0x562f1b383740;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "i0";
    .port_info 3 /INPUT 1 "i1";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /INPUT 1 "mode";
v0x562f1b383d30_0 .net "carry_in", 0 0, L_0x562f1b386090;  1 drivers
v0x562f1b383e10_0 .var "carry_out", 0 0;
v0x562f1b383ed0_0 .net "i0", 0 0, L_0x562f1b385e60;  1 drivers
v0x562f1b383f70_0 .net "i1", 0 0, L_0x562f1b385fc0;  1 drivers
v0x562f1b384030_0 .net "mode", 0 0, v0x562f1b384d70_0;  alias, 1 drivers
v0x562f1b384120_0 .var "sum", 0 0;
E_0x562f1b383ca0 .event edge, v0x562f1b37f200_0, v0x562f1b383ed0_0, v0x562f1b383f70_0, v0x562f1b383d30_0;
    .scope S_0x562f1b37ffb0;
T_0 ;
    %wait E_0x562f1b380230;
    %load/vec4 v0x562f1b3805c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x562f1b380460_0;
    %load/vec4 v0x562f1b380500_0;
    %xor;
    %load/vec4 v0x562f1b3802c0_0;
    %xor;
    %assign/vec4 v0x562f1b380700_0, 0;
    %load/vec4 v0x562f1b380460_0;
    %load/vec4 v0x562f1b380500_0;
    %and;
    %load/vec4 v0x562f1b380500_0;
    %load/vec4 v0x562f1b3802c0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b380460_0;
    %load/vec4 v0x562f1b3802c0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b3803a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562f1b380460_0;
    %load/vec4 v0x562f1b380500_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b3802c0_0;
    %xor;
    %assign/vec4 v0x562f1b380700_0, 0;
    %load/vec4 v0x562f1b380460_0;
    %load/vec4 v0x562f1b380500_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b380500_0;
    %inv;
    %load/vec4 v0x562f1b3802c0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b380460_0;
    %load/vec4 v0x562f1b3802c0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b3803a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562f1b380ba0;
T_1 ;
    %wait E_0x562f1b380e20;
    %load/vec4 v0x562f1b3811b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x562f1b381050_0;
    %load/vec4 v0x562f1b3810f0_0;
    %xor;
    %load/vec4 v0x562f1b380eb0_0;
    %xor;
    %assign/vec4 v0x562f1b3812a0_0, 0;
    %load/vec4 v0x562f1b381050_0;
    %load/vec4 v0x562f1b3810f0_0;
    %and;
    %load/vec4 v0x562f1b3810f0_0;
    %load/vec4 v0x562f1b380eb0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b381050_0;
    %load/vec4 v0x562f1b380eb0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b380f90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562f1b381050_0;
    %load/vec4 v0x562f1b3810f0_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b380eb0_0;
    %xor;
    %assign/vec4 v0x562f1b3812a0_0, 0;
    %load/vec4 v0x562f1b381050_0;
    %load/vec4 v0x562f1b3810f0_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b3810f0_0;
    %inv;
    %load/vec4 v0x562f1b380eb0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b381050_0;
    %load/vec4 v0x562f1b380eb0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b380f90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562f1b381790;
T_2 ;
    %wait E_0x562f1b381a10;
    %load/vec4 v0x562f1b381da0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x562f1b381c40_0;
    %load/vec4 v0x562f1b381ce0_0;
    %xor;
    %load/vec4 v0x562f1b381aa0_0;
    %xor;
    %assign/vec4 v0x562f1b381e90_0, 0;
    %load/vec4 v0x562f1b381c40_0;
    %load/vec4 v0x562f1b381ce0_0;
    %and;
    %load/vec4 v0x562f1b381ce0_0;
    %load/vec4 v0x562f1b381aa0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b381c40_0;
    %load/vec4 v0x562f1b381aa0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b381b80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562f1b381c40_0;
    %load/vec4 v0x562f1b381ce0_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b381aa0_0;
    %xor;
    %assign/vec4 v0x562f1b381e90_0, 0;
    %load/vec4 v0x562f1b381c40_0;
    %load/vec4 v0x562f1b381ce0_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b381ce0_0;
    %inv;
    %load/vec4 v0x562f1b381aa0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b381c40_0;
    %load/vec4 v0x562f1b381aa0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b381b80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562f1b3822e0;
T_3 ;
    %wait E_0x562f1b382560;
    %load/vec4 v0x562f1b3828f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x562f1b382790_0;
    %load/vec4 v0x562f1b382830_0;
    %xor;
    %load/vec4 v0x562f1b3825f0_0;
    %xor;
    %assign/vec4 v0x562f1b3829e0_0, 0;
    %load/vec4 v0x562f1b382790_0;
    %load/vec4 v0x562f1b382830_0;
    %and;
    %load/vec4 v0x562f1b382830_0;
    %load/vec4 v0x562f1b3825f0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b382790_0;
    %load/vec4 v0x562f1b3825f0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b3826d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562f1b382790_0;
    %load/vec4 v0x562f1b382830_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b3825f0_0;
    %xor;
    %assign/vec4 v0x562f1b3829e0_0, 0;
    %load/vec4 v0x562f1b382790_0;
    %load/vec4 v0x562f1b382830_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b382830_0;
    %inv;
    %load/vec4 v0x562f1b3825f0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b382790_0;
    %load/vec4 v0x562f1b3825f0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b3826d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562f1b382e80;
T_4 ;
    %wait E_0x562f1b383100;
    %load/vec4 v0x562f1b383490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x562f1b383330_0;
    %load/vec4 v0x562f1b3833d0_0;
    %xor;
    %load/vec4 v0x562f1b383190_0;
    %xor;
    %assign/vec4 v0x562f1b383580_0, 0;
    %load/vec4 v0x562f1b383330_0;
    %load/vec4 v0x562f1b3833d0_0;
    %and;
    %load/vec4 v0x562f1b3833d0_0;
    %load/vec4 v0x562f1b383190_0;
    %and;
    %or;
    %load/vec4 v0x562f1b383330_0;
    %load/vec4 v0x562f1b383190_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b383270_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562f1b383330_0;
    %load/vec4 v0x562f1b3833d0_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b383190_0;
    %xor;
    %assign/vec4 v0x562f1b383580_0, 0;
    %load/vec4 v0x562f1b383330_0;
    %load/vec4 v0x562f1b3833d0_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b3833d0_0;
    %inv;
    %load/vec4 v0x562f1b383190_0;
    %and;
    %or;
    %load/vec4 v0x562f1b383330_0;
    %load/vec4 v0x562f1b383190_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b383270_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562f1b383a20;
T_5 ;
    %wait E_0x562f1b383ca0;
    %load/vec4 v0x562f1b384030_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x562f1b383ed0_0;
    %load/vec4 v0x562f1b383f70_0;
    %xor;
    %load/vec4 v0x562f1b383d30_0;
    %xor;
    %assign/vec4 v0x562f1b384120_0, 0;
    %load/vec4 v0x562f1b383ed0_0;
    %load/vec4 v0x562f1b383f70_0;
    %and;
    %load/vec4 v0x562f1b383f70_0;
    %load/vec4 v0x562f1b383d30_0;
    %and;
    %or;
    %load/vec4 v0x562f1b383ed0_0;
    %load/vec4 v0x562f1b383d30_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b383e10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562f1b383ed0_0;
    %load/vec4 v0x562f1b383f70_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b383d30_0;
    %xor;
    %assign/vec4 v0x562f1b384120_0, 0;
    %load/vec4 v0x562f1b383ed0_0;
    %load/vec4 v0x562f1b383f70_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b383f70_0;
    %inv;
    %load/vec4 v0x562f1b383d30_0;
    %and;
    %or;
    %load/vec4 v0x562f1b383ed0_0;
    %load/vec4 v0x562f1b383d30_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b383e10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x562f1b363400;
T_6 ;
    %wait E_0x562f1b361d60;
    %load/vec4 v0x562f1b37f200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x562f1b37f0a0_0;
    %load/vec4 v0x562f1b37f140_0;
    %xor;
    %load/vec4 v0x562f1b3635e0_0;
    %xor;
    %assign/vec4 v0x562f1b37f310_0, 0;
    %load/vec4 v0x562f1b37f0a0_0;
    %load/vec4 v0x562f1b37f140_0;
    %and;
    %load/vec4 v0x562f1b37f140_0;
    %load/vec4 v0x562f1b3635e0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b37f0a0_0;
    %load/vec4 v0x562f1b3635e0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b37efe0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x562f1b37f0a0_0;
    %load/vec4 v0x562f1b37f140_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b3635e0_0;
    %xor;
    %assign/vec4 v0x562f1b37f310_0, 0;
    %load/vec4 v0x562f1b37f0a0_0;
    %load/vec4 v0x562f1b37f140_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b37f140_0;
    %inv;
    %load/vec4 v0x562f1b3635e0_0;
    %and;
    %or;
    %load/vec4 v0x562f1b37f0a0_0;
    %load/vec4 v0x562f1b3635e0_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b37efe0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562f1b37f490;
T_7 ;
    %wait E_0x562f1b362dc0;
    %load/vec4 v0x562f1b37fa60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x562f1b37f900_0;
    %load/vec4 v0x562f1b37f9a0_0;
    %xor;
    %load/vec4 v0x562f1b37f760_0;
    %xor;
    %assign/vec4 v0x562f1b37fb50_0, 0;
    %load/vec4 v0x562f1b37f900_0;
    %load/vec4 v0x562f1b37f9a0_0;
    %and;
    %load/vec4 v0x562f1b37f9a0_0;
    %load/vec4 v0x562f1b37f760_0;
    %and;
    %or;
    %load/vec4 v0x562f1b37f900_0;
    %load/vec4 v0x562f1b37f760_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b37f840_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562f1b37f900_0;
    %load/vec4 v0x562f1b37f9a0_0;
    %inv;
    %xor;
    %load/vec4 v0x562f1b37f760_0;
    %xor;
    %assign/vec4 v0x562f1b37fb50_0, 0;
    %load/vec4 v0x562f1b37f900_0;
    %load/vec4 v0x562f1b37f9a0_0;
    %inv;
    %and;
    %load/vec4 v0x562f1b37f9a0_0;
    %inv;
    %load/vec4 v0x562f1b37f760_0;
    %and;
    %or;
    %load/vec4 v0x562f1b37f900_0;
    %load/vec4 v0x562f1b37f760_0;
    %and;
    %or;
    %assign/vec4 v0x562f1b37f840_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562f1b363270;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f1b3844c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x562f1b363270;
T_9 ;
    %wait E_0x562f1b34eac0;
    %load/vec4 v0x562f1b384890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f1b3844c0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f1b3844c0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x562f1b360d90;
T_10 ;
    %vpi_call 2 21 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562f1b360d90 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562f1b384ab0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562f1b384b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f1b384d70_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x562f1b360d90;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x562f1b384ab0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x562f1b384ab0_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x562f1b360d90;
T_12 ;
    %delay 10, 0;
    %load/vec4 v0x562f1b384b90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x562f1b384b90_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_0x562f1b360d90;
T_13 ;
    %delay 35, 0;
    %load/vec4 v0x562f1b384d70_0;
    %addi 1, 0, 1;
    %store/vec4 v0x562f1b384d70_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x562f1b360d90;
T_14 ;
    %vpi_call 2 41 "$monitor", $time, " mode=%b  data0=%b, data1=%b | final_sum=%b, final_carry_out=%b, overflow=%b", v0x562f1b384d70_0, v0x562f1b384ab0_0, v0x562f1b384b90_0, v0x562f1b384cd0_0, v0x562f1b384c30_0, v0x562f1b384e60_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x562f1b360d90;
T_15 ;
    %delay 75, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder_test.v";
    "./adder.v";
    "./full_adder.v";
