

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Tue Mar 12 15:26:01 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 2.15ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:49]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %2, label %0" [correlator.cpp:55]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge77" [correlator.cpp:57]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:59]
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (1.08ns)   --->   "%cond_i = icmp eq i4 %phaseClass_V_read, -8" [correlator.cpp:86->correlator.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "br i1 %cond_i, label %.preheader.0.i, label %correlator.exit" [correlator.cpp:86->correlator.cpp:67]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:78]

 <State 2> : 7.64ns
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i32, i1 } %empty, 0"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %p_Val2_s to i16" [correlator.cpp:65]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @newVal_V, align 2" [correlator.cpp:65]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_14 = load i16* @cor_phaseClass0_V_14, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_13 = load i16* @cor_phaseClass0_V_13, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_13, i16* @cor_phaseClass0_V_14, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_12 = load i16* @cor_phaseClass0_V_12, align 8" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_12, i16* @cor_phaseClass0_V_13, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_11 = load i16* @cor_phaseClass0_V_11, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_11, i16* @cor_phaseClass0_V_12, align 8" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_10 = load i16* @cor_phaseClass0_V_10, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_10, i16* @cor_phaseClass0_V_11, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_9_s = load i16* @cor_phaseClass0_V_9, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_9_s, i16* @cor_phaseClass0_V_10, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_8_s = load i16* @cor_phaseClass0_V_8, align 16" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_8_s, i16* @cor_phaseClass0_V_9, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_7_s = load i16* @cor_phaseClass0_V_7, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_7_s, i16* @cor_phaseClass0_V_8, align 16" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_6_s = load i16* @cor_phaseClass0_V_6, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_6_s, i16* @cor_phaseClass0_V_7, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_5_s = load i16* @cor_phaseClass0_V_5, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_5_s, i16* @cor_phaseClass0_V_6, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_4_s = load i16* @cor_phaseClass0_V_4, align 8" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_4_s, i16* @cor_phaseClass0_V_5, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_3_s = load i16* @cor_phaseClass0_V_3, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_3_s, i16* @cor_phaseClass0_V_4, align 8" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_2_s = load i16* @cor_phaseClass0_V_2, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_2_s, i16* @cor_phaseClass0_V_3, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_1_s = load i16* @cor_phaseClass0_V_1, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_1_s, i16* @cor_phaseClass0_V_2, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_0_s = load i16* @cor_phaseClass0_V_0, align 16" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_0_s, i16* @cor_phaseClass0_V_1, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @cor_phaseClass0_V_0, align 16" [correlator.cpp:92->correlator.cpp:67]
ST_2 : Operation 50 [1/1] (1.48ns)   --->   "%tmp1 = add i16 %cor_phaseClass0_V_11, %cor_phaseClass0_V_13" [correlator.cpp:105->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.48ns)   --->   "%tmp2 = add i16 %cor_phaseClass0_V_10, %cor_phaseClass0_V_8_s" [correlator.cpp:105->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %tmp2, %tmp1" [correlator.cpp:105->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %cor_phaseClass0_V_6_s, %cor_phaseClass0_V_5_s" [correlator.cpp:105->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (1.48ns)   --->   "%tmp5 = add i16 %cor_phaseClass0_V_4_s, %cor_phaseClass0_V_3_s" [correlator.cpp:105->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp3 = add i16 %tmp5, %tmp4" [correlator.cpp:105->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_5_1_i = add i16 %tmp3, %tmp" [correlator.cpp:105->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (1.48ns)   --->   "%tmp7 = add i16 %cor_phaseClass0_V_12, %cor_phaseClass0_V_14" [correlator.cpp:107->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.48ns)   --->   "%tmp8 = add i16 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_7_s" [correlator.cpp:107->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 %tmp8, %tmp7" [correlator.cpp:107->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %cor_phaseClass0_V_2_s, %cor_phaseClass0_V_1_s" [correlator.cpp:107->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (1.48ns)   --->   "%tmp11 = add i16 %cor_phaseClass0_V_0_s, %tmp_1" [correlator.cpp:107->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp9 = add i16 %tmp11, %tmp10" [correlator.cpp:107->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_2_4_i = add i16 %tmp9, %tmp6" [correlator.cpp:107->correlator.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.06ns)   --->   "br label %correlator.exit"

 <State 3> : 2.34ns
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i16 [ %p_Val2_2_4_i, %.preheader.0.i ], [ 0, %2 ]" [correlator.cpp:107->correlator.cpp:68]
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i16 [ %p_Val2_5_1_i, %.preheader.0.i ], [ 0, %2 ]" [correlator.cpp:105->correlator.cpp:68]
ST_3 : Operation 67 [1/1] (1.49ns)   --->   "%tmp_i = icmp sgt i16 %p_Val2_2, %p_Val2_1" [correlator.cpp:111->correlator.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.48ns)   --->   "%p_Val2_9_i = sub i16 %p_Val2_1, %p_Val2_2" [correlator.cpp:114->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.48ns)   --->   "%p_Val2_8_i = sub i16 %p_Val2_2, %p_Val2_1" [correlator.cpp:112->correlator.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.84ns)   --->   "%res_V = select i1 %tmp_i, i16 %p_Val2_8_i, i16 %p_Val2_9_i" [correlator.cpp:111->correlator.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%o_data_data_V_tmp = sext i16 %res_V to i32" [correlator.cpp:72]
ST_3 : Operation 72 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:72]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 2.85ns
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !79"
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !83"
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !87"
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !91"
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !95"
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !101"
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:12]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:13]
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:14]
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [correlator.cpp:16]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:25]
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:36]
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:41]
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:44]
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:49]
ST_4 : Operation 89 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [correlator.cpp:58]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [correlator.cpp:60]
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br label %._crit_edge76" [correlator.cpp:61]
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [correlator.cpp:66]
ST_4 : Operation 93 [1/1] (1.78ns)   --->   "%tmp_2 = add i32 1, %loadCount_V_load" [correlator.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.06ns)   --->   "store i32 %tmp_2, i32* @loadCount_V, align 4" [correlator.cpp:66]
ST_4 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:72]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge76" [correlator.cpp:80]
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:83]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phaseClass_V_read     (read         ) [ 00000]
start_V_read          (read         ) [ 01111]
currentState_load     (load         ) [ 01111]
StgValue_8            (br           ) [ 00000]
StgValue_9            (br           ) [ 00000]
StgValue_10           (store        ) [ 00000]
cond_i                (icmp         ) [ 01100]
StgValue_13           (br           ) [ 01110]
StgValue_14           (store        ) [ 00000]
empty                 (read         ) [ 00000]
p_Val2_s              (extractvalue ) [ 00000]
i_data_last_V_tmp     (extractvalue ) [ 01011]
tmp_1                 (trunc        ) [ 00000]
StgValue_19           (store        ) [ 00000]
cor_phaseClass0_V_14  (load         ) [ 00000]
cor_phaseClass0_V_13  (load         ) [ 00000]
StgValue_22           (store        ) [ 00000]
cor_phaseClass0_V_12  (load         ) [ 00000]
StgValue_24           (store        ) [ 00000]
cor_phaseClass0_V_11  (load         ) [ 00000]
StgValue_26           (store        ) [ 00000]
cor_phaseClass0_V_10  (load         ) [ 00000]
StgValue_28           (store        ) [ 00000]
cor_phaseClass0_V_9_s (load         ) [ 00000]
StgValue_30           (store        ) [ 00000]
cor_phaseClass0_V_8_s (load         ) [ 00000]
StgValue_32           (store        ) [ 00000]
cor_phaseClass0_V_7_s (load         ) [ 00000]
StgValue_34           (store        ) [ 00000]
cor_phaseClass0_V_6_s (load         ) [ 00000]
StgValue_36           (store        ) [ 00000]
cor_phaseClass0_V_5_s (load         ) [ 00000]
StgValue_38           (store        ) [ 00000]
cor_phaseClass0_V_4_s (load         ) [ 00000]
StgValue_40           (store        ) [ 00000]
cor_phaseClass0_V_3_s (load         ) [ 00000]
StgValue_42           (store        ) [ 00000]
cor_phaseClass0_V_2_s (load         ) [ 00000]
StgValue_44           (store        ) [ 00000]
cor_phaseClass0_V_1_s (load         ) [ 00000]
StgValue_46           (store        ) [ 00000]
cor_phaseClass0_V_0_s (load         ) [ 00000]
StgValue_48           (store        ) [ 00000]
StgValue_49           (store        ) [ 00000]
tmp1                  (add          ) [ 00000]
tmp2                  (add          ) [ 00000]
tmp                   (add          ) [ 00000]
tmp4                  (add          ) [ 00000]
tmp5                  (add          ) [ 00000]
tmp3                  (add          ) [ 00000]
p_Val2_5_1_i          (add          ) [ 01110]
tmp7                  (add          ) [ 00000]
tmp8                  (add          ) [ 00000]
tmp6                  (add          ) [ 00000]
tmp10                 (add          ) [ 00000]
tmp11                 (add          ) [ 00000]
tmp9                  (add          ) [ 00000]
p_Val2_2_4_i          (add          ) [ 01110]
StgValue_64           (br           ) [ 01110]
p_Val2_1              (phi          ) [ 01010]
p_Val2_2              (phi          ) [ 01010]
tmp_i                 (icmp         ) [ 00000]
p_Val2_9_i            (sub          ) [ 00000]
p_Val2_8_i            (sub          ) [ 00000]
res_V                 (select       ) [ 00000]
o_data_data_V_tmp     (sext         ) [ 01001]
StgValue_73           (specbitsmap  ) [ 00000]
StgValue_74           (specbitsmap  ) [ 00000]
StgValue_75           (specbitsmap  ) [ 00000]
StgValue_76           (specbitsmap  ) [ 00000]
StgValue_77           (specbitsmap  ) [ 00000]
StgValue_78           (specbitsmap  ) [ 00000]
StgValue_79           (spectopmodule) [ 00000]
StgValue_80           (specinterface) [ 00000]
StgValue_81           (specinterface) [ 00000]
StgValue_82           (specinterface) [ 00000]
StgValue_83           (specpipeline ) [ 00000]
StgValue_84           (specreset    ) [ 00000]
StgValue_85           (specreset    ) [ 00000]
StgValue_86           (specreset    ) [ 00000]
StgValue_87           (specreset    ) [ 00000]
StgValue_88           (specreset    ) [ 00000]
StgValue_89           (store        ) [ 00000]
StgValue_90           (br           ) [ 00000]
StgValue_91           (br           ) [ 00000]
loadCount_V_load      (load         ) [ 00000]
tmp_2                 (add          ) [ 00000]
StgValue_94           (store        ) [ 00000]
StgValue_95           (write        ) [ 00000]
StgValue_96           (br           ) [ 00000]
StgValue_97           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cor_phaseClass0_V_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseClass0_V_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseClass0_V_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseClass0_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseClass0_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseClass0_V_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseClass0_V_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseClass0_V_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseClass0_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseClass0_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseClass0_V_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cor_phaseClass0_V_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cor_phaseClass0_V_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cor_phaseClass0_V_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cor_phaseClass0_V_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="phaseClass_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="start_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="33" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="0" index="3" bw="16" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="1"/>
<pin id="112" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_Val2_1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="2"/>
<pin id="118" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Val2_1_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="2"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_Val2_2_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="2"/>
<pin id="129" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_Val2_2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="2"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 StgValue_14/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="currentState_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="cond_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Val2_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_data_last_V_tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="33" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_data_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_19_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cor_phaseClass0_V_14_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_14/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="cor_phaseClass0_V_13_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_13/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_22_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cor_phaseClass0_V_12_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_12/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_24_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cor_phaseClass0_V_11_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_11/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_26_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cor_phaseClass0_V_10_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_10/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="StgValue_28_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cor_phaseClass0_V_9_s_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_9_s/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_30_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cor_phaseClass0_V_8_s_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_8_s/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="StgValue_32_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cor_phaseClass0_V_7_s_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_7_s/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_34_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="cor_phaseClass0_V_6_s_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_6_s/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="StgValue_36_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="cor_phaseClass0_V_5_s_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_5_s/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="StgValue_38_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="cor_phaseClass0_V_4_s_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_4_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_40_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cor_phaseClass0_V_3_s_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_3_s/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="StgValue_42_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="cor_phaseClass0_V_2_s_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_2_s/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="StgValue_44_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="cor_phaseClass0_V_1_s_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_1_s/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_46_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="cor_phaseClass0_V_0_s_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_0_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="StgValue_48_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="StgValue_49_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="0"/>
<pin id="337" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Val2_5_1_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5_1_i/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp10_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp11_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp9_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Val2_2_4_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2_4_i/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Val2_9_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_9_i/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Val2_8_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="res_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_V/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="o_data_data_V_tmp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="o_data_data_V_tmp/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="StgValue_89_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="loadCount_V_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="StgValue_94_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/4 "/>
</bind>
</comp>

<comp id="459" class="1005" name="start_V_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="3"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="currentState_load_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="467" class="1005" name="cond_i_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond_i "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_data_last_V_tmp_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_data_last_V_tmp "/>
</bind>
</comp>

<comp id="476" class="1005" name="p_Val2_5_1_i_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5_1_i "/>
</bind>
</comp>

<comp id="481" class="1005" name="p_Val2_2_4_i_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_4_i "/>
</bind>
</comp>

<comp id="486" class="1005" name="o_data_data_V_tmp_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_data_data_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="86" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="98" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="98" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="154" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="162" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="196" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="176" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="206" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="226" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="246" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="256" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="266" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="276" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="340" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="334" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="186" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="172" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="216" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="236" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="364" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="286" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="296" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="306" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="162" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="376" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="131" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="120" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="120" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="131" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="131" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="120" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="406" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="412" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="14" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="14" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="78" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="14" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="92" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="144" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="148" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="158" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="479"><net_src comp="358" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="484"><net_src comp="400" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="489"><net_src comp="432" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="106" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_data_V | {4 }
	Port: o_data_last_V | {4 }
	Port: currentState | {1 }
	Port: loadCount_V | {4 }
	Port: newVal_V | {2 }
	Port: cor_phaseClass0_V_14 | {2 }
	Port: cor_phaseClass0_V_13 | {2 }
	Port: cor_phaseClass0_V_12 | {2 }
	Port: cor_phaseClass0_V_11 | {2 }
	Port: cor_phaseClass0_V_10 | {2 }
	Port: cor_phaseClass0_V_9 | {2 }
	Port: cor_phaseClass0_V_8 | {2 }
	Port: cor_phaseClass0_V_7 | {2 }
	Port: cor_phaseClass0_V_6 | {2 }
	Port: cor_phaseClass0_V_5 | {2 }
	Port: cor_phaseClass0_V_4 | {2 }
	Port: cor_phaseClass0_V_3 | {2 }
	Port: cor_phaseClass0_V_2 | {2 }
	Port: cor_phaseClass0_V_1 | {2 }
	Port: cor_phaseClass0_V_0 | {2 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {1 }
	Port: correlateTop : i_data_last_V | {1 }
	Port: correlateTop : start_V | {1 }
	Port: correlateTop : phaseClass_V | {1 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : loadCount_V | {4 }
	Port: correlateTop : cor_phaseClass0_V_14 | {2 }
	Port: correlateTop : cor_phaseClass0_V_13 | {2 }
	Port: correlateTop : cor_phaseClass0_V_12 | {2 }
	Port: correlateTop : cor_phaseClass0_V_11 | {2 }
	Port: correlateTop : cor_phaseClass0_V_10 | {2 }
	Port: correlateTop : cor_phaseClass0_V_9 | {2 }
	Port: correlateTop : cor_phaseClass0_V_8 | {2 }
	Port: correlateTop : cor_phaseClass0_V_7 | {2 }
	Port: correlateTop : cor_phaseClass0_V_6 | {2 }
	Port: correlateTop : cor_phaseClass0_V_5 | {2 }
	Port: correlateTop : cor_phaseClass0_V_4 | {2 }
	Port: correlateTop : cor_phaseClass0_V_3 | {2 }
	Port: correlateTop : cor_phaseClass0_V_2 | {2 }
	Port: correlateTop : cor_phaseClass0_V_1 | {2 }
	Port: correlateTop : cor_phaseClass0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_8 : 1
		StgValue_13 : 1
	State 2
		tmp_1 : 1
		StgValue_19 : 2
		StgValue_22 : 1
		StgValue_24 : 1
		StgValue_26 : 1
		StgValue_28 : 1
		StgValue_30 : 1
		StgValue_32 : 1
		StgValue_34 : 1
		StgValue_36 : 1
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
		StgValue_46 : 1
		StgValue_48 : 1
		StgValue_49 : 2
		tmp1 : 1
		tmp2 : 1
		tmp : 2
		tmp4 : 1
		tmp5 : 1
		tmp3 : 2
		p_Val2_5_1_i : 3
		tmp7 : 1
		tmp8 : 1
		tmp6 : 2
		tmp10 : 1
		tmp11 : 2
		tmp9 : 3
		p_Val2_2_4_i : 4
	State 3
		tmp_i : 1
		p_Val2_9_i : 1
		p_Val2_8_i : 1
		res_V : 2
		o_data_data_V_tmp : 3
		StgValue_72 : 4
	State 4
		tmp_2 : 1
		StgValue_94 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          tmp1_fu_322         |    0    |    23   |
|          |          tmp2_fu_328         |    0    |    23   |
|          |          tmp_fu_334          |    0    |    16   |
|          |          tmp4_fu_340         |    0    |    16   |
|          |          tmp5_fu_346         |    0    |    23   |
|          |          tmp3_fu_352         |    0    |    16   |
|          |      p_Val2_5_1_i_fu_358     |    0    |    16   |
|    add   |          tmp7_fu_364         |    0    |    23   |
|          |          tmp8_fu_370         |    0    |    23   |
|          |          tmp6_fu_376         |    0    |    16   |
|          |         tmp10_fu_382         |    0    |    16   |
|          |         tmp11_fu_388         |    0    |    23   |
|          |          tmp9_fu_394         |    0    |    16   |
|          |      p_Val2_2_4_i_fu_400     |    0    |    16   |
|          |         tmp_2_fu_447         |    0    |    39   |
|----------|------------------------------|---------|---------|
|    sub   |       p_Val2_9_i_fu_412      |    0    |    23   |
|          |       p_Val2_8_i_fu_418      |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |         cond_i_fu_148        |    0    |    9    |
|          |         tmp_i_fu_406         |    0    |    13   |
|----------|------------------------------|---------|---------|
|  select  |         res_V_fu_424         |    0    |    16   |
|----------|------------------------------|---------|---------|
|          | phaseClass_V_read_read_fu_86 |    0    |    0    |
|   read   |    start_V_read_read_fu_92   |    0    |    0    |
|          |        grp_read_fu_98        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_106       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|        p_Val2_s_fu_154       |    0    |    0    |
|          |   i_data_last_V_tmp_fu_158   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_1_fu_162         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |   o_data_data_V_tmp_fu_432   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   389   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      cond_i_reg_467     |    1   |
|currentState_load_reg_463|    1   |
|i_data_last_V_tmp_reg_471|    1   |
|o_data_data_V_tmp_reg_486|   32   |
|     p_Val2_1_reg_116    |   16   |
|   p_Val2_2_4_i_reg_481  |   16   |
|     p_Val2_2_reg_127    |   16   |
|   p_Val2_5_1_i_reg_476  |   16   |
|   start_V_read_reg_459  |    1   |
+-------------------------+--------+
|          Total          |   100  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_106 |  p3  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   389  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   100  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   100  |   398  |
+-----------+--------+--------+--------+
