;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-24
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @0, @2
	DAT #10, #19
	MOV 100, 100
	MOV 100, 100
	MOV -1, <-24
	MOV -1, <-24
	ADD #270, <1
	ADD -130, 9
	SPL <124, 106
	SLT #300, 91
	SLT #300, 91
	SLT 20, @12
	SPL 0, -11
	SUB @124, 106
	MOV #912, @200
	SUB @124, 106
	JMZ -4, @-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	SPL <-129, 500
	ADD 240, 60
	SLT #0, -11
	SLT #0, -11
	SLT #0, -11
	MOV -4, <-20
	SUB -209, <-520
	SPL @0, #27
	SLT #300, 91
	CMP @124, 106
	SUB @124, 106
	SUB -130, 9
	SUB @124, 106
	SUB #92, @202
	MOV -4, <-20
	MOV -4, <-20
	CMP -207, <-120
	ADD <300, 90
	ADD <300, 90
	MOV -4, <-20
	MOV -1, <-24
	SPL 0, <753
	ADD <300, 90
	SPL 0, <753
	ADD 240, 60
	SPL 0, <407
	CMP -207, <-110
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 106
	JMP @82, #200
	SUB @121, 106
	SPL 0, <407
	SUB -207, <-110
	SUB #82, @200
	SUB #82, @200
	DAT #121, #106
	CMP -207, <-110
	CMP #270, <1
	SPL 0, <407
	JMZ @304, 90
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	SUB 121, 100
	SUB @121, 106
	SUB #82, @200
	SPL 0, <407
	SPL 0, <407
	SUB 121, 100
	SUB 121, 100
	SLT <270, <1
	SLT <270, <1
	SLT 20, @11
	SLT <270, <1
	SLT 20, @11
	SLT 20, @11
	SLT -0, <690
	ADD <0, 969
	SUB -10, 0
	SPL -800, 32
	SPL @-147, @140
	SUB -1, <-0
	SPL 0, <407
	SUB @121, 106
	ADD 210, 60
	SUB -10, 0
	SUB @121, 106
	ADD 210, 60
	SUB @121, 106
	SPL 0, <407
	SUB @121, 106
	SPL -500, <107
	SPL 0, <407
	MOV -1, <-20
	JMP @82, #200
