<stg><name>conv_3_3_halide</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv_stencil_hcompute_conv_stencil_0_to_conv_stencil_hcompute_conv_stencil_1_2_cache.exit.i.i:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_output_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
conv_stencil_hcompute_conv_stencil_0_to_conv_stencil_hcompute_conv_stencil_1_2_cache.exit.i.i:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_input_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
conv_stencil_hcompute_conv_stencil_0_to_conv_stencil_hcompute_conv_stencil_1_2_cache.exit.i.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_input_stencil_values_V_val_V), !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
conv_stencil_hcompute_conv_stencil_0_to_conv_stencil_hcompute_conv_stencil_1_2_cache.exit.i.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_output_stencil_values_V_val_V), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_stencil_hcompute_conv_stencil_0_to_conv_stencil_hcompute_conv_stencil_1_2_cache.exit.i.i:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @conv_3_3_halide_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
conv_stencil_hcompute_conv_stencil_0_to_conv_stencil_hcompute_conv_stencil_1_2_cache.exit.i.i:5  br label %hw_input_copy_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
hw_input_copy_stencil_cache.exit:0  %c0_0 = phi i7 [ 0, %conv_stencil_hcompute_conv_stencil_0_to_conv_stencil_hcompute_conv_stencil_1_2_cache.exit.i.i ], [ %c0, %hw_input_copy_stencil_cache.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="c0_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hw_input_copy_stencil_cache.exit:1  %icmp_ln319 = icmp eq i7 %c0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hw_input_copy_stencil_cache.exit:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hw_input_copy_stencil_cache.exit:3  %c0 = add i7 %c0_0, 1

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hw_input_copy_stencil_cache.exit:4  br i1 %icmp_ln319, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:0  %icmp_ln321 = icmp ult i7 %c0_0, 62

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln333"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %c1_0 = phi i7 [ 0, %.preheader.preheader ], [ %c1, %push.exit67 ]

]]></Node>
<StgValue><ssdm name="c1_0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln320 = icmp eq i7 %c1_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %c1 = add i7 %c1_0, 1

]]></Node>
<StgValue><ssdm name="c1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln320, label %hw_input_copy_stencil_cache.exit.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln321_1 = icmp ult i7 %c1_0, 62

]]></Node>
<StgValue><ssdm name="icmp_ln321_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln321 = and i1 %icmp_ln321, %icmp_ln321_1

]]></Node>
<StgValue><ssdm name="and_ln321"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_val_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %hw_input_stencil_values_V_val_V)

]]></Node>
<StgValue><ssdm name="tmp_val_V"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln321, label %._crit_edge.0, label %push.exit67

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
<literal name="and_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %hw_output_stencil_values_V_val_V, i16 %tmp_val_V)

]]></Node>
<StgValue><ssdm name="write_ln373"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
<literal name="and_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:1  br label %push.exit67

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
push.exit67:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
hw_input_copy_stencil_cache.exit.loopexit:0  br label %hw_input_copy_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="hw_input_stencil_values_V_val_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="hw_input_stencil_values_V_val_V"/></StgValue>
</port>
<port id="36" name="hw_output_stencil_values_V_val_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="hw_output_stencil_values_V_val_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="_ssdm_op_SpecInterface" to="empty" fromId="37" toId="4">
</dataflow>
<dataflow id="39" from="hw_output_stencil_values_V_val_V" to="empty" fromId="36" toId="4">
</dataflow>
<dataflow id="41" from="ap_fifo_str" to="empty" fromId="40" toId="4">
</dataflow>
<dataflow id="43" from="StgValue_42" to="empty" fromId="42" toId="4">
</dataflow>
<dataflow id="44" from="StgValue_42" to="empty" fromId="42" toId="4">
</dataflow>
<dataflow id="46" from="p_str" to="empty" fromId="45" toId="4">
</dataflow>
<dataflow id="47" from="StgValue_42" to="empty" fromId="42" toId="4">
</dataflow>
<dataflow id="48" from="StgValue_42" to="empty" fromId="42" toId="4">
</dataflow>
<dataflow id="49" from="p_str" to="empty" fromId="45" toId="4">
</dataflow>
<dataflow id="50" from="p_str" to="empty" fromId="45" toId="4">
</dataflow>
<dataflow id="51" from="p_str" to="empty" fromId="45" toId="4">
</dataflow>
<dataflow id="53" from="StgValue_52" to="empty" fromId="52" toId="4">
</dataflow>
<dataflow id="54" from="StgValue_52" to="empty" fromId="52" toId="4">
</dataflow>
<dataflow id="56" from="StgValue_55" to="empty" fromId="55" toId="4">
</dataflow>
<dataflow id="57" from="StgValue_55" to="empty" fromId="55" toId="4">
</dataflow>
<dataflow id="58" from="p_str" to="empty" fromId="45" toId="4">
</dataflow>
<dataflow id="59" from="p_str" to="empty" fromId="45" toId="4">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="empty_3" fromId="37" toId="5">
</dataflow>
<dataflow id="61" from="hw_input_stencil_values_V_val_V" to="empty_3" fromId="35" toId="5">
</dataflow>
<dataflow id="62" from="ap_fifo_str" to="empty_3" fromId="40" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_42" to="empty_3" fromId="42" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_42" to="empty_3" fromId="42" toId="5">
</dataflow>
<dataflow id="65" from="p_str" to="empty_3" fromId="45" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_42" to="empty_3" fromId="42" toId="5">
</dataflow>
<dataflow id="67" from="StgValue_42" to="empty_3" fromId="42" toId="5">
</dataflow>
<dataflow id="68" from="p_str" to="empty_3" fromId="45" toId="5">
</dataflow>
<dataflow id="69" from="p_str" to="empty_3" fromId="45" toId="5">
</dataflow>
<dataflow id="70" from="p_str" to="empty_3" fromId="45" toId="5">
</dataflow>
<dataflow id="71" from="StgValue_52" to="empty_3" fromId="52" toId="5">
</dataflow>
<dataflow id="72" from="StgValue_52" to="empty_3" fromId="52" toId="5">
</dataflow>
<dataflow id="73" from="StgValue_55" to="empty_3" fromId="55" toId="5">
</dataflow>
<dataflow id="74" from="StgValue_55" to="empty_3" fromId="55" toId="5">
</dataflow>
<dataflow id="75" from="p_str" to="empty_3" fromId="45" toId="5">
</dataflow>
<dataflow id="76" from="p_str" to="empty_3" fromId="45" toId="5">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="hw_input_stencil_values_V_val_V" to="specbitsmap_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="81" from="hw_output_stencil_values_V_val_V" to="specbitsmap_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="85" from="conv_3_3_halide_str" to="spectopmodule_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_86" to="c0_0" fromId="86" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="br_ln319" to="c0_0" fromId="9" toId="10">
</dataflow>
<dataflow id="89" from="c0" to="c0_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln0" to="c0_0" fromId="30" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="91" from="c0_0" to="icmp_ln319" fromId="10" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln319" fromId="92" toId="11">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="empty_4" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_96" to="empty_4" fromId="96" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_96" to="empty_4" fromId="96" toId="12">
</dataflow>
<dataflow id="100" from="c0_0" to="c0" fromId="10" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="c0" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="icmp_ln319" to="br_ln319" fromId="11" toId="14">
</dataflow>
<dataflow id="104" from="c0_0" to="icmp_ln321" fromId="10" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln321" fromId="105" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_86" to="c1_0" fromId="86" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln320" to="c1_0" fromId="16" toId="18">
</dataflow>
<dataflow id="109" from="c1" to="c1_0" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="br_ln320" to="c1_0" fromId="29" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="111" from="c1_0" to="icmp_ln320" fromId="18" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_92" to="icmp_ln320" fromId="92" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="94" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_96" to="empty_5" fromId="96" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_96" to="empty_5" fromId="96" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_96" to="empty_5" fromId="96" toId="20">
</dataflow>
<dataflow id="117" from="c1_0" to="c1" fromId="18" toId="21">
</dataflow>
<dataflow id="118" from="StgValue_101" to="c1" fromId="101" toId="21">
</dataflow>
<dataflow id="119" from="icmp_ln320" to="br_ln320" fromId="19" toId="22">
</dataflow>
<dataflow id="120" from="c1_0" to="icmp_ln321_1" fromId="18" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_105" to="icmp_ln321_1" fromId="105" toId="23">
</dataflow>
<dataflow id="122" from="icmp_ln321" to="and_ln321" fromId="15" toId="24">
</dataflow>
<dataflow id="123" from="icmp_ln321_1" to="and_ln321" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_fifo.volatile.i16P" to="tmp_val_V" fromId="124" toId="25">
</dataflow>
<dataflow id="126" from="hw_input_stencil_values_V_val_V" to="tmp_val_V" fromId="35" toId="25">
</dataflow>
<dataflow id="127" from="and_ln321" to="br_ln321" fromId="24" toId="26">
</dataflow>
<dataflow id="129" from="_ssdm_op_Write.ap_fifo.volatile.i16P" to="write_ln373" fromId="128" toId="27">
</dataflow>
<dataflow id="130" from="hw_output_stencil_values_V_val_V" to="write_ln373" fromId="36" toId="27">
</dataflow>
<dataflow id="131" from="tmp_val_V" to="write_ln373" fromId="25" toId="27">
</dataflow>
<dataflow id="132" from="icmp_ln319" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="133" from="icmp_ln320" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="134" from="and_ln321" to="StgValue_3" fromId="24" toId="3">
</dataflow>
</dataflows>


</stg>
