V 51
K 367470657800 or18
Y 0
D 0 0 850 1100
Z 0
i 88
I 88 virtex2p:AND3 1 215 750 0 1 '
C 83 1 7 0
C 47 4 1 0
C 47 3 2 0
C 47 8 3 0
N 83
J 295 790 2
J 415 790 1
S 1 2
L 325 790 20 0 3 0 1 0 O
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 705 75 30 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 630 50 10 0 9 3rd October 2003
T 802 126 25 0 9 Page xx
Q 11 0 0
T 615 100 10 0 9 VIRTEX Family AND7_BUS  Macro
T 585 80 10 0 9 7-Bit AND Gate w/bus input
N 47
J 95 735 7
J 170 735 9
J 215 790 2
J 215 810 2
J 170 810 9
J 170 790 11
J 170 770 11
J 215 770 2
B 2 7
S 6 3
L 190 790 10 0 3 0 1 0 I1
S 5 4
L 190 810 10 0 3 0 1 0 I0
B 6 5
B 7 6
S 7 8
L 190 770 10 0 3 0 1 0 I2
B 1 2
L 95 745 20 0 3 0 1 0 I[2:0]
E
