m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/simulation/modelsim
vand_gate
Z1 !s110 1509199640
!i10b 1
!s100 8nJBa872z7[8i_HLQIkm?0
I3T0I1SSI0a`Fl^6iNGbJX2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1509199550
8C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate.v
FC:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1509199640.000000
!s107 C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate|C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate
Z7 tCvgOpt 0
vand_gate_tb
R1
!i10b 1
!s100 hhjDD<:Aeon[[fH@oA2[02
IkIhBGQ^lL`bEJeGNz:1VL3
R2
R0
w1509198913
8C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate_tb.v
FC:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate|C:/Users/Q/Desktop/Wayne/FPGA/2-And_Gate/and_gate_tb.v|
!i113 1
R5
R6
R7
