# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_processor_improved.srcs/sources_1/new/Logical_Unit_4B.vhd" \
"../../../../Nano_processor_improved.srcs/sim_1/new/TB_Logical_Unit.vhd" \

# Do not sort compile order
nosort
