git clone --depth 1 --no-tags https://github.com/pavangnaik/intelunnati_smar-tech.git f:/verilog_sva_gh_scraper/data/full_repos/666400118
git clone --depth 1 --no-tags https://github.com/SaiLLV/UART-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666945134
git clone --depth 1 --no-tags https://github.com/KingsleyHng/8-Bit-Binary-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/667077137
git clone --depth 1 --no-tags https://github.com/JheelMak/Adders.git f:/verilog_sva_gh_scraper/data/full_repos/667839821
git clone --depth 1 --no-tags https://github.com/lohjooh/ee2026.git f:/verilog_sva_gh_scraper/data/full_repos/665790259
git clone --depth 1 --no-tags https://github.com/Sushil-star/SAP-1-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/665811442
git clone --depth 1 --no-tags https://github.com/Rayan-git-hub/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/666495512
git clone --depth 1 --no-tags https://github.com/Huihaojia/URISC.git f:/verilog_sva_gh_scraper/data/full_repos/667955020
git clone --depth 1 --no-tags https://github.com/luizeduardoreis/UnicicloMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/664814755
git clone --depth 1 --no-tags https://github.com/fathy-eladle/Uart.git f:/verilog_sva_gh_scraper/data/full_repos/668366007
git clone --depth 1 --no-tags https://github.com/JagritThapar/SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/669430113
git clone --depth 1 --no-tags https://github.com/beastbybirth/FPGA-blink_led.git f:/verilog_sva_gh_scraper/data/full_repos/669162862
git clone --depth 1 --no-tags https://github.com/sventhijssen/xsat.git f:/verilog_sva_gh_scraper/data/full_repos/669227670
git clone --depth 1 --no-tags https://github.com/umarcis/TempSensorSystem.git f:/verilog_sva_gh_scraper/data/full_repos/668714722
git clone --depth 1 --no-tags https://github.com/Adarsh983/4-Bit-Frequency-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/668297358
git clone --depth 1 --no-tags https://github.com/caovi797/PerlProgamming.git f:/verilog_sva_gh_scraper/data/full_repos/668223902
git clone --depth 1 --no-tags https://github.com/XinyueMa0847/RISC-V-projects.git f:/verilog_sva_gh_scraper/data/full_repos/669089247
git clone --depth 1 --no-tags https://github.com/yannickreiss/TT04-MPU.git f:/verilog_sva_gh_scraper/data/full_repos/669465253
git clone --depth 1 --no-tags https://github.com/JeyasreeRK/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/670061188
git clone --depth 1 --no-tags https://github.com/mohamedsalah64792/ASIC-implementation-of-PULPINO.git f:/verilog_sva_gh_scraper/data/full_repos/671225210
git clone --depth 1 --no-tags https://github.com/gdimitrak/Bulls-and-Cows.git f:/verilog_sva_gh_scraper/data/full_repos/671109858
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_udpgen.git f:/verilog_sva_gh_scraper/data/full_repos/670923884
git clone --depth 1 --no-tags https://github.com/AfshinKI/FPGAwith100Projects.git f:/verilog_sva_gh_scraper/data/full_repos/664454803
git clone --depth 1 --no-tags https://github.com/ItteRevanth/Design_of_32-bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/665406775
git clone --depth 1 --no-tags https://github.com/jayfeather9/BUAA_CO_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/665108189
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/665222809
git clone --depth 1 --no-tags https://github.com/Shinhyundo/16bit_CLA.git f:/verilog_sva_gh_scraper/data/full_repos/670303117
git clone --depth 1 --no-tags https://github.com/deyh2020/braggnn_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/669016673
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/DIG_CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/670093877
git clone --depth 1 --no-tags https://github.com/map0te/dsp_fu.git f:/verilog_sva_gh_scraper/data/full_repos/666139962
git clone --depth 1 --no-tags https://github.com/theHDLguy/UART.git f:/verilog_sva_gh_scraper/data/full_repos/665965612
git clone --depth 1 --no-tags https://github.com/sindhuk95/TCL_WORKSHOP_VSD.git f:/verilog_sva_gh_scraper/data/full_repos/665976572
git clone --depth 1 --no-tags https://github.com/Vincentfzj/MIPI.git f:/verilog_sva_gh_scraper/data/full_repos/667632241
git clone --depth 1 --no-tags https://github.com/Aryaman1528/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/665043558
git clone --depth 1 --no-tags https://github.com/ziadmali59/Booth_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/668240561
git clone --depth 1 --no-tags https://github.com/priyarajammalr/PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/668204273
git clone --depth 1 --no-tags https://github.com/Matheuslr/MIPS_ULA.git f:/verilog_sva_gh_scraper/data/full_repos/669637876
git clone --depth 1 --no-tags https://github.com/thereversed/seven_seg_counter.git f:/verilog_sva_gh_scraper/data/full_repos/669386485
git clone --depth 1 --no-tags https://github.com/mural03krish/RISC-V-RTL-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/669427551
git clone --depth 1 --no-tags https://github.com/cojawdvgyj18/cpld_16keyscaner.git f:/verilog_sva_gh_scraper/data/full_repos/671114554
git clone --depth 1 --no-tags https://github.com/gowthami-codes/SISOUsingDff.git f:/verilog_sva_gh_scraper/data/full_repos/666679529
git clone --depth 1 --no-tags https://github.com/HayatoKimura22/caravel_analog.git f:/verilog_sva_gh_scraper/data/full_repos/666658091
git clone --depth 1 --no-tags https://github.com/rrquizon1/PRESENT_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/666740961
git clone --depth 1 --no-tags https://github.com/kunandkarina/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/666810202
git clone --depth 1 --no-tags https://github.com/itsashishrath/SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/668843545
git clone --depth 1 --no-tags https://github.com/crazyjack44/FPGA-image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/668805871
git clone --depth 1 --no-tags https://github.com/ruthvikkota/AHP-APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/664346628
git clone --depth 1 --no-tags https://github.com/Rashaad10/Cache-and-DRAM-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/664490223
git clone --depth 1 --no-tags https://github.com/Drashti268/Adders.git f:/verilog_sva_gh_scraper/data/full_repos/667842337
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/carta_ajuste_tve.git f:/verilog_sva_gh_scraper/data/full_repos/669337346
git clone --depth 1 --no-tags https://github.com/nirmal-2004/Bubble_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/665937996
git clone --depth 1 --no-tags https://github.com/anjelogana/HDLBitsPractice.git f:/verilog_sva_gh_scraper/data/full_repos/666585297
git clone --depth 1 --no-tags https://github.com/xingchizhang/motion_chart.git f:/verilog_sva_gh_scraper/data/full_repos/670148854
git clone --depth 1 --no-tags https://github.com/rf300400/Verilog_stuff.git f:/verilog_sva_gh_scraper/data/full_repos/667027304
git clone --depth 1 --no-tags https://github.com/jainnnayush/digital_circuits.git f:/verilog_sva_gh_scraper/data/full_repos/667036587
git clone --depth 1 --no-tags https://github.com/SourajaKundu/Railway-Self-Ticket-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/667068547
git clone --depth 1 --no-tags https://github.com/carel009/CS-161L.git f:/verilog_sva_gh_scraper/data/full_repos/666866255
git clone --depth 1 --no-tags https://github.com/AmirhosseinChami/RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/668298280
git clone --depth 1 --no-tags https://github.com/rithika-susarla/MIPS-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/668553544
git clone --depth 1 --no-tags https://github.com/vinisha2709/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/670949027
git clone --depth 1 --no-tags https://github.com/zimgong/VE370.git f:/verilog_sva_gh_scraper/data/full_repos/665133273
git clone --depth 1 --no-tags https://github.com/rohith2h2/Asic-Based-Mini-Stereo-Audio-Digital-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/665713491
git clone --depth 1 --no-tags https://github.com/devadutt-github/8-bit-microprocessor-RISC-.git f:/verilog_sva_gh_scraper/data/full_repos/667964627
git clone --depth 1 --no-tags https://github.com/ashishpatidar123/Basic-Digital-Logic-Components-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/664271959
git clone --depth 1 --no-tags https://github.com/maitri0410/I2C_Implementation-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/664269836
git clone --depth 1 --no-tags https://github.com/Leonardovm2022/ESC.git f:/verilog_sva_gh_scraper/data/full_repos/664163247
git clone --depth 1 --no-tags https://github.com/marwaneltoukhy/dummy_ip2.git f:/verilog_sva_gh_scraper/data/full_repos/664241940
git clone --depth 1 --no-tags https://github.com/aswinsub/RISC-V-RTL-Design.git f:/verilog_sva_gh_scraper/data/full_repos/669427552
git clone --depth 1 --no-tags https://github.com/Sharkawy115/risc-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/669598229
git clone --depth 1 --no-tags https://github.com/SaiSharanyaVattam/Verilog-based-cordic-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/669710993
git clone --depth 1 --no-tags https://github.com/aradshapira/multi_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/669723084
git clone --depth 1 --no-tags https://github.com/wavybangsy/CSARCH1-HDL---Logic-Gates-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/668963186
git clone --depth 1 --no-tags https://github.com/nestorfranca/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/668384569
git clone --depth 1 --no-tags https://github.com/Kruthikesh/4BitFrequencyDivider.git f:/verilog_sva_gh_scraper/data/full_repos/668297573
git clone --depth 1 --no-tags https://github.com/Adham-Sayed/veriiRISC.git f:/verilog_sva_gh_scraper/data/full_repos/668824067
git clone --depth 1 --no-tags https://github.com/Mahmoud-el-sayed/risc.git f:/verilog_sva_gh_scraper/data/full_repos/668763268
git clone --depth 1 --no-tags https://github.com/wddmznb/liaosiyuan.git f:/verilog_sva_gh_scraper/data/full_repos/666223534
git clone --depth 1 --no-tags https://github.com/Janeq25/Duck_Hunt_MTM.git f:/verilog_sva_gh_scraper/data/full_repos/664784902
git clone --depth 1 --no-tags https://github.com/IoannisIn/lfsr_verilog_altera_de1-soc.git f:/verilog_sva_gh_scraper/data/full_repos/664829945
git clone --depth 1 --no-tags https://github.com/Saurabh1709/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666317977
git clone --depth 1 --no-tags https://github.com/mattvenn/tt04-vga-clock.git f:/verilog_sva_gh_scraper/data/full_repos/666418080
git clone --depth 1 --no-tags https://github.com/hu6148/EnigmaEncrytor-Decrytor.git f:/verilog_sva_gh_scraper/data/full_repos/669110220
git clone --depth 1 --no-tags https://github.com/username9896/Task-1.1P-SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/669466743
git clone --depth 1 --no-tags https://github.com/Steve-Asham/Vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/669455481
git clone --depth 1 --no-tags https://github.com/CodeWithAbbas/Quartus_IP.git f:/verilog_sva_gh_scraper/data/full_repos/669558525
git clone --depth 1 --no-tags https://github.com/jtss9/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/670066322
git clone --depth 1 --no-tags https://github.com/Nithya-21082002/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/670504001
git clone --depth 1 --no-tags https://github.com/theiturhs/Implementation-of-Verilog-HDL-Based-32-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/670288284
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controller_pro_fifo_axi_plus.git f:/verilog_sva_gh_scraper/data/full_repos/670940360
git clone --depth 1 --no-tags https://github.com/manishpundir2207/MIPS-32-Single-cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/670760474
git clone --depth 1 --no-tags https://github.com/saiashishanshuman/single_port_ram.git f:/verilog_sva_gh_scraper/data/full_repos/671109295
git clone --depth 1 --no-tags https://github.com/TahaTabatabaei/mips-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/671222696
git clone --depth 1 --no-tags https://github.com/amiralirahimii/Computer-Architecture-Course-Projects-S2023.git f:/verilog_sva_gh_scraper/data/full_repos/669108096
git clone --depth 1 --no-tags https://github.com/JakeHafele101/FPGA-Library.git f:/verilog_sva_gh_scraper/data/full_repos/664394878
git clone --depth 1 --no-tags https://github.com/celinec1/Tennis-and-Squash-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/664746231
git clone --depth 1 --no-tags https://github.com/Harsh-Murdeshwar/CSE-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/665707334
git clone --depth 1 --no-tags https://github.com/Rushywood/CSEBubble-CS220.git f:/verilog_sva_gh_scraper/data/full_repos/667036641
git clone --depth 1 --no-tags https://github.com/prajjwaljoshi/Round-robin-arbiter-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/665517985
git clone --depth 1 --no-tags https://github.com/elif-t/gst-lab-foyleri.git f:/verilog_sva_gh_scraper/data/full_repos/665645914
git clone --depth 1 --no-tags https://github.com/prynshsnh/PWM-Generator-Module.git f:/verilog_sva_gh_scraper/data/full_repos/666712999
