// Seed: 4189848021
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_6 = 32'd1
) (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3[id_6 : -1 'b0]
    , id_12,
    input supply1 id_4,
    input tri1 id_5,
    output wand _id_6,
    input supply1 id_7
    , id_13,
    output wand id_8,
    input tri1 id_9,
    input supply0 id_10
);
  assign id_12 = id_2;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_8,
      id_8,
      id_4,
      id_4,
      id_7
  );
  assign modCall_1.id_7 = 0;
  assign id_12 = 1;
endmodule
