- ğŸ‘‹ Hi, Iâ€™m @ummar40,a final year b.tech student fron NIT Srinagar.
- ğŸ‘€ Iâ€™m interested in doing and learning real-time and Verilog/VHDL oriented projects.
- ğŸŒ± Iâ€™m currently learning design of a single core CPU.
- ğŸ’ï¸ Iâ€™m looking to collaborate on a project "design of single core CPU" using verilog?VHDL.
- ğŸ“« iLinkedIN: https://www.linkedin.com/in/ummar-ramzan-41378628b?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app 

<!---
ummar40/ummar40 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
