SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc7a100t
SET_PREFERENCE projectname ddr
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package csg324
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_PARAMETER component_name ddr
SET_PARAMETER xml_input_file ./ddr/mig.prj
SET_CORE_CLASS com.xilinx.ip.mig_7series_v1_9.bin.nt64.mig
SET_CORE_PATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\
SET_CORE_GUIPATH com\xilinx\ip\mig_7series_v1_9\bin\%platform%\gui\mig_7series_v1_9.tcl
SET_CORE_NAME MIG 7 Series
SET_CORE_VERSION 1.9
SET_CORE_VLNV xilinx.com:ip:mig_7series:1.9
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\ds176_7Series_MIS.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\ds176_7Series_MIS.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\Version_Info.pdf><Version Information>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\ug586_7Series_MIS.pdf><7 Series FPGA Memory Interface Solutions User Guide>
