{
	"author": ["Dhruba Chandra", "Fei Guo", "Seongbeom Kim", "Yan Solihin"],
	"booktitle": "HPCA",
	"crossref": "conf/hpca/2005",
	"dblpkey": "conf/hpca/ChandraGKS05",
	"doi": "10.1109/HPCA.2005.27",
	"ee": ["http://dx.doi.org/10.1109/HPCA.2005.27", "http://doi.ieeecomputersociety.org/10.1109/HPCA.2005.27"],
	"pages": "340-351",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["predict", "inter", "thread", "cach", "content", "on", "a", "chip", "multi", "processor", "architectur"],
	"tag": ["architecture", "multi", "predict", "thread"],
	"title": "Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2005
}