{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564049080147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564049080148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 15:34:39 2019 " "Processing started: Thu Jul 25 15:34:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564049080148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049080148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c alarm_clock_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c alarm_clock_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049080149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564049081224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564049081224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/timegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/timegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 timegen " "Found entity 1: timegen" {  } { { "../rtl/timegen.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/timegen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/lcd_driver_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/lcd_driver_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_4 " "Found entity 1: lcd_driver_4" {  } { { "../rtl/lcd_driver_4.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/lcd_driver_4.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd_driver.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/lcd_driver.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/keyreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/keyreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyreg " "Found entity 1: keyreg" {  } { { "../rtl/keyreg.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/keyreg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/counter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/alarm_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/alarm_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_reg " "Found entity 1: alarm_reg" {  } { { "../rtl/alarm_reg.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/alarm_clock_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jasus/music/verilog hdl- hands on/pilot_project_solution/project_solution/rtl/alarm_clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_top " "Found entity 1: alarm_clock_top" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564049096439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049096439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock_top " "Elaborating entity \"alarm_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564049096547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timegen timegen:tgen1 " "Elaborating entity \"timegen\" for hierarchy \"timegen:tgen1\"" {  } { { "../rtl/alarm_clock_top.v" "tgen1" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049096653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count1 " "Elaborating entity \"counter\" for hierarchy \"counter:count1\"" {  } { { "../rtl/alarm_clock_top.v" "count1" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049096693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_reg alarm_reg:alreg1 " "Elaborating entity \"alarm_reg\" for hierarchy \"alarm_reg:alreg1\"" {  } { { "../rtl/alarm_clock_top.v" "alreg1" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049096718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyreg keyreg:keyreg1 " "Elaborating entity \"keyreg\" for hierarchy \"keyreg:keyreg1\"" {  } { { "../rtl/alarm_clock_top.v" "keyreg1" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049096747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "../rtl/alarm_clock_top.v" "fsm1" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049096775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(98) " "Verilog HDL assignment warning at fsm.v(98): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564049096776 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(181) " "Verilog HDL assignment warning at fsm.v(181): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564049096777 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(185) " "Verilog HDL assignment warning at fsm.v(185): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564049096777 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(187) " "Verilog HDL assignment warning at fsm.v(187): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564049096777 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(189) " "Verilog HDL assignment warning at fsm.v(189): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564049096777 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(191) " "Verilog HDL assignment warning at fsm.v(191): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564049096777 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(193) " "Verilog HDL assignment warning at fsm.v(193): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/fsm.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/fsm.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564049096778 "|alarm_clock_top|fsm:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver_4 lcd_driver_4:lcd_disp " "Elaborating entity \"lcd_driver_4\" for hierarchy \"lcd_driver_4:lcd_disp\"" {  } { { "../rtl/alarm_clock_top.v" "lcd_disp" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049096808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver_4:lcd_disp\|lcd_driver:MS_HR " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\"" {  } { { "../rtl/lcd_driver_4.v" "MS_HR" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/lcd_driver_4.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049096833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[4\] VCC " "Pin \"ms_hour\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_hour[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[5\] VCC " "Pin \"ms_hour\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_hour[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[6\] GND " "Pin \"ms_hour\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_hour[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[7\] GND " "Pin \"ms_hour\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_hour[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[4\] VCC " "Pin \"ls_hour\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_hour[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[5\] VCC " "Pin \"ls_hour\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_hour[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[6\] GND " "Pin \"ls_hour\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_hour[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[7\] GND " "Pin \"ls_hour\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_hour[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[4\] VCC " "Pin \"ms_minute\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_minute[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[5\] VCC " "Pin \"ms_minute\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_minute[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[6\] GND " "Pin \"ms_minute\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_minute[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[7\] GND " "Pin \"ms_minute\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ms_minute[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[4\] VCC " "Pin \"ls_minute\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_minute[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[5\] VCC " "Pin \"ls_minute\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_minute[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[6\] GND " "Pin \"ls_minute\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_minute[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[7\] GND " "Pin \"ls_minute\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clock_top.v" "" { Text "C:/Users/JASUS/Music/Verilog HDL- Hands On/Pilot_Project_Solution/Project_Solution/rtl/alarm_clock_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564049097929 "|alarm_clock_top|ls_minute[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564049097929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564049098071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564049098458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564049098965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564049098965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564049099271 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564049099271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564049099271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564049099271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564049099314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 15:34:59 2019 " "Processing ended: Thu Jul 25 15:34:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564049099314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564049099314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564049099314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564049099314 ""}
