module 32to1Mux(
    input [31:0] I0, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15,
    input [31:0] I16, I17, I18, I19, I20, I21, I22, I23, I24, I25, I26, I27, I28, I29, I30, I31,
    input [4:0] signal,
    output wire [31:0] BusMuxOut
);

always @(*) begin
    case (signal)
        5'd0: BusMuxOut = I0;
        5'd1: BusMuxOut = I1;
        5'd2: BusMuxOut = I2;
        5'd3: BusMuxOut = I3;
        5'd4: BusMuxOut = I4;
        5'd5: BusMuxOut = I5;
        5'd6: BusMuxOut = I6;
        5'd7: BusMuxOut = I7;
        5'd8: BusMuxOut = I8;
        5'd9: BusMuxOut = I9;
        5'd10: BusMuxOut = I10;
        5'd11: BusMuxOut = I11;
        5'd12: BusMuxOut = I12;
        5'd13: BusMuxOut = I13;
        5'd14: BusMuxOut = I14;
        5'd15: BusMuxOut = I15;
        5'd16: BusMuxOut = I16;
        5'd17: BusMuxOut = I17;
        5'd18: BusMuxOut = I18;
        5'd19: BusMuxOut = I19;
        5'd20: BusMuxOut = I20;
        5'd21: BusMuxOut = I21;
        5'd22: BusMuxOut = I22;
        5'd23: BusMuxOut = I23;
        5'd24: BusMuxOut = I24;
        5'd25: BusMuxOut = I25;
        5'd26: BusMuxOut = I26;
        5'd27: BusMuxOut = I27;
        5'd28: BusMuxOut = I28;
        5'd29: BusMuxOut = I29;
        5'd30: BusMuxOut = I30;
        5'd31: BusMuxOut = I31;
        default: BusMuxOut = 32'd0;
    endcase
end

endmodule
