Command: vcs -sverilog ../src/wb_env_top.sv +incdir+../src -l vcs.log
                         Chronologic VCS (TM)
          Version P-2019.06-SP2 -- Fri Jan 10 14:19:23 2020
               Copyright (c) 1991-2019 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../src/wb_env_top.sv'
Parsing included file '../src/dut_sv.sv'.
Parsing included file '../src/wb_master_if.sv'.
Back to file '../src/dut_sv.sv'.
Parsing included file '../src/wb_slave_if.sv'.
Back to file '../src/dut_sv.sv'.
Back to file '../src/wb_env_top.sv'.
Parsing included file '../src/include.sv'.
Parsing included file '../src/wb_env_top.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_master_if.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_slave_if.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_config.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_transaction.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_gen.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_master_mon.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_slave_mon.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_master.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_slave.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_scoreboard.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/wb_svtb_env.sv'.
Back to file '../src/include.sv'.
Parsing included file '../src/test1.sv'.
Back to file '../src/include.sv'.
Back to file '../src/wb_env_top.sv'.
Top Level Modules:
       wb_env_top_mod
No TimeScale specified
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module wb_master_if
recompiling module wb_slave_if
recompiling module wb_svtb_test
recompiling module wb_env_top_mod
All of 4 modules done
make[1]: Entering directory `/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/UVM_Quickstart/svtb/run/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv    -m32 -m32 -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/global/apps/vcs_2019.06-SP2/linux/lib -L/global/apps/vcs_2019.06-SP2/linux/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o   _29155_archive_1.so  SIM_l.o       rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lvirsim -lerrorinf \
-lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /global/apps/vcs_2019.06-SP2/linux/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /global/apps/vcs_2019.06-SP2/linux/lib/vcs_save_restore_new.o \
/global/apps/vcs_2019.06-SP2/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl \

../simv up to date
make[1]: Leaving directory `/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/UVM_Quickstart/svtb/run/csrc' \

CPU time: .544 seconds to compile + .632 seconds to elab + .260 seconds to link
