module alu_adder (
    input subtract,
    input a[16],
    input b[16],
    output out[16],
    output z[1],
    output v[1],
    output n[1]
  ) {
  
  sig s[16]; 
  
  always {
    s = 16b0; 
    
    if (subtract == 1b1) {
      s = a - b;
    } else {
      s = a + b;
    }
    
    n = s[15];
    v = (a[15] & (b[15] ^ subtract) & !s[15]) | (!a[15] & !(b[15] ^ subtract) & s[15]); 
    z = ~|s;
    out = s;
  }
}