<stg><name>myproject</name>


<trans_list>

<trans id="328" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="192">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %trunc_ln1117 = trunc i192 %x_V_read to i12

]]></Node>
<StgValue><ssdm name="trunc_ln1117"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %sext_ln1116 = sext i12 %trunc_ln1117 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %sext_ln1192 = sext i12 %tmp_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %r_V = mul i24 %sext_ln1192, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %tmp_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %r_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %trunc_ln1117, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %sext_ln1118_2 = sext i14 %r_V_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %mul_ln1193_1 = mul i24 %sext_ln1118_2, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1193_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %sext_ln1116_3 = sext i12 %p_Val2_5 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %sext_ln1116_5 = sext i12 %p_Val2_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %r_V_40 = mul i24 %sext_ln1116_5, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  %tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:213  %sext_ln1118_38 = sext i12 %trunc_ln1117 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:214  %sext_ln1118_39 = sext i14 %r_V_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:215  %r_V_71 = sub i15 %sext_ln1118_38, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="27" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:216  %sext_ln1116_11 = sext i15 %r_V_71 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:217  %r_V_72 = mul i27 %sext_ln1116_11, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:220  %r_V_91 = mul i24 %sext_ln1116_5, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %sext_ln1118 = sext i12 %tmp_1 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="30" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %sext_ln1192_1 = sext i12 %tmp_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="36" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %sext_ln1118_1 = sext i12 %tmp_1 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %sext_ln1193 = sext i24 %r_V to i30

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %mul_ln1193 = mul i30 %sext_ln1193, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %shl_ln = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1193_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %sub_ln1193 = sub i30 %mul_ln1193, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %r_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %trunc_ln1117, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %sext_ln1192_3 = sext i12 %tmp_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %sext_ln1118_4 = sext i13 %r_V_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %mul_ln1193_2 = mul i24 %sext_ln1118_4, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1193_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %shl_ln1193_1 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1193_2, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %add_ln1193 = add i30 %shl_ln1193_1, %sub_ln1193

]]></Node>
<StgValue><ssdm name="add_ln1193"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %sext_ln1118_5 = sext i12 %p_Val2_5 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %sext_ln1118_6 = sext i12 %p_Val2_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %sext_ln1118_7 = sext i12 %p_Val2_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %sext_ln1118_9 = sext i15 %shl_ln1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %r_V_86 = sub i16 %sext_ln1118_9, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %rhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %r_V_86, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %sext_ln1193_1 = sext i28 %rhs_V to i30

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %add_ln1193_1 = add i30 %sext_ln1193_1, %add_ln1193

]]></Node>
<StgValue><ssdm name="add_ln1193_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %sext_ln1118_11 = sext i12 %tmp_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %r_V_19 = mul i24 %sext_ln1192, %sext_ln1192

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %r_V_7 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %sext_ln1118_13 = sext i14 %r_V_7 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %r_V_21 = add i15 %sext_ln1118_13, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %sext_ln1116_1 = sext i15 %r_V_21 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %r_V_24 = mul i27 %sext_ln1116_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %sext_ln1116_4 = sext i12 %p_Val2_5 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="36" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %sext_ln1118_22 = sext i24 %r_V_40 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %r_V_41 = mul i36 %sext_ln1118_22, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  %r_V_44 = add i16 %sext_ln1118_9, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %sext_ln1116_6 = sext i16 %r_V_44 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %r_V_47 = mul i28 %sext_ln1116_6, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %r_V_65 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_5, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %sext_ln1118_24 = sext i14 %r_V_65 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %r_V_48 = add i15 %sext_ln1118_24, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %sext_ln1116_7 = sext i15 %r_V_48 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  %r_V_56 = mul i27 %sext_ln1116_7, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %r_V_88 = mul i17 11, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %r_V_60 = sub i15 %sext_ln1118_24, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %sext_ln1116_8 = sext i15 %r_V_60 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %r_V_89 = mul i27 %sext_ln1116_8, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %shl_ln1118_8 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_5, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  %sext_ln1118_26 = sext i16 %shl_ln1118_8 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="26" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %sext_ln1116_9 = sext i14 %r_V_65 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %sext_ln1118_30 = sext i12 %tmp_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="27" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %sext_ln1118_31 = sext i12 %tmp_5 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  %sext_ln1118_32 = sext i12 %tmp_5 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  %r_V_66 = mul i26 %sext_ln1116_9, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %sext_ln1192_20 = sext i12 %p_Val2_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:194  %sext_ln1192_21 = sext i12 %tmp_5 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %r_V_69 = mul i18 23, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:200  %r_V_70 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_5, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="25" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:202  %sext_ln1116_10 = sext i13 %r_V_70 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:218  %sext_ln1192_23 = sext i27 %r_V_72 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:219  %mul_ln1192_20 = mul i30 %sext_ln1192_23, %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:221  %rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %r_V_91, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:222  %add_ln1192_14 = add i30 %rhs_V_5, %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:223  %r_V_74 = mul i27 %sext_ln1116_8, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:227  %r_V_75 = add i17 %sext_ln1118_26, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:228  %sext_ln1118_40 = sext i17 %r_V_75 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:229  %mul_ln1192_22 = mul i24 %sext_ln1118_40, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:232  %trunc_ln1192 = trunc i27 %r_V_89 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:248  %trunc_ln728 = trunc i17 %r_V_88 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln728"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:287  %r_V_81 = sub i15 %sext_ln1118_13, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="27" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:288  %sext_ln1116_12 = sext i15 %r_V_81 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:289  %r_V_82 = mul i27 %sext_ln1116_12, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:298  %r_V_84 = mul i25 %sext_ln1116_10, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %sext_ln1192_2 = sext i12 %tmp_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %sext_ln1118_8 = sext i15 %shl_ln1 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %sext_ln1118_10 = sext i12 %tmp_1 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %sext_ln1118_12 = sext i24 %r_V_19 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %mul_ln1193_3 = mul i30 %sext_ln1118_12, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1193_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %sub_ln1192 = sub i30 %add_ln1193_1, %mul_ln1193_3

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %sext_ln1118_14 = sext i14 %r_V_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %mul_ln1192_1 = mul i24 %sext_ln1118_14, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %r_V_8 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %sext_ln1118_16 = sext i13 %r_V_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %r_V_37 = mul i18 21, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %sext_ln1118_18 = sext i15 %shl_ln1118_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %sext_ln1118_21 = sext i13 %shl_ln1118_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="12" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %lhs_V = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %trunc_ln1117, i18 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="36" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %sext_ln1192_9 = sext i30 %lhs_V to i36

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %mul_ln1192_5 = mul i36 %r_V_41, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %add_ln1192_5 = add i36 %sext_ln1192_9, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="36" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  %sext_ln1192_10 = sext i12 %tmp_4 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %mul_ln1192_6 = mul i36 %r_V_41, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %sext_ln1192_11 = sext i28 %r_V_47 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %mul_ln1192_7 = mul i30 %sext_ln1192_11, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  %sext_ln1118_23 = sext i14 %r_V_65 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="30" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %sext_ln1192_12 = sext i12 %tmp_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %sext_ln1192_13 = sext i27 %r_V_56 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %mul_ln1192_8 = mul i30 %sext_ln1192_13, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %sext_ln1118_25 = sext i17 %r_V_88 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %mul_ln1192_9 = mul i24 %sext_ln1118_25, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %sext_ln1192_14 = sext i27 %r_V_89 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %mul_ln1192_10 = mul i30 %sext_ln1192_14, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  %mul_ln1192_11 = mul i30 %sext_ln1192_14, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %r_V_3 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %sext_ln1118_27 = sext i13 %r_V_3 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %sext_ln1118_28 = sext i13 %r_V_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %r_V_62 = add i17 %sext_ln1118_27, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %sext_ln1192_15 = sext i17 %r_V_62 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %mul_ln1192_12 = mul i24 %sext_ln1192_15, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %r_V_63 = sub i17 %sext_ln1118_26, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %sext_ln1192_16 = sext i17 %r_V_63 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %sext_ln1192_17 = sext i12 %tmp_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %mul_ln1192_13 = mul i24 %sext_ln1192_16, %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_5, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %sext_ln1118_29 = sext i17 %shl_ln1118_s to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %r_V_90 = sub i18 %sext_ln1118_29, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %sext_ln1192_18 = sext i12 %tmp_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="30" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %sext_ln1192_19 = sext i26 %r_V_66 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %mul_ln1192_14 = mul i30 %sext_ln1192_19, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="30" op_0_bw="30" op_1_bw="12" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %rhs_V_4 = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %p_Val2_5, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %sub_ln1192_9 = sub i30 %mul_ln1192_14, %rhs_V_4

]]></Node>
<StgValue><ssdm name="sub_ln1192_9"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  %shl_ln1118_1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %sext_ln1118_33 = sext i15 %shl_ln1118_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:184  %r_V_67 = sub i16 %sext_ln1118_33, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %sext_ln1118_34 = sext i16 %r_V_67 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:186  %mul_ln1192_15 = mul i24 %sext_ln1118_34, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:187  %shl_ln1192_s = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_15, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_s"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:188  %sub_ln1192_10 = sub i30 %sub_ln1192_9, %shl_ln1192_s

]]></Node>
<StgValue><ssdm name="sub_ln1192_10"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:189  %r_V_68 = sub i16 %sext_ln1118_18, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:190  %sext_ln1118_35 = sext i16 %r_V_68 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:191  %mul_ln1192_16 = mul i24 %sext_ln1118_35, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:192  %shl_ln1192_10 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_16, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_10"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %add_ln1192_11 = add i30 %shl_ln1192_10, %sub_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:196  %sext_ln1192_22 = sext i18 %r_V_69 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:197  %mul_ln1192_17 = mul i24 %sext_ln1192_22, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:201  %sext_ln1118_36 = sext i13 %r_V_70 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:203  %sext_ln1118_37 = sext i13 %r_V_70 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:204  %mul_ln1192_18 = mul i24 %sext_ln1118_37, %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:224  %sext_ln1192_24 = sext i27 %r_V_74 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:225  %mul_ln1192_21 = mul i30 %sext_ln1192_24, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:226  %add_ln1192_15 = add i30 %add_ln1192_14, %mul_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:230  %shl_ln1192_14 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_22, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_14"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:231  %sub_ln1192_13 = sub i30 %add_ln1192_15, %shl_ln1192_14

]]></Node>
<StgValue><ssdm name="sub_ln1192_13"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:233  %shl_ln1192_15 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %trunc_ln1192, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_15"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:234  %add_ln1192_16 = add i30 %shl_ln1192_15, %sub_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:235  %sext_ln1118_41 = sext i15 %r_V_48 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:236  %mul_ln1192_23 = mul i24 %sext_ln1118_41, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:237  %shl_ln1192_16 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_23, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_16"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:238  %sub_ln1192_14 = sub i30 %add_ln1192_16, %shl_ln1192_16

]]></Node>
<StgValue><ssdm name="sub_ln1192_14"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:239  %sext_ln1118_42 = sext i15 %r_V_60 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:240  %mul_ln1192_24 = mul i24 %sext_ln1118_42, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:243  %r_V_76 = sub i16 %sext_ln1118_9, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:244  %sext_ln1192_25 = sext i16 %r_V_76 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:245  %mul_ln1192_25 = mul i24 %sext_ln1192_25, %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:260  %r_V_93 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_5, i4 0)

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:261  %sext_ln1118_44 = sext i16 %r_V_93 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="30" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:275  %sext_ln1192_31 = sext i12 %tmp_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:276  %sub_ln1192_18 = sub i30 0, %shl_ln1192_15

]]></Node>
<StgValue><ssdm name="sub_ln1192_18"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:277  %sext_ln1118_47 = sext i12 %tmp_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:278  %sext_ln1118_48 = sext i13 %r_V_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:279  %mul_ln1192_29 = mul i24 %sext_ln1118_48, %sext_ln1118_47

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:280  %shl_ln1192_19 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_29, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_19"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:281  %sub_ln1192_19 = sub i30 %sub_ln1192_18, %shl_ln1192_19

]]></Node>
<StgValue><ssdm name="sub_ln1192_19"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:282  %r_V_95 = sub i17 %sext_ln1118_26, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:283  %rhs_V_11 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %r_V_95, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="30" op_0_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:284  %sext_ln1192_32 = sext i29 %rhs_V_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:285  %add_ln1192_22 = add i30 %sub_ln1192_19, %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="30" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:290  %sext_ln1192_33 = sext i27 %r_V_82 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:291  %mul_ln1192_26 = mul i30 %sext_ln1192_33, %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="30" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:299  %sext_ln1192_35 = sext i25 %r_V_84 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:300  %mul_ln1192_27 = mul i30 %sext_ln1192_35, %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:303  %r_V_85 = sub i17 %sext_ln1118_44, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:304  %sext_ln1192_36 = sext i17 %r_V_85 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:305  %mul_ln1192_28 = mul i24 %sext_ln1192_36, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %sext_ln1118_3 = sext i12 %tmp_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %sext_ln1192_4 = sext i27 %r_V_24 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %mul_ln1192 = mul i30 %sext_ln1192_4, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  %add_ln1192 = add i30 %sub_ln1192, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %shl_ln2 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %add_ln1192_1 = add i30 %shl_ln2, %add_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %sext_ln1118_15 = sext i13 %r_V_8 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %sext_ln1116_2 = sext i13 %r_V_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %r_V_33 = mul i25 %sext_ln1116_2, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %sext_ln1192_6 = sext i18 %r_V_37 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %mul_ln1192_3 = mul i24 %sext_ln1192_6, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %sext_ln1118_17 = sext i12 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %r_V_38 = add i16 %sext_ln1118_18, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %sext_ln1192_8 = sext i16 %r_V_38 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %mul_ln1192_4 = mul i24 %sext_ln1192_8, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %shl_ln1118_5 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_2, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %sext_ln1118_19 = sext i17 %shl_ln1118_5 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %sext_ln1118_20 = sext i13 %shl_ln1118_6 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %r_V_87 = add i18 %sext_ln1118_20, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %sub_ln1192_4 = sub i36 %add_ln1192_5, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="sub_ln1192_4"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="36" op_0_bw="36" op_1_bw="30" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %shl_ln1192_3 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_7, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_3"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %sub_ln1192_5 = sub i36 %sub_ln1192_4, %shl_ln1192_3

]]></Node>
<StgValue><ssdm name="sub_ln1192_5"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="36" op_0_bw="36" op_1_bw="30" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  %shl_ln1192_4 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_8, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_4"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %add_ln1192_6 = add i36 %shl_ln1192_4, %sub_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %shl_ln1192_5 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_9, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_5"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %add_ln1192_7 = add i36 %shl_ln1192_5, %add_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="36" op_0_bw="36" op_1_bw="30" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %shl_ln1192_6 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_10, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_6"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %sub_ln1192_6 = sub i36 %add_ln1192_7, %shl_ln1192_6

]]></Node>
<StgValue><ssdm name="sub_ln1192_6"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="36" op_0_bw="36" op_1_bw="30" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %shl_ln1192_7 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_11, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_7"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %add_ln1192_8 = add i36 %shl_ln1192_7, %sub_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %shl_ln1192_8 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_12, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_8"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %add_ln1192_9 = add i36 %shl_ln1192_8, %add_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %shl_ln1192_9 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_13, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_9"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %sub_ln1192_7 = sub i36 %add_ln1192_9, %shl_ln1192_9

]]></Node>
<StgValue><ssdm name="sub_ln1192_7"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="36" op_0_bw="36" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %rhs_V_3 = call i36 @_ssdm_op_BitConcatenate.i36.i18.i18(i18 %r_V_90, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %sub_ln1192_8 = sub i36 %sub_ln1192_7, %rhs_V_3

]]></Node>
<StgValue><ssdm name="sub_ln1192_8"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %ret_V_1 = add i36 -855638016, %sub_ln1192_8

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_1, i32 24, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:198  %shl_ln1192_11 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_17, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_11"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:199  %sub_ln1192_11 = sub i30 %add_ln1192_11, %shl_ln1192_11

]]></Node>
<StgValue><ssdm name="sub_ln1192_11"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:205  %shl_ln1192_12 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_18, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_12"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %sub_ln1192_12 = sub i30 %sub_ln1192_11, %shl_ln1192_12

]]></Node>
<StgValue><ssdm name="sub_ln1192_12"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:207  %mul_ln1192_19 = mul i18 117, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="30" op_1_bw="18" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:208  %shl_ln1192_13 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %mul_ln1192_19, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_13"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %add_ln1192_12 = add i30 %shl_ln1192_13, %sub_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:210  %ret_V_2 = add i30 -4980736, %add_ln1192_12

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:211  %trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_2, i32 18, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:241  %shl_ln1192_17 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_24, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_17"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:242  %add_ln1192_17 = add i30 %shl_ln1192_17, %sub_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:246  %shl_ln1192_18 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_25, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_18"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:247  %add_ln1192_18 = add i30 %shl_ln1192_18, %add_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:249  %rhs_V_6 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %trunc_ln728, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="30" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:250  %sext_ln1192_26 = sext i28 %rhs_V_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:251  %add_ln1192_19 = add i30 %sext_ln1192_26, %add_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:252  %r_V_92 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:253  %sext_ln1118_43 = sext i16 %r_V_92 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:254  %rhs_V_7 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %tmp_1, i16 0)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="30" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:255  %sext_ln1192_27 = sext i28 %rhs_V_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:256  %sub_ln1192_15 = sub i30 %add_ln1192_19, %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="sub_ln1192_15"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:257  %rhs_V_8 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %tmp_2, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="30" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:258  %sext_ln1192_28 = sext i24 %rhs_V_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:259  %add_ln1192_20 = add i30 %sext_ln1192_28, %sub_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:262  %rhs_V_9 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %tmp_5, i16 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="30" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:263  %sext_ln1192_29 = sext i28 %rhs_V_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:264  %sub_ln1192_16 = sub i30 %add_ln1192_20, %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="sub_ln1192_16"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:265  %sext_ln1118_45 = sext i12 %tmp_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:266  %shl_ln1118_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:267  %sext_ln1118_46 = sext i14 %shl_ln1118_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:268  %r_V_94 = sub i15 %sext_ln1118_46, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:269  %rhs_V_10 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_94, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="30" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:270  %sext_ln1192_30 = sext i27 %rhs_V_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:271  %sub_ln1192_17 = sub i30 %sub_ln1192_16, %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="sub_ln1192_17"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:272  %ret_V_3 = add i30 -7602176, %sub_ln1192_17

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:273  %trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_3, i32 18, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="36" op_0_bw="36" op_1_bw="30" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:286  %shl_ln1192_20 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %add_ln1192_22, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_20"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="36" op_0_bw="36" op_1_bw="30" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:292  %shl_ln1192_21 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_26, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_21"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:293  %add_ln1192_23 = add i36 %shl_ln1192_21, %shl_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:294  %r_V_96 = sub i17 %sext_ln1118_43, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="35" op_0_bw="35" op_1_bw="17" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:295  %rhs_V_12 = call i35 @_ssdm_op_BitConcatenate.i35.i17.i18(i17 %r_V_96, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="36" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:296  %sext_ln1192_34 = sext i35 %rhs_V_12 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:297  %sub_ln1192_20 = sub i36 %add_ln1192_23, %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="sub_ln1192_20"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="36" op_0_bw="36" op_1_bw="30" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:301  %shl_ln1192_22 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_27, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_22"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:302  %add_ln1192_24 = add i36 %shl_ln1192_22, %sub_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:306  %shl_ln1192_23 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_28, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_23"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:307  %sub_ln1192_21 = sub i36 %add_ln1192_24, %shl_ln1192_23

]]></Node>
<StgValue><ssdm name="sub_ln1192_21"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="30" op_0_bw="30" op_1_bw="12" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:308  %rhs_V_13 = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %tmp_5, i18 0)

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="36" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:309  %sext_ln1192_37 = sext i30 %rhs_V_13 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:310  %sub_ln1192_22 = sub i36 %sub_ln1192_21, %sext_ln1192_37

]]></Node>
<StgValue><ssdm name="sub_ln1192_22"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:311  %ret_V_4 = add i36 -436207616, %sub_ln1192_22

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:312  %trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_4, i32 24, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %sext_ln1192_5 = sext i25 %r_V_33 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %mul_ln1192_2 = mul i30 %sext_ln1192_5, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %sub_ln1192_1 = sub i30 %add_ln1192_1, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_1"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %shl_ln1192_1 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_3, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_1"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %sub_ln1192_2 = sub i30 %sub_ln1192_1, %shl_ln1192_1

]]></Node>
<StgValue><ssdm name="sub_ln1192_2"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="12" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %rhs_V_1 = call i29 @_ssdm_op_BitConcatenate.i29.i12.i17(i12 %tmp_1, i17 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %sext_ln1192_7 = sext i29 %rhs_V_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %add_ln1192_2 = add i30 %sext_ln1192_7, %sub_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %shl_ln1192_2 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %add_ln1192_3 = add i30 %shl_ln1192_2, %add_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="18" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %rhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %r_V_87, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %sub_ln1192_3 = sub i30 %add_ln1192_3, %rhs_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_3"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %ret_V = add i30 -11272192, %sub_ln1192_3

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V, i32 18, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:212  call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:274  call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:313  call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:314  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
