<!doctype html>
<!--
  Material Design Lite
  Copyright 2015 Google Inc. All rights reserved.

  Licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

    https://www.apache.org/licenses/LICENSE-2.0

  Unless required by applicable law or agreed to in writing, software
  distributed under the License is distributed on an "AS IS" BASIS,
  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  See the License for the specific language governing permissions and
  limitations under the License
-->
<html lang="ja">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, minimum-scale=1.0">
    <meta name="description" content="KeitetsuWorks - Verilog-HDL記述例 - 4bit桁上げ伝搬加算器">
    <title>KeitetsuWorks - Verilog-HDL記述例 - 4bit桁上げ伝搬加算器</title>

    <link rel="shortcut icon" href="img/favicon.ico">

    <link rel="stylesheet" href="https://fonts.googleapis.com/icon?family=Material+Icons">
    <link rel="stylesheet" href="css/material.min.css">
    <link rel="stylesheet" href="css/styles.css">

    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/lightbox2/2.11.3/css/lightbox.css">

    <link rel="stylesheet" href="css/monokai.css">

    <script src="js/common.js"></script>

    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-PSLDBJZ3HB"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());

      gtag('config', 'G-PSLDBJZ3HB');
    </script>
  </head>
  <body class="mdl-keitetsu mdl-color--grey-100 mdl-color-text--grey-700">
    <div class="mdl-layout mdl-js-layout">
      <header class="mdl-layout__header mdl-layout__header--waterfall">
        <!-- Top row, always visible -->
        <div class="mdl-layout__header-row">
          <!-- Title -->
          <span class="mdl-layout-title">KeitetsuWorks</span>
        </div>

        <!-- Tabs -->
        <div class="mdl-layout__tab-bar mdl-js-ripple-effect">
          <a class="mdl-layout__tab" href="index.html">トップページ</a>
          <a class="mdl-layout__tab" href="https://keitetsu.blogspot.com/" target="_blank">BLOG</a>
          <a class="mdl-layout__tab" href="mokei.html">鉄道模型</a>
          <a class="mdl-layout__tab is-active" href="circuit.html">電子工作</a>
          <a class="mdl-layout__tab" href="notebook.html">雑記</a>
        </div>
      </header>
      <div class="mdl-layout__drawer">
        <span class="mdl-layout-title">KeitetsuWorks</span>
        <nav class="mdl-navigation">
          <a class="mdl-navigation__link" href="index.html">トップページ</a>
          <a class="mdl-navigation__link" href="https://keitetsu.blogspot.com/" target="_blank">BLOG</a>
          <a class="mdl-navigation__link" href="mokei.html">鉄道模型</a>
          <a class="mdl-navigation__link is-active" href="circuit.html">電子工作</a>
          <a class="mdl-navigation__link" href="notebook.html">雑記</a>
        </nav>
      </div>
      <main class="mdl-layout__content">
        <div class="contents mdl-grid mdl-grid--no-spacing">
          <div class="mdl-cell mdl-cell--10-col-desktop mdl-cell--6-col-tablet mdl-cell--4-col-phone">
            <div class="mdl-grid">
              <section class="mdl-cell mdl-cell--12-col mdl-shadow--4dp article">
                <h3>Verilog-HDL記述例 - 4bit桁上げ伝搬加算器</h3>
                <h4>はじめに</h4>
                <p>
                  本ページでは，4bit桁上げ伝搬加算器のVerilog-HDL記述例を紹介します．
                </p>
                <p>
                  下記の環境で動作を確認しておりますが，動作を保証するものではありません．
                  ソースコードは自己責任の上でご利用ください．
                </p>
                <div class="table-wrap">
                  <table class="mdl-data-table mdl-js-data-table">
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">OS</th>
                      <td class="mdl-data-table__cell--non-numeric">Microsoft Windows Server 2008 Standard x86 Service Pack 2</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">Quartus II</th>
                      <td class="mdl-data-table__cell--non-numeric">未インストール</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">ModelSim</th>
                      <td class="mdl-data-table__cell--non-numeric">Mentor Graphics ModelSim-Altera Starter Edition v10.1d</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">FPGA Board</th>
                      <td class="mdl-data-table__cell--non-numeric">未実装（シミュレーションによる動作確認のみ）</td>
                    </tr>
                  </table>
                </div>

                <h4>半加算器，全加算器，桁上げ伝搬加算器（準備中）</h4>
                <p>
                  半加算器，全加算器および桁上げ伝搬加算器について簡単に解説する予定です．
                </p>

                <h4>Verilog-HDL記述例</h4>
                <h5>はじめに</h5>
                <p>
                  今回紹介する4bit桁上げ伝搬加算器のVerilog-HDL記述例（以降では，ADDERモジュールと呼びます）では，
                  最上位モジュール「ADDER」の下に4つの全加算器モジュール「FULL_ADDER」を内包しています．
                  また，「FULL_ADDER」は半加算器モジュール「half_adder」2つと，論理輪ゲート1つで構成されています．
                </p>
                <p>
                  下表に各外部入出力信号の名称と機能をまとめました．
                </p>
                <div class="table-wrap">
                  <table class="mdl-data-table mdl-js-data-table">
                    <thead>
                      <tr>
                        <th class="mdl-data-table__cell--non-numeric">Node Name</th>
                        <th class="mdl-data-table__cell--non-numeric">Direction</th>
                        <th class="mdl-data-table__cell--non-numeric">Description</th>
                      </tr>
                    </thead>
                    <tbody>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">A</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">数値入力，bit幅: 4</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">B</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">数値入力，bit幅: 4</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">CI</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">桁上がり入力</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">S</td>
                        <td class="mdl-data-table__cell--non-numeric">Output</td>
                        <td class="mdl-data-table__cell--non-numeric">加算結果出力，bit幅: 4</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">CO</td>
                        <td class="mdl-data-table__cell--non-numeric">Output</td>
                        <td class="mdl-data-table__cell--non-numeric">桁上がり出力</td>
                      </tr>
                    </tbody>
                  </table>
                </div>

                <h5>Verilog-HDL記述例（ADDER.v）</h5>
                <p>
                  4bit桁上げ伝搬加算器を構成する全てのモジュールが，このファイル内に記述されています．
                </p>
<pre><code class="language-verilog">
// 4bit adder module
module ADDER(A, B, CI, S, CO);

  input [3:0] A;
  input [3:0] B;
  input CI;
  output [3:0] S;
  output CO;
  
  wire wire_u0_CO;
  wire wire_u1_CO;
  wire wire_u2_CO;

  FULL_ADDER u0(  // bit 0
    .A(A[0]),
    .B(B[0]),
    .CI(CI),
    .S(S[0]),
    .CO(wire_u0_CO)
  );
  
  FULL_ADDER u1(  // bit 1
    .A(A[1]),
    .B(B[1]),
    .CI(wire_u0_CO),
    .S(S[1]),
    .CO(wire_u1_CO)
  );
  
  FULL_ADDER u2(  // bit 2
    .A(A[2]),
    .B(B[2]),
    .CI(wire_u1_CO),
    .S(S[2]),
    .CO(wire_u2_CO)
  );
  
  FULL_ADDER u3(  // bit 3
    .A(A[3]),
    .B(B[3]),
    .CI(wire_u2_CO),
    .S(S[3]),
    .CO(CO)
  );

endmodule

// full adder module
module FULL_ADDER(A, B, CI, S, CO);

  input A;
  input B;
  input CI;
  output S;
  output CO;
  
  wire wire_u0_s;
  wire wire_u0_co;
  wire wire_u1_co;

  assign CO = wire_u0_co | wire_u1_co;

  half_adder u0(
    .a(A),
    .b(B),
    .s(wire_u0_s),
    .co(wire_u0_co)
  );
  
  half_adder u1(
    .a(wire_u0_s),
    .b(CI),
    .s(S),
    .co(wire_u1_co)
  );

endmodule

// half adder module
module half_adder(a, b, s, co);

  input a;
  input b;
  output s;
  output co;

  assign s = a ^ b;
  assign co = a & b;

endmodule
</code></pre>

                <h4>テストベンチとRTLシミュレーション</h4>
                <h5>テストベンチ記述例</h5>
                <p>
                  以下は，ADDERモジュール用のテストベンチ記述例（tb_ADDER.vhd）です．
                  テストベンチ記述，Quartus IIおよびModelSimを用いたRTLシミュレーションの方法については，<a href="fpga_tutorial_adder_sim.html">加算器のRTLシミュレーション</a>が参考になると思います．
                </p>
<pre><code class="language-verilog">
`timescale 1ns/1ns

module tb_ADDER();

  parameter CP = 20;  // global clock period
  integer i;          // control variable
  
  reg [3:0] A;        // inputs
  reg [3:0] B;
  reg CI;
  wire [3:0] S;       // outputs
  wire CO;
  
  ADDER u0(           // circuit under test
    .A(A),
    .B(B),
    .CI(CI),
    .S(S),
    .CO(CO)
  );
  
  initial begin
    
    A = 4'b0; B = 4'b0; CI =1'b0;
    for(i = 0; i <= 15; i = i + 1) begin
      #CP A = i; B = i % 4;
    end
    #CP
    
    A = 4'b0; B = 4'b0; CI =1'b1;
    for(i = 0; i <= 15; i = i + 1) begin
      #CP A = i % 8; B = i;
    end
    #CP
    
    $display("Simulation End.");
    $stop;
  end

endmodule
</code></pre>

                <h4>RTLシミュレーション結果</h4>
                <p>
                  下図に，上記のテストベンチ記述例を使用したRTLシミュレーションの結果を示します．
                </p>
                <a href="img/fpga_adder_v/wave.png" data-lightbox="adder" data-title="ADDERモジュールのRTLシミュレーション結果">
                  <img src="img/fpga_adder_v/wave.png" alt="ADDERモジュールのRTLシミュレーション結果" />
                </a>
              </section>
            </div>
            <div class="mdl-grid">
              <div class="mdl-cell mdl-cell--6-col">
                <div class="mdl-cell--amazon-banner">
                  <iframe class="amazon-banner-2" src="https://rcm-fe.amazon-adsystem.com/e/cm?o=9&p=12&l=ez&f=ifr&linkID=a7ec7ffcf94f21c2beaf0e9d83c8042d&t=keitetsu-22&tracking_id=keitetsu-22" width="300" height="250" style="border:none;"></iframe>
                </div>
              </div>
              <div class="mdl-cell mdl-cell--6-col">
                <div class="mdl-cell--amazon-banner">
                  <iframe class="amazon-banner-2" src="https://rcm-fe.amazon-adsystem.com/e/cm?o=9&p=12&l=ur1&category=consumables&banner=01FFPGM6WNKYF9VQMHR2&f=ifr&linkID=8787af772f93befc97ae2df9f989341c&t=keitetsu-22&tracking_id=keitetsu-22" width="300" height="250" style="border:none;"></iframe>
                </div>
              </div>
            </div>
          </div>
          <div class="mdl-cell mdl-cell--2-col-desktop mdl-cell--2-col-tablet mdl-cell--hide-phone">
            <div class="mdl-cell--amazon-banner">
              <iframe class="amazon-banner-1" src="https://rcm-fe.amazon-adsystem.com/e/cm?o=9&p=11&l=ez&f=ifr&linkID=94c5721e7acc89e5886e59b6c10e7739&t=keitetsu-22&tracking_id=keitetsu-22" width="120" height="600" style="border:none;"></iframe>
            </div>
          </div>
        </div>
        <footer class="mdl-mini-footer">
          <div class="mdl-mini-footer__left-section">
            <div class="mdl-logo">&copy; 2004-<script>showNowYear();</script> Keitetsu</div>
          </div>
          <div class="mdl-mini-footer__right-section">
            <ul class="mdl-mini-footer__link-list">
              <li><a href="index.html#help">Help</a></li>
            </ul>
          </div>
        </footer>
      </main>
    </div>
    <script defer src="js/material.min.js"></script>
    <script src="https://code.jquery.com/jquery-3.5.1.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/lightbox2/2.11.3/js/lightbox.min.js"></script>
    <script src="js/highlight.pack.js"></script>
    <script>hljs.highlightAll();</script>
  </body>
</html>
