library ieee;
use ieee.std_logic_1164.all;

use work.pkg_flipflop_D.all;

entity clock is
	port(
		A : in std_logic_vector (3 downto 0);
		S, R : in std_logic;
		R : out std_logic_vector (3 downto 0)
	);
end clock;

architecture clock_arch of clock is
	
end clock_arch;