Loading plugins phase: Elapsed time ==> 0s.452ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.500ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Mar 09 11:13:00 2020


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Mar 09 11:13:00 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Mar 09 11:13:01 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Mar 09 11:13:02 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_8
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_3
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\i2c:bI2C_UDB:ctrl_hw_addr_en\
	\i2c:bI2C_UDB:scl_went_high\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\i2c:bI2C_UDB:genblk6:MODULE_1:lt\
	\i2c:bI2C_UDB:genblk6:MODULE_1:eq\
	\i2c:bI2C_UDB:genblk6:MODULE_1:gt\
	\i2c:bI2C_UDB:genblk6:MODULE_1:gte\
	\i2c:bI2C_UDB:genblk6:MODULE_1:lte\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\i2c:bI2C_UDB:genblk6:MODULE_2:lt\
	\i2c:bI2C_UDB:genblk6:MODULE_2:gt\
	\i2c:bI2C_UDB:genblk6:MODULE_2:gte\
	\i2c:bI2C_UDB:genblk6:MODULE_2:lte\
	\i2c:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_19
	\i2c:Net_973\
	Net_20
	\i2c:Net_974\
	\i2c:timeout_clk\
	Net_25
	\i2c:Net_975\
	Net_23
	Net_24


Deleted 73 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing tmpOE__RST_1_net_0 to one
Aliasing \i2c:bI2C_UDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \i2c:bI2C_UDB:cs_addr_shifter_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \i2c:bI2C_UDB:cs_addr_clkgen_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \i2c:bI2C_UDB:bus_busy\ to \UART:BUART:tx_hd_send_break\
Aliasing \i2c:bI2C_UDB:lost_arb\ to \UART:BUART:tx_hd_send_break\
Aliasing \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \i2c:sda_x_wire\
Aliasing \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \i2c:scl_x_wire\ to \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \i2c:Net_969\ to one
Aliasing \i2c:Net_968\ to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__RST_2_net_0 to one
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \i2c:bI2C_UDB:scl_in_reg\\D\ to \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \i2c:bI2C_UDB:sda_in_last_reg\\D\ to \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[9] = \UART:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[10] = \UART:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[11] = \UART:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[12] = \UART:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[13] = \UART:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[14] = \UART:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[15] = \UART:BUART:tx_hd_send_break\[8]
Removing Rhs of wire Net_9[22] = \UART:BUART:rx_interrupt_out\[23]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[27] = \UART:BUART:tx_bitclk_dp\[64]
Removing Rhs of wire zero[28] = \UART:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[74] = \UART:BUART:tx_counter_dp\[65]
Removing Lhs of wire \UART:BUART:tx_status_6\[75] = zero[28]
Removing Lhs of wire \UART:BUART:tx_status_5\[76] = zero[28]
Removing Lhs of wire \UART:BUART:tx_status_4\[77] = zero[28]
Removing Lhs of wire \UART:BUART:tx_status_1\[79] = \UART:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \UART:BUART:tx_status_3\[81] = \UART:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[141] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[149] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[160]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[151] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[161]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[152] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[177]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[153] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[191]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[154] = \UART:BUART:sRX:s23Poll:MODIN1_1\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[155] = \UART:BUART:pollcount_1\[147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[156] = \UART:BUART:sRX:s23Poll:MODIN1_0\[157]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[157] = \UART:BUART:pollcount_0\[150]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[165] = \UART:BUART:pollcount_1\[147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[166] = \UART:BUART:pollcount_1\[147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[167] = \UART:BUART:pollcount_0\[150]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[168] = \UART:BUART:pollcount_0\[150]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[169] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[170] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[171] = \UART:BUART:pollcount_1\[147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[172] = \UART:BUART:pollcount_0\[150]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[173] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[174] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[179] = \UART:BUART:pollcount_1\[147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[180] = \UART:BUART:pollcount_1\[147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[181] = \UART:BUART:pollcount_0\[150]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[182] = \UART:BUART:pollcount_0\[150]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[183] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[184] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[185] = \UART:BUART:pollcount_1\[147]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[186] = \UART:BUART:pollcount_0\[150]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[187] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[188] = zero[28]
Removing Lhs of wire \UART:BUART:rx_status_1\[195] = zero[28]
Removing Rhs of wire \UART:BUART:rx_status_2\[196] = \UART:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \UART:BUART:rx_status_3\[198] = \UART:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[209] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[258]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[213] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[280]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[214] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[215] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[216] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[217] = \UART:BUART:sRX:MODIN4_6\[218]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[218] = \UART:BUART:rx_count_6\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[219] = \UART:BUART:sRX:MODIN4_5\[220]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[220] = \UART:BUART:rx_count_5\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[221] = \UART:BUART:sRX:MODIN4_4\[222]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[222] = \UART:BUART:rx_count_4\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[223] = \UART:BUART:sRX:MODIN4_3\[224]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[224] = \UART:BUART:rx_count_3\[139]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[225] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[226] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[227] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[228] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[229] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[230] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[231] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[232] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[233] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[234] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[235] = \UART:BUART:rx_count_6\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[236] = \UART:BUART:rx_count_5\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[237] = \UART:BUART:rx_count_4\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[238] = \UART:BUART:rx_count_3\[139]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[239] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[240] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[241] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[242] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[243] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[244] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[245] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[260] = \UART:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[261] = \UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[262] = \UART:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[263] = \UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[264] = \UART:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[265] = \UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[267] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[268] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[269] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__Rx_1_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[296] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[302] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[308] = one[4]
Removing Lhs of wire tmpOE__RST_1_net_0[316] = one[4]
Removing Rhs of wire \i2c:sda_x_wire\[321] = \i2c:Net_643_4\[322]
Removing Rhs of wire \i2c:sda_x_wire\[321] = \i2c:bI2C_UDB:m_sda_out_reg\[534]
Removing Rhs of wire \i2c:Net_697\[324] = \i2c:Net_643_5\[325]
Removing Rhs of wire \i2c:Net_697\[324] = \i2c:bI2C_UDB:sts_irq\[348]
Removing Lhs of wire \i2c:udb_clk\[329] = \i2c:Net_970\[327]
Removing Lhs of wire \i2c:bI2C_UDB:status_6\[341] = zero[28]
Removing Rhs of wire \i2c:bI2C_UDB:status_5\[342] = \i2c:bI2C_UDB:stop_detect\[430]
Removing Rhs of wire \i2c:bI2C_UDB:status_3\[344] = \i2c:bI2C_UDB:m_address_reg\[436]
Removing Rhs of wire \i2c:bI2C_UDB:status_2\[345] = \i2c:bI2C_UDB:master_mode_reg\[437]
Removing Rhs of wire \i2c:bI2C_UDB:status_1\[346] = \i2c:bI2C_UDB:m_lrb_reg\[438]
Removing Rhs of wire \i2c:bI2C_UDB:status_0\[347] = \i2c:bI2C_UDB:m_byte_complete_reg\[439]
Removing Lhs of wire \i2c:bI2C_UDB:cs_addr_shifter_2\[350] = zero[28]
Removing Rhs of wire \i2c:bI2C_UDB:cs_addr_shifter_1\[351] = \i2c:bI2C_UDB:m_load_dummy\[459]
Removing Rhs of wire \i2c:bI2C_UDB:cs_addr_shifter_0\[352] = \i2c:bI2C_UDB:m_shift_en\[472]
Removing Lhs of wire \i2c:bI2C_UDB:cs_addr_clkgen_2\[387] = zero[28]
Removing Rhs of wire \i2c:bI2C_UDB:cs_addr_clkgen_0\[389] = \i2c:bI2C_UDB:clkgen_en\[471]
Removing Lhs of wire \i2c:bI2C_UDB:ctrl_start_gen\[422] = \i2c:bI2C_UDB:control_7\[332]
Removing Lhs of wire \i2c:bI2C_UDB:ctrl_stop_gen\[423] = \i2c:bI2C_UDB:control_6\[333]
Removing Lhs of wire \i2c:bI2C_UDB:ctrl_restart_gen\[424] = \i2c:bI2C_UDB:control_5\[334]
Removing Lhs of wire \i2c:bI2C_UDB:ctrl_nack\[425] = \i2c:bI2C_UDB:control_4\[335]
Removing Lhs of wire \i2c:bI2C_UDB:ctrl_transmit\[427] = \i2c:bI2C_UDB:control_2\[337]
Removing Lhs of wire \i2c:bI2C_UDB:ctrl_master_en\[428] = \i2c:bI2C_UDB:control_1\[338]
Removing Lhs of wire \i2c:bI2C_UDB:ctrl_slave_en\[429] = \i2c:bI2C_UDB:control_0\[339]
Removing Rhs of wire \i2c:Net_1109_0\[441] = \i2c:scl_yfb\[545]
Removing Rhs of wire \i2c:Net_1109_1\[444] = \i2c:sda_yfb\[546]
Removing Rhs of wire \i2c:bI2C_UDB:m_reset\[452] = \i2c:bI2C_UDB:master_rst_reg\[536]
Removing Lhs of wire \i2c:bI2C_UDB:bus_busy\[454] = zero[28]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[462] = \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[493]
Removing Lhs of wire \i2c:bI2C_UDB:lost_arb\[464] = zero[28]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[469] = \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[522]
Removing Rhs of wire \i2c:Net_643_3\[470] = \i2c:bI2C_UDB:m_scl_out_reg\[533]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[473] = \i2c:sda_x_wire\[321]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[474] = \i2c:bI2C_UDB:sda_in_reg\[353]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[475] = \i2c:sda_x_wire\[321]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[476] = \i2c:bI2C_UDB:sda_in_reg\[353]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[477] = \i2c:sda_x_wire\[321]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[478] = \i2c:bI2C_UDB:sda_in_reg\[353]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[480] = one[4]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[481] = \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[479]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[482] = \i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[479]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[503] = \i2c:Net_643_3\[470]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[504] = \i2c:Net_1109_0\[441]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[505] = \i2c:Net_643_3\[470]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[506] = \i2c:Net_1109_0\[441]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[507] = \i2c:Net_643_3\[470]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[508] = \i2c:Net_1109_0\[441]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[510] = one[4]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[511] = \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[509]
Removing Lhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[512] = \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[509]
Removing Rhs of wire \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[522] = \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[513]
Removing Lhs of wire \i2c:scl_x_wire\[537] = \i2c:Net_643_3\[470]
Removing Lhs of wire \i2c:Net_969\[538] = one[4]
Removing Lhs of wire \i2c:Net_968\[539] = one[4]
Removing Lhs of wire \i2c:tmpOE__Bufoe_scl_net_0\[548] = one[4]
Removing Lhs of wire \i2c:tmpOE__Bufoe_sda_net_0\[550] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[557] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[558] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[559] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[560] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[561] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[562] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[563] = one[4]
Removing Lhs of wire tmpOE__RST_2_net_0[582] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[586] = Net_6[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[601] = \UART:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[610] = \UART:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[611] = zero[28]
Removing Lhs of wire \i2c:bI2C_UDB:sda_in_reg\\D\[615] = \i2c:Net_1109_1\[444]
Removing Lhs of wire \i2c:bI2C_UDB:scl_in_reg\\D\[625] = \i2c:Net_1109_0\[441]
Removing Lhs of wire \i2c:bI2C_UDB:scl_in_last_reg\\D\[626] = \i2c:bI2C_UDB:scl_in_reg\[440]
Removing Lhs of wire \i2c:bI2C_UDB:scl_in_last2_reg\\D\[627] = \i2c:bI2C_UDB:scl_in_last_reg\[442]
Removing Lhs of wire \i2c:bI2C_UDB:sda_in_last_reg\\D\[628] = \i2c:bI2C_UDB:sda_in_reg\[353]
Removing Lhs of wire \i2c:bI2C_UDB:sda_in_last2_reg\\D\[629] = \i2c:bI2C_UDB:sda_in_last_reg\[445]
Removing Lhs of wire \i2c:bI2C_UDB:clk_eq_reg\\D\[636] = \i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[522]

------------------------------------------------------
Aliased 0 equations, 173 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:sda_went_high\' (cost = 1):
\i2c:bI2C_UDB:sda_went_high\ <= ((not \i2c:bI2C_UDB:sda_in_last2_reg\ and \i2c:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \i2c:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\i2c:bI2C_UDB:cs_addr_shifter_1\ <= ((not \i2c:bI2C_UDB:tx_reg_empty\ and \i2c:bI2C_UDB:m_state_0\ and \i2c:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \i2c:bI2C_UDB:tx_reg_empty\ and \i2c:bI2C_UDB:m_state_1\ and \i2c:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \i2c:bI2C_UDB:tx_reg_empty\ and \i2c:bI2C_UDB:m_state_2\ and \i2c:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \i2c:bI2C_UDB:tx_reg_empty\ and \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \i2c:bI2C_UDB:tx_reg_empty\ and \i2c:bI2C_UDB:m_state_4\ and \i2c:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:txdata\' (cost = 54):
\i2c:bI2C_UDB:txdata\ <= ((not \i2c:bI2C_UDB:m_state_4\ and \i2c:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:rxdata\' (cost = 2):
\i2c:bI2C_UDB:rxdata\ <= ((not \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:sda_went_low\' (cost = 1):
\i2c:bI2C_UDB:sda_went_low\ <= ((not \i2c:bI2C_UDB:sda_in_last_reg\ and \i2c:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:scl_went_low\' (cost = 4):
\i2c:bI2C_UDB:scl_went_low\ <= ((not \i2c:bI2C_UDB:scl_in_reg\ and \i2c:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:start_detect\' (cost = 2):
\i2c:bI2C_UDB:start_detect\ <= ((not \i2c:bI2C_UDB:sda_in_last_reg\ and \i2c:bI2C_UDB:scl_in_reg\ and \i2c:bI2C_UDB:scl_in_last_reg\ and \i2c:bI2C_UDB:scl_in_last2_reg\ and \i2c:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:stalled\' (cost = 16):
\i2c:bI2C_UDB:stalled\ <= ((not \i2c:bI2C_UDB:m_state_4\ and not \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:m_state_2\ and \i2c:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \i2c:sda_x_wire\ and not \i2c:bI2C_UDB:sda_in_reg\)
	OR (\i2c:sda_x_wire\ and \i2c:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \i2c:sda_x_wire\ and not \i2c:bI2C_UDB:sda_in_reg\)
	OR (\i2c:sda_x_wire\ and \i2c:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\i2c:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \i2c:Net_1109_0\ and not \i2c:Net_643_3\)
	OR (\i2c:Net_1109_0\ and \i2c:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:status_5\' (cost = 10):
\i2c:bI2C_UDB:status_5\ <= ((not \i2c:bI2C_UDB:sda_in_last2_reg\ and \i2c:bI2C_UDB:scl_in_reg\ and \i2c:bI2C_UDB:scl_in_last_reg\ and \i2c:bI2C_UDB:scl_in_last2_reg\ and \i2c:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \i2c:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\i2c:bI2C_UDB:cnt_reset\ <= ((not \i2c:bI2C_UDB:scl_in_reg\ and not \i2c:bI2C_UDB:clkgen_tc1_reg\ and \i2c:bI2C_UDB:m_state_1\ and \i2c:bI2C_UDB:m_state_0\ and \i2c:bI2C_UDB:scl_in_last_reg\ and \i2c:Net_643_3\)
	OR (not \i2c:bI2C_UDB:scl_in_reg\ and not \i2c:bI2C_UDB:clkgen_tc1_reg\ and \i2c:bI2C_UDB:m_state_2\ and \i2c:bI2C_UDB:scl_in_last_reg\ and \i2c:Net_643_3\)
	OR (not \i2c:bI2C_UDB:scl_in_reg\ and not \i2c:bI2C_UDB:clkgen_tc1_reg\ and \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:scl_in_last_reg\ and \i2c:Net_643_3\)
	OR (not \i2c:bI2C_UDB:scl_in_reg\ and not \i2c:bI2C_UDB:clkgen_tc1_reg\ and \i2c:bI2C_UDB:m_state_4\ and \i2c:bI2C_UDB:scl_in_last_reg\ and \i2c:Net_643_3\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\i2c:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \i2c:bI2C_UDB:sda_in_reg\ and \i2c:sda_x_wire\)
	OR (not \i2c:sda_x_wire\ and \i2c:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_7 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\i2c:bI2C_UDB:contention\' (cost = 8):
\i2c:bI2C_UDB:contention\ <= ((not \i2c:bI2C_UDB:sda_in_reg\ and not \i2c:bI2C_UDB:m_state_2\ and not \i2c:bI2C_UDB:m_state_1\ and not \i2c:bI2C_UDB:m_state_0\ and \i2c:sda_x_wire\ and \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:cnt_reset\)
	OR (not \i2c:sda_x_wire\ and not \i2c:bI2C_UDB:m_state_2\ and not \i2c:bI2C_UDB:m_state_1\ and not \i2c:bI2C_UDB:m_state_0\ and \i2c:bI2C_UDB:sda_in_reg\ and \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:cnt_reset\)
	OR (not \i2c:bI2C_UDB:sda_in_reg\ and not \i2c:bI2C_UDB:m_state_2\ and not \i2c:bI2C_UDB:m_state_1\ and not \i2c:bI2C_UDB:m_state_0\ and \i2c:sda_x_wire\ and \i2c:bI2C_UDB:clkgen_tc\ and \i2c:bI2C_UDB:m_state_3\)
	OR (not \i2c:sda_x_wire\ and not \i2c:bI2C_UDB:m_state_2\ and not \i2c:bI2C_UDB:m_state_1\ and not \i2c:bI2C_UDB:m_state_0\ and \i2c:bI2C_UDB:sda_in_reg\ and \i2c:bI2C_UDB:clkgen_tc\ and \i2c:bI2C_UDB:m_state_3\)
	OR (not \i2c:bI2C_UDB:sda_in_reg\ and not \i2c:bI2C_UDB:m_state_4\ and \i2c:sda_x_wire\ and \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:cnt_reset\)
	OR (not \i2c:sda_x_wire\ and not \i2c:bI2C_UDB:m_state_4\ and \i2c:bI2C_UDB:sda_in_reg\ and \i2c:bI2C_UDB:m_state_3\ and \i2c:bI2C_UDB:cnt_reset\)
	OR (not \i2c:bI2C_UDB:sda_in_reg\ and not \i2c:bI2C_UDB:m_state_4\ and \i2c:sda_x_wire\ and \i2c:bI2C_UDB:clkgen_tc\ and \i2c:bI2C_UDB:m_state_3\)
	OR (not \i2c:sda_x_wire\ and not \i2c:bI2C_UDB:m_state_4\ and \i2c:bI2C_UDB:sda_in_reg\ and \i2c:bI2C_UDB:clkgen_tc\ and \i2c:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 46 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \i2c:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[94] = \UART:BUART:rx_bitclk\[142]
Removing Lhs of wire \UART:BUART:rx_status_0\[193] = zero[28]
Removing Lhs of wire \UART:BUART:rx_status_6\[202] = zero[28]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[593] = \UART:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[605] = zero[28]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[606] = zero[28]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[608] = zero[28]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[609] = \UART:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[614] = \UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \i2c:bI2C_UDB:lost_arb2_reg\\D\[632] = zero[28]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_7 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.953ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 09 March 2020 11:13:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Laboratorio_7_Vatimetro\Lab7_Vatimetro\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \i2c:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'i2c_IntClock'. Fanout=1, Signal=\i2c:Net_970\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=0, Signal=Net_16
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \i2c:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: i2c_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: i2c_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: RST_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \i2c:Net_1109_1\ ,
            pin_input => \i2c:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \i2c:Net_1109_0\ ,
            pin_input => \i2c:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RST_1(0)__PA ,
            fb => Net_18 ,
            pad => RST_1(0)_PAD );

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RST_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RST_2(0)__PA ,
            fb => Net_6 ,
            pad => RST_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\i2c:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:control_5\ * 
              !\i2c:bI2C_UDB:control_2\ * !\i2c:bI2C_UDB:tx_reg_empty\ * 
              !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              \i2c:bI2C_UDB:scl_in_last2_reg\ * 
              \i2c:bI2C_UDB:sda_in_last_reg\ * 
              !\i2c:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \i2c:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\
        );
        Output = \i2c:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:scl_in_reg\ * 
              \i2c:bI2C_UDB:scl_in_last_reg\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              \i2c:Net_643_3\
            + \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:scl_in_reg\ * 
              \i2c:bI2C_UDB:scl_in_last_reg\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              \i2c:Net_643_3\
            + \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:scl_in_reg\ * 
              \i2c:bI2C_UDB:scl_in_last_reg\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              \i2c:Net_643_3\
            + \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\ * \i2c:Net_643_3\
        );
        Output = \i2c:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\i2c:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:clkgen_tc\ * !\i2c:bI2C_UDB:cnt_reset\
        );
        Output = \i2c:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\
            + !\i2c:bI2C_UDB:clk_eq_reg\
        );
        Output = \i2c:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \i2c:bI2C_UDB:tx_reg_empty\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\
            + !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\i2c:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\i2c:bI2C_UDB:clkgen_tc\ * !\i2c:bI2C_UDB:cnt_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\
            + \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\
        );
        Output = \i2c:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:reset_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \UART:BUART:reset_reg\ (fanout=21)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:txn\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * \UART:BUART:txn\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * !\UART:BUART:tx_shift_out\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_shift_out\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_bitclk_enable_pre\ * 
              !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_fifo_empty\ * 
              !\UART:BUART:tx_state_2\
            + \UART:BUART:reset_reg\ * \UART:BUART:tx_state_0\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_bitclk_enable_pre\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:rx_state_1\
        );
        Output = \UART:BUART:rx_state_1\ (fanout=9)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + \UART:BUART:reset_reg\ * \UART:BUART:rx_state_0\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\
            + \UART:BUART:reset_reg\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_7 * \UART:BUART:rx_last\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\
            + \UART:BUART:reset_reg\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:pollcount_1\ * Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * Net_7 * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\i2c:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \i2c:bI2C_UDB:control_7\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:control_5\ * \i2c:bI2C_UDB:control_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:Net_1109_1\
        );
        Output = \i2c:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\i2c:bI2C_UDB:control_4\ * \i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4_split\
        );
        Output = \i2c:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\i2c:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:control_5\ * 
              \i2c:bI2C_UDB:control_2\ * !\i2c:bI2C_UDB:tx_reg_empty\ * 
              !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\i2c:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_2_split\
        );
        Output = \i2c:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\i2c:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\i2c:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_0_split\
        );
        Output = \i2c:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\i2c:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\i2c:bI2C_UDB:status_3\ * !\i2c:bI2C_UDB:cs_addr_shifter_1\ * 
              !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:status_3\ * \i2c:bI2C_UDB:cs_addr_shifter_1\
            + \i2c:bI2C_UDB:status_3\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\
            + \i2c:bI2C_UDB:status_3\ * \i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\i2c:bI2C_UDB:status_2\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:status_2\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\
            + \i2c:bI2C_UDB:status_2\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\
            + \i2c:bI2C_UDB:status_2\ * \i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\i2c:bI2C_UDB:status_1\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              \i2c:Net_1109_1\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:status_1\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:Net_1109_1\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:status_1\ * \i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \i2c:bI2C_UDB:status_0\ * !\i2c:bI2C_UDB:cs_addr_shifter_1\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:cs_addr_shifter_1\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:Net_1109_0\
        );
        Output = \i2c:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\i2c:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:scl_in_reg\
        );
        Output = \i2c:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\i2c:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:scl_in_last_reg\
        );
        Output = \i2c:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:sda_in_reg\
        );
        Output = \i2c:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\i2c:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:sda_in_last_reg\
        );
        Output = \i2c:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:clkgen_tc\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:cnt_reset\
        );
        Output = \i2c:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\i2c:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\i2c:bI2C_UDB:cs_addr_shifter_1\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:lost_arb_reg\
        );
        Output = \i2c:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\i2c:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:control_5\ * 
              !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:control_4\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_0\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * \i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:m_reset\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              \i2c:bI2C_UDB:scl_in_last2_reg\ * 
              !\i2c:bI2C_UDB:sda_in_last_reg\ * 
              \i2c:bI2C_UDB:sda_in_last2_reg\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:bus_busy_reg\
            + \i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              \i2c:bI2C_UDB:scl_in_last2_reg\ * 
              \i2c:bI2C_UDB:sda_in_last_reg\ * 
              !\i2c:bI2C_UDB:sda_in_last2_reg\ * \i2c:bI2C_UDB:bus_busy_reg\
            + \i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:bus_busy_reg\
        );
        Output = \i2c:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\i2c:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\i2c:Net_1109_0\ * !\i2c:Net_643_3\
            + \i2c:Net_1109_0\ * \i2c:Net_643_3\
        );
        Output = \i2c:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\i2c:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_reset\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:cnt_reset\
        );
        Output = \i2c:Net_643_3\ (fanout=3)

    MacroCell: Name=\i2c:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\i2c:sda_x_wire\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:control_4\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * !\i2c:bI2C_UDB:lost_arb_reg\ * 
              \i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:shift_data_out\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:lost_arb_reg\ * \i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \i2c:sda_x_wire\ (fanout=2)

    MacroCell: Name=\i2c:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_18 * \i2c:bI2C_UDB:control_1\
        );
        Output = \i2c:bI2C_UDB:m_reset\ (fanout=18)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            reset => \UART:BUART:reset_reg\ ,
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            reset => \UART:BUART:reset_reg\ ,
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            reset => \UART:BUART:reset_reg\ ,
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_state_1\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\i2c:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \i2c:Net_970\ ,
            cs_addr_1 => \i2c:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \i2c:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \i2c:bI2C_UDB:sda_in_reg\ ,
            so_comb => \i2c:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \i2c:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\i2c:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \i2c:Net_970\ ,
            cs_addr_1 => \i2c:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \i2c:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \i2c:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \i2c:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            reset => \UART:BUART:reset_reg\ ,
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            reset => \UART:BUART:reset_reg\ ,
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\i2c:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \i2c:Net_970\ ,
            status_5 => \i2c:bI2C_UDB:status_5\ ,
            status_4 => \i2c:bI2C_UDB:status_4\ ,
            status_3 => \i2c:bI2C_UDB:status_3\ ,
            status_2 => \i2c:bI2C_UDB:status_2\ ,
            status_1 => \i2c:bI2C_UDB:status_1\ ,
            status_0 => \i2c:bI2C_UDB:status_0\ ,
            interrupt => \i2c:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\i2c:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \i2c:Net_970\ ,
            control_7 => \i2c:bI2C_UDB:control_7\ ,
            control_6 => \i2c:bI2C_UDB:control_6\ ,
            control_5 => \i2c:bI2C_UDB:control_5\ ,
            control_4 => \i2c:bI2C_UDB:control_4\ ,
            control_3 => \i2c:bI2C_UDB:control_3\ ,
            control_2 => \i2c:bI2C_UDB:control_2\ ,
            control_1 => \i2c:bI2C_UDB:control_1\ ,
            control_0 => \i2c:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            reset => \UART:BUART:reset_reg\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\i2c:I2C_IRQ\
        PORT MAP (
            interrupt => \i2c:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Rx
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   60 :  132 :  192 : 31.25 %
  Unique P-terms              :  157 :  227 :  384 : 40.89 %
  Total P-terms               :  163 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.437ms
Tech Mapping phase: Elapsed time ==> 0s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : RST_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SDA_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Tx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(12)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.75
                   Pterms :            5.75
               Macrocells :            2.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      13.31 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\
            + \UART:BUART:reset_reg\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_7 * \UART:BUART:rx_last\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\
            + \UART:BUART:reset_reg\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + \UART:BUART:reset_reg\ * \UART:BUART:rx_state_0\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:rx_state_1\
        );
        Output = \UART:BUART:rx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:pollcount_1\ * Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        reset => \UART:BUART:reset_reg\ ,
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_9 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_state_1\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * Net_7 * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        reset => \UART:BUART:reset_reg\ ,
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_state_1\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        reset => \UART:BUART:reset_reg\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_bitclk_enable_pre\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_mark\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_bitclk_enable_pre\ * 
              !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_fifo_empty\ * 
              !\UART:BUART:tx_state_2\
            + \UART:BUART:reset_reg\ * \UART:BUART:tx_state_0\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:control_5\ * 
              \i2c:bI2C_UDB:control_2\ * !\i2c:bI2C_UDB:tx_reg_empty\ * 
              !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\i2c:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\
        );
        Output = \i2c:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        reset => \UART:BUART:reset_reg\ ,
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:control_5\ * 
              !\i2c:bI2C_UDB:control_2\ * !\i2c:bI2C_UDB:tx_reg_empty\ * 
              !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \i2c:bI2C_UDB:status_0\ * !\i2c:bI2C_UDB:cs_addr_shifter_1\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:cs_addr_shifter_1\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\i2c:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\i2c:bI2C_UDB:cs_addr_shifter_1\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:lost_arb_reg\
        );
        Output = \i2c:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\i2c:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:m_reset\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:txn\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * \UART:BUART:txn\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * !\UART:BUART:tx_shift_out\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:reset_reg\ * !\UART:BUART:tx_state_1\ * 
              \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_bitclk\
            + !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_shift_out\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:control_5\ * 
              !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:control_4\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_0\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\ * \i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \i2c:bI2C_UDB:control_7\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:control_6\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:lost_arb_reg\
            + !\i2c:bI2C_UDB:control_5\ * \i2c:bI2C_UDB:control_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\i2c:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \i2c:Net_970\ ,
        status_5 => \i2c:bI2C_UDB:status_5\ ,
        status_4 => \i2c:bI2C_UDB:status_4\ ,
        status_3 => \i2c:bI2C_UDB:status_3\ ,
        status_2 => \i2c:bI2C_UDB:status_2\ ,
        status_1 => \i2c:bI2C_UDB:status_1\ ,
        status_0 => \i2c:bI2C_UDB:status_0\ ,
        interrupt => \i2c:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\i2c:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \i2c:Net_970\ ,
        control_7 => \i2c:bI2C_UDB:control_7\ ,
        control_6 => \i2c:bI2C_UDB:control_6\ ,
        control_5 => \i2c:bI2C_UDB:control_5\ ,
        control_4 => \i2c:bI2C_UDB:control_4\ ,
        control_3 => \i2c:bI2C_UDB:control_3\ ,
        control_2 => \i2c:bI2C_UDB:control_2\ ,
        control_1 => \i2c:bI2C_UDB:control_1\ ,
        control_0 => \i2c:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:sda_in_last_reg\
        );
        Output = \i2c:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\i2c:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              \i2c:bI2C_UDB:scl_in_last2_reg\ * 
              \i2c:bI2C_UDB:sda_in_last_reg\ * 
              !\i2c:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \i2c:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              \i2c:bI2C_UDB:scl_in_last2_reg\ * 
              !\i2c:bI2C_UDB:sda_in_last_reg\ * 
              \i2c:bI2C_UDB:sda_in_last2_reg\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:bus_busy_reg\
            + \i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              \i2c:bI2C_UDB:scl_in_last2_reg\ * 
              \i2c:bI2C_UDB:sda_in_last_reg\ * 
              !\i2c:bI2C_UDB:sda_in_last2_reg\ * \i2c:bI2C_UDB:bus_busy_reg\
            + \i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:bus_busy_reg\
        );
        Output = \i2c:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:scl_in_reg\
        );
        Output = \i2c:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_2_split\
        );
        Output = \i2c:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:reset_reg\ * \UART:BUART:tx_state_1\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:clkgen_tc\ * !\i2c:bI2C_UDB:cnt_reset\
        );
        Output = \i2c:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:reset_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \UART:BUART:reset_reg\ (fanout=21)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\i2c:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \i2c:bI2C_UDB:tx_reg_empty\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\
            + !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:reset_reg\ * \UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\i2c:bI2C_UDB:control_4\ * \i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4_split\
        );
        Output = \i2c:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\i2c:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:scl_in_last_reg\
        );
        Output = \i2c:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\i2c:bI2C_UDB:status_3\ * !\i2c:bI2C_UDB:cs_addr_shifter_1\ * 
              !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:status_3\ * \i2c:bI2C_UDB:cs_addr_shifter_1\
            + \i2c:bI2C_UDB:status_3\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\
            + \i2c:bI2C_UDB:status_3\ * \i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        reset => \UART:BUART:reset_reg\ ,
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        reset => \UART:BUART:reset_reg\ ,
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \i2c:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:m_state_0_split\
        );
        Output = \i2c:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \i2c:bI2C_UDB:tx_reg_empty\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\
            + !\i2c:bI2C_UDB:clk_eq_reg\
        );
        Output = \i2c:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\i2c:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\i2c:bI2C_UDB:clkgen_tc\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:cnt_reset\
        );
        Output = \i2c:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\i2c:Net_643_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_reset\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:clkgen_cl1\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              !\i2c:bI2C_UDB:m_reset\
            + !\i2c:bI2C_UDB:m_reset\ * \i2c:bI2C_UDB:cnt_reset\
        );
        Output = \i2c:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:scl_in_reg\ * 
              \i2c:bI2C_UDB:scl_in_last_reg\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              \i2c:Net_643_3\
            + \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:scl_in_reg\ * 
              \i2c:bI2C_UDB:scl_in_last_reg\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              \i2c:Net_643_3\
            + \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:scl_in_reg\ * 
              \i2c:bI2C_UDB:scl_in_last_reg\ * !\i2c:bI2C_UDB:clkgen_tc1_reg\ * 
              \i2c:Net_643_3\
            + \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:scl_in_reg\ * \i2c:bI2C_UDB:scl_in_last_reg\ * 
              !\i2c:bI2C_UDB:clkgen_tc1_reg\ * \i2c:Net_643_3\
        );
        Output = \i2c:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\i2c:bI2C_UDB:status_2\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              \i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\
            + \i2c:bI2C_UDB:status_2\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\
            + \i2c:bI2C_UDB:status_2\ * !\i2c:bI2C_UDB:m_state_4\ * 
              !\i2c:bI2C_UDB:m_state_3\ * \i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\
            + \i2c:bI2C_UDB:status_2\ * \i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\i2c:bI2C_UDB:clkgen_tc\ * !\i2c:bI2C_UDB:cnt_reset\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\
            + \i2c:bI2C_UDB:m_state_4\ * \i2c:bI2C_UDB:m_state_3\
        );
        Output = \i2c:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_18 * \i2c:bI2C_UDB:control_1\
        );
        Output = \i2c:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:Net_1109_0\
        );
        Output = \i2c:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\i2c:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:bI2C_UDB:sda_in_reg\
        );
        Output = \i2c:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\i2c:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\i2c:Net_1109_0\ * !\i2c:Net_643_3\
            + \i2c:Net_1109_0\ * \i2c:Net_643_3\
        );
        Output = \i2c:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\i2c:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\i2c:bI2C_UDB:status_1\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              \i2c:Net_1109_1\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:status_1\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * \i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:Net_1109_1\ * \i2c:bI2C_UDB:clkgen_tc1_reg\
            + \i2c:bI2C_UDB:status_1\ * \i2c:bI2C_UDB:m_reset\
        );
        Output = \i2c:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\i2c:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \i2c:Net_1109_1\
        );
        Output = \i2c:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\i2c:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \i2c:Net_970\ ,
        cs_addr_1 => \i2c:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \i2c:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \i2c:bI2C_UDB:sda_in_reg\ ,
        so_comb => \i2c:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \i2c:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\i2c:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\i2c:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\i2c:sda_x_wire\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:control_4\ * \i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_state_2\ * 
              !\i2c:bI2C_UDB:m_state_1\ * !\i2c:bI2C_UDB:m_state_0\ * 
              !\i2c:bI2C_UDB:m_reset\ * !\i2c:bI2C_UDB:lost_arb_reg\ * 
              \i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:shift_data_out\ * !\i2c:bI2C_UDB:m_state_4\ * 
              \i2c:bI2C_UDB:m_state_3\ * !\i2c:bI2C_UDB:m_reset\ * 
              !\i2c:bI2C_UDB:lost_arb_reg\ * \i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              !\i2c:bI2C_UDB:m_state_2\ * \i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc2_reg\
            + !\i2c:bI2C_UDB:m_state_4\ * !\i2c:bI2C_UDB:m_state_3\ * 
              \i2c:bI2C_UDB:m_state_2\ * !\i2c:bI2C_UDB:m_state_1\ * 
              \i2c:bI2C_UDB:m_state_0\ * !\i2c:bI2C_UDB:m_reset\ * 
              \i2c:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \i2c:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\i2c:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \i2c:Net_970\ ,
        cs_addr_1 => \i2c:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \i2c:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \i2c:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \i2c:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\i2c:I2C_IRQ\
        PORT MAP (
            interrupt => \i2c:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Rx
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \i2c:Net_1109_0\ ,
        pin_input => \i2c:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \i2c:Net_1109_1\ ,
        pin_input => \i2c:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RST_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RST_2(0)__PA ,
        fb => Net_6 ,
        pad => RST_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RST_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RST_1(0)__PA ,
        fb => Net_18 ,
        pad => RST_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \i2c:Net_970\ ,
            dclk_0 => \i2c:Net_970_local\ ,
            dclk_glb_1 => Net_16 ,
            dclk_1 => Net_16_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         SCL_1(0) | FB(\i2c:Net_1109_0\), In(\i2c:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         SDA_1(0) | FB(\i2c:Net_1109_1\), In(\i2c:sda_x_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         RST_2(0) | FB(Net_6)
     |   3 |       |      NONE |     HI_Z_DIGITAL |         RST_1(0) | FB(Net_18)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_2)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_7)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.155ms
Digital Placement phase: Elapsed time ==> 4s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\santa\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.078ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.078ms
API generation phase: Elapsed time ==> 3s.218ms
Dependency generation phase: Elapsed time ==> 0s.109ms
Cleanup phase: Elapsed time ==> 0s.047ms
