
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 485.000 ; gain = 183.352
Command: synth_design -top TOP -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12664
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 932.672 ; gain = 444.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'F_C' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/F_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX.v:2]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/IM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/IM.v:2]
INFO: [Synth 8-6157] synthesizing module 'PC_ADDER' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/PC_ADDER.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC_ADDER' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/PC_ADDER.v:2]
INFO: [Synth 8-6155] done synthesizing module 'F_C' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/F_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'D_C' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/D_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/CU.v:2]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/main_decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/main_decoder.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu_decoder' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/alu_decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu_decoder' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/alu_decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'CU' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/CU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/RF.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/RF.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXTEND' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/EXTEND.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EXTEND' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/EXTEND.v:2]
INFO: [Synth 8-6155] done synthesizing module 'D_C' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/D_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'E_C' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/E_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX_IMM' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX_IMM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_IMM' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX_IMM.v:2]
INFO: [Synth 8-6157] synthesizing module 'ADDER_E' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/ADDER_E.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ADDER_E' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/ADDER_E.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX_SRCBE' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX_SRCBE.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_SRCBE' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX_SRCBE.v:2]
WARNING: [Synth 8-6104] Input port 'ALUsrc_E' has an internal driver [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/E_C.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'E_C' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/E_C.v:2]
WARNING: [Synth 8-7071] port 'PCpluse1D_E' of module 'E_C' is unconnected for instance 'ec' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/TOP.v:57]
WARNING: [Synth 8-7023] instance 'ec' of module 'E_C' has 31 connections declared, but only 30 given [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/TOP.v:57]
INFO: [Synth 8-6157] synthesizing module 'M_C' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/M_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/DM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DM' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/DM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'M_C' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/M_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'W_B_C' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/W_B_C.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX1' [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX1' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/MUX1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'W_B_C' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/W_B_C.v:2]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/TOP.v:2]
WARNING: [Synth 8-6014] Unused sequential element sh_E_r_reg was removed.  [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/E_C.v:66]
WARNING: [Synth 8-6014] Unused sequential element sb_E_r_reg was removed.  [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/E_C.v:67]
WARNING: [Synth 8-6014] Unused sequential element lh_E_r_reg was removed.  [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/E_C.v:68]
WARNING: [Synth 8-6014] Unused sequential element lb_E_r_reg was removed.  [C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.srcs/sources_1/new/E_C.v:69]
WARNING: [Synth 8-7129] Port PCpluse1D_E[31] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[30] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[29] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[28] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[27] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[26] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[25] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[24] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[23] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[22] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[21] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[20] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[19] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[18] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[17] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[16] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[15] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[14] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[13] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[12] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[11] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[10] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[9] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[8] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[7] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[6] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[5] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[4] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[3] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[2] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[1] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCpluse1D_E[0] in module E_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_c[6] in module EXTEND is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_c[5] in module EXTEND is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_c[4] in module EXTEND is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_c[3] in module EXTEND is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_c[2] in module EXTEND is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_c[1] in module EXTEND is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_c[0] in module EXTEND is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[31] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[30] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[29] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[28] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[27] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[26] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[25] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[24] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[23] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[22] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[21] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[20] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[19] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[18] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[17] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[16] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[15] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[14] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[13] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[12] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[11] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[10] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[9] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[8] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[7] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[6] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[5] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[4] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[3] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[2] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[1] in module D_C is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCplus1D[0] in module D_C is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.102 ; gain = 592.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.102 ; gain = 592.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.102 ; gain = 592.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1287.309 ; gain = 799.320
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 113   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 458   
	   6 Input   32 Bit        Muxes := 1     
	  20 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  24 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 112   
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1311.637 ; gain = 823.648
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 1312.488 ; gain = 824.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 1312.488 ; gain = 824.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1312.496 ; gain = 824.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1312.496 ; gain = 824.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1312.496 ; gain = 824.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1312.496 ; gain = 824.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1312.496 ; gain = 824.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1312.496 ; gain = 824.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1312.496 ; gain = 824.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1312.496 ; gain = 824.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1312.496 ; gain = 824.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1357.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 2e21e49c
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1357.742 ; gain = 872.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/NEEL/Downloads/verilog/risc-v/RISC-V_TOP/RISC-V_TOP.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 08:05:49 2024...
