$date
	Tue Nov  4 16:01:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var integer 32 # cycle_count [31:0] $end
$var integer 32 $ eof_pc [31:0] $end
$var integer 32 % flush [31:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' out_flush [31:0] $end
$var integer 32 ( out_stall [31:0] $end
$var integer 32 ) outfile [31:0] $end
$var integer 32 * stall [31:0] $end
$var integer 32 + start [31:0] $end
$scope module u_CPU $end
$var wire 1 , Flush $end
$var wire 1 - ID_FlushIF $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_n $end
$var wire 32 . pc_o [31:0] $end
$var wire 32 / pc_next [31:0] $end
$var wire 32 0 pc_i [31:0] $end
$var wire 32 1 pc_branch [31:0] $end
$var wire 32 2 pc_ID [31:0] $end
$var wire 7 3 opcode_ID [6:0] $end
$var wire 32 4 instr_IF [31:0] $end
$var wire 32 5 instr_ID [31:0] $end
$var wire 32 6 imm_ID [31:0] $end
$var wire 32 7 imm_EX [31:0] $end
$var wire 7 8 funct7_ID [6:0] $end
$var wire 7 9 funct7_EX [6:0] $end
$var wire 3 : funct3_ID [2:0] $end
$var wire 3 ; funct3_EX [2:0] $end
$var wire 32 < WriteData_WB [31:0] $end
$var wire 1 = RegWrite_WB $end
$var wire 1 > RegWrite_MEM $end
$var wire 1 ? RegWrite_ID $end
$var wire 1 @ RegWrite_EX $end
$var wire 32 A ReadData_WB [31:0] $end
$var wire 32 B ReadData_MEM [31:0] $end
$var wire 32 C RS2data_ID [31:0] $end
$var wire 32 D RS2data_EX [31:0] $end
$var wire 5 E RS2addr_ID [4:0] $end
$var wire 5 F RS2addr_EX [4:0] $end
$var wire 32 G RS1data_ID [31:0] $end
$var wire 32 H RS1data_EX [31:0] $end
$var wire 5 I RS1addr_ID [4:0] $end
$var wire 5 J RS1addr_EX [4:0] $end
$var wire 5 K RDaddr_WB [4:0] $end
$var wire 5 L RDaddr_MEM [4:0] $end
$var wire 5 M RDaddr_ID [4:0] $end
$var wire 5 N RDaddr_EX [4:0] $end
$var wire 1 O PCWrite $end
$var wire 1 P NoOP $end
$var wire 1 Q MemtoReg_WB $end
$var wire 1 R MemtoReg_MEM $end
$var wire 1 S MemtoReg_ID $end
$var wire 1 T MemtoReg_EX $end
$var wire 1 U MemWrite_MEM $end
$var wire 1 V MemWrite_ID $end
$var wire 1 W MemWrite_EX $end
$var wire 1 X MemRead_MEM $end
$var wire 1 Y MemRead_ID $end
$var wire 1 Z MemRead_EX $end
$var wire 1 [ ID_Stall $end
$var wire 2 \ ForwardB [1:0] $end
$var wire 2 ] ForwardA [1:0] $end
$var wire 1 ^ Branch_ID $end
$var wire 32 _ ALUinB_MEM [31:0] $end
$var wire 32 ` ALUinB_EX [31:0] $end
$var wire 32 a ALUin2_EX [31:0] $end
$var wire 32 b ALUin1_EX [31:0] $end
$var wire 1 c ALUSrc_ID $end
$var wire 1 d ALUSrc_EX $end
$var wire 32 e ALUResult_WB [31:0] $end
$var wire 32 f ALUResult_MEM [31:0] $end
$var wire 32 g ALUResult_EX [31:0] $end
$var wire 2 h ALUOp_ID [1:0] $end
$var wire 2 i ALUOp_EX [1:0] $end
$var wire 4 j ALUCtrl_EX [3:0] $end
$scope module u_ALU $end
$var wire 3 k ALUCtrl_i [2:0] $end
$var wire 32 l ALUin2_i [31:0] $end
$var wire 32 m ALUin1_i [31:0] $end
$var reg 32 n ALUResult_o [31:0] $end
$upscope $end
$scope module u_ALU_Control $end
$var wire 7 o funct7_i [6:0] $end
$var wire 3 p funct3_i [2:0] $end
$var wire 2 q ALUOp_i [1:0] $end
$var reg 4 r ALUCtrl_o [3:0] $end
$upscope $end
$scope module u_Add_Branch $end
$var wire 32 s c [31:0] $end
$var wire 32 t b [31:0] $end
$var wire 32 u a [31:0] $end
$upscope $end
$scope module u_Add_PC $end
$var wire 32 v b [31:0] $end
$var wire 32 w c [31:0] $end
$var wire 32 x a [31:0] $end
$upscope $end
$scope module u_Control $end
$var wire 7 y opcode_i [6:0] $end
$var wire 1 P NoOP_i $end
$var reg 2 z ALUOp_o [1:0] $end
$var reg 1 c ALUSrc_o $end
$var reg 1 ^ Branch_o $end
$var reg 1 Y MemRead_o $end
$var reg 1 V MemWrite_o $end
$var reg 1 S MemtoReg_o $end
$var reg 1 ? RegWrite_o $end
$upscope $end
$scope module u_Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 { data_o [31:0] $end
$var wire 32 | data_i [31:0] $end
$var wire 32 } addr_i [31:0] $end
$var wire 1 U MemWrite_i $end
$var wire 1 X MemRead_i $end
$upscope $end
$scope module u_EX_MEM $end
$var wire 32 ~ ALUResult_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 @ RegWrite_i $end
$var wire 5 !" RDaddr_i [4:0] $end
$var wire 1 T MemtoReg_i $end
$var wire 1 W MemWrite_i $end
$var wire 1 Z MemRead_i $end
$var wire 32 "" ALUinB_i [31:0] $end
$var reg 32 #" ALUResult_o [31:0] $end
$var reg 32 $" ALUinB_o [31:0] $end
$var reg 1 X MemRead_o $end
$var reg 1 U MemWrite_o $end
$var reg 1 R MemtoReg_o $end
$var reg 5 %" RDaddr_o [4:0] $end
$var reg 1 > RegWrite_o $end
$upscope $end
$scope module u_Forwarding $end
$var wire 5 &" RDaddr_MEM_i [4:0] $end
$var wire 1 > RegWrite_MEM_i $end
$var wire 1 = RegWrite_WB_i $end
$var wire 5 '" RS2addr_EX_i [4:0] $end
$var wire 5 (" RS1addr_EX_i [4:0] $end
$var wire 5 )" RDaddr_WB_i [4:0] $end
$var reg 2 *" ForwardA_o [1:0] $end
$var reg 2 +" ForwardB_o [1:0] $end
$upscope $end
$scope module u_Hazard_Detection $end
$var wire 5 ," RS1addr_ID_i [4:0] $end
$var wire 5 -" RS2addr_ID_i [4:0] $end
$var wire 5 ." RDaddr_EX_i [4:0] $end
$var wire 1 Z MemRead_EX_i $end
$var reg 1 P NoOP_o $end
$var reg 1 O PCWrite_o $end
$var reg 1 [ Stall_o $end
$upscope $end
$scope module u_ID_EX $end
$var wire 2 /" ALUOp_i [1:0] $end
$var wire 1 c ALUSrc_i $end
$var wire 1 Y MemRead_i $end
$var wire 1 V MemWrite_i $end
$var wire 1 S MemtoReg_i $end
$var wire 5 0" RDaddr_i [4:0] $end
$var wire 5 1" RS1addr_i [4:0] $end
$var wire 5 2" RS2addr_i [4:0] $end
$var wire 1 ? RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 3 3" funct3_i [2:0] $end
$var wire 7 4" funct7_i [6:0] $end
$var wire 1 " rst_i $end
$var wire 32 5" imm_i [31:0] $end
$var wire 32 6" RS2data_i [31:0] $end
$var wire 32 7" RS1data_i [31:0] $end
$var reg 2 8" ALUOp_o [1:0] $end
$var reg 1 d ALUSrc_o $end
$var reg 1 Z MemRead_o $end
$var reg 1 W MemWrite_o $end
$var reg 1 T MemtoReg_o $end
$var reg 5 9" RDaddr_o [4:0] $end
$var reg 5 :" RS1addr_o [4:0] $end
$var reg 32 ;" RS1data_o [31:0] $end
$var reg 5 <" RS2addr_o [4:0] $end
$var reg 32 =" RS2data_o [31:0] $end
$var reg 1 @ RegWrite_o $end
$var reg 3 >" funct3_o [2:0] $end
$var reg 7 ?" funct7_o [6:0] $end
$var reg 32 @" imm_o [31:0] $end
$upscope $end
$scope module u_IF_ID $end
$var wire 1 ! clk_i $end
$var wire 1 , flush_i $end
$var wire 1 " rst_i $end
$var wire 1 [ stall_i $end
$var wire 32 A" pc_i [31:0] $end
$var wire 32 B" instr_i [31:0] $end
$var reg 32 C" instr_o [31:0] $end
$var reg 32 D" pc_o [31:0] $end
$upscope $end
$scope module u_Instruction_Memory $end
$var wire 32 E" instr_o [31:0] $end
$var wire 32 F" addr_i [31:0] $end
$upscope $end
$scope module u_MEM_WB $end
$var wire 32 G" ALUResult_i [31:0] $end
$var wire 1 R MemtoReg_i $end
$var wire 5 H" RDaddr_i [4:0] $end
$var wire 32 I" ReadData_i [31:0] $end
$var wire 1 > RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var reg 32 J" ALUResult_o [31:0] $end
$var reg 1 Q MemtoReg_o $end
$var reg 5 K" RDaddr_o [4:0] $end
$var reg 32 L" ReadData_o [31:0] $end
$var reg 1 = RegWrite_o $end
$upscope $end
$scope module u_MUX_ALUSrc $end
$var wire 32 M" data2_i [31:0] $end
$var wire 1 d select_i $end
$var wire 32 N" data_o [31:0] $end
$var wire 32 O" data1_i [31:0] $end
$upscope $end
$scope module u_MUX_ALUSrc1 $end
$var wire 32 P" data1_i [31:0] $end
$var wire 32 Q" data3_i [31:0] $end
$var wire 32 R" data4_i [31:0] $end
$var wire 2 S" select_i [1:0] $end
$var wire 32 T" data2_i [31:0] $end
$var reg 32 U" data_o [31:0] $end
$upscope $end
$scope module u_MUX_ALUSrc2 $end
$var wire 32 V" data1_i [31:0] $end
$var wire 32 W" data3_i [31:0] $end
$var wire 32 X" data4_i [31:0] $end
$var wire 2 Y" select_i [1:0] $end
$var wire 32 Z" data2_i [31:0] $end
$var reg 32 [" data_o [31:0] $end
$upscope $end
$scope module u_MUX_PCSrc $end
$var wire 32 \" data1_i [31:0] $end
$var wire 32 ]" data2_i [31:0] $end
$var wire 1 , select_i $end
$var wire 32 ^" data_o [31:0] $end
$upscope $end
$scope module u_MUX_WBSrc $end
$var wire 32 _" data1_i [31:0] $end
$var wire 32 `" data2_i [31:0] $end
$var wire 1 Q select_i $end
$var wire 32 a" data_o [31:0] $end
$upscope $end
$scope module u_PC $end
$var wire 1 O PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 b" pc_i [31:0] $end
$var wire 1 " rst_n $end
$var reg 32 c" pc_o [31:0] $end
$upscope $end
$scope module u_Registers $end
$var wire 5 d" RDaddr_i [4:0] $end
$var wire 32 e" RDdata_i [31:0] $end
$var wire 5 f" RS1addr_i [4:0] $end
$var wire 5 g" RS2addr_i [4:0] $end
$var wire 1 = RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_n $end
$var wire 32 h" RS2data_o [31:0] $end
$var wire 32 i" RS1data_o [31:0] $end
$var integer 32 j" i [31:0] $end
$upscope $end
$scope module u_Sign_Extend $end
$var wire 32 k" instr_i [31:0] $end
$var wire 7 l" opcode [6:0] $end
$var reg 32 m" imm_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
b0 ["
bx Z"
bx Y"
b0 X"
bx W"
bx V"
b0 U"
bx T"
bx S"
b0 R"
bx Q"
bx P"
b0 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
b0 ""
bx !"
b0 ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
b100 v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
b0 n
b0 m
bx l
bx k
bx j
bx i
bx h
b0 g
bx f
bx e
xd
xc
b0 b
bx a
b0 `
bx _
x^
bx ]
bx \
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
x@
x?
x>
x=
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
x-
x,
b0 +
b0 *
b11 )
b0 (
b0 '
b100000 &
b0 %
b0 $
b0 #
1"
0!
$end
#6
0-
0,
b10 k
b0 h
b0 z
b0 /"
0^
0V
0Y
0?
0S
0c
b0 G
b0 7"
b0 i"
b0 C
b0 6"
b0 h"
b10100000000010100010011 4
b10100000000010100010011 B"
b10100000000010100010011 E"
b100 0
b100 ^"
b100 b"
b0 1
b0 s
b0 ]"
b0 6
b0 t
b0 5"
b0 m"
b0 l"
b0 M
b0 0"
b0 E
b0 -"
b0 2"
b0 g"
b0 I
b0 ,"
b0 1"
b0 f"
b0 8
b0 4"
b0 :
b0 3"
b0 3
b0 y
b0 a
b0 l
b0 N"
b10 j
b10 r
0P
1O
0[
b0 B
b0 {
b0 I"
b0 <
b0 T"
b0 Z"
b0 a"
b0 e"
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b100 /
b100 w
b100 \"
b0 .
b0 x
b0 A"
b0 F"
b0 c"
b0 2
b0 u
b0 D"
b0 5
b0 C"
b0 k"
b0 N
b0 !"
b0 ."
b0 9"
b0 F
b0 '"
b0 <"
b0 J
b0 ("
b0 :"
b0 9
b0 o
b0 ?"
b0 ;
b0 p
b0 >"
b0 7
b0 @"
b0 M"
b0 D
b0 ="
b0 V"
b0 H
b0 ;"
b0 P"
0d
b0 i
b0 q
b0 8"
0W
0Z
0T
0@
b0 L
b0 %"
b0 &"
b0 H"
b0 _
b0 |
b0 $"
b0 f
b0 }
b0 #"
b0 G"
b0 Q"
b0 W"
0U
0R
0X
0>
b0 K
b0 )"
b0 K"
b0 d"
b0 A
b0 L"
b0 `"
b0 e
b0 J"
b0 _"
0Q
0=
b100000 j"
0"
#12
b1 #
b1 +
1"
#25
b11 h
b11 z
b11 /"
1?
1c
b101 1
b101 s
b101 ]"
b101 6
b101 t
b101 5"
b101 m"
b10011 l"
b1010 M
b1010 0"
b101 E
b101 -"
b101 2"
b101 g"
b10011 3
b10011 y
b11100000000010110010011 4
b11100000000010110010011 B"
b11100000000010110010011 E"
b1000 0
b1000 ^"
b1000 b"
b10100000000010100010011 5
b10100000000010100010011 C"
b10100000000010100010011 k"
b1000 /
b1000 w
b1000 \"
b100 .
b100 x
b100 A"
b100 F"
b100 c"
1!
#50
b10 #
0!
#75
b101 g
b101 n
b101 ~
b101101010000010100110011 4
b101101010000010100110011 B"
b101101010000010100110011 E"
b1100 0
b1100 ^"
b1100 b"
b111 6
b111 t
b111 5"
b111 m"
b1011 M
b1011 0"
b111 E
b111 -"
b111 2"
b111 g"
b101 a
b101 l
b101 N"
b1100 /
b1100 w
b1100 \"
b1000 .
b1000 x
b1000 A"
b1000 F"
b1000 c"
b11100000000010110010011 5
b11100000000010110010011 C"
b11100000000010110010011 k"
b1011 1
b1011 s
b1011 ]"
b100 2
b100 u
b100 D"
b1010 N
b1010 !"
b1010 ."
b1010 9"
b101 F
b101 '"
b101 <"
b101 7
b101 @"
b101 M"
1d
b11 i
b11 q
b11 8"
1@
1!
#100
b11 #
0!
#125
b111 g
b111 n
b111 ~
b10 h
b10 z
b10 /"
0c
b111 a
b111 l
b111 N"
b0 6
b0 t
b0 5"
b0 m"
b110011 l"
b1010 M
b1010 0"
b1011 E
b1011 -"
b1011 2"
b1011 g"
b1010 I
b1010 ,"
b1010 1"
b1010 f"
b110011 3
b110011 y
b110000000000010110010011 4
b110000000000010110010011 B"
b110000000000010110010011 E"
b10000 0
b10000 ^"
b10000 b"
b1010 L
b1010 %"
b1010 &"
b1010 H"
b101 f
b101 }
b101 #"
b101 G"
b101 Q"
b101 W"
1>
b1011 N
b1011 !"
b1011 ."
b1011 9"
b111 F
b111 '"
b111 <"
b111 7
b111 @"
b111 M"
b101101010000010100110011 5
b101101010000010100110011 C"
b101101010000010100110011 k"
b1000 1
b1000 s
b1000 ]"
b1000 2
b1000 u
b1000 D"
b10000 /
b10000 w
b10000 \"
b1100 .
b1100 x
b1100 A"
b1100 F"
b1100 c"
1!
#150
b100 #
0!
#175
b11 h
b11 z
b11 /"
1c
b1100 g
b1100 n
b1100 ~
b0 G
b0 7"
b0 i"
b1000000101101010000011000110011 4
b1000000101101010000011000110011 B"
b1000000101101010000011000110011 E"
b10100 0
b10100 ^"
b10100 b"
b1100 6
b1100 t
b1100 5"
b1100 m"
b10011 l"
b1011 M
b1011 0"
b1100 E
b1100 -"
b1100 2"
b1100 g"
b0 I
b0 ,"
b0 1"
b0 f"
b10011 3
b10011 y
b101 b
b101 m
b101 U"
b111 `
b111 ""
b111 O"
b111 ["
b101 <
b101 T"
b101 Z"
b101 a"
b101 e"
b1 ]
b1 *"
b1 S"
b10 \
b10 +"
b10 Y"
b10100 /
b10100 w
b10100 \"
b10000 .
b10000 x
b10000 A"
b10000 F"
b10000 c"
b110000000000010110010011 5
b110000000000010110010011 C"
b110000000000010110010011 k"
b11000 1
b11000 s
b11000 ]"
b1100 2
b1100 u
b1100 D"
b1010 N
b1010 !"
b1010 ."
b1010 9"
b1011 F
b1011 '"
b1011 <"
b1010 J
b1010 ("
b1010 :"
b0 7
b0 @"
b0 M"
0d
b10 i
b10 q
b10 8"
b1011 L
b1011 %"
b1011 &"
b1011 H"
b111 f
b111 }
b111 #"
b111 G"
b111 Q"
b111 W"
b1010 K
b1010 )"
b1010 K"
b1010 d"
b101 e
b101 J"
b101 _"
1=
1!
#200
b101 #
0!
#225
b111 C
b111 6"
b111 h"
b101 G
b101 7"
b101 i"
b10 h
b10 z
b10 /"
0c
b111 <
b111 T"
b111 Z"
b111 a"
b111 e"
b0 b
b0 m
b0 U"
b0 `
b0 ""
b0 O"
b0 ["
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b1100 a
b1100 l
b1100 N"
b0 6
b0 t
b0 5"
b0 m"
b110011 l"
b1100 M
b1100 0"
b1011 E
b1011 -"
b1011 2"
b1011 g"
b1010 I
b1010 ,"
b1010 1"
b1010 f"
b100000 8
b100000 4"
b110011 3
b110011 y
b10011 4
b10011 B"
b10011 E"
b11000 0
b11000 ^"
b11000 b"
b1011 K
b1011 )"
b1011 K"
b1011 d"
b111 e
b111 J"
b111 _"
b1010 L
b1010 %"
b1010 &"
b1010 H"
b111 _
b111 |
b111 $"
b1100 f
b1100 }
b1100 #"
b1100 G"
b1100 Q"
b1100 W"
b1011 N
b1011 !"
b1011 ."
b1011 9"
b1100 F
b1100 '"
b1100 <"
b0 J
b0 ("
b0 :"
b1100 7
b1100 @"
b1100 M"
1d
b11 i
b11 q
b11 8"
b1000000101101010000011000110011 5
b1000000101101010000011000110011 C"
b1000000101101010000011000110011 k"
b10000 1
b10000 s
b10000 ]"
b10000 2
b10000 u
b10000 D"
b11000 /
b11000 w
b11000 \"
b10100 .
b10100 x
b10100 A"
b10100 F"
b10100 c"
1!
#250
b110 #
0!
#275
b0 g
b0 n
b0 ~
b11 h
b11 z
b11 /"
1c
b110 k
b0 G
b0 7"
b0 i"
b0 C
b0 6"
b0 h"
b11100 0
b11100 ^"
b11100 b"
b10011 l"
b0 M
b0 0"
b0 E
b0 -"
b0 2"
b0 g"
b0 I
b0 ,"
b0 1"
b0 f"
b0 8
b0 4"
b10011 3
b10011 y
b1100 `
b1100 ""
b1100 O"
b1100 ["
b1100 b
b1100 m
b1100 U"
b1100 a
b1100 l
b1100 N"
b110 j
b110 r
b1 ]
b1 *"
b1 S"
b10 \
b10 +"
b10 Y"
b1100 <
b1100 T"
b1100 Z"
b1100 a"
b1100 e"
b11100 /
b11100 w
b11100 \"
b11000 .
b11000 x
b11000 A"
b11000 F"
b11000 c"
b10011 5
b10011 C"
b10011 k"
b10100 1
b10100 s
b10100 ]"
b10100 2
b10100 u
b10100 D"
b1100 N
b1100 !"
b1100 ."
b1100 9"
b1011 F
b1011 '"
b1011 <"
b1010 J
b1010 ("
b1010 :"
b100000 9
b100000 o
b100000 ?"
b0 7
b0 @"
b0 M"
b111 D
b111 ="
b111 V"
b101 H
b101 ;"
b101 P"
0d
b10 i
b10 q
b10 8"
b1011 L
b1011 %"
b1011 &"
b1011 H"
b0 _
b0 |
b0 $"
b1010 K
b1010 )"
b1010 K"
b1010 d"
b1100 e
b1100 J"
b1100 _"
1!
#300
b111 #
0!
#325
b0 b
b0 m
b0 U"
b0 g
b0 n
b0 ~
b10 k
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b0 `
b0 ""
b0 O"
b0 ["
b0 a
b0 l
b0 N"
b10 j
b10 r
b100000 0
b100000 ^"
b100000 b"
b1011 K
b1011 )"
b1011 K"
b1011 d"
b1100 L
b1100 %"
b1100 &"
b1100 H"
b1100 _
b1100 |
b1100 $"
b0 f
b0 }
b0 #"
b0 G"
b0 Q"
b0 W"
b0 N
b0 !"
b0 ."
b0 9"
b0 F
b0 '"
b0 <"
b0 J
b0 ("
b0 :"
b0 9
b0 o
b0 ?"
b0 D
b0 ="
b0 V"
b0 H
b0 ;"
b0 P"
1d
b11 i
b11 q
b11 8"
b11000 1
b11000 s
b11000 ]"
b11000 2
b11000 u
b11000 D"
b100000 /
b100000 w
b100000 \"
b11100 .
b11100 x
b11100 A"
b11100 F"
b11100 c"
1!
#350
b1000 #
0!
#375
b1100001011001100011 4
b1100001011001100011 B"
b1100001011001100011 E"
b100100 0
b100100 ^"
b100100 b"
b0 <
b0 T"
b0 Z"
b0 a"
b0 e"
b100100 /
b100100 w
b100100 \"
b100000 .
b100000 x
b100000 A"
b100000 F"
b100000 c"
b11100 1
b11100 s
b11100 ]"
b11100 2
b11100 u
b11100 D"
b0 L
b0 %"
b0 &"
b0 H"
b0 _
b0 |
b0 $"
b1100 K
b1100 )"
b1100 K"
b1100 d"
b0 e
b0 J"
b0 _"
1!
#400
b1001 #
0!
#425
1-
1,
b1 h
b1 z
b1 /"
1^
0?
0c
b1100 6
b1100 t
b1100 5"
b1100 m"
b1100011 l"
b1100 M
b1100 0"
b1100 I
b1100 ,"
b1100 1"
b1100 f"
b1 :
b1 3"
b1100011 3
b1100011 y
b1000000000010110010011 4
b1000000000010110010011 B"
b1000000000010110010011 E"
b101100 0
b101100 ^"
b101100 b"
b0 K
b0 )"
b0 K"
b0 d"
b1100001011001100011 5
b1100001011001100011 C"
b1100001011001100011 k"
b101100 1
b101100 s
b101100 ]"
b100000 2
b100000 u
b100000 D"
b101000 /
b101000 w
b101000 \"
b100100 .
b100100 x
b100100 A"
b100100 F"
b100100 c"
1!
#450
b1010 #
b1 %
0!
#475
0-
0,
b0 h
b0 z
b0 /"
0^
b110 k
b1100000000010110010011 4
b1100000000010110010011 B"
b1100000000010110010011 E"
b110000 0
b110000 ^"
b110000 b"
b0 6
b0 t
b0 5"
b0 m"
b0 l"
b0 M
b0 0"
b0 I
b0 ,"
b0 1"
b0 f"
b0 :
b0 3"
b0 3
b0 y
b110 j
b110 r
b110000 /
b110000 w
b110000 \"
b101100 .
b101100 x
b101100 A"
b101100 F"
b101100 c"
b0 1
b0 s
b0 ]"
b0 2
b0 u
b0 D"
b0 5
b0 C"
b0 k"
b1100 N
b1100 !"
b1100 ."
b1100 9"
b1100 J
b1100 ("
b1100 :"
b1 ;
b1 p
b1 >"
b1100 7
b1100 @"
b1100 M"
0d
b1 i
b1 q
b1 8"
0@
1!
#500
b1011 #
b1 '
0!
#525
b10 k
b11 h
b11 z
b11 /"
1?
1c
b10 j
b10 r
b11 6
b11 t
b11 5"
b11 m"
b10011 l"
b1011 M
b1011 0"
b11 E
b11 -"
b11 2"
b11 g"
b10011 3
b10011 y
b101101010000010100110011 4
b101101010000010100110011 B"
b101101010000010100110011 E"
b110100 0
b110100 ^"
b110100 b"
b1100 L
b1100 %"
b1100 &"
b1100 H"
0>
b0 N
b0 !"
b0 ."
b0 9"
b0 J
b0 ("
b0 :"
b0 ;
b0 p
b0 >"
b0 7
b0 @"
b0 M"
b0 i
b0 q
b0 8"
b1100000000010110010011 5
b1100000000010110010011 C"
b1100000000010110010011 k"
b101111 1
b101111 s
b101111 ]"
b101100 2
b101100 u
b101100 D"
b110100 /
b110100 w
b110100 \"
b110000 .
b110000 x
b110000 A"
b110000 F"
b110000 c"
1!
#550
b1100 #
0!
#575
b1100 C
b1100 6"
b1100 h"
b10 h
b10 z
b10 /"
0c
b11 g
b11 n
b11 ~
b1100 G
b1100 7"
b1100 i"
b1101100000000010110010011 4
b1101100000000010110010011 B"
b1101100000000010110010011 E"
b111000 0
b111000 ^"
b111000 b"
b0 6
b0 t
b0 5"
b0 m"
b110011 l"
b1010 M
b1010 0"
b1011 E
b1011 -"
b1011 2"
b1011 g"
b1010 I
b1010 ,"
b1010 1"
b1010 f"
b110011 3
b110011 y
b11 a
b11 l
b11 N"
b111000 /
b111000 w
b111000 \"
b110100 .
b110100 x
b110100 A"
b110100 F"
b110100 c"
b101101010000010100110011 5
b101101010000010100110011 C"
b101101010000010100110011 k"
b110000 1
b110000 s
b110000 ]"
b110000 2
b110000 u
b110000 D"
b1011 N
b1011 !"
b1011 ."
b1011 9"
b11 F
b11 '"
b11 <"
b11 7
b11 @"
b11 M"
1d
b11 i
b11 q
b11 8"
1@
b0 L
b0 %"
b0 &"
b0 H"
b1100 K
b1100 )"
b1100 K"
b1100 d"
0=
1!
#600
b1101 #
0!
#625
b1111 g
b1111 n
b1111 ~
b11111111111111111111111111100101 C
b11111111111111111111111111100101 6"
b11111111111111111111111111100101 h"
b0 G
b0 7"
b0 i"
b11 h
b11 z
b11 /"
1c
b10 \
b10 +"
b10 Y"
b11 `
b11 ""
b11 O"
b11 ["
b1100 b
b1100 m
b1100 U"
b11 a
b11 l
b11 N"
b11011 6
b11011 t
b11011 5"
b11011 m"
b10011 l"
b1011 M
b1011 0"
b11011 E
b11011 -"
b11011 2"
b11011 g"
b0 I
b0 ,"
b0 1"
b0 f"
b10011 3
b10011 y
b1000000101101010000011000110011 4
b1000000101101010000011000110011 B"
b1000000101101010000011000110011 E"
b111100 0
b111100 ^"
b111100 b"
b0 K
b0 )"
b0 K"
b0 d"
b1011 L
b1011 %"
b1011 &"
b1011 H"
b11 f
b11 }
b11 #"
b11 G"
b11 Q"
b11 W"
1>
b1010 N
b1010 !"
b1010 ."
b1010 9"
b1011 F
b1011 '"
b1011 <"
b1010 J
b1010 ("
b1010 :"
b0 7
b0 @"
b0 M"
b1100 D
b1100 ="
b1100 V"
b1100 H
b1100 ;"
b1100 P"
0d
b10 i
b10 q
b10 8"
b1101100000000010110010011 5
b1101100000000010110010011 C"
b1101100000000010110010011 k"
b1001111 1
b1001111 s
b1001111 ]"
b110100 2
b110100 u
b110100 D"
b111100 /
b111100 w
b111100 \"
b111000 .
b111000 x
b111000 A"
b111000 F"
b111000 c"
1!
#650
b1110 #
0!
#675
b11 C
b11 6"
b11 h"
b1100 G
b1100 7"
b1100 i"
b10 h
b10 z
b10 /"
0c
b11011 g
b11011 n
b11011 ~
b10011 4
b10011 B"
b10011 E"
b1000000 0
b1000000 ^"
b1000000 b"
b0 6
b0 t
b0 5"
b0 m"
b110011 l"
b1100 M
b1100 0"
b1011 E
b1011 -"
b1011 2"
b1011 g"
b1010 I
b1010 ,"
b1010 1"
b1010 f"
b100000 8
b100000 4"
b110011 3
b110011 y
b11011 a
b11011 l
b11011 N"
b0 b
b0 m
b0 U"
b11111111111111111111111111100101 `
b11111111111111111111111111100101 ""
b11111111111111111111111111100101 O"
b11111111111111111111111111100101 ["
b11 <
b11 T"
b11 Z"
b11 a"
b11 e"
b0 \
b0 +"
b0 Y"
b1000000 /
b1000000 w
b1000000 \"
b111100 .
b111100 x
b111100 A"
b111100 F"
b111100 c"
b1000000101101010000011000110011 5
b1000000101101010000011000110011 C"
b1000000101101010000011000110011 k"
b111000 1
b111000 s
b111000 ]"
b111000 2
b111000 u
b111000 D"
b1011 N
b1011 !"
b1011 ."
b1011 9"
b11011 F
b11011 '"
b11011 <"
b0 J
b0 ("
b0 :"
b11011 7
b11011 @"
b11011 M"
b11111111111111111111111111100101 D
b11111111111111111111111111100101 ="
b11111111111111111111111111100101 V"
b0 H
b0 ;"
b0 P"
1d
b11 i
b11 q
b11 8"
b1010 L
b1010 %"
b1010 &"
b1010 H"
b11 _
b11 |
b11 $"
b1111 f
b1111 }
b1111 #"
b1111 G"
b1111 Q"
b1111 W"
b1011 K
b1011 )"
b1011 K"
b1011 d"
b11 e
b11 J"
b11 _"
1=
1!
#700
b1111 #
0!
#725
b0 C
b0 6"
b0 h"
b0 g
b0 n
b0 ~
b110 k
b0 G
b0 7"
b0 i"
b11 h
b11 z
b11 /"
1c
b1111 <
b1111 T"
b1111 Z"
b1111 a"
b1111 e"
b1 ]
b1 *"
b1 S"
b10 \
b10 +"
b10 Y"
b11011 `
b11011 ""
b11011 O"
b11011 ["
b1111 b
b1111 m
b1111 U"
b11011 a
b11011 l
b11011 N"
b110 j
b110 r
b10011 l"
b0 M
b0 0"
b0 E
b0 -"
b0 2"
b0 g"
b0 I
b0 ,"
b0 1"
b0 f"
b0 8
b0 4"
b10011 3
b10011 y
b1000100 0
b1000100 ^"
b1000100 b"
b1010 K
b1010 )"
b1010 K"
b1010 d"
b1111 e
b1111 J"
b1111 _"
b1011 L
b1011 %"
b1011 &"
b1011 H"
b11111111111111111111111111100101 _
b11111111111111111111111111100101 |
b11111111111111111111111111100101 $"
b11011 f
b11011 }
b11011 #"
b11011 G"
b11011 Q"
b11011 W"
b1100 N
b1100 !"
b1100 ."
b1100 9"
b1011 F
b1011 '"
b1011 <"
b1010 J
b1010 ("
b1010 :"
b100000 9
b100000 o
b100000 ?"
b0 7
b0 @"
b0 M"
b11 D
b11 ="
b11 V"
b1100 H
b1100 ;"
b1100 P"
0d
b10 i
b10 q
b10 8"
b10011 5
b10011 C"
b10011 k"
b111100 1
b111100 s
b111100 ]"
b111100 2
b111100 u
b111100 D"
b1000100 /
b1000100 w
b1000100 \"
b1000000 .
b1000000 x
b1000000 A"
b1000000 F"
b1000000 c"
1!
#750
b10000 #
0!
#775
b10 k
b1001000 0
b1001000 ^"
b1001000 b"
b0 a
b0 l
b0 N"
b10 j
b10 r
b0 b
b0 m
b0 U"
b0 `
b0 ""
b0 O"
b0 ["
b0 \
b0 +"
b0 Y"
b0 ]
b0 *"
b0 S"
b11011 <
b11011 T"
b11011 Z"
b11011 a"
b11011 e"
b1001000 /
b1001000 w
b1001000 \"
b1000100 .
b1000100 x
b1000100 A"
b1000100 F"
b1000100 c"
b1000000 1
b1000000 s
b1000000 ]"
b1000000 2
b1000000 u
b1000000 D"
b0 N
b0 !"
b0 ."
b0 9"
b0 F
b0 '"
b0 <"
b0 J
b0 ("
b0 :"
b0 9
b0 o
b0 ?"
b0 D
b0 ="
b0 V"
b0 H
b0 ;"
b0 P"
1d
b11 i
b11 q
b11 8"
b1100 L
b1100 %"
b1100 &"
b1100 H"
b11011 _
b11011 |
b11011 $"
b0 f
b0 }
b0 #"
b0 G"
b0 Q"
b0 W"
b1011 K
b1011 )"
b1011 K"
b1011 d"
b11011 e
b11011 J"
b11011 _"
1!
#800
b10001 #
0!
#825
b0 <
b0 T"
b0 Z"
b0 a"
b0 e"
b1100000011001100011 4
b1100000011001100011 B"
b1100000011001100011 E"
b1001100 0
b1001100 ^"
b1001100 b"
b1100 K
b1100 )"
b1100 K"
b1100 d"
b0 e
b0 J"
b0 _"
b0 L
b0 %"
b0 &"
b0 H"
b0 _
b0 |
b0 $"
b1000100 1
b1000100 s
b1000100 ]"
b1000100 2
b1000100 u
b1000100 D"
b1001100 /
b1001100 w
b1001100 \"
b1001000 .
b1001000 x
b1001000 A"
b1001000 F"
b1001000 c"
1!
#850
b10010 #
0!
#875
1-
1,
b1 h
b1 z
b1 /"
1^
0?
0c
b100000000010110010011 4
b100000000010110010011 B"
b100000000010110010011 E"
b1010100 0
b1010100 ^"
b1010100 b"
b1100 6
b1100 t
b1100 5"
b1100 m"
b1100011 l"
b1100 M
b1100 0"
b1100 I
b1100 ,"
b1100 1"
b1100 f"
b1100011 3
b1100011 y
b1010000 /
b1010000 w
b1010000 \"
b1001100 .
b1001100 x
b1001100 A"
b1001100 F"
b1001100 c"
b1100000011001100011 5
b1100000011001100011 C"
b1100000011001100011 k"
b1010100 1
b1010100 s
b1010100 ]"
b1001000 2
b1001000 u
b1001000 D"
b0 K
b0 )"
b0 K"
b0 d"
1!
#900
b10011 #
b10 %
0!
#925
0-
0,
b110 k
b0 h
b0 z
b0 /"
0^
b110 j
b110 r
b1011000 0
b1011000 ^"
b1011000 b"
b0 6
b0 t
b0 5"
b0 m"
b0 l"
b0 M
b0 0"
b0 I
b0 ,"
b0 1"
b0 f"
b0 3
b0 y
b100000000000001110011 4
b100000000000001110011 B"
b100000000000001110011 E"
b1100 N
b1100 !"
b1100 ."
b1100 9"
b1100 J
b1100 ("
b1100 :"
b1100 7
b1100 @"
b1100 M"
0d
b1 i
b1 q
b1 8"
0@
b0 1
b0 s
b0 ]"
b0 2
b0 u
b0 D"
b0 5
b0 C"
b0 k"
b1011000 /
b1011000 w
b1011000 \"
b1010100 .
b1010100 x
b1010100 A"
b1010100 F"
b1010100 c"
1!
#950
b1010100 $
b10100 #
b10 '
0!
#975
b10 k
b1011100 0
b1011100 ^"
b1011100 b"
b1110011 l"
b1 E
b1 -"
b1 2"
b1 g"
b1110011 3
b1110011 y
b10 j
b10 r
b1011100 /
b1011100 w
b1011100 \"
b1011000 .
b1011000 x
b1011000 A"
b1011000 F"
b1011000 c"
b100000000000001110011 5
b100000000000001110011 C"
b100000000000001110011 k"
b1010100 1
b1010100 s
b1010100 ]"
b1010100 2
b1010100 u
b1010100 D"
b0 N
b0 !"
b0 ."
b0 9"
b0 J
b0 ("
b0 :"
b0 7
b0 @"
b0 M"
b0 i
b0 q
b0 8"
b1100 L
b1100 %"
b1100 &"
b1100 H"
0>
1!
#1000
b10101 #
0!
#1025
b1100000 0
b1100000 ^"
b1100000 b"
b1100 K
b1100 )"
b1100 K"
b1100 d"
0=
b0 L
b0 %"
b0 &"
b0 H"
b1 F
b1 '"
b1 <"
b1011000 1
b1011000 s
b1011000 ]"
b1011000 2
b1011000 u
b1011000 D"
b1100000 /
b1100000 w
b1100000 \"
b1011100 .
b1011100 x
b1011100 A"
b1011100 F"
b1011100 c"
1!
#1050
b10110 #
0!
#1075
b1100100 0
b1100100 ^"
b1100100 b"
b1100100 /
b1100100 w
b1100100 \"
b1100000 .
b1100000 x
b1100000 A"
b1100000 F"
b1100000 c"
b1011100 1
b1011100 s
b1011100 ]"
b1011100 2
b1011100 u
b1011100 D"
b0 K
b0 )"
b0 K"
b0 d"
1!
#1100
b10111 #
0!
#1125
b1101000 0
b1101000 ^"
b1101000 b"
b1100000 1
b1100000 s
b1100000 ]"
b1100000 2
b1100000 u
b1100000 D"
b1101000 /
b1101000 w
b1101000 \"
b1100100 .
b1100100 x
b1100100 A"
b1100100 F"
b1100100 c"
1!
#1150
b11000 #
0!
#1175
b0 4
b0 B"
b0 E"
b1101100 0
b1101100 ^"
b1101100 b"
b1101100 /
b1101100 w
b1101100 \"
b1101000 .
b1101000 x
b1101000 A"
b1101000 F"
b1101000 c"
b1100100 1
b1100100 s
b1100100 ]"
b1100100 2
b1100100 u
b1100100 D"
1!
#1200
0!
