[04/24 13:51:54      0s] 
[04/24 13:51:54      0s] Cadence Innovus(TM) Implementation System.
[04/24 13:51:54      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/24 13:51:54      0s] 
[04/24 13:51:54      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[04/24 13:51:54      0s] Options:	-overwrite -init scripts/innoCts.tcl -log logs/innoCts.log -cmd logs/innoCts.cmdlog 
[04/24 13:51:54      0s] Date:		Wed Apr 24 13:51:54 2024
[04/24 13:51:54      0s] Host:		centauri.esat.kuleuven.be (x86_64 w/Linux 3.10.0-1160.114.2.el7.x86_64) (12cores*48cpus*Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz 19712KB)
[04/24 13:51:54      0s] OS:		CentOS Linux 7 (Core)
[04/24 13:51:54      0s] 
[04/24 13:51:54      0s] License:
[04/24 13:51:54      0s] 		[13:51:54.179097] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/innovus_21.17/share/license/license.dat

[04/24 13:51:54      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/24 13:51:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/24 13:52:10     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[04/24 13:52:13     17s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[04/24 13:52:13     17s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[04/24 13:52:13     17s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[04/24 13:52:13     17s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[04/24 13:52:13     17s] @(#)CDS: CPE v21.17-s068
[04/24 13:52:13     17s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[04/24 13:52:13     17s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[04/24 13:52:13     17s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/24 13:52:13     17s] @(#)CDS: RCDB 11.15.0
[04/24 13:52:13     17s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[04/24 13:52:13     17s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[04/24 13:52:13     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u.

[04/24 13:52:13     17s] Change the soft stacksize limit to 0.2%RAM (1157 mbytes). Set global soft_stack_size_limit to change the value.
[04/24 13:52:15     20s] 
[04/24 13:52:15     20s] **INFO:  MMMC transition support version v31-84 
[04/24 13:52:15     20s] 
[04/24 13:52:15     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/24 13:52:15     20s] <CMD> suppressMessage ENCEXT-2799
[04/24 13:52:15     20s] Sourcing file "scripts/innoCts.tcl" ...
[04/24 13:52:15     20s] <CMD> suppressMessage ENCLF 200
[04/24 13:52:15     20s] <CMD> suppressMessage ENCESI 3010
[04/24 13:52:15     20s] <CMD> suppressMessage IMPESI 2013 2014 3086 3140
[04/24 13:52:15     20s] <CMD> suppressMessage IMPCCOPT 2187 2311
[04/24 13:52:15     20s] <CMD> setDesignMode -process 45
[04/24 13:52:15     20s] ##  Process: 45            (User Set)               
[04/24 13:52:15     20s] ##     Node: (not set)                           
[04/24 13:52:15     20s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 13:52:15     20s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/24 13:52:15     20s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/24 13:52:15     20s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/24 13:52:15     20s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/24 13:52:15     20s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/24 13:52:15     20s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[04/24 13:52:15     20s] <CMD> is_common_ui_mode
[04/24 13:52:15     20s] <CMD> restoreDesign /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat sparc_exu_alu
[04/24 13:52:15     20s] #% Begin load design ... (date=04/24 13:52:15, mem=811.6M)
[04/24 13:52:16     20s] Set Default Input Pin Transition as 0.1 ps.
[04/24 13:52:16     20s] Loading design 'sparc_exu_alu' saved by 'Innovus' '21.17-s075_1' on 'Wed Apr 24 13:30:27 2024'.
[04/24 13:52:16     20s] % Begin Load MMMC data ... (date=04/24 13:52:16, mem=813.5M)
[04/24 13:52:16     20s] % End Load MMMC data ... (date=04/24 13:52:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.7M, current mem=814.7M)
[04/24 13:52:16     20s] **WARN: (IMPSYT-4001):	init_cpf_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/cpf/sparc_exu_alu.cpf' specified along with init_mmmc_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/viewDefinition.tcl'. The init_cpf_file will not be loaded by init_design.
[04/24 13:52:16     20s] 
[04/24 13:52:16     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_tech.lef ...
[04/24 13:52:16     20s] 
[04/24 13:52:16     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_macro.lef ...
[04/24 13:52:16     20s] Set DBUPerIGU to M2 pitch 400.
[04/24 13:52:16     21s] 
[04/24 13:52:16     21s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_hvt_macro.lef ...
[04/24 13:52:17     21s] 
[04/24 13:52:17     21s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_lvt_macro.lef ...
[04/24 13:52:17     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 13:52:17     21s] Loading view definition file from /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/viewDefinition.tcl
[04/24 13:52:17     21s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 13:52:17     22s] Read 489 cells in library 'slow_vdd1v0' 
[04/24 13:52:17     22s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
[04/24 13:52:17     22s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:18     22s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/24 13:52:18     22s] Read 480 cells in library 'slow_vdd1v0' 
[04/24 13:52:18     22s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[04/24 13:52:18     23s] Read 489 cells in library 'fast_vdd1v0' 
[04/24 13:52:18     23s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
[04/24 13:52:18     23s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
[04/24 13:52:19     23s] Read 480 cells in library 'fast_vdd1v0' 
[04/24 13:52:19     23s] Ending "PreSetAnalysisView" (total cpu=0:00:02.0, real=0:00:02.0, peak res=906.8M, current mem=844.4M)
[04/24 13:52:19     23s] *** End library_loading (cpu=0.03min, real=0.03min, mem=26.9M, fe_cpu=0.39min, fe_real=0.42min, fe_mem=1156.6M) ***
[04/24 13:52:19     23s] % Begin Load netlist data ... (date=04/24 13:52:19, mem=843.8M)
[04/24 13:52:19     23s] *** Begin netlist parsing (mem=1156.6M) ***
[04/24 13:52:19     23s] Created 969 new cells from 2 timing libraries.
[04/24 13:52:19     23s] Reading netlist ...
[04/24 13:52:19     23s] Backslashed names will retain backslash and a trailing blank character.
[04/24 13:52:19     23s] Reading verilogBinary netlist '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.v.bin'
[04/24 13:52:19     23s] 
[04/24 13:52:19     23s] *** Memory Usage v#1 (Current mem = 1162.570M, initial mem = 478.035M) ***
[04/24 13:52:19     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1162.6M) ***
[04/24 13:52:19     23s] % End Load netlist data ... (date=04/24 13:52:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=860.7M, current mem=860.7M)
[04/24 13:52:19     23s] Set top cell to sparc_exu_alu.
[04/24 13:52:19     23s] Hooked 1938 DB cells to tlib cells.
[04/24 13:52:19     23s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=888.2M, current mem=888.2M)
[04/24 13:52:19     23s] Starting recursive module instantiation check.
[04/24 13:52:19     23s] No recursion found.
[04/24 13:52:19     23s] Building hierarchical netlist for Cell sparc_exu_alu ...
[04/24 13:52:19     23s] *** Netlist is unique.
[04/24 13:52:19     23s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[04/24 13:52:19     23s] ** info: there are 2537 modules.
[04/24 13:52:19     23s] ** info: there are 2206 stdCell insts.
[04/24 13:52:19     23s] 
[04/24 13:52:19     23s] *** Memory Usage v#1 (Current mem = 1225.996M, initial mem = 478.035M) ***
[04/24 13:52:19     23s] *info: set bottom ioPad orient R0
[04/24 13:52:19     23s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 13:52:19     23s] Type 'man IMPFP-3961' for more detail.
[04/24 13:52:19     23s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 13:52:19     23s] Type 'man IMPFP-3961' for more detail.
[04/24 13:52:19     23s] Start create_tracks
[04/24 13:52:19     24s] Loading preference file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/gui.pref.tcl ...
[04/24 13:52:19     24s] ##  Process: 45            (User Set)               
[04/24 13:52:19     24s] ##     Node: (not set)                           
[04/24 13:52:19     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 13:52:19     24s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/24 13:52:19     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/24 13:52:19     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/24 13:52:19     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/24 13:52:19     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/24 13:52:19     24s] **WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
[04/24 13:52:19     24s] Type 'man IMPOPT-3602' for more detail.
[04/24 13:52:19     24s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/24 13:52:19     24s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[04/24 13:52:19     24s] Slack adjustment of -0 applied on <default> path group
[04/24 13:52:19     24s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[04/24 13:52:19     24s] Type 'man IMPOPT-3602' for more detail.
[04/24 13:52:19     24s] Effort level <high> specified for reg2reg path_group
[04/24 13:52:19     24s] Slack adjustment of -0 applied on reg2reg path_group
[04/24 13:52:19     24s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[04/24 13:52:19     24s] Type 'man IMPOPT-3602' for more detail.
[04/24 13:52:19     24s] Effort level <high> specified for reg2cgate path_group
[04/24 13:52:19     24s] Slack adjustment of -0 applied on reg2cgate path_group
[04/24 13:52:19     24s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/24 13:52:19     24s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[04/24 13:52:19     24s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:19     24s] Change floorplan default-technical-site to 'CoreSite'.
[04/24 13:52:20     24s] Extraction setup Delayed 
[04/24 13:52:20     24s] *Info: initialize multi-corner CTS.
[04/24 13:52:20     24s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1169.0M, current mem=904.7M)
[04/24 13:52:20     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:20     24s] Summary for sequential cells identification: 
[04/24 13:52:20     24s]   Identified SBFF number: 208
[04/24 13:52:20     24s]   Identified MBFF number: 0
[04/24 13:52:20     24s]   Identified SB Latch number: 0
[04/24 13:52:20     24s]   Identified MB Latch number: 0
[04/24 13:52:20     24s]   Not identified SBFF number: 32
[04/24 13:52:20     24s]   Not identified MBFF number: 0
[04/24 13:52:20     24s]   Not identified SB Latch number: 0
[04/24 13:52:20     24s]   Not identified MB Latch number: 0
[04/24 13:52:20     24s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:20     24s] Total number of combinational cells: 636
[04/24 13:52:20     24s] Total number of sequential cells: 304
[04/24 13:52:20     24s] Total number of tristate cells: 20
[04/24 13:52:20     24s] Total number of level shifter cells: 0
[04/24 13:52:20     24s] Total number of power gating cells: 0
[04/24 13:52:20     24s] Total number of isolation cells: 0
[04/24 13:52:20     24s] Total number of power switch cells: 0
[04/24 13:52:20     24s] Total number of pulse generator cells: 0
[04/24 13:52:20     24s] Total number of always on buffers: 0
[04/24 13:52:20     24s] Total number of retention cells: 0
[04/24 13:52:20     24s] Total number of physical cells: 9
[04/24 13:52:20     24s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 13:52:20     24s] Total number of usable buffers: 32
[04/24 13:52:20     24s] List of unusable buffers:
[04/24 13:52:20     24s] Total number of unusable buffers: 0
[04/24 13:52:20     24s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 13:52:20     24s] Total number of usable inverters: 38
[04/24 13:52:20     24s] List of unusable inverters:
[04/24 13:52:20     24s] Total number of unusable inverters: 0
[04/24 13:52:20     24s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 13:52:20     24s] Total number of identified usable delay cells: 16
[04/24 13:52:20     24s] List of identified unusable delay cells:
[04/24 13:52:20     24s] Total number of identified unusable delay cells: 0
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:20     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.6M, current mem=1177.5M)
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:20     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:20     24s] Summary for sequential cells identification: 
[04/24 13:52:20     24s]   Identified SBFF number: 208
[04/24 13:52:20     24s]   Identified MBFF number: 0
[04/24 13:52:20     24s]   Identified SB Latch number: 0
[04/24 13:52:20     24s]   Identified MB Latch number: 0
[04/24 13:52:20     24s]   Not identified SBFF number: 32
[04/24 13:52:20     24s]   Not identified MBFF number: 0
[04/24 13:52:20     24s]   Not identified SB Latch number: 0
[04/24 13:52:20     24s]   Not identified MB Latch number: 0
[04/24 13:52:20     24s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] Trim Metal Layers:
[04/24 13:52:20     24s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 13:52:20     24s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[04/24 13:52:20     24s]    : PowerDomain = none : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 13:52:20     24s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 13:52:20     24s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[04/24 13:52:20     24s]    : PowerDomain = none : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:20     24s] 
[04/24 13:52:20     24s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:20     24s] % Begin Load MMMC data post ... (date=04/24 13:52:20, mem=1178.1M)
[04/24 13:52:20     24s] % End Load MMMC data post ... (date=04/24 13:52:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.1M, current mem=1177.1M)
[04/24 13:52:20     24s] Reading floorplan file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.fp.gz (mem = 1485.2M).
[04/24 13:52:20     24s] % Begin Load floorplan data ... (date=04/24 13:52:20, mem=1176.2M)
[04/24 13:52:20     24s] *info: reset 3057 existing net BottomPreferredLayer and AvoidDetour
[04/24 13:52:20     24s] Deleting old partition specification.
[04/24 13:52:20     24s] Set FPlanBox to (0 0 580000 528200)
[04/24 13:52:20     24s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 13:52:20     24s] Type 'man IMPFP-3961' for more detail.
[04/24 13:52:20     24s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 13:52:20     24s] Type 'man IMPFP-3961' for more detail.
[04/24 13:52:20     24s] Start create_tracks
[04/24 13:52:20     24s] There are 1772 members in group TOP.
[04/24 13:52:20     24s]  ... processed partition successfully.
[04/24 13:52:20     24s] Reading binary special route file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.fp.spr.gz (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:30:25 2024, version: 1)
[04/24 13:52:20     24s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.1M, current mem=1177.1M)
[04/24 13:52:20     24s] Extracting standard cell pins and blockage ...... 
[04/24 13:52:21     24s] Pin and blockage extraction finished
[04/24 13:52:21     24s] % End Load floorplan data ... (date=04/24 13:52:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=1179.4M, current mem=1179.4M)
[04/24 13:52:21     24s] Reading congestion map file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 13:52:21     24s] % Begin Load SymbolTable ... (date=04/24 13:52:21, mem=1179.6M)
[04/24 13:52:21     24s] Suppress "**WARN ..." messages.
[04/24 13:52:21     24s] routingBox: (0 0) (580000 528200)
[04/24 13:52:21     24s] coreBox:    (60000 60040) (520000 468160)
[04/24 13:52:21     24s] Un-suppress "**WARN ..." messages.
[04/24 13:52:21     24s] % End Load SymbolTable ... (date=04/24 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.5M, current mem=1180.5M)
[04/24 13:52:21     24s] Loading place ...
[04/24 13:52:21     24s] % Begin Load placement data ... (date=04/24 13:52:21, mem=1180.5M)
[04/24 13:52:21     24s] Reading placement file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.place.gz.
[04/24 13:52:21     24s] ** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:30:26 2024, version# 2) ...
[04/24 13:52:21     24s] Read Views for adaptive view pruning ...
[04/24 13:52:21     24s] Read 0 views from Binary DB for adaptive view pruning
[04/24 13:52:21     24s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1490.2M) ***
[04/24 13:52:21     24s] Total net length = 8.860e+04 (6.394e+04 2.466e+04) (ext = 6.125e+04)
[04/24 13:52:21     24s] % End Load placement data ... (date=04/24 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1181.9M, current mem=1181.8M)
[04/24 13:52:21     24s] Reading PG file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Wed Apr 24 13:30:26 2024)
[04/24 13:52:21     24s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1487.2M) ***
[04/24 13:52:21     25s] Restoring CPF database ...
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:21     25s] Summary for sequential cells identification: 
[04/24 13:52:21     25s]   Identified SBFF number: 208
[04/24 13:52:21     25s]   Identified MBFF number: 0
[04/24 13:52:21     25s]   Identified SB Latch number: 0
[04/24 13:52:21     25s]   Identified MB Latch number: 0
[04/24 13:52:21     25s]   Not identified SBFF number: 32
[04/24 13:52:21     25s]   Not identified MBFF number: 0
[04/24 13:52:21     25s]   Not identified SB Latch number: 0
[04/24 13:52:21     25s]   Not identified MB Latch number: 0
[04/24 13:52:21     25s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:21     25s] Total number of combinational cells: 636
[04/24 13:52:21     25s] Total number of sequential cells: 304
[04/24 13:52:21     25s] Total number of tristate cells: 20
[04/24 13:52:21     25s] Total number of level shifter cells: 0
[04/24 13:52:21     25s] Total number of power gating cells: 0
[04/24 13:52:21     25s] Total number of isolation cells: 0
[04/24 13:52:21     25s] Total number of power switch cells: 0
[04/24 13:52:21     25s] Total number of pulse generator cells: 0
[04/24 13:52:21     25s] Total number of always on buffers: 0
[04/24 13:52:21     25s] Total number of retention cells: 0
[04/24 13:52:21     25s] Total number of physical cells: 9
[04/24 13:52:21     25s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 13:52:21     25s] Total number of usable buffers: 32
[04/24 13:52:21     25s] List of unusable buffers:
[04/24 13:52:21     25s] Total number of unusable buffers: 0
[04/24 13:52:21     25s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 13:52:21     25s] Total number of usable inverters: 38
[04/24 13:52:21     25s] List of unusable inverters:
[04/24 13:52:21     25s] Total number of unusable inverters: 0
[04/24 13:52:21     25s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 13:52:21     25s] Total number of identified usable delay cells: 16
[04/24 13:52:21     25s] List of identified unusable delay cells:
[04/24 13:52:21     25s] Total number of identified unusable delay cells: 0
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:21     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.0M, current mem=1193.0M)
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:21     25s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:21     25s] Summary for sequential cells identification: 
[04/24 13:52:21     25s]   Identified SBFF number: 208
[04/24 13:52:21     25s]   Identified MBFF number: 0
[04/24 13:52:21     25s]   Identified SB Latch number: 0
[04/24 13:52:21     25s]   Identified MB Latch number: 0
[04/24 13:52:21     25s]   Not identified SBFF number: 32
[04/24 13:52:21     25s]   Not identified MBFF number: 0
[04/24 13:52:21     25s]   Not identified SB Latch number: 0
[04/24 13:52:21     25s]   Not identified MB Latch number: 0
[04/24 13:52:21     25s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:21     25s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 13:52:21     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[04/24 13:52:21     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 13:52:21     25s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 13:52:21     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[04/24 13:52:21     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:21     25s] 
[04/24 13:52:21     25s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:21     25s] Verifying CPF level_shifter rules ...
[04/24 13:52:21     25s] Verifying CPF isolation rules ...
[04/24 13:52:21     25s] No isolation cell in libraries.
[04/24 13:52:21     25s] No level shifter cell in libraries.
[04/24 13:52:21     25s] restoreCpf: cpu=0:00:00.26 real=0:00:00.00
[04/24 13:52:21     25s] % Begin Load routing data ... (date=04/24 13:52:21, mem=1196.2M)
[04/24 13:52:21     25s] Reading routing file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.route.gz.
[04/24 13:52:22     25s] Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:30:26 2024 Format: 20.1) ...
[04/24 13:52:22     25s] *** Total 2685 nets are successfully restored.
[04/24 13:52:22     25s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1534.8M) ***
[04/24 13:52:22     25s] % End Load routing data ... (date=04/24 13:52:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=1198.6M, current mem=1198.6M)
[04/24 13:52:22     25s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/24 13:52:22     25s] Reading property file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.prop
[04/24 13:52:22     25s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1537.8M) ***
[04/24 13:52:22     25s] Set Default Input Pin Transition as 0.1 ps.
[04/24 13:52:22     25s] Loading preRoute extraction data from directory '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/extraction/' ...
[04/24 13:52:22     25s] Restore PreRoute RC Grid meta data successful.
[04/24 13:52:22     25s] Extraction setup Started 
[04/24 13:52:22     25s] 
[04/24 13:52:22     25s] Trim Metal Layers:
[04/24 13:52:22     25s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/24 13:52:22     25s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/24 13:52:22     25s] __QRC_SADV_USE_LE__ is set 0
[04/24 13:52:23     26s] Metal Layer Id 1 is Metal1 
[04/24 13:52:23     26s] Metal Layer Id 2 is Metal2 
[04/24 13:52:23     26s] Metal Layer Id 3 is Metal3 
[04/24 13:52:23     26s] Metal Layer Id 4 is Metal4 
[04/24 13:52:23     26s] Metal Layer Id 5 is Metal5 
[04/24 13:52:23     26s] Metal Layer Id 6 is Metal6 
[04/24 13:52:23     26s] Metal Layer Id 7 is Metal7 
[04/24 13:52:23     26s] Metal Layer Id 8 is Metal8 
[04/24 13:52:23     26s] Metal Layer Id 9 is Metal9 
[04/24 13:52:23     26s] Metal Layer Id 10 is Metal10 
[04/24 13:52:23     26s] Metal Layer Id 11 is Metal11 
[04/24 13:52:23     26s] Via Layer Id 33 is Cont 
[04/24 13:52:23     26s] Via Layer Id 34 is Via1 
[04/24 13:52:23     26s] Via Layer Id 35 is Via2 
[04/24 13:52:23     26s] Via Layer Id 36 is Via3 
[04/24 13:52:23     26s] Via Layer Id 37 is Via4 
[04/24 13:52:23     26s] Via Layer Id 38 is Via5 
[04/24 13:52:23     26s] Via Layer Id 39 is Via6 
[04/24 13:52:23     26s] Via Layer Id 40 is Via7 
[04/24 13:52:23     26s] Via Layer Id 41 is Via8 
[04/24 13:52:23     26s] Via Layer Id 42 is Via9 
[04/24 13:52:23     26s] Via Layer Id 43 is Via10 
[04/24 13:52:23     26s] Via Layer Id 44 is Bondpad 
[04/24 13:52:23     26s] 
[04/24 13:52:23     26s] Trim Metal Layers:
[04/24 13:52:23     26s] Generating auto layer map file.
[04/24 13:52:23     26s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[04/24 13:52:23     26s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[04/24 13:52:23     26s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[04/24 13:52:23     26s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[04/24 13:52:23     26s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[04/24 13:52:23     26s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[04/24 13:52:23     26s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[04/24 13:52:23     26s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[04/24 13:52:23     26s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[04/24 13:52:23     26s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[04/24 13:52:23     26s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[04/24 13:52:23     26s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[04/24 13:52:23     26s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[04/24 13:52:23     26s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[04/24 13:52:23     26s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[04/24 13:52:23     26s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[04/24 13:52:23     26s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[04/24 13:52:23     26s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[04/24 13:52:23     26s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[04/24 13:52:23     26s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[04/24 13:52:23     26s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[04/24 13:52:23     26s] Metal Layer Id 1 mapped to 6 
[04/24 13:52:23     26s] Via Layer Id 1 mapped to 7 
[04/24 13:52:23     26s] Metal Layer Id 2 mapped to 8 
[04/24 13:52:23     26s] Via Layer Id 2 mapped to 9 
[04/24 13:52:23     26s] Metal Layer Id 3 mapped to 10 
[04/24 13:52:23     26s] Via Layer Id 3 mapped to 11 
[04/24 13:52:23     26s] Metal Layer Id 4 mapped to 12 
[04/24 13:52:23     26s] Via Layer Id 4 mapped to 13 
[04/24 13:52:23     26s] Metal Layer Id 5 mapped to 14 
[04/24 13:52:23     26s] Via Layer Id 5 mapped to 15 
[04/24 13:52:23     26s] Metal Layer Id 6 mapped to 16 
[04/24 13:52:23     26s] Via Layer Id 6 mapped to 17 
[04/24 13:52:23     26s] Metal Layer Id 7 mapped to 18 
[04/24 13:52:23     26s] Via Layer Id 7 mapped to 19 
[04/24 13:52:23     26s] Metal Layer Id 8 mapped to 20 
[04/24 13:52:23     26s] Via Layer Id 8 mapped to 21 
[04/24 13:52:23     26s] Metal Layer Id 9 mapped to 22 
[04/24 13:52:23     26s] Via Layer Id 9 mapped to 23 
[04/24 13:52:23     26s] Metal Layer Id 10 mapped to 24 
[04/24 13:52:23     26s] Via Layer Id 10 mapped to 25 
[04/24 13:52:23     26s] Metal Layer Id 11 mapped to 27 
[04/24 13:52:23     26s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[04/24 13:52:23     26s] eee: Reading patterns meta data.
[04/24 13:52:23     26s] Restore PreRoute Pattern Extraction data successful in header.
[04/24 13:52:23     26s] Loading preRoute extracted patterns from file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 13:52:23     26s] readViaRC viaRead:119, nrVia:119
[04/24 13:52:23     26s] isWireRCValid Validate checksum:4711880, FromFile:4711880accessWirePatterns Pattern count:31752, FromFile:31752 Checksum:4711880, FromFile:4711880
[04/24 13:52:23     26s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[04/24 13:52:23     26s] Restore PreRoute Pattern Extraction data successful.
[04/24 13:52:23     26s] Completed (cpu: 0:00:00.9 real: 0:00:01.0)
[04/24 13:52:23     26s] Set Shrink Factor to 1.00000
[04/24 13:52:23     26s] Summary of Active RC-Corners : 
[04/24 13:52:23     26s]  
[04/24 13:52:23     26s]  Analysis View: AV_0100_wc_rc125_setup
[04/24 13:52:23     26s]     RC-Corner Name        : rc125
[04/24 13:52:23     26s]     RC-Corner Index       : 0
[04/24 13:52:23     26s]     RC-Corner Temperature : 125 Celsius
[04/24 13:52:23     26s]     RC-Corner Cap Table   : ''
[04/24 13:52:23     26s]     RC-Corner PreRoute Res Factor         : 1
[04/24 13:52:23     26s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 13:52:23     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 13:52:23     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 13:52:23     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 13:52:23     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 13:52:23     26s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 13:52:23     26s]  
[04/24 13:52:23     26s]  Analysis View: AV_0100_bc_rc0_hold
[04/24 13:52:23     26s]     RC-Corner Name        : rc0
[04/24 13:52:23     26s]     RC-Corner Index       : 1
[04/24 13:52:23     26s]     RC-Corner Temperature : 0 Celsius
[04/24 13:52:23     26s]     RC-Corner Cap Table   : ''
[04/24 13:52:23     26s]     RC-Corner PreRoute Res Factor         : 1
[04/24 13:52:23     26s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 13:52:23     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 13:52:23     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 13:52:23     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 13:52:23     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:23     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 13:52:23     26s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 13:52:23     26s] Technology file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[04/24 13:52:23     26s] 
[04/24 13:52:23     26s] Trim Metal Layers:
[04/24 13:52:23     26s] LayerId::1 widthSet size::1
[04/24 13:52:23     26s] LayerId::2 widthSet size::1
[04/24 13:52:23     26s] LayerId::3 widthSet size::1
[04/24 13:52:23     26s] LayerId::4 widthSet size::1
[04/24 13:52:23     26s] LayerId::5 widthSet size::1
[04/24 13:52:23     26s] LayerId::6 widthSet size::1
[04/24 13:52:23     26s] LayerId::7 widthSet size::1
[04/24 13:52:23     26s] LayerId::8 widthSet size::1
[04/24 13:52:23     26s] LayerId::9 widthSet size::1
[04/24 13:52:23     26s] LayerId::10 widthSet size::1
[04/24 13:52:23     26s] LayerId::11 widthSet size::1
[04/24 13:52:23     26s] Checksum of RCGrid density data read::(132 132) passed::1
[04/24 13:52:23     26s] Restore PreRoute RC Grid data successful.
[04/24 13:52:23     26s] Restored RC grid for preRoute extraction.
[04/24 13:52:23     26s] eee: pegSigSF::1.070000
[04/24 13:52:23     26s] Initializing multi-corner resistance tables ...
[04/24 13:52:23     26s] ReadRoutingBlockageFactor status::1
[04/24 13:52:23     26s] Restore PreRoute Blockage data successful.
[04/24 13:52:23     26s] eee: Reading Grid unit RC.
[04/24 13:52:25     26s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc125
[04/24 13:52:25     26s] RCCorner in design data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 13:52:25     26s] RCCorner in saved data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 13:52:25     26s] Unit RC read checksum: 13464, count: 13464, status: 1
[04/24 13:52:26     26s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc0
[04/24 13:52:26     26s] RCCorner in design data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 13:52:26     26s] RCCorner in saved data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 13:52:26     26s] RCCorner in design data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 13:52:26     26s] RCCorner in saved data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/floorplan.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 13:52:26     26s] Unit RC read checksum: 13464, count: 13464, status: 1
[04/24 13:52:26     26s] Number of RC corner to be extracted::0
[04/24 13:52:26     26s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[04/24 13:52:26     26s] eee: l::2 avDens::0.125227 usedTrk::1102.809859 availTrk::8806.500000 sigTrk::1102.809859
[04/24 13:52:26     26s] eee: l::3 avDens::0.271668 usedTrk::3887.575383 availTrk::14310.000000 sigTrk::3887.575383
[04/24 13:52:26     26s] eee: l::4 avDens::0.066901 usedTrk::600.599765 availTrk::8977.500000 sigTrk::600.599765
[04/24 13:52:26     26s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:26     26s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:26     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:26     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:26     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:26     26s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:26     26s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:26     26s] {RT rc125 0 4 4 0}
[04/24 13:52:26     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.835000 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:26     26s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[04/24 13:52:26     26s] Restore PreRoute all RC Grid data successful.Start generating vias ..
[04/24 13:52:26     26s] #create default rule from bind_ndr_rule rule=0x7f5c9cb6e950 0x7f5c6e934568
[04/24 13:52:26     26s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/24 13:52:26     26s] #Skip building auto via since it is not turned on.
[04/24 13:52:26     26s] Extracting standard cell pins and blockage ...... 
[04/24 13:52:26     27s] Pin and blockage extraction finished
[04/24 13:52:26     27s] Via generation completed.
[04/24 13:52:26     27s] % Begin Load power constraints ... (date=04/24 13:52:26, mem=1239.7M)
[04/24 13:52:26     27s] % End Load power constraints ... (date=04/24 13:52:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.1M, current mem=1246.1M)
[04/24 13:52:26     27s] % Begin load AAE data ... (date=04/24 13:52:26, mem=1265.5M)
[04/24 13:52:26     27s] AAE DB initialization (MEM=1605.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/24 13:52:26     27s] % End load AAE data ... (date=04/24 13:52:26, total cpu=0:00:00.6, real=0:00:00.0, peak res=1270.9M, current mem=1270.9M)
[04/24 13:52:26     27s] 
[04/24 13:52:26     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:26     27s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:26     27s] Summary for sequential cells identification: 
[04/24 13:52:26     27s]   Identified SBFF number: 208
[04/24 13:52:26     27s]   Identified MBFF number: 0
[04/24 13:52:26     27s]   Identified SB Latch number: 0
[04/24 13:52:26     27s]   Identified MB Latch number: 0
[04/24 13:52:26     27s]   Not identified SBFF number: 32
[04/24 13:52:26     27s]   Not identified MBFF number: 0
[04/24 13:52:26     27s]   Not identified SB Latch number: 0
[04/24 13:52:26     27s]   Not identified MB Latch number: 0
[04/24 13:52:26     27s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:26     27s] Total number of combinational cells: 636
[04/24 13:52:26     27s] Total number of sequential cells: 304
[04/24 13:52:26     27s] Total number of tristate cells: 20
[04/24 13:52:26     27s] Total number of level shifter cells: 0
[04/24 13:52:26     27s] Total number of power gating cells: 0
[04/24 13:52:26     27s] Total number of isolation cells: 0
[04/24 13:52:26     27s] Total number of power switch cells: 0
[04/24 13:52:26     27s] Total number of pulse generator cells: 0
[04/24 13:52:26     27s] Total number of always on buffers: 0
[04/24 13:52:26     27s] Total number of retention cells: 0
[04/24 13:52:26     27s] Total number of physical cells: 9
[04/24 13:52:26     27s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 13:52:26     27s] Total number of usable buffers: 32
[04/24 13:52:26     27s] List of unusable buffers:
[04/24 13:52:26     27s] Total number of unusable buffers: 0
[04/24 13:52:26     27s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 13:52:26     27s] Total number of usable inverters: 38
[04/24 13:52:26     27s] List of unusable inverters:
[04/24 13:52:26     27s] Total number of unusable inverters: 0
[04/24 13:52:26     27s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 13:52:26     27s] Total number of identified usable delay cells: 16
[04/24 13:52:26     27s] List of identified unusable delay cells:
[04/24 13:52:26     27s] Total number of identified unusable delay cells: 0
[04/24 13:52:26     27s] 
[04/24 13:52:26     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 13:52:26     27s] 
[04/24 13:52:26     27s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:26     27s] 
[04/24 13:52:26     27s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:26     27s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[04/24 13:52:26     27s] timing_enable_separate_device_slew_effect_sensitivities
[04/24 13:52:26     27s] #% End load design ... (date=04/24 13:52:26, total cpu=0:00:07.6, real=0:00:11.0, peak res=1296.0M, current mem=1271.3M)
[04/24 13:52:26     27s] 
[04/24 13:52:26     27s] *** Summary of all messages that are not suppressed in this session:
[04/24 13:52:26     27s] Severity  ID               Count  Summary                                  
[04/24 13:52:26     27s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/24 13:52:26     27s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[04/24 13:52:26     27s] WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
[04/24 13:52:26     27s] WARNING   IMPOPT-3602          3  The specified path group name %s is not ...
[04/24 13:52:26     27s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[04/24 13:52:26     27s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/24 13:52:26     27s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[04/24 13:52:26     27s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[04/24 13:52:26     27s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[04/24 13:52:26     27s] *** Message Summary: 56 warning(s), 0 error(s)
[04/24 13:52:26     27s] 
[04/24 13:52:27     27s] <CMD> set_analysis_view -setup {AV_0100_wc_rc125_setup } -hold {AV_0100_bc_rc0_hold}
[04/24 13:52:27     27s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 13:52:27     27s] Type 'man IMPCTE-104' for more detail.
[04/24 13:52:27     28s] Extraction setup Started 
[04/24 13:52:27     28s] 
[04/24 13:52:27     28s] Trim Metal Layers:
[04/24 13:52:27     28s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/24 13:52:27     28s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/24 13:52:27     28s] __QRC_SADV_USE_LE__ is set 0
[04/24 13:52:27     28s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[04/24 13:52:27     28s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[04/24 13:52:27     28s] Restore PreRoute Pattern Extraction data successful.
[04/24 13:52:27     28s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[04/24 13:52:27     28s] Set Shrink Factor to 1.00000
[04/24 13:52:27     28s] Summary of Active RC-Corners : 
[04/24 13:52:27     28s]  
[04/24 13:52:27     28s]  Analysis View: AV_0100_wc_rc125_setup
[04/24 13:52:27     28s]     RC-Corner Name        : rc125
[04/24 13:52:27     28s]     RC-Corner Index       : 0
[04/24 13:52:27     28s]     RC-Corner Temperature : 125 Celsius
[04/24 13:52:27     28s]     RC-Corner Cap Table   : ''
[04/24 13:52:27     28s]     RC-Corner PreRoute Res Factor         : 1
[04/24 13:52:27     28s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 13:52:27     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 13:52:27     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 13:52:27     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 13:52:27     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 13:52:27     28s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 13:52:27     28s]  
[04/24 13:52:27     28s]  Analysis View: AV_0100_bc_rc0_hold
[04/24 13:52:27     28s]     RC-Corner Name        : rc0
[04/24 13:52:27     28s]     RC-Corner Index       : 1
[04/24 13:52:27     28s]     RC-Corner Temperature : 0 Celsius
[04/24 13:52:27     28s]     RC-Corner Cap Table   : ''
[04/24 13:52:27     28s]     RC-Corner PreRoute Res Factor         : 1
[04/24 13:52:27     28s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 13:52:27     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 13:52:27     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 13:52:27     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 13:52:27     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 13:52:27     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 13:52:27     28s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 13:52:27     28s] Technology file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[04/24 13:52:27     28s] RC Grid backup saved.
[04/24 13:52:27     28s] 
[04/24 13:52:27     28s] Trim Metal Layers:
[04/24 13:52:27     28s] LayerId::1 widthSet size::1
[04/24 13:52:27     28s] LayerId::2 widthSet size::1
[04/24 13:52:27     28s] LayerId::3 widthSet size::1
[04/24 13:52:27     28s] LayerId::4 widthSet size::1
[04/24 13:52:27     28s] LayerId::5 widthSet size::1
[04/24 13:52:27     28s] LayerId::6 widthSet size::1
[04/24 13:52:27     28s] LayerId::7 widthSet size::1
[04/24 13:52:27     28s] LayerId::8 widthSet size::1
[04/24 13:52:27     28s] LayerId::9 widthSet size::1
[04/24 13:52:27     28s] LayerId::10 widthSet size::1
[04/24 13:52:27     28s] LayerId::11 widthSet size::1
[04/24 13:52:27     28s] Skipped RC grid update for preRoute extraction.
[04/24 13:52:27     28s] eee: pegSigSF::1.070000
[04/24 13:52:27     28s] Initializing multi-corner resistance tables ...
[04/24 13:52:27     28s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[04/24 13:52:27     28s] eee: l::2 avDens::0.125227 usedTrk::1102.809859 availTrk::8806.500000 sigTrk::1102.809859
[04/24 13:52:27     28s] eee: l::3 avDens::0.271668 usedTrk::3887.575383 availTrk::14310.000000 sigTrk::3887.575383
[04/24 13:52:27     28s] eee: l::4 avDens::0.066901 usedTrk::600.599765 availTrk::8977.500000 sigTrk::600.599765
[04/24 13:52:27     28s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:27     28s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:27     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:27     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:27     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:27     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:27     28s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:27     28s] {RT rc125 0 4 4 0}
[04/24 13:52:27     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.835000 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:27     28s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1299.6M, current mem=1002.6M)
[04/24 13:52:27     28s] Reading timing constraints file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcAxtdSr/modes/0100_mode/0100_mode.sdc' ...
[04/24 13:52:27     28s] Current (total cpu=0:00:28.5, real=0:00:33.0, peak res=1299.6M, current mem=1279.5M)
[04/24 13:52:27     28s] INFO (CTE): Constraints read successfully.
[04/24 13:52:27     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1292.1M, current mem=1292.1M)
[04/24 13:52:27     28s] Current (total cpu=0:00:28.6, real=0:00:33.0, peak res=1299.6M, current mem=1292.1M)
[04/24 13:52:27     28s] Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcAxtdSr/views/AV_0100_wc_rc125_setup/latency.sdc' ...
[04/24 13:52:27     28s] Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcAxtdSr/views/AV_0100_bc_rc0_hold/latency.sdc' ...
[04/24 13:52:27     28s] Current (total cpu=0:00:28.6, real=0:00:33.0, peak res=1299.6M, current mem=1292.1M)
[04/24 13:52:27     28s] INFO (CTE): Constraints read successfully.
[04/24 13:52:27     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1293.9M, current mem=1293.9M)
[04/24 13:52:27     28s] Current (total cpu=0:00:28.7, real=0:00:33.0, peak res=1299.6M, current mem=1293.9M)
[04/24 13:52:27     28s] Current (total cpu=0:00:28.7, real=0:00:33.0, peak res=1299.6M, current mem=1293.9M)
[04/24 13:52:27     28s] INFO (CTE): Constraints read successfully.
[04/24 13:52:27     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.8M, current mem=1295.8M)
[04/24 13:52:27     28s] Current (total cpu=0:00:28.7, real=0:00:33.0, peak res=1299.6M, current mem=1295.8M)
[04/24 13:52:27     28s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 13:52:27     28s] 
[04/24 13:52:27     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:27     28s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:28     28s] Summary for sequential cells identification: 
[04/24 13:52:28     28s]   Identified SBFF number: 208
[04/24 13:52:28     28s]   Identified MBFF number: 0
[04/24 13:52:28     28s]   Identified SB Latch number: 0
[04/24 13:52:28     28s]   Identified MB Latch number: 0
[04/24 13:52:28     28s]   Not identified SBFF number: 32
[04/24 13:52:28     28s]   Not identified MBFF number: 0
[04/24 13:52:28     28s]   Not identified SB Latch number: 0
[04/24 13:52:28     28s]   Not identified MB Latch number: 0
[04/24 13:52:28     28s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:28     28s] Total number of combinational cells: 636
[04/24 13:52:28     28s] Total number of sequential cells: 304
[04/24 13:52:28     28s] Total number of tristate cells: 20
[04/24 13:52:28     28s] Total number of level shifter cells: 0
[04/24 13:52:28     28s] Total number of power gating cells: 0
[04/24 13:52:28     28s] Total number of isolation cells: 0
[04/24 13:52:28     28s] Total number of power switch cells: 0
[04/24 13:52:28     28s] Total number of pulse generator cells: 0
[04/24 13:52:28     28s] Total number of always on buffers: 0
[04/24 13:52:28     28s] Total number of retention cells: 0
[04/24 13:52:28     28s] Total number of physical cells: 9
[04/24 13:52:28     28s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 13:52:28     28s] Total number of usable buffers: 32
[04/24 13:52:28     28s] List of unusable buffers:
[04/24 13:52:28     28s] Total number of unusable buffers: 0
[04/24 13:52:28     28s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 13:52:28     28s] Total number of usable inverters: 38
[04/24 13:52:28     28s] List of unusable inverters:
[04/24 13:52:28     28s] Total number of unusable inverters: 0
[04/24 13:52:28     28s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 13:52:28     28s] Total number of identified usable delay cells: 16
[04/24 13:52:28     28s] List of identified unusable delay cells:
[04/24 13:52:28     28s] Total number of identified unusable delay cells: 0
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:28     28s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.9M, current mem=1295.9M)
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:28     28s] Summary for sequential cells identification: 
[04/24 13:52:28     28s]   Identified SBFF number: 208
[04/24 13:52:28     28s]   Identified MBFF number: 0
[04/24 13:52:28     28s]   Identified SB Latch number: 0
[04/24 13:52:28     28s]   Identified MB Latch number: 0
[04/24 13:52:28     28s]   Not identified SBFF number: 32
[04/24 13:52:28     28s]   Not identified MBFF number: 0
[04/24 13:52:28     28s]   Not identified SB Latch number: 0
[04/24 13:52:28     28s]   Not identified MB Latch number: 0
[04/24 13:52:28     28s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:28     28s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 13:52:28     28s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 13:52:28     28s] TLC MultiMap info (StdDelay):
[04/24 13:52:28     28s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 13:52:28     28s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 13:52:28     28s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 13:52:28     28s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[04/24 13:52:28     28s]  Setting StdDelay to: 25.5ps
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:28     28s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[04/24 13:52:28     28s] <CMD> set_timing_derate -early 0.925 -late 1.0 -delay_corner AV_0100_wc_rc125_setup_dc
[04/24 13:52:28     28s] <CMD> set_timing_derate -early 1.0 -late 1.12 -delay_corner AV_0100_bc_rc0_hold_dc
[04/24 13:52:28     28s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/24 13:52:28     28s] <CMD> add_ndr -name default_2x_space -spacing {Metal1 0.38 Metal2:Metal5 0.42 Metal6 0.84}
[04/24 13:52:28     28s] <CMD> create_route_type -name leaf_rule -non_default_rule default_2x_space -top_preferred_layer Metal4 -bottom_preferred_layer Metal2
[04/24 13:52:28     28s] <CMD> create_route_type -name trunk_rule -non_default_rule default_2x_space -top_preferred_layer Metal4 -bottom_preferred_layer Metal2 -shield_net VSS -shield_side both_side
[04/24 13:52:28     28s] <CMD> create_route_type -name top_rule -non_default_rule default_2x_space -top_preferred_layer Metal4 -bottom_preferred_layer Metal2 -shield_net VSS -shield_side both_side
[04/24 13:52:28     28s] <CMD> set_ccopt_property route_type -net_type leaf leaf_rule
[04/24 13:52:28     28s] <CMD> set_ccopt_property route_type -net_type trunk trunk_rule
[04/24 13:52:28     28s] <CMD> set_ccopt_property route_type -net_type top top_rule
[04/24 13:52:28     28s] <CMD> set_ccopt_property target_max_trans 0.100
[04/24 13:52:28     28s] <CMD> set_ccopt_property target_skew 0.150
[04/24 13:52:28     28s] <CMD> set_ccopt_property update_io_latency 0
[04/24 13:52:28     28s] <CMD> set_ccopt_property buffer_cells {CLKBUFX4 CLKBUFX8 CLKBUFX12}
[04/24 13:52:28     28s] <CMD> set_ccopt_property inverter_cells {CLKINVX4 CLKINVX8 CLKINVX12}
[04/24 13:52:28     28s] <CMD> create_ccopt_clock_tree_spec -views {AV_0100_wc_rc125_setup AV_0100_bc_rc0_hold } -file ../DesignDataIn/cts/ctsSpec_ccopt.tcl
[04/24 13:52:28     28s] Creating clock tree spec for modes (timing configs): 0100_mode
[04/24 13:52:28     28s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:28     28s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:28     28s] Summary for sequential cells identification: 
[04/24 13:52:28     28s]   Identified SBFF number: 208
[04/24 13:52:28     28s]   Identified MBFF number: 0
[04/24 13:52:28     28s]   Identified SB Latch number: 0
[04/24 13:52:28     28s]   Identified MB Latch number: 0
[04/24 13:52:28     28s]   Not identified SBFF number: 32
[04/24 13:52:28     28s]   Not identified MBFF number: 0
[04/24 13:52:28     28s]   Not identified SB Latch number: 0
[04/24 13:52:28     28s]   Not identified MB Latch number: 0
[04/24 13:52:28     28s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:28     28s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 13:52:28     28s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 13:52:28     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 13:52:28     28s] TLC MultiMap info (StdDelay):
[04/24 13:52:28     28s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 13:52:28     28s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 13:52:28     28s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 13:52:28     28s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[04/24 13:52:28     28s]  Setting StdDelay to: 25.5ps
[04/24 13:52:28     28s] 
[04/24 13:52:28     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 13:52:28     28s] Reset timing graph...
[04/24 13:52:28     28s] Ignoring AAE DB Resetting ...
[04/24 13:52:28     28s] Reset timing graph done.
[04/24 13:52:28     28s] Ignoring AAE DB Resetting ...
[04/24 13:52:28     29s] Analyzing clock structure...
[04/24 13:52:28     29s] Analyzing clock structure done.
[04/24 13:52:28     29s] Reset timing graph...
[04/24 13:52:28     29s] Ignoring AAE DB Resetting ...
[04/24 13:52:28     29s] Reset timing graph done.
[04/24 13:52:28     29s] Wrote: ../DesignDataIn/cts/ctsSpec_ccopt.tcl
[04/24 13:52:28     29s] <CMD> get_ccopt_clock_trees
[04/24 13:52:28     29s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/24 13:52:28     29s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin rclk true
[04/24 13:52:28     29s] <CMD> create_ccopt_clock_tree -name RCLK -source rclk -no_skew_group
[04/24 13:52:28     29s] Extracting original clock gating for RCLK...
[04/24 13:52:28     29s]   clock_tree RCLK contains 192 sinks and 1 clock gates.
[04/24 13:52:28     29s] Extracting original clock gating for RCLK done.
[04/24 13:52:28     29s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner AV_0100_wc_rc125_setup_dc -early -clock_tree RCLK 0.040
[04/24 13:52:28     29s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner AV_0100_wc_rc125_setup_dc -late -clock_tree RCLK 0.040
[04/24 13:52:28     29s] <CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_wc_rc125_setup_dc -early -clock_tree RCLK 0.200
[04/24 13:52:28     29s] <CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_bc_rc0_hold_dc -early -clock_tree RCLK 0.200
[04/24 13:52:28     29s] <CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_wc_rc125_setup_dc -late -clock_tree RCLK 0.200
[04/24 13:52:28     29s] <CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_bc_rc0_hold_dc -late -clock_tree RCLK 0.200
[04/24 13:52:28     29s] <CMD> set_ccopt_property clock_period -pin rclk 4
[04/24 13:52:28     29s] <CMD> set_ccopt_property timing_connectivity_info {}
[04/24 13:52:28     29s] <CMD> create_ccopt_skew_group -name RCLK/0100_mode -sources rclk -auto_sinks
[04/24 13:52:28     29s] The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
[04/24 13:52:28     29s] <CMD> set_ccopt_property include_source_latency -skew_group RCLK/0100_mode true
[04/24 13:52:28     29s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group RCLK/0100_mode RCLK
[04/24 13:52:28     29s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group RCLK/0100_mode 0100_mode
[04/24 13:52:28     29s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group RCLK/0100_mode {AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc}
[04/24 13:52:28     29s] <CMD> check_ccopt_clock_tree_convergence
[04/24 13:52:28     29s] Checking clock tree convergence...
[04/24 13:52:28     29s] Checking clock tree convergence done.
[04/24 13:52:28     29s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/24 13:52:28     29s] <CMD> ccopt_design
[04/24 13:52:28     29s] #% Begin ccopt_design (date=04/24 13:52:28, mem=1342.5M)
[04/24 13:52:28     29s] Turning off fast DC mode.
[04/24 13:52:28     29s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:29.3/0:00:33.0 (0.9), mem = 1681.4M
[04/24 13:52:28     29s] Runtime...
[04/24 13:52:28     29s] **INFO: User's settings:
[04/24 13:52:28     29s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/24 13:52:28     29s] setNanoRouteMode -grouteExpTdStdDelay          25.5
[04/24 13:52:28     29s] setNanoRouteMode -routeTopRoutingLayer         4
[04/24 13:52:28     29s] setDesignMode -process                         45
[04/24 13:52:28     29s] setDesignMode -topRoutingLayer                 Metal4
[04/24 13:52:28     29s] setExtractRCMode -coupling_c_th                0.1
[04/24 13:52:28     29s] setExtractRCMode -engine                       preRoute
[04/24 13:52:28     29s] setExtractRCMode -relative_c_th                1
[04/24 13:52:28     29s] setExtractRCMode -total_c_th                   0
[04/24 13:52:28     29s] setDelayCalMode -enable_high_fanout            true
[04/24 13:52:28     29s] setDelayCalMode -engine                        aae
[04/24 13:52:28     29s] setDelayCalMode -ignoreNetLoad                 false
[04/24 13:52:28     29s] setDelayCalMode -socv_accuracy_mode            low
[04/24 13:52:28     29s] setOptMode -activeHoldViews                    { AV_0100_bc_rc0_hold }
[04/24 13:52:28     29s] setOptMode -activeSetupViews                   { AV_0100_wc_rc125_setup }
[04/24 13:52:28     29s] setOptMode -autoSetupViews                     { AV_0100_wc_rc125_setup}
[04/24 13:52:28     29s] setOptMode -autoTDGRSetupViews                 { AV_0100_wc_rc125_setup}
[04/24 13:52:28     29s] setOptMode -drcMargin                          0
[04/24 13:52:28     29s] setOptMode -fixDrc                             true
[04/24 13:52:28     29s] setOptMode -optimizeFF                         true
[04/24 13:52:28     29s] setOptMode -preserveAllSequential              true
[04/24 13:52:28     29s] setOptMode -setupTargetSlack                   0
[04/24 13:52:28     29s] setRouteMode -earlyGlobalMaxRouteLayer         4
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/24 13:52:28     29s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/24 13:52:28     29s] Set place::cacheFPlanSiteMark to 1
[04/24 13:52:28     29s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[04/24 13:52:28     29s] Using CCOpt effort standard.
[04/24 13:52:28     29s] CCOpt::Phase::Initialization...
[04/24 13:52:28     29s] Check Prerequisites...
[04/24 13:52:28     29s] Leaving CCOpt scope - CheckPlace...
[04/24 13:52:28     29s] OPERPROF: Starting checkPlace at level 1, MEM:1681.4M, EPOCH TIME: 1713959548.648651
[04/24 13:52:28     29s] # Init pin-track-align, new floorplan.
[04/24 13:52:28     29s] Processing tracks to init pin-track alignment.
[04/24 13:52:28     29s] z: 2, totalTracks: 1
[04/24 13:52:28     29s] z: 4, totalTracks: 1
[04/24 13:52:28     29s] z: 6, totalTracks: 1
[04/24 13:52:28     29s] z: 8, totalTracks: 1
[04/24 13:52:28     29s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:28     29s] All LLGs are deleted
[04/24 13:52:28     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1699.4M, EPOCH TIME: 1713959548.935743
[04/24 13:52:28     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1699.4M, EPOCH TIME: 1713959548.936054
[04/24 13:52:28     29s] # Building TOP llgBox search-tree.
[04/24 13:52:28     29s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:28     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1699.4M, EPOCH TIME: 1713959548.936884
[04/24 13:52:28     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1699.4M, EPOCH TIME: 1713959548.940158
[04/24 13:52:28     29s] Max number of tech site patterns supported in site array is 256.
[04/24 13:52:28     29s] Core basic site is CoreSite
[04/24 13:52:28     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1699.4M, EPOCH TIME: 1713959548.940533
[04/24 13:52:28     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f5c66738340.
[04/24 13:52:28     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 13:52:28     29s] After signature check, allow fast init is false, keep pre-filter is false.
[04/24 13:52:28     29s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/24 13:52:28     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.006, MEM:1828.4M, EPOCH TIME: 1713959548.946243
[04/24 13:52:28     29s] Use non-trimmed site array because memory saving is not enough.
[04/24 13:52:28     29s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 13:52:28     29s] SiteArray: use 761,856 bytes
[04/24 13:52:28     29s] SiteArray: current memory after site array memory allocation 1829.2M
[04/24 13:52:28     29s] SiteArray: FP blocked sites are writable
[04/24 13:52:28     29s] PD TOP has 0 placeable physical insts.
[04/24 13:52:28     29s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 13:52:28     29s] Atter site array init, number of instance map data is 0.
[04/24 13:52:28     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1829.2M, EPOCH TIME: 1713959548.950779
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:28     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1829.2M, EPOCH TIME: 1713959548.952146
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Begin checking placement ... (start mem=1681.4M, init mem=1829.2M)
[04/24 13:52:28     29s] Begin checking exclusive groups violation ...
[04/24 13:52:28     29s] There are 0 groups to check, max #box is 0, total #box is 0
[04/24 13:52:28     29s] Finished checking exclusive groups violations. Found 0 Vio.
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Running CheckPlace using 1 thread in normal mode...
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] ...checkPlace normal is done!
[04/24 13:52:28     29s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1829.2M, EPOCH TIME: 1713959548.973524
[04/24 13:52:28     29s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1829.2M, EPOCH TIME: 1713959548.974911
[04/24 13:52:28     29s] *info: Placed = 2206          
[04/24 13:52:28     29s] *info: Unplaced = 0           
[04/24 13:52:28     29s] Placement Density:9.68%(4533/46803)
[04/24 13:52:28     29s] Placement Density (including fixed std cells):9.68%(4533/46803)
[04/24 13:52:28     29s] PowerDomain Density <TOP>:9.68%(4533/46803)
[04/24 13:52:28     29s] All LLGs are deleted
[04/24 13:52:28     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2206).
[04/24 13:52:28     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1829.2M, EPOCH TIME: 1713959548.976356
[04/24 13:52:28     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1829.2M, EPOCH TIME: 1713959548.976663
[04/24 13:52:28     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1829.2M)
[04/24 13:52:28     29s] OPERPROF: Finished checkPlace at level 1, CPU:0.340, REAL:0.331, MEM:1829.2M, EPOCH TIME: 1713959548.979193
[04/24 13:52:28     29s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/24 13:52:28     29s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/24 13:52:28     29s]  * CCOpt property update_io_latency is false
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/24 13:52:28     29s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/24 13:52:28     29s] Info: 1 threads available for lower-level modules during optimization.
[04/24 13:52:28     29s] Executing ccopt post-processing.
[04/24 13:52:28     29s] Synthesizing clock trees with CCOpt...
[04/24 13:52:28     29s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.7/0:00:33.4 (0.9), mem = 1829.2M
[04/24 13:52:28     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/24 13:52:28     29s] CCOpt::Phase::PreparingToBalance...
[04/24 13:52:28     29s] Leaving CCOpt scope - Initializing power interface...
[04/24 13:52:28     29s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Positive (advancing) pin insertion delays
[04/24 13:52:28     29s] =========================================
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Found 0 advancing pin insertion delay (0.000% of 192 clock tree sinks)
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Negative (delaying) pin insertion delays
[04/24 13:52:28     29s] ========================================
[04/24 13:52:28     29s] 
[04/24 13:52:28     29s] Found 0 delaying pin insertion delay (0.000% of 192 clock tree sinks)
[04/24 13:52:28     29s] Notify start of optimization...
[04/24 13:52:28     29s] Notify start of optimization done.
[04/24 13:52:28     29s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/24 13:52:28     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1829.2M, EPOCH TIME: 1713959548.996000
[04/24 13:52:28     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] All LLGs are deleted
[04/24 13:52:28     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:28     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1829.2M, EPOCH TIME: 1713959548.996116
[04/24 13:52:28     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1829.2M, EPOCH TIME: 1713959548.996182
[04/24 13:52:28     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1829.2M, EPOCH TIME: 1713959548.996421
[04/24 13:52:28     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.7 mem=1829.2M
[04/24 13:52:29     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.7 mem=1829.2M
[04/24 13:52:29     29s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1829.16 MB )
[04/24 13:52:29     29s] (I)      ==================== Layers =====================
[04/24 13:52:29     29s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:29     29s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:29     29s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:29     29s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:29     29s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:29     29s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:29     29s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:29     29s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:29     29s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:29     29s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:29     29s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:29     29s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:29     29s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:29     29s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:29     29s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:29     29s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:29     29s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:29     29s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:29     29s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:29     29s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:29     29s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:29     29s] (I)      Started Import and model ( Curr Mem: 1829.16 MB )
[04/24 13:52:29     29s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:29     29s] (I)      == Non-default Options ==
[04/24 13:52:29     29s] (I)      Maximum routing layer                              : 4
[04/24 13:52:29     29s] (I)      Number of threads                                  : 1
[04/24 13:52:29     29s] (I)      Method to set GCell size                           : row
[04/24 13:52:29     29s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[04/24 13:52:29     29s] (I)      Use row-based GCell size
[04/24 13:52:29     29s] (I)      Use row-based GCell align
[04/24 13:52:29     29s] (I)      layer 0 area = 80000
[04/24 13:52:29     29s] (I)      layer 1 area = 80000
[04/24 13:52:29     29s] (I)      layer 2 area = 80000
[04/24 13:52:29     29s] (I)      layer 3 area = 80000
[04/24 13:52:29     29s] (I)      GCell unit size   : 3420
[04/24 13:52:29     29s] (I)      GCell multiplier  : 1
[04/24 13:52:29     29s] (I)      GCell row height  : 3420
[04/24 13:52:29     29s] (I)      Actual row height : 3420
[04/24 13:52:29     29s] (I)      GCell align ref   : 60000 60040
[04/24 13:52:29     29s] [NR-eGR] Track table information for default rule: 
[04/24 13:52:29     29s] [NR-eGR] Metal1 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal2 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal3 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal4 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal5 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal6 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal7 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal8 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal9 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal10 has single uniform track structure
[04/24 13:52:29     29s] [NR-eGR] Metal11 has single uniform track structure
[04/24 13:52:29     29s] (I)      ==================== Default via =====================
[04/24 13:52:29     29s] (I)      +----+------------------+----------------------------+
[04/24 13:52:29     29s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/24 13:52:29     29s] (I)      +----+------------------+----------------------------+
[04/24 13:52:29     29s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/24 13:52:29     29s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/24 13:52:29     29s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/24 13:52:29     29s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/24 13:52:29     29s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/24 13:52:29     29s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/24 13:52:29     29s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/24 13:52:29     29s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/24 13:52:29     29s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/24 13:52:29     29s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/24 13:52:29     29s] (I)      +----+------------------+----------------------------+
[04/24 13:52:29     29s] [NR-eGR] Read 14848 PG shapes
[04/24 13:52:29     29s] [NR-eGR] Read 0 clock shapes
[04/24 13:52:29     29s] [NR-eGR] Read 0 other shapes
[04/24 13:52:29     29s] [NR-eGR] #Routing Blockages  : 0
[04/24 13:52:29     29s] [NR-eGR] #Instance Blockages : 0
[04/24 13:52:29     29s] [NR-eGR] #PG Blockages       : 14848
[04/24 13:52:29     29s] [NR-eGR] #Halo Blockages     : 0
[04/24 13:52:29     29s] [NR-eGR] #Boundary Blockages : 0
[04/24 13:52:29     29s] [NR-eGR] #Clock Blockages    : 0
[04/24 13:52:29     29s] [NR-eGR] #Other Blockages    : 0
[04/24 13:52:29     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/24 13:52:29     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/24 13:52:29     29s] [NR-eGR] Read 2544 nets ( ignored 0 )
[04/24 13:52:29     29s] (I)      early_global_route_priority property id does not exist.
[04/24 13:52:29     29s] (I)      Read Num Blocks=14848  Num Prerouted Wires=0  Num CS=0
[04/24 13:52:29     29s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 0
[04/24 13:52:29     29s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 0
[04/24 13:52:29     29s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 0
[04/24 13:52:29     29s] (I)      Number of ignored nets                =      0
[04/24 13:52:29     29s] (I)      Number of connected nets              =      0
[04/24 13:52:29     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/24 13:52:29     29s] (I)      Number of clock nets                  =      2.  Ignored: No
[04/24 13:52:29     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/24 13:52:29     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/24 13:52:29     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/24 13:52:29     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/24 13:52:29     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/24 13:52:29     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/24 13:52:29     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:52:29     29s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[04/24 13:52:29     29s] (I)      Ndr track 0 does not exist
[04/24 13:52:29     29s] (I)      ---------------------Grid Graph Info--------------------
[04/24 13:52:29     29s] (I)      Routing area        : (0, 0) - (580000, 528200)
[04/24 13:52:29     29s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[04/24 13:52:29     29s] (I)      Site width          :   400  (dbu)
[04/24 13:52:29     29s] (I)      Row height          :  3420  (dbu)
[04/24 13:52:29     29s] (I)      GCell row height    :  3420  (dbu)
[04/24 13:52:29     29s] (I)      GCell width         :  3420  (dbu)
[04/24 13:52:29     29s] (I)      GCell height        :  3420  (dbu)
[04/24 13:52:29     29s] (I)      Grid                :   170   154     4
[04/24 13:52:29     29s] (I)      Layer numbers       :     1     2     3     4
[04/24 13:52:29     29s] (I)      Vertical capacity   :     0  3420     0  3420
[04/24 13:52:29     29s] (I)      Horizontal capacity :     0     0  3420     0
[04/24 13:52:29     29s] (I)      Default wire width  :   120   160   160   160
[04/24 13:52:29     29s] (I)      Default wire space  :   120   140   140   140
[04/24 13:52:29     29s] (I)      Default wire pitch  :   240   300   300   300
[04/24 13:52:29     29s] (I)      Default pitch size  :   240   400   380   400
[04/24 13:52:29     29s] (I)      First track coord   :   190   200   190   200
[04/24 13:52:29     29s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[04/24 13:52:29     29s] (I)      Total num of tracks :  1390  1450  1390  1450
[04/24 13:52:29     29s] (I)      Num of masks        :     1     1     1     1
[04/24 13:52:29     29s] (I)      Num of trim masks   :     0     0     0     0
[04/24 13:52:29     29s] (I)      --------------------------------------------------------
[04/24 13:52:29     29s] 
[04/24 13:52:29     29s] [NR-eGR] ============ Routing rule table ============
[04/24 13:52:29     29s] [NR-eGR] Rule id: 0  Nets: 2544
[04/24 13:52:29     29s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/24 13:52:29     29s] (I)                    Layer    2    3    4 
[04/24 13:52:29     29s] (I)                    Pitch  400  380  400 
[04/24 13:52:29     29s] (I)             #Used tracks    1    1    1 
[04/24 13:52:29     29s] (I)       #Fully used tracks    1    1    1 
[04/24 13:52:29     29s] [NR-eGR] ========================================
[04/24 13:52:29     29s] [NR-eGR] 
[04/24 13:52:29     29s] (I)      =============== Blocked Tracks ===============
[04/24 13:52:29     29s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:29     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/24 13:52:29     29s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:29     29s] (I)      |     1 |       0 |        0 |         0.00% |
[04/24 13:52:29     29s] (I)      |     2 |  223300 |    53840 |        24.11% |
[04/24 13:52:29     29s] (I)      |     3 |  236300 |    11324 |         4.79% |
[04/24 13:52:29     29s] (I)      |     4 |  223300 |    57500 |        25.75% |
[04/24 13:52:29     29s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:29     29s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] (I)      Reset routing kernel
[04/24 13:52:29     29s] (I)      Started Global Routing ( Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] (I)      totalPins=7848  totalGlobalPin=7633 (97.26%)
[04/24 13:52:29     29s] (I)      total 2D Cap : 633104 = (224976 H, 408128 V)
[04/24 13:52:29     29s] [NR-eGR] Layer group 1: route 2544 net(s) in layer range [2, 4]
[04/24 13:52:29     29s] (I)      
[04/24 13:52:29     29s] (I)      ============  Phase 1a Route ============
[04/24 13:52:29     29s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[04/24 13:52:29     29s] (I)      Usage: 54003 = (38118 H, 15885 V) = (16.94% H, 3.89% V) = (6.518e+04um H, 2.716e+04um V)
[04/24 13:52:29     29s] (I)      
[04/24 13:52:29     29s] (I)      ============  Phase 1b Route ============
[04/24 13:52:29     29s] (I)      Usage: 54034 = (38122 H, 15912 V) = (16.94% H, 3.90% V) = (6.519e+04um H, 2.721e+04um V)
[04/24 13:52:29     29s] (I)      Overflow of layer group 1: 0.02% H + 0.35% V. EstWL: 9.239814e+04um
[04/24 13:52:29     29s] (I)      Congestion metric : 0.02%H 0.35%V, 0.37%HV
[04/24 13:52:29     29s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/24 13:52:29     29s] (I)      
[04/24 13:52:29     29s] (I)      ============  Phase 1c Route ============
[04/24 13:52:29     29s] (I)      Level2 Grid: 34 x 31
[04/24 13:52:29     29s] (I)      Usage: 54048 = (38136 H, 15912 V) = (16.95% H, 3.90% V) = (6.521e+04um H, 2.721e+04um V)
[04/24 13:52:29     29s] (I)      
[04/24 13:52:29     29s] (I)      ============  Phase 1d Route ============
[04/24 13:52:29     29s] (I)      Usage: 54060 = (38138 H, 15922 V) = (16.95% H, 3.90% V) = (6.522e+04um H, 2.723e+04um V)
[04/24 13:52:29     29s] (I)      
[04/24 13:52:29     29s] (I)      ============  Phase 1e Route ============
[04/24 13:52:29     29s] (I)      Usage: 54060 = (38138 H, 15922 V) = (16.95% H, 3.90% V) = (6.522e+04um H, 2.723e+04um V)
[04/24 13:52:29     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 9.244260e+04um
[04/24 13:52:29     29s] (I)      
[04/24 13:52:29     29s] (I)      ============  Phase 1l Route ============
[04/24 13:52:29     29s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/24 13:52:29     29s] (I)      Layer  2:     207502     12583         1         752      221633    ( 0.34%) 
[04/24 13:52:29     29s] (I)      Layer  3:     226262     38046         3           0      234234    ( 0.00%) 
[04/24 13:52:29     29s] (I)      Layer  4:     203659      5874         0        4386      217999    ( 1.97%) 
[04/24 13:52:29     29s] (I)      Total:        637423     56503         4        5138      673866    ( 0.76%) 
[04/24 13:52:29     29s] (I)      
[04/24 13:52:29     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 13:52:29     29s] [NR-eGR]                        OverCon            
[04/24 13:52:29     29s] [NR-eGR]                         #Gcell     %Gcell
[04/24 13:52:29     29s] [NR-eGR]        Layer               (1)    OverCon
[04/24 13:52:29     29s] [NR-eGR] ----------------------------------------------
[04/24 13:52:29     29s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:29     29s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[04/24 13:52:29     29s] [NR-eGR]  Metal3 ( 3)         3( 0.01%)   ( 0.01%) 
[04/24 13:52:29     29s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:29     29s] [NR-eGR] ----------------------------------------------
[04/24 13:52:29     29s] [NR-eGR]        Total         4( 0.01%)   ( 0.01%) 
[04/24 13:52:29     29s] [NR-eGR] 
[04/24 13:52:29     29s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] (I)      total 2D Cap : 641147 = (228122 H, 413025 V)
[04/24 13:52:29     29s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[04/24 13:52:29     29s] (I)      ============= Track Assignment ============
[04/24 13:52:29     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/24 13:52:29     29s] (I)      Run Multi-thread track assignment
[04/24 13:52:29     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] (I)      Started Export ( Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] [NR-eGR]                  Length (um)   Vias 
[04/24 13:52:29     29s] [NR-eGR] ------------------------------------
[04/24 13:52:29     29s] [NR-eGR]  Metal1   (1H)             0   7324 
[04/24 13:52:29     29s] [NR-eGR]  Metal2   (2V)         18783  11493 
[04/24 13:52:29     29s] [NR-eGR]  Metal3   (3H)         66481   1097 
[04/24 13:52:29     29s] [NR-eGR]  Metal4   (4V)         10111      0 
[04/24 13:52:29     29s] [NR-eGR]  Metal5   (5H)             0      0 
[04/24 13:52:29     29s] [NR-eGR]  Metal6   (6V)             0      0 
[04/24 13:52:29     29s] [NR-eGR]  Metal7   (7H)             0      0 
[04/24 13:52:29     29s] [NR-eGR]  Metal8   (8V)             0      0 
[04/24 13:52:29     29s] [NR-eGR]  Metal9   (9H)             0      0 
[04/24 13:52:29     29s] [NR-eGR]  Metal10  (10V)            0      0 
[04/24 13:52:29     29s] [NR-eGR]  Metal11  (11H)            0      0 
[04/24 13:52:29     29s] [NR-eGR] ------------------------------------
[04/24 13:52:29     29s] [NR-eGR]           Total        95375  19914 
[04/24 13:52:29     29s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:29     29s] [NR-eGR] Total half perimeter of net bounding box: 88603um
[04/24 13:52:29     29s] [NR-eGR] Total length: 95375um, number of vias: 19914
[04/24 13:52:29     29s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:29     29s] [NR-eGR] Total eGR-routed clock nets wire length: 1028um, number of vias: 594
[04/24 13:52:29     29s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:29     29s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] Saved RC grid cleaned up.
[04/24 13:52:29     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1832.22 MB )
[04/24 13:52:29     29s] (I)      ====================================== Runtime Summary ======================================
[04/24 13:52:29     29s] (I)       Step                                              %     Start    Finish      Real       CPU 
[04/24 13:52:29     29s] (I)      ---------------------------------------------------------------------------------------------
[04/24 13:52:29     29s] (I)       Early Global Route kernel                   100.00%  0.00 sec  0.18 sec  0.18 sec  0.18 sec 
[04/24 13:52:29     29s] (I)       +-Import and model                           14.81%  0.00 sec  0.03 sec  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)       | +-Create place DB                           4.22%  0.00 sec  0.01 sec  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | +-Import place data                       4.13%  0.01 sec  0.01 sec  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Read instances and placement          1.31%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Read nets                             2.62%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Create route DB                           8.21%  0.01 sec  0.03 sec  0.01 sec  0.02 sec 
[04/24 13:52:29     29s] (I)       | | +-Import route data (1T)                  7.89%  0.01 sec  0.03 sec  0.01 sec  0.02 sec 
[04/24 13:52:29     29s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.99%  0.01 sec  0.02 sec  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Read routing blockages              0.00%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Read instance blockages             0.25%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Read PG blockages                   0.06%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Read clock blockages                0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Read other blockages                0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Read halo blockages                 0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Read boundary cut boxes             0.00%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Read blackboxes                       0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Read prerouted                        0.10%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Read unlegalized nets                 0.08%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Read nets                             0.50%  0.02 sec  0.02 sec  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | | +-Set up via pillars                    0.01%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Initialize 3D grid graph              0.23%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Model blockage capacity               3.93%  0.02 sec  0.03 sec  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Initialize 3D capacity              3.67%  0.02 sec  0.03 sec  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Read aux data                             0.00%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Others data preparation                   0.16%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Create route kernel                       1.67%  0.03 sec  0.03 sec  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       +-Global Routing                             38.52%  0.03 sec  0.10 sec  0.07 sec  0.06 sec 
[04/24 13:52:29     29s] (I)       | +-Initialization                            0.75%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Net group 1                              36.07%  0.03 sec  0.10 sec  0.06 sec  0.06 sec 
[04/24 13:52:29     29s] (I)       | | +-Generate topology                       1.23%  0.03 sec  0.04 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | +-Phase 1a                                6.23%  0.04 sec  0.05 sec  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | | +-Pattern routing (1T)                  4.84%  0.04 sec  0.05 sec  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.58%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Add via demand to 2D                  0.48%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | +-Phase 1b                                2.27%  0.05 sec  0.05 sec  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | | +-Monotonic routing (1T)                2.09%  0.05 sec  0.05 sec  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | +-Phase 1c                                1.45%  0.05 sec  0.06 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Two level Routing                     1.36%  0.05 sec  0.06 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Two Level Routing (Regular)         0.91%  0.05 sec  0.06 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | +-Phase 1d                                3.75%  0.06 sec  0.06 sec  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | | +-Detoured routing (1T)                 3.63%  0.06 sec  0.06 sec  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | +-Phase 1e                                1.23%  0.06 sec  0.07 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | +-Route legalization                    1.06%  0.06 sec  0.07 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | | | +-Legalize Blockage Violations        0.97%  0.06 sec  0.07 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | | +-Phase 1l                               17.39%  0.07 sec  0.10 sec  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)       | | | +-Layer assignment (1T)                16.51%  0.07 sec  0.10 sec  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)       | +-Clean cong LA                             0.00%  0.10 sec  0.10 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       +-Export 3D cong map                          1.86%  0.10 sec  0.10 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Export 2D cong map                        0.33%  0.10 sec  0.10 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       +-Extract Global 3D Wires                     0.59%  0.10 sec  0.10 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       +-Track Assignment (1T)                      23.16%  0.10 sec  0.14 sec  0.04 sec  0.05 sec 
[04/24 13:52:29     29s] (I)       | +-Initialization                            0.09%  0.10 sec  0.10 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Track Assignment Kernel                  22.41%  0.10 sec  0.14 sec  0.04 sec  0.05 sec 
[04/24 13:52:29     29s] (I)       | +-Free Memory                               0.01%  0.14 sec  0.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       +-Export                                     16.33%  0.14 sec  0.17 sec  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)       | +-Export DB wires                           8.73%  0.14 sec  0.16 sec  0.02 sec  0.02 sec 
[04/24 13:52:29     29s] (I)       | | +-Export all nets                         6.47%  0.15 sec  0.16 sec  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | | +-Set wire vias                           1.52%  0.16 sec  0.16 sec  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | +-Report wirelength                         3.98%  0.16 sec  0.17 sec  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       | +-Update net boxes                          3.06%  0.17 sec  0.17 sec  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)       | +-Update timing                             0.00%  0.17 sec  0.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)       +-Postprocess design                          0.56%  0.17 sec  0.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)      ======================= Summary by functions ========================
[04/24 13:52:29     29s] (I)       Lv  Step                                      %      Real       CPU 
[04/24 13:52:29     29s] (I)      ---------------------------------------------------------------------
[04/24 13:52:29     29s] (I)        0  Early Global Route kernel           100.00%  0.18 sec  0.18 sec 
[04/24 13:52:29     29s] (I)        1  Global Routing                       38.52%  0.07 sec  0.06 sec 
[04/24 13:52:29     29s] (I)        1  Track Assignment (1T)                23.16%  0.04 sec  0.05 sec 
[04/24 13:52:29     29s] (I)        1  Export                               16.33%  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)        1  Import and model                     14.81%  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)        1  Export 3D cong map                    1.86%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        1  Extract Global 3D Wires               0.59%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        1  Postprocess design                    0.56%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Net group 1                          36.07%  0.06 sec  0.06 sec 
[04/24 13:52:29     29s] (I)        2  Track Assignment Kernel              22.41%  0.04 sec  0.05 sec 
[04/24 13:52:29     29s] (I)        2  Export DB wires                       8.73%  0.02 sec  0.02 sec 
[04/24 13:52:29     29s] (I)        2  Create route DB                       8.21%  0.01 sec  0.02 sec 
[04/24 13:52:29     29s] (I)        2  Create place DB                       4.22%  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Report wirelength                     3.98%  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Update net boxes                      3.06%  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        2  Create route kernel                   1.67%  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        2  Initialization                        0.84%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Export 2D cong map                    0.33%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        3  Phase 1l                             17.39%  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)        3  Import route data (1T)                7.89%  0.01 sec  0.02 sec 
[04/24 13:52:29     29s] (I)        3  Export all nets                       6.47%  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        3  Phase 1a                              6.23%  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        3  Import place data                     4.13%  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        3  Phase 1d                              3.75%  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        3  Phase 1b                              2.27%  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        3  Set wire vias                         1.52%  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        3  Phase 1c                              1.45%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        3  Phase 1e                              1.23%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        3  Generate topology                     1.23%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Layer assignment (1T)                16.51%  0.03 sec  0.03 sec 
[04/24 13:52:29     29s] (I)        4  Pattern routing (1T)                  4.84%  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        4  Model blockage capacity               3.93%  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Detoured routing (1T)                 3.63%  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        4  Read nets                             3.13%  0.01 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        4  Monotonic routing (1T)                2.09%  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        4  Two level Routing                     1.36%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Read instances and placement          1.31%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Route legalization                    1.06%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Read blockages ( Layer 2-4 )          0.99%  0.00 sec  0.01 sec 
[04/24 13:52:29     29s] (I)        4  Pattern Routing Avoiding Blockages    0.58%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Add via demand to 2D                  0.48%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Initialize 3D grid graph              0.23%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Read prerouted                        0.10%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Read unlegalized nets                 0.08%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Initialize 3D capacity                3.67%  0.01 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Legalize Blockage Violations          0.97%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Two Level Routing (Regular)           0.91%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Read instance blockages               0.25%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/24 13:52:29     29s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/24 13:52:29     29s] Legalization setup...
[04/24 13:52:29     29s] Using cell based legalization.
[04/24 13:52:29     29s] Initializing placement interface...
[04/24 13:52:29     29s]   Use check_library -place or consult logv if problems occur.
[04/24 13:52:29     29s]   Leaving CCOpt scope - Initializing placement interface...
[04/24 13:52:29     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.2M, EPOCH TIME: 1713959549.198819
[04/24 13:52:29     29s] Processing tracks to init pin-track alignment.
[04/24 13:52:29     29s] z: 2, totalTracks: 1
[04/24 13:52:29     29s] z: 4, totalTracks: 1
[04/24 13:52:29     29s] z: 6, totalTracks: 1
[04/24 13:52:29     29s] z: 8, totalTracks: 1
[04/24 13:52:29     29s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:29     29s] All LLGs are deleted
[04/24 13:52:29     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1830.2M, EPOCH TIME: 1713959549.207390
[04/24 13:52:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1830.2M, EPOCH TIME: 1713959549.207728
[04/24 13:52:29     29s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:29     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.2M, EPOCH TIME: 1713959549.208422
[04/24 13:52:29     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1830.2M, EPOCH TIME: 1713959549.211740
[04/24 13:52:29     29s] Max number of tech site patterns supported in site array is 256.
[04/24 13:52:29     29s] Core basic site is CoreSite
[04/24 13:52:29     30s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1831.2M, EPOCH TIME: 1713959549.274087
[04/24 13:52:29     30s] After signature check, allow fast init is false, keep pre-filter is true.
[04/24 13:52:29     30s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/24 13:52:29     30s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1831.2M, EPOCH TIME: 1713959549.275935
[04/24 13:52:29     30s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 13:52:29     30s] SiteArray: use 761,856 bytes
[04/24 13:52:29     30s] SiteArray: current memory after site array memory allocation 1831.2M
[04/24 13:52:29     30s] SiteArray: FP blocked sites are writable
[04/24 13:52:29     30s] PD TOP has 0 placeable physical insts.
[04/24 13:52:29     30s] Estimated cell power/ground rail width = 0.160 um
[04/24 13:52:29     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:52:29     30s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1831.2M, EPOCH TIME: 1713959549.279115
[04/24 13:52:29     30s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.017, MEM:1831.2M, EPOCH TIME: 1713959549.295916
[04/24 13:52:29     30s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 13:52:29     30s] Atter site array init, number of instance map data is 0.
[04/24 13:52:29     30s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.086, MEM:1831.2M, EPOCH TIME: 1713959549.298072
[04/24 13:52:29     30s] 
[04/24 13:52:29     30s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:29     30s] OPERPROF:     Starting CMU at level 3, MEM:1831.2M, EPOCH TIME: 1713959549.299140
[04/24 13:52:29     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1831.2M, EPOCH TIME: 1713959549.300625
[04/24 13:52:29     30s] 
[04/24 13:52:29     30s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:29     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.093, MEM:1831.2M, EPOCH TIME: 1713959549.301151
[04/24 13:52:29     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1831.2M, EPOCH TIME: 1713959549.301225
[04/24 13:52:29     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1839.2M, EPOCH TIME: 1713959549.302488
[04/24 13:52:29     30s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1839.2MB).
[04/24 13:52:29     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.106, MEM:1839.2M, EPOCH TIME: 1713959549.305044
[04/24 13:52:29     30s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:29     30s] Initializing placement interface done.
[04/24 13:52:29     30s] Leaving CCOpt scope - Cleaning up placement interface...
[04/24 13:52:29     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1839.2M, EPOCH TIME: 1713959549.305304
[04/24 13:52:29     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.008, MEM:1839.2M, EPOCH TIME: 1713959549.313503
[04/24 13:52:29     30s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:29     30s] Leaving CCOpt scope - Initializing placement interface...
[04/24 13:52:29     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1839.2M, EPOCH TIME: 1713959549.314958
[04/24 13:52:29     30s] Processing tracks to init pin-track alignment.
[04/24 13:52:29     30s] z: 2, totalTracks: 1
[04/24 13:52:29     30s] z: 4, totalTracks: 1
[04/24 13:52:29     30s] z: 6, totalTracks: 1
[04/24 13:52:29     30s] z: 8, totalTracks: 1
[04/24 13:52:29     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:29     30s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:29     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1839.2M, EPOCH TIME: 1713959549.321087
[04/24 13:52:29     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:29     30s] PD TOP has 0 placeable physical insts.
[04/24 13:52:29     30s] 
[04/24 13:52:29     30s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:29     30s] OPERPROF:     Starting CMU at level 3, MEM:1839.2M, EPOCH TIME: 1713959549.385675
[04/24 13:52:29     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1839.2M, EPOCH TIME: 1713959549.387089
[04/24 13:52:29     30s] 
[04/24 13:52:29     30s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:29     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1839.2M, EPOCH TIME: 1713959549.387620
[04/24 13:52:29     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1839.2M, EPOCH TIME: 1713959549.387694
[04/24 13:52:29     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1839.2M, EPOCH TIME: 1713959549.388020
[04/24 13:52:29     30s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1839.2MB).
[04/24 13:52:29     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:1839.2M, EPOCH TIME: 1713959549.390176
[04/24 13:52:29     30s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:29     30s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:29     30s] (I)      Load db... (mem=1839.2M)
[04/24 13:52:29     30s] (I)      Read data from FE... (mem=1839.2M)
[04/24 13:52:29     30s] (I)      Number of ignored instance 0
[04/24 13:52:29     30s] (I)      Number of inbound cells 0
[04/24 13:52:29     30s] (I)      Number of opened ILM blockages 0
[04/24 13:52:29     30s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/24 13:52:29     30s] (I)      numMoveCells=2206, numMacros=0  numPads=532  numMultiRowHeightInsts=0
[04/24 13:52:29     30s] (I)      cell height: 3420, count: 2206
[04/24 13:52:29     30s] (I)      Read rows... (mem=1839.2M)
[04/24 13:52:29     30s] (I)      Reading non-standard rows with height 6840
[04/24 13:52:29     30s] (I)      rowRegion is not equal to core box, resetting core box
[04/24 13:52:29     30s] (I)      rowRegion : (60000, 60040) - (520000, 467020)
[04/24 13:52:29     30s] (I)      coreBox   : (60000, 60040) - (520000, 468160)
[04/24 13:52:29     30s] (I)      Done Read rows (cpu=0.000s, mem=1839.2M)
[04/24 13:52:29     30s] (I)      Read module constraints... (mem=1839.2M)
[04/24 13:52:29     30s] (I)      Done Read module constraints (cpu=0.000s, mem=1839.2M)
[04/24 13:52:29     30s] (I)      Done Read data from FE (cpu=0.000s, mem=1839.2M)
[04/24 13:52:29     30s] (I)      Done Load db (cpu=0.000s, mem=1839.2M)
[04/24 13:52:29     30s] (I)      Constructing placeable region... (mem=1839.2M)
[04/24 13:52:29     30s] (I)      Constructing bin map
[04/24 13:52:29     30s] (I)      Initialize bin information with width=34200 height=34200
[04/24 13:52:29     30s] (I)      Done constructing bin map
[04/24 13:52:29     30s] (I)      Compute region effective width... (mem=1839.2M)
[04/24 13:52:29     30s] (I)      Done Compute region effective width (cpu=0.000s, mem=1839.2M)
[04/24 13:52:29     30s] (I)      Done Constructing placeable region (cpu=0.010s, mem=1839.2M)
[04/24 13:52:29     30s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/24 13:52:29     30s] Validating CTS configuration...
[04/24 13:52:29     30s] CCOpt power management detected and enabled.
[04/24 13:52:29     30s] Checking module port directions...
[04/24 13:52:29     30s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:29     30s] Non-default CCOpt properties:
[04/24 13:52:29     30s]   Public non-default CCOpt properties:
[04/24 13:52:29     30s]     buffer_cells is set for at least one object
[04/24 13:52:29     30s]     cts_merge_clock_gates is set for at least one object
[04/24 13:52:29     30s]     cts_merge_clock_logic is set for at least one object
[04/24 13:52:29     30s]     inverter_cells is set for at least one object
[04/24 13:52:29     30s]     route_type is set for at least one object
[04/24 13:52:29     30s]     source_output_max_trans is set for at least one object
[04/24 13:52:29     30s]     target_max_trans is set for at least one object
[04/24 13:52:29     30s]     target_max_trans_sdc is set for at least one object
[04/24 13:52:29     30s]     target_skew is set for at least one object
[04/24 13:52:29     30s]     update_io_latency: 0 (default: true)
[04/24 13:52:29     30s]   No private non-default CCOpt properties
[04/24 13:52:29     30s] 
[04/24 13:52:29     30s] Trim Metal Layers:
[04/24 13:52:29     30s] LayerId::1 widthSet size::1
[04/24 13:52:29     30s] LayerId::2 widthSet size::1
[04/24 13:52:29     30s] LayerId::3 widthSet size::1
[04/24 13:52:29     30s] LayerId::4 widthSet size::1
[04/24 13:52:29     30s] LayerId::5 widthSet size::1
[04/24 13:52:29     30s] LayerId::6 widthSet size::1
[04/24 13:52:29     30s] LayerId::7 widthSet size::1
[04/24 13:52:29     30s] LayerId::8 widthSet size::1
[04/24 13:52:29     30s] LayerId::9 widthSet size::1
[04/24 13:52:29     30s] LayerId::10 widthSet size::1
[04/24 13:52:29     30s] LayerId::11 widthSet size::1
[04/24 13:52:29     30s] Updating RC grid for preRoute extraction ...
[04/24 13:52:29     30s] eee: pegSigSF::1.070000
[04/24 13:52:29     30s] Initializing multi-corner resistance tables ...
[04/24 13:52:29     30s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[04/24 13:52:29     30s] eee: l::2 avDens::0.124855 usedTrk::1099.534296 availTrk::8806.500000 sigTrk::1099.534296
[04/24 13:52:29     30s] eee: l::3 avDens::0.272193 usedTrk::3895.087132 availTrk::14310.000000 sigTrk::3895.087132
[04/24 13:52:29     30s] eee: l::4 avDens::0.067359 usedTrk::610.471670 availTrk::9063.000000 sigTrk::610.471670
[04/24 13:52:29     30s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:29     30s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:29     30s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:29     30s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:29     30s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:29     30s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:29     30s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:29     30s] {RT rc125 0 4 4 0}
[04/24 13:52:29     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.106009 aWlH=0.000000 lMod=0 pMax=0.835300 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:29     30s] Route type trimming info:
[04/24 13:52:29     30s]   No route type modifications were made.
[04/24 13:52:29     30s] AAE DB initialization (MEM=1851.78 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/24 13:52:29     30s] AAE_INFO: Cdb files are: 
[04/24 13:52:29     30s]  	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/slow.cdb
[04/24 13:52:29     30s] 	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/fast.cdb
[04/24 13:52:29     30s]  
[04/24 13:52:29     30s] Start AAE Lib Loading. (MEM=1851.78)
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:29     30s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 13:52:29     30s] Type 'man IMPESI-3311' for more detail.
[04/24 13:52:30     31s] End AAE Lib Loading. (MEM=1949.48 CPU=0:00:00.9 Real=0:00:01.0)
[04/24 13:52:30     31s] End AAE Lib Interpolated Model. (MEM=1949.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] (I)      Initializing Steiner engine. 
[04/24 13:52:30     31s] (I)      ==================== Layers =====================
[04/24 13:52:30     31s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:30     31s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:30     31s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:30     31s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:30     31s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:30     31s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:30     31s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:30     31s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:30     31s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:30     31s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:30     31s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:30     31s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:30     31s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:30     31s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:30     31s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:30     31s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:30     31s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:30     31s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:30     31s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:30     31s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:30     31s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:30     31s] Library trimming buffers in power domain TOP and half-corner AV_0100_wc_rc125_setup_dc:setup.late removed 0 of 3 cells
[04/24 13:52:30     31s] Original list had 3 cells:
[04/24 13:52:30     31s] CLKBUFX12 CLKBUFX8 CLKBUFX4 
[04/24 13:52:30     31s] Library trimming was not able to trim any cells:
[04/24 13:52:30     31s] CLKBUFX12 CLKBUFX8 CLKBUFX4 
[04/24 13:52:30     31s] Library trimming inverters in power domain TOP and half-corner AV_0100_wc_rc125_setup_dc:setup.late removed 0 of 3 cells
[04/24 13:52:30     31s] Original list had 3 cells:
[04/24 13:52:30     31s] CLKINVX12 CLKINVX8 CLKINVX4 
[04/24 13:52:30     31s] Library trimming was not able to trim any cells:
[04/24 13:52:30     31s] CLKINVX12 CLKINVX8 CLKINVX4 
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:30     31s] Accumulated time to calculate placeable region: 0
[04/24 13:52:31     32s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree RCLK, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
[04/24 13:52:31     32s] Type 'man IMPCCOPT-1041' for more detail.
[04/24 13:52:31     32s] Clock tree balancer configuration for clock_tree RCLK:
[04/24 13:52:31     32s] Non-default CCOpt properties:
[04/24 13:52:31     32s]   Public non-default CCOpt properties:
[04/24 13:52:31     32s]     cts_merge_clock_gates: true (default: false)
[04/24 13:52:31     32s]     cts_merge_clock_logic: true (default: false)
[04/24 13:52:31     32s]     route_type (leaf): leaf_rule (default: default)
[04/24 13:52:31     32s]     route_type (top): top_rule (default: default)
[04/24 13:52:31     32s]     route_type (trunk): trunk_rule (default: default)
[04/24 13:52:31     32s]   No private non-default CCOpt properties
[04/24 13:52:31     32s] For power domain TOP:
[04/24 13:52:31     32s]   Buffers:     CLKBUFX12 CLKBUFX8 CLKBUFX4 
[04/24 13:52:31     32s]   Inverters:   CLKINVX12 CLKINVX8 CLKINVX4 
[04/24 13:52:31     32s]   Clock gates: TLATNCAX20LVT TLATNCAX16LVT TLATNCAX20 TLATNCAX12LVT TLATNCAX16 TLATNCAX8LVT TLATNCAX12 TLATNCAX6LVT TLATNCAX8 TLATNCAX6 TLATNCAX4LVT TLATNCAX3LVT TLATNCAX4 TLATNCAX3 TLATNCAX2LVT TLATNCAX2 
[04/24 13:52:31     32s]   Unblocked area available for placement of any clock cells in power_domain TOP: 46802.700um^2
[04/24 13:52:31     32s] Top Routing info:
[04/24 13:52:31     32s]   Route-type name: top_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 13:52:31     32s]   Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 13:52:31     32s] Trunk Routing info:
[04/24 13:52:31     32s]   Route-type name: trunk_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 13:52:31     32s]   Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 13:52:31     32s] Leaf Routing info:
[04/24 13:52:31     32s]   Route-type name: leaf_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 13:52:31     32s]   Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
[04/24 13:52:31     32s] For timing_corner AV_0100_wc_rc125_setup_dc:setup, late and power domain TOP:
[04/24 13:52:31     32s]   Slew time target (leaf):    0.100ns
[04/24 13:52:31     32s]   Slew time target (trunk):   0.100ns
[04/24 13:52:31     32s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/24 13:52:31     32s]   Buffer unit delay: 0.101ns
[04/24 13:52:31     32s]   Buffer max distance: 318.723um
[04/24 13:52:31     32s] Fastest wire driving cells and distances:
[04/24 13:52:31     32s]   Buffer    : {lib_cell:CLKBUFX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=318.723um, saturatedSlew=0.096ns, speed=2120.579um per ns, cellArea=16.095um^2 per 1000um}
[04/24 13:52:31     32s]   Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=257.931um, saturatedSlew=0.093ns, speed=3113.229um per ns, cellArea=15.911um^2 per 1000um}
[04/24 13:52:31     32s]   Clock gate (with test): {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=800.000um, saturatedSlew=0.096ns, speed=3040.669um per ns, cellArea=18.810um^2 per 1000um}
[04/24 13:52:31     32s]   Clock gate   (no test): {lib_cell:TLATNCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=800.816um, saturatedSlew=0.096ns, speed=3043.771um per ns, cellArea=17.083um^2 per 1000um}
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Logic Sizing Table:
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] ----------------------------------------------------------
[04/24 13:52:31     32s] Cell    Instance count    Source    Eligible library cells
[04/24 13:52:31     32s] ----------------------------------------------------------
[04/24 13:52:31     32s]   (empty table)
[04/24 13:52:31     32s] ----------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Clock tree balancer configuration for skew_group RCLK/0100_mode:
[04/24 13:52:31     32s]   Sources:                     pin rclk
[04/24 13:52:31     32s]   Total number of sinks:       192
[04/24 13:52:31     32s]   Delay constrained sinks:     192
[04/24 13:52:31     32s]   Constrains:                  default
[04/24 13:52:31     32s]   Non-leaf sinks:              0
[04/24 13:52:31     32s]   Ignore pins:                 0
[04/24 13:52:31     32s]  Timing corner AV_0100_wc_rc125_setup_dc:setup.late:
[04/24 13:52:31     32s]   Skew target:                 0.150ns
[04/24 13:52:31     32s] Primary reporting skew groups are:
[04/24 13:52:31     32s] skew_group RCLK/0100_mode with 192 clock sinks
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Clock DAG stats initial state:
[04/24 13:52:31     32s]   cell counts      : b=0, i=0, icg=1, dcg=0, l=0, total=1
[04/24 13:52:31     32s]   sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:31     32s]   misc counts      : r=1, pp=0
[04/24 13:52:31     32s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=6.156um^2, dcg=0.000um^2, l=0.000um^2, total=6.156um^2
[04/24 13:52:31     32s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.530um, total=163.530um
[04/24 13:52:31     32s] Clock DAG library cell distribution initial state {count}:
[04/24 13:52:31     32s]    ICGs: TLATNCAX4: 1 
[04/24 13:52:31     32s] Clock DAG hash initial state: 10847990633847138408 16082418840333768550
[04/24 13:52:31     32s] CTS services accumulated run-time stats initial state:
[04/24 13:52:31     32s]   delay calculator: calls=6012, total_wall_time=0.119s, mean_wall_time=0.020ms
[04/24 13:52:31     32s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/24 13:52:31     32s]   steiner router: calls=6013, total_wall_time=0.042s, mean_wall_time=0.007ms
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Distribution of half-perimeter wire length by ICG depth:
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] ---------------------------------------------------------------------------
[04/24 13:52:31     32s] Min ICG    Max ICG    Count    HPWL
[04/24 13:52:31     32s] Depth      Depth               (um)
[04/24 13:52:31     32s] ---------------------------------------------------------------------------
[04/24 13:52:31     32s]    0          0         1      [min=164, max=164, avg=164, sd=0, total=164]
[04/24 13:52:31     32s]    0          1         1      [min=247, max=247, avg=247, sd=0, total=247]
[04/24 13:52:31     32s] ---------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Route-type name: leaf_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 13:52:31     32s] Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Layer information for route type leaf_rule:
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[04/24 13:52:31     32s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/24 13:52:31     32s]                                                                           to Layer
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] Metal1     N            H          0.798         0.139         0.111          5
[04/24 13:52:31     32s] Metal2     Y            V          0.631         0.123         0.078          7
[04/24 13:52:31     32s] Metal3     Y            H          0.631         0.133         0.084          7
[04/24 13:52:31     32s] Metal4     Y            V          0.631         0.131         0.082          7
[04/24 13:52:31     32s] Metal5     N            H          0.631         0.132         0.083          7
[04/24 13:52:31     32s] Metal6     N            V          0.631         0.108         0.068         13
[04/24 13:52:31     32s] Metal7     N            H          0.701         0.248         0.174          1
[04/24 13:52:31     32s] Metal8     N            V          0.243         0.246         0.060          1
[04/24 13:52:31     32s] Metal9     N            H          0.256         1.235         0.316          1
[04/24 13:52:31     32s] Metal10    N            V          0.104         0.541         0.056          5
[04/24 13:52:31     32s] Metal11    N            H          0.132         0.586         0.078          5
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Route-type name: top_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 13:52:31     32s] Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Layer information for route type top_rule:
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[04/24 13:52:31     32s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/24 13:52:31     32s]                                                                           to Layer
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] Metal1     N            H          0.798         0.101         0.080          7
[04/24 13:52:31     32s] Metal2     Y            V          0.631         0.098         0.062          9
[04/24 13:52:31     32s] Metal3     Y            H          0.631         0.099         0.063          9
[04/24 13:52:31     32s] Metal4     Y            V          0.631         0.104         0.066          9
[04/24 13:52:31     32s] Metal5     N            H          0.631         0.107         0.068          9
[04/24 13:52:31     32s] Metal6     N            V          0.631         0.100         0.063         15
[04/24 13:52:31     32s] Metal7     N            H          0.701         0.218         0.153          3
[04/24 13:52:31     32s] Metal8     N            V          0.243         0.213         0.052          3
[04/24 13:52:31     32s] Metal9     N            H          0.256         1.046         0.268          3
[04/24 13:52:31     32s] Metal10    N            V          0.104         0.479         0.050          7
[04/24 13:52:31     32s] Metal11    N            H          0.132         0.540         0.072          7
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Route-type name: trunk_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 13:52:31     32s] Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Layer information for route type trunk_rule:
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[04/24 13:52:31     32s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/24 13:52:31     32s]                                                                           to Layer
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] Metal1     N            H          0.798         0.101         0.080          7
[04/24 13:52:31     32s] Metal2     Y            V          0.631         0.098         0.062          9
[04/24 13:52:31     32s] Metal3     Y            H          0.631         0.099         0.063          9
[04/24 13:52:31     32s] Metal4     Y            V          0.631         0.104         0.066          9
[04/24 13:52:31     32s] Metal5     N            H          0.631         0.107         0.068          9
[04/24 13:52:31     32s] Metal6     N            V          0.631         0.100         0.063         15
[04/24 13:52:31     32s] Metal7     N            H          0.701         0.218         0.153          3
[04/24 13:52:31     32s] Metal8     N            V          0.243         0.213         0.052          3
[04/24 13:52:31     32s] Metal9     N            H          0.256         1.046         0.268          3
[04/24 13:52:31     32s] Metal10    N            V          0.104         0.479         0.050          7
[04/24 13:52:31     32s] Metal11    N            H          0.132         0.540         0.072          7
[04/24 13:52:31     32s] ----------------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Via selection for estimated routes (rule default_2x_space):
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] ----------------------------------------------------------------------------
[04/24 13:52:31     32s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[04/24 13:52:31     32s] Range                                (Ohm)    (fF)     (fs)     Only
[04/24 13:52:31     32s] ----------------------------------------------------------------------------
[04/24 13:52:31     32s] Metal1-Metal2      M2_M1_VH          0.500    0.017    0.009    false
[04/24 13:52:31     32s] Metal2-Metal3      M3_M2_HH          0.500    0.013    0.006    false
[04/24 13:52:31     32s] Metal3-Metal4      M4_M3_VH          0.500    0.015    0.007    false
[04/24 13:52:31     32s] Metal4-Metal5      M5_M4_HH          0.500    0.013    0.006    false
[04/24 13:52:31     32s] Metal5-Metal6      M6_M5_VH          0.500    0.015    0.007    false
[04/24 13:52:31     32s] Metal6-Metal7      M7_M6_HV          0.500    0.015    0.008    false
[04/24 13:52:31     32s] Metal7-Metal8      M8_M7_VV          0.500    0.013    0.007    false
[04/24 13:52:31     32s] Metal8-Metal9      M9_M8_VH          0.280    0.029    0.008    false
[04/24 13:52:31     32s] Metal9-Metal10     M10_M9_VH         0.280    0.132    0.037    false
[04/24 13:52:31     32s] Metal10-Metal11    M11_M10_HV_NEW    0.400    0.056    0.022    false
[04/24 13:52:31     32s] ----------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] No ideal or dont_touch nets found in the clock tree
[04/24 13:52:31     32s] No dont_touch hnets found in the clock tree
[04/24 13:52:31     32s] No dont_touch hpins found in the clock network.
[04/24 13:52:31     32s] Checking for illegal sizes of clock logic instances...
[04/24 13:52:31     32s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Filtering reasons for cell type: buffer
[04/24 13:52:31     32s] =======================================
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] --------------------------------------------------------------------------------------
[04/24 13:52:31     32s] Clock trees    Power domain     Reason                 Library cells
[04/24 13:52:31     32s] --------------------------------------------------------------------------------------
[04/24 13:52:31     32s] all            virtual_PDaon    Cannot be legalized    { CLKBUFX12 CLKBUFX4 CLKBUFX8 }
[04/24 13:52:31     32s] --------------------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Filtering reasons for cell type: inverter
[04/24 13:52:31     32s] =========================================
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] --------------------------------------------------------------------------------------
[04/24 13:52:31     32s] Clock trees    Power domain     Reason                 Library cells
[04/24 13:52:31     32s] --------------------------------------------------------------------------------------
[04/24 13:52:31     32s] all            virtual_PDaon    Cannot be legalized    { CLKINVX12 CLKINVX4 CLKINVX8 }
[04/24 13:52:31     32s] --------------------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Filtering reasons for cell type: clock gate cell
[04/24 13:52:31     32s] ================================================
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] -------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:31     32s] Clock trees    Power domain     Reason                 Library cells
[04/24 13:52:31     32s] -------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:31     32s] all            virtual_PDaon    Cannot be legalized    { TLATNTSCAX12 TLATNTSCAX12LVT TLATNTSCAX16 TLATNTSCAX16LVT TLATNTSCAX2
[04/24 13:52:31     32s]                                                          TLATNTSCAX20 TLATNTSCAX20LVT TLATNTSCAX2LVT TLATNTSCAX3 TLATNTSCAX3LVT
[04/24 13:52:31     32s]                                                          TLATNTSCAX4 TLATNTSCAX4LVT TLATNTSCAX6 TLATNTSCAX6LVT TLATNTSCAX8
[04/24 13:52:31     32s]                                                          TLATNTSCAX8LVT }
[04/24 13:52:31     32s] -------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:02.0)
[04/24 13:52:31     32s] CCOpt configuration status: all checks passed.
[04/24 13:52:31     32s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/24 13:52:31     32s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/24 13:52:31     32s]   No exclusion drivers are needed.
[04/24 13:52:31     32s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/24 13:52:31     32s] Antenna diode management...
[04/24 13:52:31     32s]   Found 0 antenna diodes in the clock trees.
[04/24 13:52:31     32s]   
[04/24 13:52:31     32s] Antenna diode management done.
[04/24 13:52:31     32s] Adding driver cells for primary IOs...
[04/24 13:52:31     32s]   
[04/24 13:52:31     32s]   ----------------------------------------------------------------------------------------------
[04/24 13:52:31     32s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/24 13:52:31     32s]   ----------------------------------------------------------------------------------------------
[04/24 13:52:31     32s]     (empty table)
[04/24 13:52:31     32s]   ----------------------------------------------------------------------------------------------
[04/24 13:52:31     32s]   
[04/24 13:52:31     32s]   
[04/24 13:52:31     32s] Adding driver cells for primary IOs done.
[04/24 13:52:31     32s] Adding driver cell for primary IO roots...
[04/24 13:52:31     32s] Adding driver cell for primary IO roots done.
[04/24 13:52:31     32s] Maximizing clock DAG abstraction...
[04/24 13:52:31     32s]   Removing clock DAG drivers
[04/24 13:52:31     32s] Maximizing clock DAG abstraction done.
[04/24 13:52:31     32s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.3 real=0:00:02.4)
[04/24 13:52:31     32s] Synthesizing clock trees...
[04/24 13:52:31     32s]   Preparing To Balance...
[04/24 13:52:31     32s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/24 13:52:31     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2016.3M, EPOCH TIME: 1713959551.427074
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.017, MEM:2009.2M, EPOCH TIME: 1713959551.444162
[04/24 13:52:31     32s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:31     32s]   Leaving CCOpt scope - Initializing placement interface...
[04/24 13:52:31     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1999.7M, EPOCH TIME: 1713959551.444483
[04/24 13:52:31     32s] Processing tracks to init pin-track alignment.
[04/24 13:52:31     32s] z: 2, totalTracks: 1
[04/24 13:52:31     32s] z: 4, totalTracks: 1
[04/24 13:52:31     32s] z: 6, totalTracks: 1
[04/24 13:52:31     32s] z: 8, totalTracks: 1
[04/24 13:52:31     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:31     32s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:31     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1999.7M, EPOCH TIME: 1713959551.451756
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] PD TOP has 0 placeable physical insts.
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:31     32s] OPERPROF:     Starting CMU at level 3, MEM:1999.7M, EPOCH TIME: 1713959551.523292
[04/24 13:52:31     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1999.7M, EPOCH TIME: 1713959551.525567
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:31     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.075, MEM:1999.7M, EPOCH TIME: 1713959551.526364
[04/24 13:52:31     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1999.7M, EPOCH TIME: 1713959551.526469
[04/24 13:52:31     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1999.7M, EPOCH TIME: 1713959551.527061
[04/24 13:52:31     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1999.7MB).
[04/24 13:52:31     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.085, MEM:1999.7M, EPOCH TIME: 1713959551.529240
[04/24 13:52:31     32s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:31     32s] End AAE Lib Interpolated Model. (MEM=1999.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:31     32s]   Library trimming clock gates in power domain TOP and half-corner AV_0100_wc_rc125_setup_dc:setup.late removed 7 of 16 cells
[04/24 13:52:31     32s]   Original list had 16 cells:
[04/24 13:52:31     32s]   TLATNCAX20LVT TLATNCAX16LVT TLATNCAX20 TLATNCAX12LVT TLATNCAX16 TLATNCAX8LVT TLATNCAX12 TLATNCAX6LVT TLATNCAX8 TLATNCAX6 TLATNCAX4LVT TLATNCAX3LVT TLATNCAX4 TLATNCAX2LVT TLATNCAX3 TLATNCAX2 
[04/24 13:52:31     32s]   New trimmed list has 9 cells:
[04/24 13:52:31     32s]   TLATNCAX20LVT TLATNCAX16LVT TLATNCAX12LVT TLATNCAX8LVT TLATNCAX6LVT TLATNCAX4LVT TLATNCAX3LVT TLATNCAX2LVT TLATNCAX2 
[04/24 13:52:31     32s]   Merging duplicate siblings in DAG...
[04/24 13:52:31     32s]     Clock DAG stats before merging:
[04/24 13:52:31     32s]       cell counts      : b=0, i=0, icg=1, dcg=0, l=0, total=1
[04/24 13:52:31     32s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:31     32s]       misc counts      : r=1, pp=0
[04/24 13:52:31     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=6.156um^2, dcg=0.000um^2, l=0.000um^2, total=6.156um^2
[04/24 13:52:31     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.530um, total=163.530um
[04/24 13:52:31     32s]     Clock DAG library cell distribution before merging {count}:
[04/24 13:52:31     32s]        ICGs: TLATNCAX4: 1 
[04/24 13:52:31     32s]     Clock DAG hash before merging: 10847990633847138408 16082418840333768550
[04/24 13:52:31     32s]     CTS services accumulated run-time stats before merging:
[04/24 13:52:31     32s]       delay calculator: calls=6172, total_wall_time=0.121s, mean_wall_time=0.020ms
[04/24 13:52:31     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/24 13:52:31     32s]       steiner router: calls=6173, total_wall_time=0.043s, mean_wall_time=0.007ms
[04/24 13:52:31     32s]     Resynthesising clock tree into netlist...
[04/24 13:52:31     32s]       Reset timing graph...
[04/24 13:52:31     32s] Ignoring AAE DB Resetting ...
[04/24 13:52:31     32s]       Reset timing graph done.
[04/24 13:52:31     32s]     Resynthesising clock tree into netlist done.
[04/24 13:52:31     32s]     Merging duplicate clock dag driver clones in DAG...
[04/24 13:52:31     32s]     Merging duplicate clock dag driver clones in DAG done.
[04/24 13:52:31     32s]     
[04/24 13:52:31     32s]     Clock gate merging summary:
[04/24 13:52:31     32s]     
[04/24 13:52:31     32s]     ----------------------------------------------------------
[04/24 13:52:31     32s]     Description                          Number of occurrences
[04/24 13:52:31     32s]     ----------------------------------------------------------
[04/24 13:52:31     32s]     Total clock gates                              1
[04/24 13:52:31     32s]     Globally unique enables                        1
[04/24 13:52:31     32s]     Potentially mergeable clock gates              0
[04/24 13:52:31     32s]     Actually merged clock gates                    0
[04/24 13:52:31     32s]     ----------------------------------------------------------
[04/24 13:52:31     32s]     
[04/24 13:52:31     32s]     --------------------------------------------
[04/24 13:52:31     32s]     Cannot merge reason    Number of occurrences
[04/24 13:52:31     32s]     --------------------------------------------
[04/24 13:52:31     32s]     GloballyUnique                   1
[04/24 13:52:31     32s]     --------------------------------------------
[04/24 13:52:31     32s]     
[04/24 13:52:31     32s]     Disconnecting clock tree from netlist...
[04/24 13:52:31     32s]     Disconnecting clock tree from netlist done.
[04/24 13:52:31     32s]   Merging duplicate siblings in DAG done.
[04/24 13:52:31     32s]   Applying movement limits...
[04/24 13:52:31     32s]   Applying movement limits done.
[04/24 13:52:31     32s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:31     32s]   CCOpt::Phase::Construction...
[04/24 13:52:31     32s]   Stage::Clustering...
[04/24 13:52:31     32s]   Clustering...
[04/24 13:52:31     32s]     Clock DAG hash before 'Clustering': 16647773031161514903 11957155111824050961
[04/24 13:52:31     32s]     CTS services accumulated run-time stats before 'Clustering':
[04/24 13:52:31     32s]       delay calculator: calls=6172, total_wall_time=0.121s, mean_wall_time=0.020ms
[04/24 13:52:31     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/24 13:52:31     32s]       steiner router: calls=6173, total_wall_time=0.043s, mean_wall_time=0.007ms
[04/24 13:52:31     32s]     Initialize for clustering...
[04/24 13:52:31     32s]     Clock DAG stats before clustering:
[04/24 13:52:31     32s]       cell counts      : b=0, i=0, icg=1, dcg=0, l=0, total=1
[04/24 13:52:31     32s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:31     32s]       misc counts      : r=1, pp=0
[04/24 13:52:31     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=13.680um^2
[04/24 13:52:31     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.530um, total=163.530um
[04/24 13:52:31     32s]     Clock DAG library cell distribution before clustering {count}:
[04/24 13:52:31     32s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:31     32s]     Clock DAG hash before clustering: 16647773031161514903 11957155111824050961
[04/24 13:52:31     32s]     CTS services accumulated run-time stats before clustering:
[04/24 13:52:31     32s]       delay calculator: calls=6172, total_wall_time=0.121s, mean_wall_time=0.020ms
[04/24 13:52:31     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/24 13:52:31     32s]       steiner router: calls=6173, total_wall_time=0.043s, mean_wall_time=0.007ms
[04/24 13:52:31     32s]     Computing max distances from locked parents...
[04/24 13:52:31     32s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/24 13:52:31     32s]     Computing max distances from locked parents done.
[04/24 13:52:31     32s]     Computing optimal clock node locations...
[04/24 13:52:31     32s]     : ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:31     32s]     Optimal path computation stats:
[04/24 13:52:31     32s]       Successful          : 2
[04/24 13:52:31     32s]       Unsuccessful        : 0
[04/24 13:52:31     32s]       Immovable           : 140033113718785
[04/24 13:52:31     32s]       lockedParentLocation: 0
[04/24 13:52:31     32s]       Region hash         : 4fffe52d3a3dd35c
[04/24 13:52:31     32s]     Unsuccessful details:
[04/24 13:52:31     32s]     
[04/24 13:52:31     32s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:31     32s] End AAE Lib Interpolated Model. (MEM=1999.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:31     32s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:31     32s]     Bottom-up phase...
[04/24 13:52:31     32s]     Clustering bottom-up starting from leaves...
[04/24 13:52:31     32s]       Clustering clock_tree RCLK...
[04/24 13:52:31     32s]           Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:52:31     32s]           Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:31     32s]       Clustering clock_tree RCLK done.
[04/24 13:52:31     32s]     Clustering bottom-up starting from leaves done.
[04/24 13:52:31     32s]     Rebuilding the clock tree after clustering...
[04/24 13:52:31     32s]     Rebuilding the clock tree after clustering done.
[04/24 13:52:31     32s]     Clock DAG stats after bottom-up phase:
[04/24 13:52:31     32s]       cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:31     32s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:31     32s]       misc counts      : r=1, pp=0
[04/24 13:52:31     32s]       cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:31     32s]       hp wire lengths  : top=0.000um, trunk=142.750um, leaf=450.040um, total=592.790um
[04/24 13:52:31     32s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/24 13:52:31     32s]        Bufs: CLKBUFX12: 5 
[04/24 13:52:31     32s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:31     32s]     Clock DAG hash after bottom-up phase: 11401481258215287216 641806619669545760
[04/24 13:52:31     32s]     CTS services accumulated run-time stats after bottom-up phase:
[04/24 13:52:31     32s]       delay calculator: calls=6251, total_wall_time=0.126s, mean_wall_time=0.020ms
[04/24 13:52:31     32s]       legalizer: calls=57, total_wall_time=0.001s, mean_wall_time=0.024ms
[04/24 13:52:31     32s]       steiner router: calls=6243, total_wall_time=0.054s, mean_wall_time=0.009ms
[04/24 13:52:31     32s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:31     32s]     Legalizing clock trees...
[04/24 13:52:31     32s]     Resynthesising clock tree into netlist...
[04/24 13:52:31     32s]       Reset timing graph...
[04/24 13:52:31     32s] Ignoring AAE DB Resetting ...
[04/24 13:52:31     32s]       Reset timing graph done.
[04/24 13:52:31     32s]     Resynthesising clock tree into netlist done.
[04/24 13:52:31     32s]     Commiting net attributes....
[04/24 13:52:31     32s]     Commiting net attributes. done.
[04/24 13:52:31     32s]     Leaving CCOpt scope - ClockRefiner...
[04/24 13:52:31     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2009.3M, EPOCH TIME: 1713959551.678682
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1971.2M, EPOCH TIME: 1713959551.686680
[04/24 13:52:31     32s]     Assigned high priority to 198 instances.
[04/24 13:52:31     32s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/24 13:52:31     32s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/24 13:52:31     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1971.2M, EPOCH TIME: 1713959551.687980
[04/24 13:52:31     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1971.2M, EPOCH TIME: 1713959551.688111
[04/24 13:52:31     32s] Processing tracks to init pin-track alignment.
[04/24 13:52:31     32s] z: 2, totalTracks: 1
[04/24 13:52:31     32s] z: 4, totalTracks: 1
[04/24 13:52:31     32s] z: 6, totalTracks: 1
[04/24 13:52:31     32s] z: 8, totalTracks: 1
[04/24 13:52:31     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:31     32s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:31     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1971.2M, EPOCH TIME: 1713959551.695268
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] PD TOP has 0 placeable physical insts.
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:31     32s] OPERPROF:       Starting CMU at level 4, MEM:1971.2M, EPOCH TIME: 1713959551.764934
[04/24 13:52:31     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1971.2M, EPOCH TIME: 1713959551.766344
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:31     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.072, MEM:1971.2M, EPOCH TIME: 1713959551.766889
[04/24 13:52:31     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1971.2M, EPOCH TIME: 1713959551.766964
[04/24 13:52:31     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1971.2M, EPOCH TIME: 1713959551.767422
[04/24 13:52:31     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1971.2MB).
[04/24 13:52:31     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.082, MEM:1971.2M, EPOCH TIME: 1713959551.769642
[04/24 13:52:31     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.082, MEM:1971.2M, EPOCH TIME: 1713959551.769723
[04/24 13:52:31     32s] TDRefine: refinePlace mode is spiral
[04/24 13:52:31     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.195760.1
[04/24 13:52:31     32s] OPERPROF: Starting RefinePlace at level 1, MEM:1971.2M, EPOCH TIME: 1713959551.769948
[04/24 13:52:31     32s] *** Starting refinePlace (0:00:32.4 mem=1971.2M) ***
[04/24 13:52:31     32s] Total net bbox length = 8.882e+04 (6.407e+04 2.476e+04) (ext = 5.279e+04)
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:31     32s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[04/24 13:52:31     32s] Skipping level-shifter placement due to all shifters are placed legally
[04/24 13:52:31     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:31     32s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:31     32s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:31     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1971.2M, EPOCH TIME: 1713959551.775183
[04/24 13:52:31     32s] Starting refinePlace ...
[04/24 13:52:31     32s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:31     32s] One DDP V2 for no tweak run.
[04/24 13:52:31     32s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:31     32s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1975.3M, EPOCH TIME: 1713959551.785222
[04/24 13:52:31     32s] DDP initSite1 nrRow 119 nrJob 119
[04/24 13:52:31     32s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1975.3M, EPOCH TIME: 1713959551.785325
[04/24 13:52:31     32s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1975.3M, EPOCH TIME: 1713959551.785769
[04/24 13:52:31     32s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1975.3M, EPOCH TIME: 1713959551.785834
[04/24 13:52:31     32s] DDP markSite nrRow 119 nrJob 119
[04/24 13:52:31     32s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:1975.3M, EPOCH TIME: 1713959551.786509
[04/24 13:52:31     32s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1975.3M, EPOCH TIME: 1713959551.786577
[04/24 13:52:31     32s]   Spread Effort: high, standalone mode, useDDP on.
[04/24 13:52:31     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1975.3MB) @(0:00:32.4 - 0:00:32.4).
[04/24 13:52:31     32s] Move report: preRPlace moves 2 insts, mean move: 3.11 um, max move: 3.42 um 
[04/24 13:52:31     32s] 	Max move on inst (CTS_ccl_a_buf_00004): (72.40, 136.04) --> (72.40, 132.62)
[04/24 13:52:31     32s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX12
[04/24 13:52:31     32s] wireLenOptFixPriorityInst 192 inst fixed
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 13:52:31     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f5c66738340.
[04/24 13:52:31     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 13:52:31     32s] Move report: legalization moves 19 insts, mean move: 1.41 um, max move: 2.91 um spiral
[04/24 13:52:31     32s] 	Max move on inst (FE_OFC4_exu_ifu_brpc_e_44): (96.20, 130.91) --> (95.00, 132.62)
[04/24 13:52:31     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:31     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:31     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1943.3MB) @(0:00:32.4 - 0:00:32.5).
[04/24 13:52:31     32s] Move report: Detail placement moves 21 insts, mean move: 1.57 um, max move: 3.42 um 
[04/24 13:52:31     32s] 	Max move on inst (CTS_ccl_a_buf_00004): (72.40, 136.04) --> (72.40, 132.62)
[04/24 13:52:31     32s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
[04/24 13:52:31     32s] Statistics of distance of Instance movement in refine placement:
[04/24 13:52:31     32s]   maximum (X+Y) =         3.42 um
[04/24 13:52:31     32s]   inst (CTS_ccl_a_buf_00004) with max move: (72.4, 136.04) -> (72.4, 132.62)
[04/24 13:52:31     32s]   mean    (X+Y) =         1.57 um
[04/24 13:52:31     32s] Summary Report:
[04/24 13:52:31     32s] Instances move: 21 (out of 2211 movable)
[04/24 13:52:31     32s] Instances flipped: 0
[04/24 13:52:31     32s] Mean displacement: 1.57 um
[04/24 13:52:31     32s] Max displacement: 3.42 um (Instance: CTS_ccl_a_buf_00004) (72.4, 136.04) -> (72.4, 132.62)
[04/24 13:52:31     32s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX12
[04/24 13:52:31     32s] Total instances moved : 21
[04/24 13:52:31     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.109, MEM:1943.3M, EPOCH TIME: 1713959551.883683
[04/24 13:52:31     32s] Total net bbox length = 8.884e+04 (6.407e+04 2.477e+04) (ext = 5.279e+04)
[04/24 13:52:31     32s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
[04/24 13:52:31     32s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1943.3MB) @(0:00:32.4 - 0:00:32.5).
[04/24 13:52:31     32s] *** Finished refinePlace (0:00:32.5 mem=1943.3M) ***
[04/24 13:52:31     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.195760.1
[04/24 13:52:31     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.115, MEM:1943.3M, EPOCH TIME: 1713959551.884893
[04/24 13:52:31     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1943.3M, EPOCH TIME: 1713959551.884962
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2211).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1940.3M, EPOCH TIME: 1713959551.893548
[04/24 13:52:31     32s]     ClockRefiner summary
[04/24 13:52:31     32s]     All clock instances: Moved 8, flipped 5 and cell swapped 0 (out of a total of 198).
[04/24 13:52:31     32s]     The largest move was 3.42 um for CTS_ccl_a_buf_00004.
[04/24 13:52:31     32s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 6).
[04/24 13:52:31     32s]     The largest move was 3.42 um for CTS_ccl_a_buf_00004.
[04/24 13:52:31     32s]     Clock sinks: Moved 6, flipped 5 and cell swapped 0 (out of a total of 192).
[04/24 13:52:31     32s]     The largest move was 2.8 um for addsub_sub_dff_lo/q_reg[45].
[04/24 13:52:31     32s]     Revert refine place priority changes on 0 instances.
[04/24 13:52:31     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.3M, EPOCH TIME: 1713959551.894605
[04/24 13:52:31     32s] Processing tracks to init pin-track alignment.
[04/24 13:52:31     32s] z: 2, totalTracks: 1
[04/24 13:52:31     32s] z: 4, totalTracks: 1
[04/24 13:52:31     32s] z: 6, totalTracks: 1
[04/24 13:52:31     32s] z: 8, totalTracks: 1
[04/24 13:52:31     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:31     32s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:31     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.3M, EPOCH TIME: 1713959551.901648
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] PD TOP has 0 placeable physical insts.
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:31     32s] OPERPROF:     Starting CMU at level 3, MEM:1940.3M, EPOCH TIME: 1713959551.966689
[04/24 13:52:31     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1940.3M, EPOCH TIME: 1713959551.968137
[04/24 13:52:31     32s] 
[04/24 13:52:31     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:31     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1940.3M, EPOCH TIME: 1713959551.968679
[04/24 13:52:31     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1940.3M, EPOCH TIME: 1713959551.968756
[04/24 13:52:31     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1956.3M, EPOCH TIME: 1713959551.969939
[04/24 13:52:31     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1956.3MB).
[04/24 13:52:31     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:1956.3M, EPOCH TIME: 1713959551.971959
[04/24 13:52:31     32s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/24 13:52:31     32s]     Disconnecting clock tree from netlist...
[04/24 13:52:31     32s]     Disconnecting clock tree from netlist done.
[04/24 13:52:31     32s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/24 13:52:31     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1956.3M, EPOCH TIME: 1713959551.972820
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1956.3M, EPOCH TIME: 1713959551.980189
[04/24 13:52:31     32s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:31     32s]     Leaving CCOpt scope - Initializing placement interface...
[04/24 13:52:31     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1956.3M, EPOCH TIME: 1713959551.980503
[04/24 13:52:31     32s] Processing tracks to init pin-track alignment.
[04/24 13:52:31     32s] z: 2, totalTracks: 1
[04/24 13:52:31     32s] z: 4, totalTracks: 1
[04/24 13:52:31     32s] z: 6, totalTracks: 1
[04/24 13:52:31     32s] z: 8, totalTracks: 1
[04/24 13:52:31     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:31     32s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:31     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1956.3M, EPOCH TIME: 1713959551.986950
[04/24 13:52:31     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:31     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     32s] PD TOP has 0 placeable physical insts.
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:32     32s] OPERPROF:     Starting CMU at level 3, MEM:1956.3M, EPOCH TIME: 1713959552.052091
[04/24 13:52:32     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1956.3M, EPOCH TIME: 1713959552.053496
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:32     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1956.3M, EPOCH TIME: 1713959552.054016
[04/24 13:52:32     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1956.3M, EPOCH TIME: 1713959552.054092
[04/24 13:52:32     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1713959552.054413
[04/24 13:52:32     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1956.3MB).
[04/24 13:52:32     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:1956.3M, EPOCH TIME: 1713959552.056676
[04/24 13:52:32     32s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:32     32s]     Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:52:32     32s] End AAE Lib Interpolated Model. (MEM=1956.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:32     32s]     Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     32s]     
[04/24 13:52:32     32s]     Clock tree legalization - Histogram:
[04/24 13:52:32     32s]     ====================================
[04/24 13:52:32     32s]     
[04/24 13:52:32     32s]     --------------------------------
[04/24 13:52:32     32s]     Movement (um)    Number of cells
[04/24 13:52:32     32s]     --------------------------------
[04/24 13:52:32     32s]     [2.8,3.11)              1
[04/24 13:52:32     32s]     [3.11,3.42)             1
[04/24 13:52:32     32s]     --------------------------------
[04/24 13:52:32     32s]     
[04/24 13:52:32     32s]     
[04/24 13:52:32     32s]     Clock tree legalization - Top 10 Movements:
[04/24 13:52:32     32s]     ===========================================
[04/24 13:52:32     32s]     
[04/24 13:52:32     32s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]     Movement (um)    Desired             Achieved            Node
[04/24 13:52:32     32s]                      location            location            
[04/24 13:52:32     32s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]         3.42         (72.400,136.040)    (72.400,132.620)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX12) at (72.400,132.620), in power domain TOP
[04/24 13:52:32     32s]         2.8          (30.000,199.310)    (32.800,199.310)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX12) at (32.800,199.310), in power domain TOP
[04/24 13:52:32     32s]         0            (96.677,130.262)    (96.677,130.262)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX12) at (95.600,129.200), in power domain TOP
[04/24 13:52:32     32s]         0            (73.478,137.102)    (73.478,137.102)    CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX12) at (72.400,136.040), in power domain TOP
[04/24 13:52:32     32s]         0            (73.278,126.842)    (73.278,126.842)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX12) at (72.200,125.780), in power domain TOP
[04/24 13:52:32     32s]         0            (97.915,123.193)    (97.915,123.193)    cell RC_CG_HIER_INST0/RC_CGIC_INST (a lib_cell TLATNCAX20LVT) at (91.800,122.360), in power domain TOP
[04/24 13:52:32     32s]         0            (73.478,133.683)    (73.478,133.683)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX12) at (72.400,132.620), in power domain TOP
[04/24 13:52:32     32s]         0            (33.877,199.958)    (33.877,199.958)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX12) at (32.800,199.310), in power domain TOP
[04/24 13:52:32     32s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]     
[04/24 13:52:32     32s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/24 13:52:32     32s]     Clock DAG stats after 'Clustering':
[04/24 13:52:32     32s]       cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:32     32s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     32s]       misc counts      : r=1, pp=0
[04/24 13:52:32     32s]       cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:32     32s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[04/24 13:52:32     32s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     32s]       wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.109pF
[04/24 13:52:32     32s]       wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
[04/24 13:52:32     32s]       hp wire lengths  : top=0.000um, trunk=143.370um, leaf=449.515um, total=592.885um
[04/24 13:52:32     32s]     Clock DAG net violations after 'Clustering':
[04/24 13:52:32     32s]       Remaining Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     32s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/24 13:52:32     32s]       Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     32s]       Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     32s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/24 13:52:32     32s]        Bufs: CLKBUFX12: 5 
[04/24 13:52:32     32s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     32s]     Clock DAG hash after 'Clustering': 15689169800305781751 16560515937127492895
[04/24 13:52:32     32s]     CTS services accumulated run-time stats after 'Clustering':
[04/24 13:52:32     32s]       delay calculator: calls=6258, total_wall_time=0.126s, mean_wall_time=0.020ms
[04/24 13:52:32     32s]       legalizer: calls=75, total_wall_time=0.002s, mean_wall_time=0.022ms
[04/24 13:52:32     32s]       steiner router: calls=6253, total_wall_time=0.056s, mean_wall_time=0.009ms
[04/24 13:52:32     32s]     Primary reporting skew groups after 'Clustering':
[04/24 13:52:32     32s]       skew_group RCLK/0100_mode: insertion delay [min=0.390, max=0.495, avg=0.425, sd=0.049], skew [0.105 vs 0.150], 100% {0.390, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
[04/24 13:52:32     32s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     32s]           max path sink: addsub_adder_pipe_reg[31]/CK
[04/24 13:52:32     32s]     Skew group summary after 'Clustering':
[04/24 13:52:32     32s]       skew_group RCLK/0100_mode: insertion delay [min=0.390, max=0.495, avg=0.425, sd=0.049], skew [0.105 vs 0.150], 100% {0.390, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
[04/24 13:52:32     32s]     Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:32     32s]   Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   Post-Clustering Statistics Report
[04/24 13:52:32     32s]   =================================
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   Fanout Statistics:
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   ----------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/24 13:52:32     32s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/24 13:52:32     32s]   ----------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   Trunk         4       1.750       1         4        1.500      {3 <= 1, 1 <= 4}
[04/24 13:52:32     32s]   Leaf          4      48.000      40        64       11.106      {1 <= 40, 1 <= 45, 1 <= 50, 1 <= 65}
[04/24 13:52:32     32s]   ----------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   Clustering Failure Statistics:
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   ----------------------------------------------
[04/24 13:52:32     32s]   Net Type    Clusters    Clusters    Transition
[04/24 13:52:32     32s]               Tried       Failed      Failures
[04/24 13:52:32     32s]   ----------------------------------------------
[04/24 13:52:32     32s]   Trunk          2           0            0
[04/24 13:52:32     32s]   Leaf           5           2            2
[04/24 13:52:32     32s]   ----------------------------------------------
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   Clustering Partition Statistics:
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   -------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[04/24 13:52:32     32s]               Fraction    Fraction    Count        Size       Size    Size    Size
[04/24 13:52:32     32s]   -------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   Trunk        0.000       1.000          2          2.500      1       4       2.121
[04/24 13:52:32     32s]   Leaf         1.000       0.000          1        128.000    128     128       0.000
[04/24 13:52:32     32s]   -------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   Longest 5 runtime clustering solutions:
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   ---------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[04/24 13:52:32     32s]   ---------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   72733.953     129         0                  0          RCLK          RCLK
[04/24 13:52:32     32s]       6.638      64         0                  0          RCLK          RC_CG_HIER_INST0/RC_CGIC_INST
[04/24 13:52:32     32s]   ---------------------------------------------------------------------------------------------------
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   Bottom-up runtime statistics:
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   -----------------------------------------------------
[04/24 13:52:32     32s]   Mean         Min      Max          Std. Dev     Count
[04/24 13:52:32     32s]   -----------------------------------------------------
[04/24 13:52:32     32s]   36370.296    6.638    72733.953    51425.978       2
[04/24 13:52:32     32s]   -----------------------------------------------------
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   
[04/24 13:52:32     32s]   Looking for fanout violations...
[04/24 13:52:32     32s]   Looking for fanout violations done.
[04/24 13:52:32     32s]   CongRepair After Initial Clustering...
[04/24 13:52:32     32s]   Reset timing graph...
[04/24 13:52:32     32s] Ignoring AAE DB Resetting ...
[04/24 13:52:32     32s]   Reset timing graph done.
[04/24 13:52:32     32s]   Leaving CCOpt scope - Early Global Route...
[04/24 13:52:32     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1994.5M, EPOCH TIME: 1713959552.083303
[04/24 13:52:32     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:192).
[04/24 13:52:32     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     32s] All LLGs are deleted
[04/24 13:52:32     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1994.5M, EPOCH TIME: 1713959552.089406
[04/24 13:52:32     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1994.5M, EPOCH TIME: 1713959552.089731
[04/24 13:52:32     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:1956.4M, EPOCH TIME: 1713959552.092248
[04/24 13:52:32     32s]   Clock implementation routing...
[04/24 13:52:32     32s] Net route status summary:
[04/24 13:52:32     32s]   Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:32     32s]   Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:32     32s]     Routing using eGR only...
[04/24 13:52:32     32s]       Early Global Route - eGR only step...
[04/24 13:52:32     32s] (ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
[04/24 13:52:32     32s] (ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
[04/24 13:52:32     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:32     32s] (ccopt eGR): Start to route 7 all nets
[04/24 13:52:32     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:32     32s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1956.44 MB )
[04/24 13:52:32     32s] (I)      ==================== Layers =====================
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:32     32s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:32     32s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:32     32s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:32     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      Started Import and model ( Curr Mem: 1956.44 MB )
[04/24 13:52:32     32s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:32     32s] (I)      == Non-default Options ==
[04/24 13:52:32     32s] (I)      Clean congestion better                            : true
[04/24 13:52:32     32s] (I)      Estimate vias on DPT layer                         : true
[04/24 13:52:32     32s] (I)      Clean congestion layer assignment rounds           : 3
[04/24 13:52:32     32s] (I)      Layer constraints as soft constraints              : true
[04/24 13:52:32     32s] (I)      Soft top layer                                     : true
[04/24 13:52:32     32s] (I)      Skip prospective layer relax nets                  : true
[04/24 13:52:32     32s] (I)      Better NDR handling                                : true
[04/24 13:52:32     32s] (I)      Improved NDR modeling in LA                        : true
[04/24 13:52:32     32s] (I)      Routing cost fix for NDR handling                  : true
[04/24 13:52:32     32s] (I)      Block tracks for preroutes                         : true
[04/24 13:52:32     32s] (I)      Assign IRoute by net group key                     : true
[04/24 13:52:32     32s] (I)      Block unroutable channels                          : true
[04/24 13:52:32     32s] (I)      Block unroutable channels 3D                       : true
[04/24 13:52:32     32s] (I)      Bound layer relaxed segment wl                     : true
[04/24 13:52:32     32s] (I)      Blocked pin reach length threshold                 : 2
[04/24 13:52:32     32s] (I)      Check blockage within NDR space in TA              : true
[04/24 13:52:32     32s] (I)      Skip must join for term with via pillar            : true
[04/24 13:52:32     32s] (I)      Model find APA for IO pin                          : true
[04/24 13:52:32     32s] (I)      On pin location for off pin term                   : true
[04/24 13:52:32     32s] (I)      Handle EOL spacing                                 : true
[04/24 13:52:32     32s] (I)      Merge PG vias by gap                               : true
[04/24 13:52:32     32s] (I)      Maximum routing layer                              : 4
[04/24 13:52:32     32s] (I)      Route selected nets only                           : true
[04/24 13:52:32     32s] (I)      Refine MST                                         : true
[04/24 13:52:32     32s] (I)      Honor PRL                                          : true
[04/24 13:52:32     32s] (I)      Strong congestion aware                            : true
[04/24 13:52:32     32s] (I)      Improved initial location for IRoutes              : true
[04/24 13:52:32     32s] (I)      Multi panel TA                                     : true
[04/24 13:52:32     32s] (I)      Penalize wire overlap                              : true
[04/24 13:52:32     32s] (I)      Expand small instance blockage                     : true
[04/24 13:52:32     32s] (I)      Reduce via in TA                                   : true
[04/24 13:52:32     32s] (I)      SS-aware routing                                   : true
[04/24 13:52:32     32s] (I)      Improve tree edge sharing                          : true
[04/24 13:52:32     32s] (I)      Improve 2D via estimation                          : true
[04/24 13:52:32     32s] (I)      Refine Steiner tree                                : true
[04/24 13:52:32     32s] (I)      Build spine tree                                   : true
[04/24 13:52:32     32s] (I)      Model pass through capacity                        : true
[04/24 13:52:32     32s] (I)      Extend blockages by a half GCell                   : true
[04/24 13:52:32     32s] (I)      Consider pin shapes                                : true
[04/24 13:52:32     32s] (I)      Consider pin shapes for all nodes                  : true
[04/24 13:52:32     32s] (I)      Consider NR APA                                    : true
[04/24 13:52:32     32s] (I)      Consider IO pin shape                              : true
[04/24 13:52:32     32s] (I)      Fix pin connection bug                             : true
[04/24 13:52:32     32s] (I)      Consider layer RC for local wires                  : true
[04/24 13:52:32     32s] (I)      Route to clock mesh pin                            : true
[04/24 13:52:32     32s] (I)      LA-aware pin escape length                         : 2
[04/24 13:52:32     32s] (I)      Connect multiple ports                             : true
[04/24 13:52:32     32s] (I)      Split for must join                                : true
[04/24 13:52:32     32s] (I)      Number of threads                                  : 1
[04/24 13:52:32     32s] (I)      Routing effort level                               : 10000
[04/24 13:52:32     32s] (I)      Prefer layer length threshold                      : 8
[04/24 13:52:32     32s] (I)      Overflow penalty cost                              : 10
[04/24 13:52:32     32s] (I)      A-star cost                                        : 0.300000
[04/24 13:52:32     32s] (I)      Misalignment cost                                  : 10.000000
[04/24 13:52:32     32s] (I)      Threshold for short IRoute                         : 6
[04/24 13:52:32     32s] (I)      Via cost during post routing                       : 1.000000
[04/24 13:52:32     32s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/24 13:52:32     32s] (I)      Source-to-sink ratio                               : 0.300000
[04/24 13:52:32     32s] (I)      Scenic ratio bound                                 : 3.000000
[04/24 13:52:32     32s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/24 13:52:32     32s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/24 13:52:32     32s] (I)      PG-aware similar topology routing                  : true
[04/24 13:52:32     32s] (I)      Maze routing via cost fix                          : true
[04/24 13:52:32     32s] (I)      Apply PRL on PG terms                              : true
[04/24 13:52:32     32s] (I)      Apply PRL on obs objects                           : true
[04/24 13:52:32     32s] (I)      Handle range-type spacing rules                    : true
[04/24 13:52:32     32s] (I)      PG gap threshold multiplier                        : 10.000000
[04/24 13:52:32     32s] (I)      Parallel spacing query fix                         : true
[04/24 13:52:32     32s] (I)      Force source to root IR                            : true
[04/24 13:52:32     32s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/24 13:52:32     32s] (I)      Do not relax to DPT layer                          : true
[04/24 13:52:32     32s] (I)      No DPT in post routing                             : true
[04/24 13:52:32     32s] (I)      Modeling PG via merging fix                        : true
[04/24 13:52:32     32s] (I)      Shield aware TA                                    : true
[04/24 13:52:32     32s] (I)      Strong shield aware TA                             : true
[04/24 13:52:32     32s] (I)      Overflow calculation fix in LA                     : true
[04/24 13:52:32     32s] (I)      Post routing fix                                   : true
[04/24 13:52:32     32s] (I)      Strong post routing                                : true
[04/24 13:52:32     32s] (I)      NDR via pillar fix                                 : true
[04/24 13:52:32     32s] (I)      Violation on path threshold                        : 1
[04/24 13:52:32     32s] (I)      Pass through capacity modeling                     : true
[04/24 13:52:32     32s] (I)      Select the non-relaxed segments in post routing stage : true
[04/24 13:52:32     32s] (I)      Select term pin box for io pin                     : true
[04/24 13:52:32     32s] (I)      Penalize NDR sharing                               : true
[04/24 13:52:32     32s] (I)      Enable special modeling                            : false
[04/24 13:52:32     32s] (I)      Keep fixed segments                                : true
[04/24 13:52:32     32s] (I)      Reorder net groups by key                          : true
[04/24 13:52:32     32s] (I)      Increase net scenic ratio                          : true
[04/24 13:52:32     32s] (I)      Method to set GCell size                           : row
[04/24 13:52:32     32s] (I)      Connect multiple ports and must join fix           : true
[04/24 13:52:32     32s] (I)      Avoid high resistance layers                       : true
[04/24 13:52:32     32s] (I)      Model find APA for IO pin fix                      : true
[04/24 13:52:32     32s] (I)      Avoid connecting non-metal layers                  : true
[04/24 13:52:32     32s] (I)      Use track pitch for NDR                            : true
[04/24 13:52:32     32s] (I)      Enable layer relax to lower layer                  : true
[04/24 13:52:32     32s] (I)      Enable layer relax to upper layer                  : true
[04/24 13:52:32     32s] (I)      Top layer relaxation fix                           : true
[04/24 13:52:32     32s] (I)      Handle non-default track width                     : false
[04/24 13:52:32     32s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[04/24 13:52:32     32s] (I)      Use row-based GCell size
[04/24 13:52:32     32s] (I)      Use row-based GCell align
[04/24 13:52:32     32s] (I)      layer 0 area = 80000
[04/24 13:52:32     32s] (I)      layer 1 area = 80000
[04/24 13:52:32     32s] (I)      layer 2 area = 80000
[04/24 13:52:32     32s] (I)      layer 3 area = 80000
[04/24 13:52:32     32s] (I)      GCell unit size   : 3420
[04/24 13:52:32     32s] (I)      GCell multiplier  : 1
[04/24 13:52:32     32s] (I)      GCell row height  : 3420
[04/24 13:52:32     32s] (I)      Actual row height : 3420
[04/24 13:52:32     32s] (I)      GCell align ref   : 60000 60040
[04/24 13:52:32     32s] [NR-eGR] Track table information for default rule: 
[04/24 13:52:32     32s] [NR-eGR] Metal1 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal2 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal3 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal4 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal5 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal6 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal7 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal8 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal9 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal10 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal11 has single uniform track structure
[04/24 13:52:32     32s] (I)      ==================== Default via =====================
[04/24 13:52:32     32s] (I)      +----+------------------+----------------------------+
[04/24 13:52:32     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/24 13:52:32     32s] (I)      +----+------------------+----------------------------+
[04/24 13:52:32     32s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/24 13:52:32     32s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/24 13:52:32     32s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/24 13:52:32     32s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/24 13:52:32     32s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/24 13:52:32     32s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/24 13:52:32     32s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/24 13:52:32     32s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/24 13:52:32     32s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/24 13:52:32     32s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/24 13:52:32     32s] (I)      +----+------------------+----------------------------+
[04/24 13:52:32     32s] [NR-eGR] Read 10100 PG shapes
[04/24 13:52:32     32s] [NR-eGR] Read 0 clock shapes
[04/24 13:52:32     32s] [NR-eGR] Read 0 other shapes
[04/24 13:52:32     32s] [NR-eGR] #Routing Blockages  : 0
[04/24 13:52:32     32s] [NR-eGR] #Instance Blockages : 0
[04/24 13:52:32     32s] [NR-eGR] #PG Blockages       : 10100
[04/24 13:52:32     32s] [NR-eGR] #Halo Blockages     : 0
[04/24 13:52:32     32s] [NR-eGR] #Boundary Blockages : 0
[04/24 13:52:32     32s] [NR-eGR] #Clock Blockages    : 0
[04/24 13:52:32     32s] [NR-eGR] #Other Blockages    : 0
[04/24 13:52:32     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/24 13:52:32     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/24 13:52:32     32s] [NR-eGR] Read 2549 nets ( ignored 2542 )
[04/24 13:52:32     32s] [NR-eGR] Connected 0 must-join pins/ports
[04/24 13:52:32     32s] (I)      early_global_route_priority property id does not exist.
[04/24 13:52:32     32s] (I)      Read Num Blocks=17525  Num Prerouted Wires=0  Num CS=0
[04/24 13:52:32     32s] (I)      Layer 1 (V) : #blockages 2476 : #preroutes 0
[04/24 13:52:32     32s] (I)      Layer 2 (H) : #blockages 12367 : #preroutes 0
[04/24 13:52:32     32s] (I)      Layer 3 (V) : #blockages 2682 : #preroutes 0
[04/24 13:52:32     32s] (I)      Moved 1 terms for better access 
[04/24 13:52:32     32s] (I)      Number of ignored nets                =      0
[04/24 13:52:32     32s] (I)      Number of connected nets              =      0
[04/24 13:52:32     32s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of clock nets                  =      7.  Ignored: No
[04/24 13:52:32     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/24 13:52:32     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:52:32     32s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[04/24 13:52:32     32s] (I)      Ndr track 0 does not exist
[04/24 13:52:32     32s] (I)      Ndr track 0 does not exist
[04/24 13:52:32     32s] (I)      ---------------------Grid Graph Info--------------------
[04/24 13:52:32     32s] (I)      Routing area        : (0, 0) - (580000, 528200)
[04/24 13:52:32     32s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[04/24 13:52:32     32s] (I)      Site width          :   400  (dbu)
[04/24 13:52:32     32s] (I)      Row height          :  3420  (dbu)
[04/24 13:52:32     32s] (I)      GCell row height    :  3420  (dbu)
[04/24 13:52:32     32s] (I)      GCell width         :  3420  (dbu)
[04/24 13:52:32     32s] (I)      GCell height        :  3420  (dbu)
[04/24 13:52:32     32s] (I)      Grid                :   170   154     4
[04/24 13:52:32     32s] (I)      Layer numbers       :     1     2     3     4
[04/24 13:52:32     32s] (I)      Vertical capacity   :     0  3420     0  3420
[04/24 13:52:32     32s] (I)      Horizontal capacity :     0     0  3420     0
[04/24 13:52:32     32s] (I)      Default wire width  :   120   160   160   160
[04/24 13:52:32     32s] (I)      Default wire space  :   120   140   140   140
[04/24 13:52:32     32s] (I)      Default wire pitch  :   240   300   300   300
[04/24 13:52:32     32s] (I)      Default pitch size  :   240   400   380   400
[04/24 13:52:32     32s] (I)      First track coord   :   190   200   190   200
[04/24 13:52:32     32s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[04/24 13:52:32     32s] (I)      Total num of tracks :  1390  1450  1390  1450
[04/24 13:52:32     32s] (I)      Num of masks        :     1     1     1     1
[04/24 13:52:32     32s] (I)      Num of trim masks   :     0     0     0     0
[04/24 13:52:32     32s] (I)      --------------------------------------------------------
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s] [NR-eGR] ============ Routing rule table ============
[04/24 13:52:32     32s] [NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 3
[04/24 13:52:32     32s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:2 Max Demand(H/V):7/7
[04/24 13:52:32     32s] (I)                    Layer     2     3     4 
[04/24 13:52:32     32s] (I)                    Pitch  2800  2660  2800 
[04/24 13:52:32     32s] (I)             #Used tracks     7     7     7 
[04/24 13:52:32     32s] (I)       #Fully used tracks     5     5     5 
[04/24 13:52:32     32s] [NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[04/24 13:52:32     32s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):5/5
[04/24 13:52:32     32s] (I)                    Layer     2     3     4 
[04/24 13:52:32     32s] (I)                    Pitch  2000  1900  2000 
[04/24 13:52:32     32s] (I)             #Used tracks     5     5     5 
[04/24 13:52:32     32s] (I)       #Fully used tracks     5     5     5 
[04/24 13:52:32     32s] [NR-eGR] ========================================
[04/24 13:52:32     32s] [NR-eGR] 
[04/24 13:52:32     32s] (I)      =============== Blocked Tracks ===============
[04/24 13:52:32     32s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:32     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/24 13:52:32     32s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:32     32s] (I)      |     1 |       0 |        0 |         0.00% |
[04/24 13:52:32     32s] (I)      |     2 |  223300 |    53840 |        24.11% |
[04/24 13:52:32     32s] (I)      |     3 |  236300 |    11324 |         4.79% |
[04/24 13:52:32     32s] (I)      |     4 |  223300 |    57860 |        25.91% |
[04/24 13:52:32     32s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:32     32s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] (I)      Reset routing kernel
[04/24 13:52:32     32s] (I)      Started Global Routing ( Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] (I)      totalPins=205  totalGlobalPin=205 (100.00%)
[04/24 13:52:32     32s] (I)      total 2D Cap : 621969 = (224976 H, 396993 V)
[04/24 13:52:32     32s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 4]
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1a Route ============
[04/24 13:52:32     32s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/24 13:52:32     32s] (I)      Usage: 665 = (341 H, 324 V) = (0.15% H, 0.08% V) = (5.831e+02um H, 5.540e+02um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1b Route ============
[04/24 13:52:32     32s] (I)      Usage: 665 = (341 H, 324 V) = (0.15% H, 0.08% V) = (5.831e+02um H, 5.540e+02um V)
[04/24 13:52:32     32s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.137150e+03um
[04/24 13:52:32     32s] (I)      Congestion metric : 0.02%H 0.00%V, 0.03%HV
[04/24 13:52:32     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1c Route ============
[04/24 13:52:32     32s] (I)      Level2 Grid: 34 x 31
[04/24 13:52:32     32s] (I)      Usage: 665 = (341 H, 324 V) = (0.15% H, 0.08% V) = (5.831e+02um H, 5.540e+02um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1d Route ============
[04/24 13:52:32     32s] (I)      Usage: 686 = (353 H, 333 V) = (0.16% H, 0.08% V) = (6.036e+02um H, 5.694e+02um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1e Route ============
[04/24 13:52:32     32s] (I)      Usage: 686 = (353 H, 333 V) = (0.16% H, 0.08% V) = (6.036e+02um H, 5.694e+02um V)
[04/24 13:52:32     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.173060e+03um
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1f Route ============
[04/24 13:52:32     32s] (I)      Usage: 687 = (355 H, 332 V) = (0.16% H, 0.08% V) = (6.071e+02um H, 5.677e+02um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1g Route ============
[04/24 13:52:32     32s] (I)      Usage: 676 = (349 H, 327 V) = (0.16% H, 0.08% V) = (5.968e+02um H, 5.592e+02um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1h Route ============
[04/24 13:52:32     32s] (I)      Usage: 677 = (351 H, 326 V) = (0.16% H, 0.08% V) = (6.002e+02um H, 5.575e+02um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 13:52:32     32s] [NR-eGR]                        OverCon            
[04/24 13:52:32     32s] [NR-eGR]                         #Gcell     %Gcell
[04/24 13:52:32     32s] [NR-eGR]        Layer             (1-0)    OverCon
[04/24 13:52:32     32s] [NR-eGR] ----------------------------------------------
[04/24 13:52:32     32s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:32     32s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:32     32s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:32     32s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:32     32s] [NR-eGR] ----------------------------------------------
[04/24 13:52:32     32s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/24 13:52:32     32s] [NR-eGR] 
[04/24 13:52:32     32s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] (I)      total 2D Cap : 639807 = (227330 H, 412477 V)
[04/24 13:52:32     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/24 13:52:32     32s] (I)      ============= Track Assignment ============
[04/24 13:52:32     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/24 13:52:32     32s] (I)      Run Multi-thread track assignment
[04/24 13:52:32     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] (I)      Started Export ( Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] [NR-eGR]                  Length (um)   Vias 
[04/24 13:52:32     32s] [NR-eGR] ------------------------------------
[04/24 13:52:32     32s] [NR-eGR]  Metal1   (1H)             0   7333 
[04/24 13:52:32     32s] [NR-eGR]  Metal2   (2V)         18584  11397 
[04/24 13:52:32     32s] [NR-eGR]  Metal3   (3H)         66517   1164 
[04/24 13:52:32     32s] [NR-eGR]  Metal4   (4V)         10302      0 
[04/24 13:52:32     32s] [NR-eGR]  Metal5   (5H)             0      0 
[04/24 13:52:32     32s] [NR-eGR]  Metal6   (6V)             0      0 
[04/24 13:52:32     32s] [NR-eGR]  Metal7   (7H)             0      0 
[04/24 13:52:32     32s] [NR-eGR]  Metal8   (8V)             0      0 
[04/24 13:52:32     32s] [NR-eGR]  Metal9   (9H)             0      0 
[04/24 13:52:32     32s] [NR-eGR]  Metal10  (10V)            0      0 
[04/24 13:52:32     32s] [NR-eGR]  Metal11  (11H)            0      0 
[04/24 13:52:32     32s] [NR-eGR] ------------------------------------
[04/24 13:52:32     32s] [NR-eGR]           Total        95403  19894 
[04/24 13:52:32     32s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     32s] [NR-eGR] Total half perimeter of net bounding box: 88836um
[04/24 13:52:32     32s] [NR-eGR] Total length: 95403um, number of vias: 19894
[04/24 13:52:32     32s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     32s] [NR-eGR] Total eGR-routed clock nets wire length: 1208um, number of vias: 578
[04/24 13:52:32     32s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     32s] [NR-eGR] Report for selected net(s) only.
[04/24 13:52:32     32s] [NR-eGR]                  Length (um)  Vias 
[04/24 13:52:32     32s] [NR-eGR] -----------------------------------
[04/24 13:52:32     32s] [NR-eGR]  Metal1   (1H)             0   204 
[04/24 13:52:32     32s] [NR-eGR]  Metal2   (2V)           314   296 
[04/24 13:52:32     32s] [NR-eGR]  Metal3   (3H)           628    78 
[04/24 13:52:32     32s] [NR-eGR]  Metal4   (4V)           266     0 
[04/24 13:52:32     32s] [NR-eGR]  Metal5   (5H)             0     0 
[04/24 13:52:32     32s] [NR-eGR]  Metal6   (6V)             0     0 
[04/24 13:52:32     32s] [NR-eGR]  Metal7   (7H)             0     0 
[04/24 13:52:32     32s] [NR-eGR]  Metal8   (8V)             0     0 
[04/24 13:52:32     32s] [NR-eGR]  Metal9   (9H)             0     0 
[04/24 13:52:32     32s] [NR-eGR]  Metal10  (10V)            0     0 
[04/24 13:52:32     32s] [NR-eGR]  Metal11  (11H)            0     0 
[04/24 13:52:32     32s] [NR-eGR] -----------------------------------
[04/24 13:52:32     32s] [NR-eGR]           Total         1208   578 
[04/24 13:52:32     32s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     32s] [NR-eGR] Total half perimeter of net bounding box: 630um
[04/24 13:52:32     32s] [NR-eGR] Total length: 1208um, number of vias: 578
[04/24 13:52:32     32s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     32s] [NR-eGR] Total routed clock nets wire length: 1208um, number of vias: 578
[04/24 13:52:32     32s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     32s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] (I)      ====================================== Runtime Summary ======================================
[04/24 13:52:32     32s] (I)       Step                                              %     Start    Finish      Real       CPU 
[04/24 13:52:32     32s] (I)      ---------------------------------------------------------------------------------------------
[04/24 13:52:32     32s] (I)       Early Global Route kernel                   100.00%  3.13 sec  3.22 sec  0.09 sec  0.09 sec 
[04/24 13:52:32     32s] (I)       +-Import and model                           34.78%  3.13 sec  3.16 sec  0.03 sec  0.03 sec 
[04/24 13:52:32     32s] (I)       | +-Create place DB                           7.40%  3.13 sec  3.14 sec  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Import place data                       7.23%  3.13 sec  3.14 sec  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Read instances and placement          2.44%  3.13 sec  3.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Read nets                             4.42%  3.14 sec  3.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Create route DB                          22.50%  3.14 sec  3.16 sec  0.02 sec  0.03 sec 
[04/24 13:52:32     32s] (I)       | | +-Import route data (1T)                 21.08%  3.14 sec  3.16 sec  0.02 sec  0.03 sec 
[04/24 13:52:32     32s] (I)       | | | +-Read blockages ( Layer 2-4 )          4.37%  3.14 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Read routing blockages              0.00%  3.14 sec  3.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Read instance blockages             0.53%  3.14 sec  3.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Read PG blockages                   2.50%  3.14 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Read clock blockages                0.02%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Read other blockages                0.02%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Read halo blockages                 0.03%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Read boundary cut boxes             0.00%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Read blackboxes                       0.02%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Read prerouted                        0.92%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Read unlegalized nets                 0.15%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Read nets                             0.08%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Set up via pillars                    0.01%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Initialize 3D grid graph              0.81%  3.15 sec  3.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Model blockage capacity              10.15%  3.15 sec  3.16 sec  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Initialize 3D capacity              9.41%  3.15 sec  3.16 sec  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)       | | | +-Move terms for access (1T)            0.08%  3.16 sec  3.16 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Read aux data                             0.00%  3.16 sec  3.16 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Others data preparation                   0.16%  3.16 sec  3.16 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Create route kernel                       3.53%  3.16 sec  3.16 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       +-Global Routing                             29.90%  3.16 sec  3.19 sec  0.03 sec  0.02 sec 
[04/24 13:52:32     32s] (I)       | +-Initialization                            0.16%  3.16 sec  3.16 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Net group 1                              27.69%  3.16 sec  3.19 sec  0.02 sec  0.02 sec 
[04/24 13:52:32     32s] (I)       | | +-Generate topology                       1.19%  3.16 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1a                                1.89%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Pattern routing (1T)                  0.44%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.43%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Add via demand to 2D                  0.40%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1b                                0.97%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Monotonic routing (1T)                0.55%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1c                                1.72%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Two level Routing                     1.50%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Two Level Routing (Regular)         0.35%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Two Level Routing (Strong)          0.41%  3.17 sec  3.17 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1d                                8.68%  3.17 sec  3.18 sec  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Detoured routing (1T)                 8.45%  3.17 sec  3.18 sec  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1e                                0.55%  3.18 sec  3.18 sec  0.00 sec  0.01 sec 
[04/24 13:52:32     32s] (I)       | | | +-Route legalization                    0.20%  3.18 sec  3.18 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | | +-Legalize Blockage Violations        0.03%  3.18 sec  3.18 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1f                                1.09%  3.18 sec  3.18 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Congestion clean                      0.91%  3.18 sec  3.18 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1g                                2.25%  3.18 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Post Routing                          2.05%  3.18 sec  3.18 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Phase 1h                                1.71%  3.19 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | | +-Post Routing                          1.51%  3.19 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Layer assignment (1T)                   0.89%  3.19 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       +-Export 3D cong map                          3.64%  3.19 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Export 2D cong map                        0.62%  3.19 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       +-Extract Global 3D Wires                     0.02%  3.19 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       +-Track Assignment (1T)                       9.58%  3.19 sec  3.20 sec  0.01 sec  0.02 sec 
[04/24 13:52:32     32s] (I)       | +-Initialization                            0.03%  3.19 sec  3.19 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Track Assignment Kernel                   9.02%  3.19 sec  3.20 sec  0.01 sec  0.02 sec 
[04/24 13:52:32     32s] (I)       | +-Free Memory                               0.00%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       +-Export                                     14.56%  3.20 sec  3.22 sec  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)       | +-Export DB wires                           0.63%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Export all nets                         0.25%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | | +-Set wire vias                           0.05%  3.20 sec  3.20 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Report wirelength                         8.47%  3.20 sec  3.21 sec  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)       | +-Update net boxes                          4.65%  3.21 sec  3.22 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       | +-Update timing                             0.00%  3.22 sec  3.22 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)       +-Postprocess design                          0.89%  3.22 sec  3.22 sec  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)      ======================= Summary by functions ========================
[04/24 13:52:32     32s] (I)       Lv  Step                                      %      Real       CPU 
[04/24 13:52:32     32s] (I)      ---------------------------------------------------------------------
[04/24 13:52:32     32s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.09 sec 
[04/24 13:52:32     32s] (I)        1  Import and model                     34.78%  0.03 sec  0.03 sec 
[04/24 13:52:32     32s] (I)        1  Global Routing                       29.90%  0.03 sec  0.02 sec 
[04/24 13:52:32     32s] (I)        1  Export                               14.56%  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)        1  Track Assignment (1T)                 9.58%  0.01 sec  0.02 sec 
[04/24 13:52:32     32s] (I)        1  Export 3D cong map                    3.64%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        1  Postprocess design                    0.89%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Net group 1                          27.69%  0.02 sec  0.02 sec 
[04/24 13:52:32     32s] (I)        2  Create route DB                      22.50%  0.02 sec  0.03 sec 
[04/24 13:52:32     32s] (I)        2  Track Assignment Kernel               9.02%  0.01 sec  0.02 sec 
[04/24 13:52:32     32s] (I)        2  Report wirelength                     8.47%  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)        2  Create place DB                       7.40%  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Update net boxes                      4.65%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Create route kernel                   3.53%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Export DB wires                       0.63%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Export 2D cong map                    0.62%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Initialization                        0.19%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Import route data (1T)               21.08%  0.02 sec  0.03 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1d                              8.68%  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Import place data                     7.23%  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1g                              2.25%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1a                              1.89%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1c                              1.72%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1h                              1.71%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Generate topology                     1.19%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1f                              1.09%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1b                              0.97%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Layer assignment (1T)                 0.89%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Phase 1e                              0.55%  0.00 sec  0.01 sec 
[04/24 13:52:32     32s] (I)        3  Export all nets                       0.25%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Model blockage capacity              10.15%  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)        4  Detoured routing (1T)                 8.45%  0.01 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Read nets                             4.50%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Read blockages ( Layer 2-4 )          4.37%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Post Routing                          3.56%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Read instances and placement          2.44%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Two level Routing                     1.50%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Read prerouted                        0.92%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Congestion clean                      0.91%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Initialize 3D grid graph              0.81%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Monotonic routing (1T)                0.55%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Pattern routing (1T)                  0.44%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Pattern Routing Avoiding Blockages    0.43%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Add via demand to 2D                  0.40%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Route legalization                    0.20%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Read unlegalized nets                 0.15%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Move terms for access (1T)            0.08%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Initialize 3D capacity                9.41%  0.01 sec  0.01 sec 
[04/24 13:52:32     32s] (I)        5  Read PG blockages                     2.50%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Read instance blockages               0.53%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Two Level Routing (Strong)            0.41%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Two Level Routing (Regular)           0.35%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/24 13:52:32     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:32     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/24 13:52:32     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:32     32s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:32     32s]     Routing using eGR only done.
[04/24 13:52:32     32s] Net route status summary:
[04/24 13:52:32     32s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:32     32s]   Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s] CCOPT: Done with clock implementation routing.
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s]   Clock implementation routing done.
[04/24 13:52:32     32s]   Fixed 7 wires.
[04/24 13:52:32     32s]   CCOpt: Starting congestion repair using flow wrapper...
[04/24 13:52:32     32s]     Congestion Repair...
[04/24 13:52:32     32s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:32.9/0:00:36.7 (0.9), mem = 1957.5M
[04/24 13:52:32     32s] Info: Disable timing driven in postCTS congRepair.
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s] Starting congRepair ...
[04/24 13:52:32     32s] User Input Parameters:
[04/24 13:52:32     32s] - Congestion Driven    : On
[04/24 13:52:32     32s] - Timing Driven        : Off
[04/24 13:52:32     32s] - Area-Violation Based : On
[04/24 13:52:32     32s] - Start Rollback Level : -5
[04/24 13:52:32     32s] - Legalized            : On
[04/24 13:52:32     32s] - Window Based         : Off
[04/24 13:52:32     32s] - eDen incr mode       : Off
[04/24 13:52:32     32s] - Small incr mode      : Off
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1957.5M, EPOCH TIME: 1713959552.270688
[04/24 13:52:32     32s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1957.5M, EPOCH TIME: 1713959552.273001
[04/24 13:52:32     32s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1957.5M, EPOCH TIME: 1713959552.273148
[04/24 13:52:32     32s] Starting Early Global Route congestion estimation: mem = 1957.5M
[04/24 13:52:32     32s] (I)      ==================== Layers =====================
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:32     32s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:32     32s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:32     32s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:32     32s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:32     32s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:32     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:32     32s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:32     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:32     32s] (I)      Started Import and model ( Curr Mem: 1957.50 MB )
[04/24 13:52:32     32s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:32     32s] (I)      == Non-default Options ==
[04/24 13:52:32     32s] (I)      Maximum routing layer                              : 4
[04/24 13:52:32     32s] (I)      Number of threads                                  : 1
[04/24 13:52:32     32s] (I)      Use non-blocking free Dbs wires                    : false
[04/24 13:52:32     32s] (I)      Method to set GCell size                           : row
[04/24 13:52:32     32s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[04/24 13:52:32     32s] (I)      Use row-based GCell size
[04/24 13:52:32     32s] (I)      Use row-based GCell align
[04/24 13:52:32     32s] (I)      layer 0 area = 80000
[04/24 13:52:32     32s] (I)      layer 1 area = 80000
[04/24 13:52:32     32s] (I)      layer 2 area = 80000
[04/24 13:52:32     32s] (I)      layer 3 area = 80000
[04/24 13:52:32     32s] (I)      GCell unit size   : 3420
[04/24 13:52:32     32s] (I)      GCell multiplier  : 1
[04/24 13:52:32     32s] (I)      GCell row height  : 3420
[04/24 13:52:32     32s] (I)      Actual row height : 3420
[04/24 13:52:32     32s] (I)      GCell align ref   : 60000 60040
[04/24 13:52:32     32s] [NR-eGR] Track table information for default rule: 
[04/24 13:52:32     32s] [NR-eGR] Metal1 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal2 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal3 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal4 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal5 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal6 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal7 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal8 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal9 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal10 has single uniform track structure
[04/24 13:52:32     32s] [NR-eGR] Metal11 has single uniform track structure
[04/24 13:52:32     32s] (I)      ==================== Default via =====================
[04/24 13:52:32     32s] (I)      +----+------------------+----------------------------+
[04/24 13:52:32     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/24 13:52:32     32s] (I)      +----+------------------+----------------------------+
[04/24 13:52:32     32s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/24 13:52:32     32s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/24 13:52:32     32s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/24 13:52:32     32s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/24 13:52:32     32s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/24 13:52:32     32s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/24 13:52:32     32s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/24 13:52:32     32s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/24 13:52:32     32s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/24 13:52:32     32s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/24 13:52:32     32s] (I)      +----+------------------+----------------------------+
[04/24 13:52:32     32s] [NR-eGR] Read 14848 PG shapes
[04/24 13:52:32     32s] [NR-eGR] Read 0 clock shapes
[04/24 13:52:32     32s] [NR-eGR] Read 0 other shapes
[04/24 13:52:32     32s] [NR-eGR] #Routing Blockages  : 0
[04/24 13:52:32     32s] [NR-eGR] #Instance Blockages : 0
[04/24 13:52:32     32s] [NR-eGR] #PG Blockages       : 14848
[04/24 13:52:32     32s] [NR-eGR] #Halo Blockages     : 0
[04/24 13:52:32     32s] [NR-eGR] #Boundary Blockages : 0
[04/24 13:52:32     32s] [NR-eGR] #Clock Blockages    : 0
[04/24 13:52:32     32s] [NR-eGR] #Other Blockages    : 0
[04/24 13:52:32     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/24 13:52:32     32s] [NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 751
[04/24 13:52:32     32s] [NR-eGR] Read 2549 nets ( ignored 7 )
[04/24 13:52:32     32s] (I)      early_global_route_priority property id does not exist.
[04/24 13:52:32     32s] (I)      Read Num Blocks=14848  Num Prerouted Wires=751  Num CS=0
[04/24 13:52:32     32s] (I)      Layer 1 (V) : #blockages 4948 : #preroutes 486
[04/24 13:52:32     32s] (I)      Layer 2 (H) : #blockages 4950 : #preroutes 234
[04/24 13:52:32     32s] (I)      Layer 3 (V) : #blockages 4950 : #preroutes 31
[04/24 13:52:32     32s] (I)      Number of ignored nets                =      7
[04/24 13:52:32     32s] (I)      Number of connected nets              =      0
[04/24 13:52:32     32s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of clock nets                  =      7.  Ignored: No
[04/24 13:52:32     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/24 13:52:32     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:52:32     32s] (I)      Ndr track 0 does not exist
[04/24 13:52:32     32s] (I)      ---------------------Grid Graph Info--------------------
[04/24 13:52:32     32s] (I)      Routing area        : (0, 0) - (580000, 528200)
[04/24 13:52:32     32s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[04/24 13:52:32     32s] (I)      Site width          :   400  (dbu)
[04/24 13:52:32     32s] (I)      Row height          :  3420  (dbu)
[04/24 13:52:32     32s] (I)      GCell row height    :  3420  (dbu)
[04/24 13:52:32     32s] (I)      GCell width         :  3420  (dbu)
[04/24 13:52:32     32s] (I)      GCell height        :  3420  (dbu)
[04/24 13:52:32     32s] (I)      Grid                :   170   154     4
[04/24 13:52:32     32s] (I)      Layer numbers       :     1     2     3     4
[04/24 13:52:32     32s] (I)      Vertical capacity   :     0  3420     0  3420
[04/24 13:52:32     32s] (I)      Horizontal capacity :     0     0  3420     0
[04/24 13:52:32     32s] (I)      Default wire width  :   120   160   160   160
[04/24 13:52:32     32s] (I)      Default wire space  :   120   140   140   140
[04/24 13:52:32     32s] (I)      Default wire pitch  :   240   300   300   300
[04/24 13:52:32     32s] (I)      Default pitch size  :   240   400   380   400
[04/24 13:52:32     32s] (I)      First track coord   :   190   200   190   200
[04/24 13:52:32     32s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[04/24 13:52:32     32s] (I)      Total num of tracks :  1390  1450  1390  1450
[04/24 13:52:32     32s] (I)      Num of masks        :     1     1     1     1
[04/24 13:52:32     32s] (I)      Num of trim masks   :     0     0     0     0
[04/24 13:52:32     32s] (I)      --------------------------------------------------------
[04/24 13:52:32     32s] 
[04/24 13:52:32     32s] [NR-eGR] ============ Routing rule table ============
[04/24 13:52:32     32s] [NR-eGR] Rule id: 2  Nets: 2542
[04/24 13:52:32     32s] (I)      ID:2 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/24 13:52:32     32s] (I)                    Layer    2    3    4 
[04/24 13:52:32     32s] (I)                    Pitch  400  380  400 
[04/24 13:52:32     32s] (I)             #Used tracks    1    1    1 
[04/24 13:52:32     32s] (I)       #Fully used tracks    1    1    1 
[04/24 13:52:32     32s] [NR-eGR] ========================================
[04/24 13:52:32     32s] [NR-eGR] 
[04/24 13:52:32     32s] (I)      =============== Blocked Tracks ===============
[04/24 13:52:32     32s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:32     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/24 13:52:32     32s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:32     32s] (I)      |     1 |       0 |        0 |         0.00% |
[04/24 13:52:32     32s] (I)      |     2 |  223300 |    53840 |        24.11% |
[04/24 13:52:32     32s] (I)      |     3 |  236300 |    11324 |         4.79% |
[04/24 13:52:32     32s] (I)      |     4 |  223300 |    57500 |        25.75% |
[04/24 13:52:32     32s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:32     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1958.55 MB )
[04/24 13:52:32     32s] (I)      Reset routing kernel
[04/24 13:52:32     32s] (I)      Started Global Routing ( Curr Mem: 1958.55 MB )
[04/24 13:52:32     32s] (I)      totalPins=7653  totalGlobalPin=7432 (97.11%)
[04/24 13:52:32     32s] (I)      total 2D Cap : 633104 = (224976 H, 408128 V)
[04/24 13:52:32     32s] [NR-eGR] Layer group 1: route 2542 net(s) in layer range [2, 4]
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1a Route ============
[04/24 13:52:32     32s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[04/24 13:52:32     32s] (I)      Usage: 53448 = (37845 H, 15603 V) = (16.82% H, 3.82% V) = (6.471e+04um H, 2.668e+04um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1b Route ============
[04/24 13:52:32     32s] (I)      Usage: 53488 = (37851 H, 15637 V) = (16.82% H, 3.83% V) = (6.473e+04um H, 2.674e+04um V)
[04/24 13:52:32     32s] (I)      Overflow of layer group 1: 0.34% H + 0.35% V. EstWL: 9.146448e+04um
[04/24 13:52:32     32s] (I)      Congestion metric : 0.34%H 0.35%V, 0.69%HV
[04/24 13:52:32     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1c Route ============
[04/24 13:52:32     32s] (I)      Level2 Grid: 34 x 31
[04/24 13:52:32     32s] (I)      Usage: 53499 = (37862 H, 15637 V) = (16.83% H, 3.83% V) = (6.474e+04um H, 2.674e+04um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1d Route ============
[04/24 13:52:32     32s] (I)      Usage: 53524 = (37868 H, 15656 V) = (16.83% H, 3.84% V) = (6.475e+04um H, 2.677e+04um V)
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1e Route ============
[04/24 13:52:32     32s] (I)      Usage: 53524 = (37868 H, 15656 V) = (16.83% H, 3.84% V) = (6.475e+04um H, 2.677e+04um V)
[04/24 13:52:32     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.01% V. EstWL: 9.152604e+04um
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] (I)      ============  Phase 1l Route ============
[04/24 13:52:32     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/24 13:52:32     32s] (I)      Layer  2:     207502     12986         6         752      221633    ( 0.34%) 
[04/24 13:52:32     32s] (I)      Layer  3:     226262     39783        62           0      234234    ( 0.00%) 
[04/24 13:52:32     32s] (I)      Layer  4:     203659      7043         0        4386      217999    ( 1.97%) 
[04/24 13:52:32     32s] (I)      Total:        637423     59812        68        5138      673866    ( 0.76%) 
[04/24 13:52:32     32s] (I)      
[04/24 13:52:32     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 13:52:32     32s] [NR-eGR]                        OverCon           OverCon            
[04/24 13:52:32     32s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/24 13:52:32     32s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/24 13:52:32     32s] [NR-eGR] ---------------------------------------------------------------
[04/24 13:52:32     32s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:32     32s] [NR-eGR]  Metal2 ( 2)         5( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/24 13:52:32     32s] [NR-eGR]  Metal3 ( 3)        48( 0.18%)         2( 0.01%)   ( 0.19%) 
[04/24 13:52:32     32s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:32     32s] [NR-eGR] ---------------------------------------------------------------
[04/24 13:52:32     32s] [NR-eGR]        Total        53( 0.07%)         2( 0.00%)   ( 0.07%) 
[04/24 13:52:32     32s] [NR-eGR] 
[04/24 13:52:32     32s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1959.55 MB )
[04/24 13:52:32     32s] (I)      total 2D Cap : 641147 = (228122 H, 413025 V)
[04/24 13:52:32     32s] [NR-eGR] Overflow after Early Global Route 0.19% H + 0.01% V
[04/24 13:52:32     32s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1959.6M
[04/24 13:52:32     32s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.104, MEM:1959.6M, EPOCH TIME: 1713959552.377146
[04/24 13:52:32     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:1959.6M, EPOCH TIME: 1713959552.377215
[04/24 13:52:32     32s] [hotspot] +------------+---------------+---------------+
[04/24 13:52:32     32s] [hotspot] |            |   max hotspot | total hotspot |
[04/24 13:52:32     32s] [hotspot] +------------+---------------+---------------+
[04/24 13:52:32     32s] [hotspot] | normalized |          0.00 |          0.00 |
[04/24 13:52:32     32s] [hotspot] +------------+---------------+---------------+
[04/24 13:52:32     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/24 13:52:32     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/24 13:52:32     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1959.6M, EPOCH TIME: 1713959552.379950
[04/24 13:52:32     32s] Skipped repairing congestion.
[04/24 13:52:32     32s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1959.6M, EPOCH TIME: 1713959552.380069
[04/24 13:52:32     32s] Starting Early Global Route wiring: mem = 1959.6M
[04/24 13:52:32     32s] (I)      ============= Track Assignment ============
[04/24 13:52:32     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 1959.55 MB )
[04/24 13:52:32     32s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/24 13:52:32     32s] (I)      Run Multi-thread track assignment
[04/24 13:52:32     33s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1959.55 MB )
[04/24 13:52:32     33s] (I)      Started Export ( Curr Mem: 1959.55 MB )
[04/24 13:52:32     33s] [NR-eGR]                  Length (um)   Vias 
[04/24 13:52:32     33s] [NR-eGR] ------------------------------------
[04/24 13:52:32     33s] [NR-eGR]  Metal1   (1H)             0   7334 
[04/24 13:52:32     33s] [NR-eGR]  Metal2   (2V)         18103  11308 
[04/24 13:52:32     33s] [NR-eGR]  Metal3   (3H)         66647   1303 
[04/24 13:52:32     33s] [NR-eGR]  Metal4   (4V)         10862      0 
[04/24 13:52:32     33s] [NR-eGR]  Metal5   (5H)             0      0 
[04/24 13:52:32     33s] [NR-eGR]  Metal6   (6V)             0      0 
[04/24 13:52:32     33s] [NR-eGR]  Metal7   (7H)             0      0 
[04/24 13:52:32     33s] [NR-eGR]  Metal8   (8V)             0      0 
[04/24 13:52:32     33s] [NR-eGR]  Metal9   (9H)             0      0 
[04/24 13:52:32     33s] [NR-eGR]  Metal10  (10V)            0      0 
[04/24 13:52:32     33s] [NR-eGR]  Metal11  (11H)            0      0 
[04/24 13:52:32     33s] [NR-eGR] ------------------------------------
[04/24 13:52:32     33s] [NR-eGR]           Total        95612  19945 
[04/24 13:52:32     33s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     33s] [NR-eGR] Total half perimeter of net bounding box: 88836um
[04/24 13:52:32     33s] [NR-eGR] Total length: 95612um, number of vias: 19945
[04/24 13:52:32     33s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     33s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/24 13:52:32     33s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:32     33s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1959.55 MB )
[04/24 13:52:32     33s] Early Global Route wiring runtime: 0.08 seconds, mem = 1959.6M
[04/24 13:52:32     33s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.077, MEM:1959.6M, EPOCH TIME: 1713959552.456928
[04/24 13:52:32     33s] Tdgp not successfully inited but do clear! skip clearing
[04/24 13:52:32     33s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[04/24 13:52:32     33s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:00:33.1/0:00:36.9 (0.9), mem = 1959.6M
[04/24 13:52:32     33s] 
[04/24 13:52:32     33s] =============================================================================================
[04/24 13:52:32     33s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[04/24 13:52:32     33s] =============================================================================================
[04/24 13:52:32     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:32     33s] ---------------------------------------------------------------------------------------------
[04/24 13:52:32     33s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.1
[04/24 13:52:32     33s] ---------------------------------------------------------------------------------------------
[04/24 13:52:32     33s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.1
[04/24 13:52:32     33s] ---------------------------------------------------------------------------------------------
[04/24 13:52:32     33s] 
[04/24 13:52:32     33s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/24 13:52:32     33s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/24 13:52:32     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1959.6M, EPOCH TIME: 1713959552.468920
[04/24 13:52:32     33s] Processing tracks to init pin-track alignment.
[04/24 13:52:32     33s] z: 2, totalTracks: 1
[04/24 13:52:32     33s] z: 4, totalTracks: 1
[04/24 13:52:32     33s] z: 6, totalTracks: 1
[04/24 13:52:32     33s] z: 8, totalTracks: 1
[04/24 13:52:32     33s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:32     33s] All LLGs are deleted
[04/24 13:52:32     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1959.6M, EPOCH TIME: 1713959552.475262
[04/24 13:52:32     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1959.6M, EPOCH TIME: 1713959552.475596
[04/24 13:52:32     33s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:32     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1959.6M, EPOCH TIME: 1713959552.476219
[04/24 13:52:32     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:32     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1959.6M, EPOCH TIME: 1713959552.480167
[04/24 13:52:32     33s] Max number of tech site patterns supported in site array is 256.
[04/24 13:52:32     33s] Core basic site is CoreSite
[04/24 13:52:32     33s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1959.6M, EPOCH TIME: 1713959552.540245
[04/24 13:52:32     33s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:52:32     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:52:32     33s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1959.6M, EPOCH TIME: 1713959552.542576
[04/24 13:52:32     33s] Fast DP-INIT is on for default
[04/24 13:52:32     33s] PD TOP has 0 placeable physical insts.
[04/24 13:52:32     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:52:32     33s] Atter site array init, number of instance map data is 0.
[04/24 13:52:32     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.065, MEM:1959.6M, EPOCH TIME: 1713959552.545592
[04/24 13:52:32     33s] 
[04/24 13:52:32     33s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:32     33s] OPERPROF:     Starting CMU at level 3, MEM:1959.6M, EPOCH TIME: 1713959552.547084
[04/24 13:52:32     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1959.6M, EPOCH TIME: 1713959552.548429
[04/24 13:52:32     33s] 
[04/24 13:52:32     33s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:32     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:1959.6M, EPOCH TIME: 1713959552.548954
[04/24 13:52:32     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1959.6M, EPOCH TIME: 1713959552.549028
[04/24 13:52:32     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1959.6M, EPOCH TIME: 1713959552.549358
[04/24 13:52:32     33s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1959.6MB).
[04/24 13:52:32     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.082, MEM:1959.6M, EPOCH TIME: 1713959552.551395
[04/24 13:52:32     33s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/24 13:52:32     33s]   Leaving CCOpt scope - extractRC...
[04/24 13:52:32     33s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/24 13:52:32     33s] Extraction called for design 'sparc_exu_alu' of instances=2211 and nets=3458 using extraction engine 'preRoute' .
[04/24 13:52:32     33s] PreRoute RC Extraction called for design sparc_exu_alu.
[04/24 13:52:32     33s] RC Extraction called in multi-corner(2) mode.
[04/24 13:52:32     33s] RCMode: PreRoute
[04/24 13:52:32     33s]       RC Corner Indexes            0       1   
[04/24 13:52:32     33s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/24 13:52:32     33s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:32     33s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:32     33s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:32     33s] Shrink Factor                : 1.00000
[04/24 13:52:32     33s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:52:32     33s] Using Quantus QRC technology file ...
[04/24 13:52:32     33s] 
[04/24 13:52:32     33s] Trim Metal Layers:
[04/24 13:52:32     33s] LayerId::1 widthSet size::1
[04/24 13:52:32     33s] LayerId::2 widthSet size::1
[04/24 13:52:32     33s] LayerId::3 widthSet size::1
[04/24 13:52:32     33s] LayerId::4 widthSet size::1
[04/24 13:52:32     33s] LayerId::5 widthSet size::1
[04/24 13:52:32     33s] LayerId::6 widthSet size::1
[04/24 13:52:32     33s] LayerId::7 widthSet size::1
[04/24 13:52:32     33s] LayerId::8 widthSet size::1
[04/24 13:52:32     33s] LayerId::9 widthSet size::1
[04/24 13:52:32     33s] LayerId::10 widthSet size::1
[04/24 13:52:32     33s] LayerId::11 widthSet size::1
[04/24 13:52:32     33s] Updating RC grid for preRoute extraction ...
[04/24 13:52:32     33s] eee: pegSigSF::1.070000
[04/24 13:52:32     33s] Initializing multi-corner resistance tables ...
[04/24 13:52:32     33s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[04/24 13:52:32     33s] eee: l::2 avDens::0.116936 usedTrk::1059.792956 availTrk::9063.000000 sigTrk::1059.792956
[04/24 13:52:32     33s] eee: l::3 avDens::0.272869 usedTrk::3904.755158 availTrk::14310.000000 sigTrk::3904.755158
[04/24 13:52:32     33s] eee: l::4 avDens::0.072894 usedTrk::654.404417 availTrk::8977.500000 sigTrk::654.404417
[04/24 13:52:32     33s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:32     33s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:32     33s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:32     33s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:32     33s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:32     33s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:32     33s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:32     33s] {RT rc125 0 4 4 0}
[04/24 13:52:32     33s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.214758 uaWl=1.000000 uaWlH=0.112237 aWlH=0.000000 lMod=0 pMax=0.836500 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:32     33s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1959.570M)
[04/24 13:52:32     33s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/24 13:52:32     33s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:32     33s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:52:32     33s] End AAE Lib Interpolated Model. (MEM=1959.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:32     33s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     33s]   Clock DAG stats after clustering cong repair call:
[04/24 13:52:32     33s]     cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:32     33s]     sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     33s]     misc counts      : r=1, pp=0
[04/24 13:52:32     33s]     cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:32     33s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[04/24 13:52:32     33s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     33s]     wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
[04/24 13:52:32     33s]     wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
[04/24 13:52:32     33s]     hp wire lengths  : top=0.000um, trunk=143.370um, leaf=449.515um, total=592.885um
[04/24 13:52:32     33s]   Clock DAG net violations after clustering cong repair call:
[04/24 13:52:32     33s]     Remaining Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     33s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/24 13:52:32     33s]     Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     33s]     Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     33s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[04/24 13:52:32     33s]      Bufs: CLKBUFX12: 5 
[04/24 13:52:32     33s]      ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     33s]   Clock DAG hash after clustering cong repair call: 15689169800305781751 16560515937127492895
[04/24 13:52:32     33s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/24 13:52:32     33s]     delay calculator: calls=6265, total_wall_time=0.127s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]     legalizer: calls=75, total_wall_time=0.002s, mean_wall_time=0.022ms
[04/24 13:52:32     33s]     steiner router: calls=6267, total_wall_time=0.060s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]   Primary reporting skew groups after clustering cong repair call:
[04/24 13:52:32     33s]     skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.494, avg=0.424, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.494} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
[04/24 13:52:32     33s]         min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     33s]         max path sink: addsub_adder_pipe_reg[31]/CK
[04/24 13:52:32     33s]   Skew group summary after clustering cong repair call:
[04/24 13:52:32     33s]     skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.494, avg=0.424, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.494} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
[04/24 13:52:32     33s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/24 13:52:32     33s]   Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
[04/24 13:52:32     33s]   Stage::DRV Fixing...
[04/24 13:52:32     33s]   Fixing clock tree slew time and max cap violations...
[04/24 13:52:32     33s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 15689169800305781751 16560515937127492895
[04/24 13:52:32     33s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/24 13:52:32     33s]       delay calculator: calls=6265, total_wall_time=0.127s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=75, total_wall_time=0.002s, mean_wall_time=0.022ms
[04/24 13:52:32     33s]       steiner router: calls=6267, total_wall_time=0.060s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% .**WARN: (IMPCCOPT-2340):	Unfixable transition violation found at RCLK. The SDC-specified input transition 0.200ns is greater than the transition target of 0.100ns in corner AV_0100_wc_rc125_setup_dc:setup.late.
[04/24 13:52:32     33s] **WARN: (IMPCCOPT-2340):	Unfixable transition violation found at RCLK. The SDC-specified input transition 0.200ns is greater than the transition target of 0.100ns in corner AV_0100_wc_rc125_setup_dc:setup.late.
[04/24 13:52:32     33s] ..100% 
[04/24 13:52:32     33s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/24 13:52:32     33s]       cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:32     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     33s]       misc counts      : r=1, pp=0
[04/24 13:52:32     33s]       cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:32     33s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[04/24 13:52:32     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     33s]       wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
[04/24 13:52:32     33s]       wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
[04/24 13:52:32     33s]       hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
[04/24 13:52:32     33s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[04/24 13:52:32     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     33s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/24 13:52:32     33s]       Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     33s]       Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     33s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/24 13:52:32     33s]        Bufs: CLKBUFX12: 5 
[04/24 13:52:32     33s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     33s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/24 13:52:32     33s]       delay calculator: calls=6318, total_wall_time=0.128s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=87, total_wall_time=0.005s, mean_wall_time=0.054ms
[04/24 13:52:32     33s]       steiner router: calls=6291, total_wall_time=0.061s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     33s]           max path sink: addsub_adder_pipe_reg[31]/CK
[04/24 13:52:32     33s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:32     33s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     33s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/24 13:52:32     33s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/24 13:52:32     33s]       delay calculator: calls=6318, total_wall_time=0.128s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=87, total_wall_time=0.005s, mean_wall_time=0.054ms
[04/24 13:52:32     33s]       steiner router: calls=6291, total_wall_time=0.061s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:32     33s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/24 13:52:32     33s]       cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:32     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     33s]       misc counts      : r=1, pp=0
[04/24 13:52:32     33s]       cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:32     33s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[04/24 13:52:32     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     33s]       wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
[04/24 13:52:32     33s]       wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
[04/24 13:52:32     33s]       hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
[04/24 13:52:32     33s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/24 13:52:32     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     33s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/24 13:52:32     33s]       Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     33s]       Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     33s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/24 13:52:32     33s]        Bufs: CLKBUFX12: 5 
[04/24 13:52:32     33s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     33s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/24 13:52:32     33s]       delay calculator: calls=6380, total_wall_time=0.129s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=107, total_wall_time=0.006s, mean_wall_time=0.052ms
[04/24 13:52:32     33s]       steiner router: calls=6337, total_wall_time=0.062s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495, avg=0.425, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
[04/24 13:52:32     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     33s]           max path sink: addsub_adder_pipe_reg[31]/CK
[04/24 13:52:32     33s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495, avg=0.425, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
[04/24 13:52:32     33s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:32     33s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     33s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     33s]   Stage::Insertion Delay Reduction...
[04/24 13:52:32     33s]   Removing unnecessary root buffering...
[04/24 13:52:32     33s]     Clock DAG hash before 'Removing unnecessary root buffering': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/24 13:52:32     33s]       delay calculator: calls=6380, total_wall_time=0.129s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=107, total_wall_time=0.006s, mean_wall_time=0.052ms
[04/24 13:52:32     33s]       steiner router: calls=6337, total_wall_time=0.062s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/24 13:52:32     33s]       cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:32     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     33s]       misc counts      : r=1, pp=0
[04/24 13:52:32     33s]       cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:32     33s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[04/24 13:52:32     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     33s]       wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
[04/24 13:52:32     33s]       wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
[04/24 13:52:32     33s]       hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
[04/24 13:52:32     33s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[04/24 13:52:32     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     33s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/24 13:52:32     33s]       Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     33s]       Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     33s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/24 13:52:32     33s]        Bufs: CLKBUFX12: 5 
[04/24 13:52:32     33s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     33s]     Clock DAG hash after 'Removing unnecessary root buffering': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/24 13:52:32     33s]       delay calculator: calls=6438, total_wall_time=0.131s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=113, total_wall_time=0.006s, mean_wall_time=0.050ms
[04/24 13:52:32     33s]       steiner router: calls=6355, total_wall_time=0.063s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     33s]           max path sink: addsub_adder_pipe_reg[31]/CK
[04/24 13:52:32     33s]     Skew group summary after 'Removing unnecessary root buffering':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:32     33s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     33s]   Removing unconstrained drivers...
[04/24 13:52:32     33s]     Clock DAG hash before 'Removing unconstrained drivers': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/24 13:52:32     33s]       delay calculator: calls=6438, total_wall_time=0.131s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=113, total_wall_time=0.006s, mean_wall_time=0.050ms
[04/24 13:52:32     33s]       steiner router: calls=6355, total_wall_time=0.063s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/24 13:52:32     33s]       cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:32     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     33s]       misc counts      : r=1, pp=0
[04/24 13:52:32     33s]       cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:32     33s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[04/24 13:52:32     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     33s]       wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
[04/24 13:52:32     33s]       wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
[04/24 13:52:32     33s]       hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
[04/24 13:52:32     33s]     Clock DAG net violations after 'Removing unconstrained drivers':
[04/24 13:52:32     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     33s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/24 13:52:32     33s]       Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     33s]       Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     33s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/24 13:52:32     33s]        Bufs: CLKBUFX12: 5 
[04/24 13:52:32     33s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     33s]     Clock DAG hash after 'Removing unconstrained drivers': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/24 13:52:32     33s]       delay calculator: calls=6438, total_wall_time=0.131s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=113, total_wall_time=0.006s, mean_wall_time=0.050ms
[04/24 13:52:32     33s]       steiner router: calls=6355, total_wall_time=0.063s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     33s]           max path sink: addsub_adder_pipe_reg[31]/CK
[04/24 13:52:32     33s]     Skew group summary after 'Removing unconstrained drivers':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:32     33s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     33s]   Reducing insertion delay 1...
[04/24 13:52:32     33s]     Clock DAG hash before 'Reducing insertion delay 1': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/24 13:52:32     33s]       delay calculator: calls=6438, total_wall_time=0.131s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=113, total_wall_time=0.006s, mean_wall_time=0.050ms
[04/24 13:52:32     33s]       steiner router: calls=6355, total_wall_time=0.063s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/24 13:52:32     33s]       cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
[04/24 13:52:32     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     33s]       misc counts      : r=1, pp=0
[04/24 13:52:32     33s]       cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
[04/24 13:52:32     33s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[04/24 13:52:32     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     33s]       wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
[04/24 13:52:32     33s]       wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
[04/24 13:52:32     33s]       hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
[04/24 13:52:32     33s]     Clock DAG net violations after 'Reducing insertion delay 1':
[04/24 13:52:32     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     33s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/24 13:52:32     33s]       Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     33s]       Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     33s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/24 13:52:32     33s]        Bufs: CLKBUFX12: 5 
[04/24 13:52:32     33s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     33s]     Clock DAG hash after 'Reducing insertion delay 1': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/24 13:52:32     33s]       delay calculator: calls=6456, total_wall_time=0.132s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=119, total_wall_time=0.006s, mean_wall_time=0.050ms
[04/24 13:52:32     33s]       steiner router: calls=6369, total_wall_time=0.066s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     33s]           max path sink: addsub_adder_pipe_reg[31]/CK
[04/24 13:52:32     33s]     Skew group summary after 'Reducing insertion delay 1':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
[04/24 13:52:32     33s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:32     33s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:32     33s]   Removing longest path buffering...
[04/24 13:52:32     33s]     Clock DAG hash before 'Removing longest path buffering': 3632945795604237328 7920734277730132712
[04/24 13:52:32     33s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/24 13:52:32     33s]       delay calculator: calls=6456, total_wall_time=0.132s, mean_wall_time=0.020ms
[04/24 13:52:32     33s]       legalizer: calls=119, total_wall_time=0.006s, mean_wall_time=0.050ms
[04/24 13:52:32     33s]       steiner router: calls=6369, total_wall_time=0.066s, mean_wall_time=0.010ms
[04/24 13:52:32     33s]     Clock DAG stats after 'Removing longest path buffering':
[04/24 13:52:32     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:32     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:32     33s]       misc counts      : r=1, pp=0
[04/24 13:52:32     33s]       cell areas       : b=20.520um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=34.200um^2
[04/24 13:52:32     33s]       cell capacitance : b=0.005pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:32     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:32     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.093pF, total=0.109pF
[04/24 13:52:32     33s]       wire lengths     : top=0.000um, trunk=176.630um, leaf=967.322um, total=1143.952um
[04/24 13:52:32     33s]       hp wire lengths  : top=0.000um, trunk=139.150um, leaf=451.700um, total=590.850um
[04/24 13:52:32     33s]     Clock DAG net violations after 'Removing longest path buffering':
[04/24 13:52:32     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:32     33s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/24 13:52:32     33s]       Trunk : target=0.100ns count=2 avg=0.131ns sd=0.097ns min=0.062ns max=0.200ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:32     33s]       Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:32     33s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/24 13:52:32     33s]        Bufs: CLKBUFX12: 4 
[04/24 13:52:32     33s]        ICGs: TLATNCAX20LVT: 1 
[04/24 13:52:32     33s]     Clock DAG hash after 'Removing longest path buffering': 14595124973865669962 15966205424606390525
[04/24 13:52:32     33s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/24 13:52:32     33s]       delay calculator: calls=6619, total_wall_time=0.142s, mean_wall_time=0.021ms
[04/24 13:52:32     33s]       legalizer: calls=153, total_wall_time=0.007s, mean_wall_time=0.047ms
[04/24 13:52:32     33s]       steiner router: calls=6453, total_wall_time=0.088s, mean_wall_time=0.014ms
[04/24 13:52:32     33s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.307, max=0.410], skew [0.103 vs 0.150]
[04/24 13:52:32     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:32     33s]           max path sink: addsub_adder_pipe_reg[29]/CK
[04/24 13:52:32     33s]     Skew group summary after 'Removing longest path buffering':
[04/24 13:52:32     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.307, max=0.410], skew [0.103 vs 0.150]
[04/24 13:52:32     33s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:32     33s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:32     33s]   Reducing insertion delay 2...
[04/24 13:52:32     33s]     Clock DAG hash before 'Reducing insertion delay 2': 14595124973865669962 15966205424606390525
[04/24 13:52:32     33s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[04/24 13:52:32     33s]       delay calculator: calls=6619, total_wall_time=0.142s, mean_wall_time=0.021ms
[04/24 13:52:32     33s]       legalizer: calls=153, total_wall_time=0.007s, mean_wall_time=0.047ms
[04/24 13:52:32     33s]       steiner router: calls=6453, total_wall_time=0.088s, mean_wall_time=0.014ms
[04/24 13:52:33     33s]     Path optimization required 185 stage delay updates 
[04/24 13:52:33     33s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=20.520um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=30.096um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.005pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.090pF, total=0.107pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=190.555um, leaf=934.832um, total=1125.387um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Reducing insertion delay 2':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.120ns sd=0.113ns min=0.040ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.082ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 4 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Reducing insertion delay 2': 14098562091848283809 12102644598691953366
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[04/24 13:52:33     33s]       delay calculator: calls=6949, total_wall_time=0.154s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=242, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/24 13:52:33     33s]       steiner router: calls=6643, total_wall_time=0.120s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.290, max=0.383, avg=0.321, sd=0.043], skew [0.093 vs 0.150], 100% {0.290, 0.383} (wid=0.003 ws=0.002) (gid=0.380 gs=0.091)
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Reducing insertion delay 2':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.290, max=0.383, avg=0.321, sd=0.043], skew [0.093 vs 0.150], 100% {0.290, 0.383} (wid=0.003 ws=0.002) (gid=0.380 gs=0.091)
[04/24 13:52:33     33s]     Legalizer API calls during this step: 89 succeeded with high effort: 89 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/24 13:52:33     33s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/24 13:52:33     33s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.6 real=0:00:01.6)
[04/24 13:52:33     33s]   CCOpt::Phase::Implementation...
[04/24 13:52:33     33s]   Stage::Reducing Power...
[04/24 13:52:33     33s]   Improving clock tree routing...
[04/24 13:52:33     33s]     Clock DAG hash before 'Improving clock tree routing': 14098562091848283809 12102644598691953366
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/24 13:52:33     33s]       delay calculator: calls=6949, total_wall_time=0.154s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=242, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/24 13:52:33     33s]       steiner router: calls=6643, total_wall_time=0.120s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Iteration 1...
[04/24 13:52:33     33s]     Iteration 1 done.
[04/24 13:52:33     33s]     Clock DAG stats after 'Improving clock tree routing':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=20.520um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=30.096um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.005pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.370um, leaf=934.832um, total=1107.202um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Improving clock tree routing':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.120ns sd=0.113ns min=0.040ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.082ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 4 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Improving clock tree routing': 5291382029499660557 8842919317531580378
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/24 13:52:33     33s]       delay calculator: calls=6957, total_wall_time=0.154s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=246, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/24 13:52:33     33s]       steiner router: calls=6651, total_wall_time=0.121s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.291, max=0.383], skew [0.093 vs 0.150]
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Improving clock tree routing':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.291, max=0.383], skew [0.093 vs 0.150]
[04/24 13:52:33     33s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Reducing clock tree power 1...
[04/24 13:52:33     33s]     Clock DAG hash before 'Reducing clock tree power 1': 5291382029499660557 8842919317531580378
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/24 13:52:33     33s]       delay calculator: calls=6957, total_wall_time=0.154s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=246, total_wall_time=0.010s, mean_wall_time=0.042ms
[04/24 13:52:33     33s]       steiner router: calls=6651, total_wall_time=0.121s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Resizing gates: 
[04/24 13:52:33     33s]     Legalizer releasing space for clock trees
[04/24 13:52:33     33s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/24 13:52:33     33s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]     100% 
[04/24 13:52:33     33s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after reducing clock tree power 1 iteration 1:
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[04/24 13:52:33     33s]       delay calculator: calls=6988, total_wall_time=0.156s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=258, total_wall_time=0.011s, mean_wall_time=0.041ms
[04/24 13:52:33     33s]       steiner router: calls=6656, total_wall_time=0.121s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after reducing clock tree power 1 iteration 1:
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]     Resizing gates: 
[04/24 13:52:33     33s]     Legalizer releasing space for clock trees
[04/24 13:52:33     33s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/24 13:52:33     33s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]     100% 
[04/24 13:52:33     33s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Reducing clock tree power 1':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Reducing clock tree power 1': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/24 13:52:33     33s]       delay calculator: calls=7018, total_wall_time=0.157s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=269, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6660, total_wall_time=0.121s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Reducing clock tree power 1':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]     Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     33s]   Reducing clock tree power 2...
[04/24 13:52:33     33s]     Clock DAG hash before 'Reducing clock tree power 2': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/24 13:52:33     33s]       delay calculator: calls=7018, total_wall_time=0.157s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=269, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6660, total_wall_time=0.121s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Path optimization required 0 stage delay updates 
[04/24 13:52:33     33s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Reducing clock tree power 2':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Reducing clock tree power 2': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/24 13:52:33     33s]       delay calculator: calls=7018, total_wall_time=0.157s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=269, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6660, total_wall_time=0.121s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Reducing clock tree power 2':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
[04/24 13:52:33     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     33s]   Stage::Balancing...
[04/24 13:52:33     33s]   Approximately balancing fragments step...
[04/24 13:52:33     33s]     Clock DAG hash before 'Approximately balancing fragments step': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/24 13:52:33     33s]       delay calculator: calls=7018, total_wall_time=0.157s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]       legalizer: calls=269, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6660, total_wall_time=0.121s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Resolve constraints - Approximately balancing fragments...
[04/24 13:52:33     33s]     Resolving skew group constraints...
[04/24 13:52:33     33s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/24 13:52:33     33s]     Resolving skew group constraints done.
[04/24 13:52:33     33s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/24 13:52:33     33s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/24 13:52:33     33s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]     Approximately balancing fragments...
[04/24 13:52:33     33s]       Moving gates to improve sub-tree skew...
[04/24 13:52:33     33s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/24 13:52:33     33s]           delay calculator: calls=7082, total_wall_time=0.159s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]           legalizer: calls=269, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6724, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]         Tried: 7 Succeeded: 0
[04/24 13:52:33     33s]         Topology Tried: 0 Succeeded: 0
[04/24 13:52:33     33s]         0 Succeeded with SS ratio
[04/24 13:52:33     33s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/24 13:52:33     33s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/24 13:52:33     33s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/24 13:52:33     33s]           cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]           sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]           misc counts      : r=1, pp=0
[04/24 13:52:33     33s]           cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]           cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]           wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]           hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[04/24 13:52:33     33s]           Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/24 13:52:33     33s]           Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]           Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/24 13:52:33     33s]            Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]            ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/24 13:52:33     33s]           delay calculator: calls=7082, total_wall_time=0.159s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]           legalizer: calls=269, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6724, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]       Approximately balancing fragments bottom up...
[04/24 13:52:33     33s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/24 13:52:33     33s]           delay calculator: calls=7082, total_wall_time=0.159s, mean_wall_time=0.022ms
[04/24 13:52:33     33s]           legalizer: calls=269, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6724, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:33     33s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/24 13:52:33     33s]           cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]           sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]           misc counts      : r=1, pp=0
[04/24 13:52:33     33s]           cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]           cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]           wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]           hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[04/24 13:52:33     33s]           Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/24 13:52:33     33s]           Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]           Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/24 13:52:33     33s]            Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]            ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/24 13:52:33     33s]           delay calculator: calls=7112, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]           legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6728, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]       Approximately balancing fragments, wire and cell delays...
[04/24 13:52:33     33s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/24 13:52:33     33s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]           sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]           misc counts      : r=1, pp=0
[04/24 13:52:33     33s]           cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]           cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]           wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]           hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]           Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/24 13:52:33     33s]            Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]            ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]           legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/24 13:52:33     33s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]     Approximately balancing fragments done.
[04/24 13:52:33     33s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Approximately balancing fragments step':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Approximately balancing fragments step': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     33s]   Clock DAG stats after Approximately balancing fragments:
[04/24 13:52:33     33s]     cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]     sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]     misc counts      : r=1, pp=0
[04/24 13:52:33     33s]     cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]     wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]     wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]     hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]   Clock DAG net violations after Approximately balancing fragments:
[04/24 13:52:33     33s]     Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/24 13:52:33     33s]     Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]     Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/24 13:52:33     33s]      Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]      ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]   Clock DAG hash after Approximately balancing fragments: 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[04/24 13:52:33     33s]     delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]     legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]     steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]   Primary reporting skew groups after Approximately balancing fragments:
[04/24 13:52:33     33s]     skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]         min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]         max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]   Skew group summary after Approximately balancing fragments:
[04/24 13:52:33     33s]     skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]   Improving fragments clock skew...
[04/24 13:52:33     33s]     Clock DAG hash before 'Improving fragments clock skew': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Clock DAG stats after 'Improving fragments clock skew':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Improving fragments clock skew':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Improving fragments clock skew': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Improving fragments clock skew':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Approximately balancing step...
[04/24 13:52:33     33s]     Clock DAG hash before 'Approximately balancing step': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Resolve constraints - Approximately balancing...
[04/24 13:52:33     33s]     Resolving skew group constraints...
[04/24 13:52:33     33s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/24 13:52:33     33s]     Resolving skew group constraints done.
[04/24 13:52:33     33s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]     Approximately balancing...
[04/24 13:52:33     33s]       Approximately balancing, wire and cell delays...
[04/24 13:52:33     33s]       Approximately balancing, wire and cell delays, iteration 1...
[04/24 13:52:33     33s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]           sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]           misc counts      : r=1, pp=0
[04/24 13:52:33     33s]           cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]           cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]           wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]           hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]           Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/24 13:52:33     33s]            Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]            ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/24 13:52:33     33s]           delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]           legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/24 13:52:33     33s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]     Approximately balancing done.
[04/24 13:52:33     33s]     Clock DAG stats after 'Approximately balancing step':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Approximately balancing step':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Approximately balancing step': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Approximately balancing step':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Approximately balancing step':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Fixing clock tree overload...
[04/24 13:52:33     33s]     Clock DAG hash before 'Fixing clock tree overload': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:33     33s]     Clock DAG stats after 'Fixing clock tree overload':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Fixing clock tree overload':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Fixing clock tree overload': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Fixing clock tree overload':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Approximately balancing paths...
[04/24 13:52:33     33s]     Clock DAG hash before 'Approximately balancing paths': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Added 0 buffers.
[04/24 13:52:33     33s]     Clock DAG stats after 'Approximately balancing paths':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Approximately balancing paths':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Approximately balancing paths': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/24 13:52:33     33s]       delay calculator: calls=7114, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6730, total_wall_time=0.122s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Approximately balancing paths':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
[04/24 13:52:33     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     33s]   Stage::Polishing...
[04/24 13:52:33     33s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:52:33     33s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Clock DAG stats before polishing:
[04/24 13:52:33     33s]     cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]     sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]     misc counts      : r=1, pp=0
[04/24 13:52:33     33s]     cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]     wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]     wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]     hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]   Clock DAG net violations before polishing:
[04/24 13:52:33     33s]     Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]   Clock DAG primary half-corner transition distribution before polishing:
[04/24 13:52:33     33s]     Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]     Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]   Clock DAG library cell distribution before polishing {count}:
[04/24 13:52:33     33s]      Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]      ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]   Clock DAG hash before polishing: 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]   CTS services accumulated run-time stats before polishing:
[04/24 13:52:33     33s]     delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]     legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]     steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]   Primary reporting skew groups before polishing:
[04/24 13:52:33     33s]     skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]         min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]         max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     33s]   Skew group summary before polishing:
[04/24 13:52:33     33s]     skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]   Merging balancing drivers for power...
[04/24 13:52:33     33s]     Clock DAG hash before 'Merging balancing drivers for power': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/24 13:52:33     33s]       delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Tried: 7 Succeeded: 0
[04/24 13:52:33     33s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Merging balancing drivers for power':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Merging balancing drivers for power': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/24 13:52:33     33s]       delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Merging balancing drivers for power':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
[04/24 13:52:33     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Improving clock skew...
[04/24 13:52:33     33s]     Clock DAG hash before 'Improving clock skew': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/24 13:52:33     33s]       delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Clock DAG stats after 'Improving clock skew':
[04/24 13:52:33     33s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     33s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     33s]       misc counts      : r=1, pp=0
[04/24 13:52:33     33s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     33s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     33s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     33s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
[04/24 13:52:33     33s]       wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
[04/24 13:52:33     33s]       hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
[04/24 13:52:33     33s]     Clock DAG net violations after 'Improving clock skew':
[04/24 13:52:33     33s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     33s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/24 13:52:33     33s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     33s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     33s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/24 13:52:33     33s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     33s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     33s]     Clock DAG hash after 'Improving clock skew': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/24 13:52:33     33s]       delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Primary reporting skew groups after 'Improving clock skew':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     33s]           min path sink: addsub_sub_dff_lo/q_reg[46]/CK
[04/24 13:52:33     33s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     33s]     Skew group summary after 'Improving clock skew':
[04/24 13:52:33     33s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     33s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]   Moving gates to reduce wire capacitance...
[04/24 13:52:33     33s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/24 13:52:33     33s]       delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]       legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]       steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/24 13:52:33     33s]     Iteration 1...
[04/24 13:52:33     33s]       Artificially removing short and long paths...
[04/24 13:52:33     33s]         Clock DAG hash before 'Artificially removing short and long paths': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/24 13:52:33     33s]           delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]           legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]         For skew_group RCLK/0100_mode target band (0.296, 0.388)
[04/24 13:52:33     33s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/24 13:52:33     33s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 54533576438029916 17031594886952140171
[04/24 13:52:33     33s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/24 13:52:33     33s]           delay calculator: calls=7120, total_wall_time=0.161s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]           legalizer: calls=270, total_wall_time=0.011s, mean_wall_time=0.040ms
[04/24 13:52:33     33s]           steiner router: calls=6736, total_wall_time=0.124s, mean_wall_time=0.018ms
[04/24 13:52:33     33s]         Legalizer releasing space for clock trees
[04/24 13:52:33     33s]         Legalizing clock trees...
[04/24 13:52:33     33s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     33s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     33s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/24 13:52:33     33s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4411958184234113215 5792274016312617544
[04/24 13:52:33     33s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/24 13:52:33     33s]           delay calculator: calls=7132, total_wall_time=0.162s, mean_wall_time=0.023ms
[04/24 13:52:33     33s]           legalizer: calls=302, total_wall_time=0.012s, mean_wall_time=0.039ms
[04/24 13:52:33     33s]           steiner router: calls=6760, total_wall_time=0.129s, mean_wall_time=0.019ms
[04/24 13:52:33     33s]         Moving gates: 
[04/24 13:52:33     33s]         Legalizer releasing space for clock trees
[04/24 13:52:33     33s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/24 13:52:33     34s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]         100% 
[04/24 13:52:33     34s]         Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]     Iteration 1 done.
[04/24 13:52:33     34s]     Iteration 2...
[04/24 13:52:33     34s]       Artificially removing short and long paths...
[04/24 13:52:33     34s]         Clock DAG hash before 'Artificially removing short and long paths': 8480896826479684033 3125005890505264638
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/24 13:52:33     34s]           delay calculator: calls=7179, total_wall_time=0.164s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=367, total_wall_time=0.013s, mean_wall_time=0.036ms
[04/24 13:52:33     34s]           steiner router: calls=6840, total_wall_time=0.145s, mean_wall_time=0.021ms
[04/24 13:52:33     34s]         For skew_group RCLK/0100_mode target band (0.295, 0.388)
[04/24 13:52:33     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[04/24 13:52:33     34s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 8480896826479684033 3125005890505264638
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[04/24 13:52:33     34s]           delay calculator: calls=7185, total_wall_time=0.164s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=367, total_wall_time=0.013s, mean_wall_time=0.036ms
[04/24 13:52:33     34s]           steiner router: calls=6843, total_wall_time=0.146s, mean_wall_time=0.021ms
[04/24 13:52:33     34s]         Legalizer releasing space for clock trees
[04/24 13:52:33     34s]         Legalizing clock trees...
[04/24 13:52:33     34s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]         Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[04/24 13:52:33     34s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 9859297662497900360 17819275670216147103
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[04/24 13:52:33     34s]           delay calculator: calls=7195, total_wall_time=0.164s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=397, total_wall_time=0.014s, mean_wall_time=0.035ms
[04/24 13:52:33     34s]           steiner router: calls=6869, total_wall_time=0.151s, mean_wall_time=0.022ms
[04/24 13:52:33     34s]         Moving gates: 
[04/24 13:52:33     34s]         Legalizer releasing space for clock trees
[04/24 13:52:33     34s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/24 13:52:33     34s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]         100% 
[04/24 13:52:33     34s]         Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]     Iteration 2 done.
[04/24 13:52:33     34s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/24 13:52:33     34s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/24 13:52:33     34s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     34s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     34s]       misc counts      : r=1, pp=0
[04/24 13:52:33     34s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     34s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     34s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     34s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
[04/24 13:52:33     34s]       wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
[04/24 13:52:33     34s]       hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:33     34s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[04/24 13:52:33     34s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     34s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/24 13:52:33     34s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     34s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     34s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[04/24 13:52:33     34s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     34s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     34s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/24 13:52:33     34s]       delay calculator: calls=7247, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]       legalizer: calls=462, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]       steiner router: calls=6954, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]           min path sink: addsub_sub_dff_sw/q_reg[45]/CK
[04/24 13:52:33     34s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     34s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]     Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.3)
[04/24 13:52:33     34s]   Reducing clock tree power 3...
[04/24 13:52:33     34s]     Clock DAG hash before 'Reducing clock tree power 3': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/24 13:52:33     34s]       delay calculator: calls=7247, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]       legalizer: calls=462, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]       steiner router: calls=6954, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]     Artificially removing short and long paths...
[04/24 13:52:33     34s]       Clock DAG hash before 'Artificially removing short and long paths': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/24 13:52:33     34s]         delay calculator: calls=7247, total_wall_time=0.166s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]         legalizer: calls=462, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]         steiner router: calls=6954, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]       For skew_group RCLK/0100_mode target band (0.296, 0.388)
[04/24 13:52:33     34s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]     Initial gate capacitance is (rise=0.047pF fall=0.041pF).
[04/24 13:52:33     34s]     Resizing gates: 
[04/24 13:52:33     34s]     Legalizer releasing space for clock trees
[04/24 13:52:33     34s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/24 13:52:33     34s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]     100% 
[04/24 13:52:33     34s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/24 13:52:33     34s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     34s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     34s]       misc counts      : r=1, pp=0
[04/24 13:52:33     34s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     34s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     34s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     34s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
[04/24 13:52:33     34s]       wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
[04/24 13:52:33     34s]       hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:33     34s]     Clock DAG net violations after 'Reducing clock tree power 3':
[04/24 13:52:33     34s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     34s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/24 13:52:33     34s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     34s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     34s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/24 13:52:33     34s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     34s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     34s]     Clock DAG hash after 'Reducing clock tree power 3': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/24 13:52:33     34s]       delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]       legalizer: calls=473, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]       steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]           min path sink: addsub_sub_dff_sw/q_reg[45]/CK
[04/24 13:52:33     34s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     34s]     Skew group summary after 'Reducing clock tree power 3':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]     Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]   Improving insertion delay...
[04/24 13:52:33     34s]     Clock DAG hash before 'Improving insertion delay': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/24 13:52:33     34s]       delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]       legalizer: calls=473, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]       steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]     Clock DAG stats after 'Improving insertion delay':
[04/24 13:52:33     34s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     34s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     34s]       misc counts      : r=1, pp=0
[04/24 13:52:33     34s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     34s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     34s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     34s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
[04/24 13:52:33     34s]       wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
[04/24 13:52:33     34s]       hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:33     34s]     Clock DAG net violations after 'Improving insertion delay':
[04/24 13:52:33     34s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     34s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/24 13:52:33     34s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     34s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     34s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/24 13:52:33     34s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     34s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     34s]     Clock DAG hash after 'Improving insertion delay': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/24 13:52:33     34s]       delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]       legalizer: calls=473, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]       steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]     Primary reporting skew groups after 'Improving insertion delay':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]           min path sink: addsub_sub_dff_sw/q_reg[45]/CK
[04/24 13:52:33     34s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     34s]     Skew group summary after 'Improving insertion delay':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]   Wire Opt OverFix...
[04/24 13:52:33     34s]     Clock DAG hash before 'Wire Opt OverFix': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/24 13:52:33     34s]       delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]       legalizer: calls=473, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]       steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]     Wire Reduction extra effort...
[04/24 13:52:33     34s]       Clock DAG hash before 'Wire Reduction extra effort': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/24 13:52:33     34s]         delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]         legalizer: calls=473, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]         steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/24 13:52:33     34s]       Artificially removing short and long paths...
[04/24 13:52:33     34s]         Clock DAG hash before 'Artificially removing short and long paths': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/24 13:52:33     34s]           delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=473, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]           steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]         For skew_group RCLK/0100_mode target band (0.296, 0.388)
[04/24 13:52:33     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Global shorten wires A0...
[04/24 13:52:33     34s]         Clock DAG hash before 'Global shorten wires A0': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/24 13:52:33     34s]           delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=473, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]           steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Move For Wirelength - core...
[04/24 13:52:33     34s]         Clock DAG hash before 'Move For Wirelength - core': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/24 13:52:33     34s]           delay calculator: calls=7277, total_wall_time=0.168s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=474, total_wall_time=0.016s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]           steiner router: calls=6958, total_wall_time=0.168s, mean_wall_time=0.024ms
[04/24 13:52:33     34s]         Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=0, computed=5, moveTooSmall=9, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=15, accepted=0
[04/24 13:52:33     34s]         Max accepted move=0.000um, total accepted move=0.000um
[04/24 13:52:33     34s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Global shorten wires A1...
[04/24 13:52:33     34s]         Clock DAG hash before 'Global shorten wires A1': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/24 13:52:33     34s]           delay calculator: calls=7293, total_wall_time=0.169s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=492, total_wall_time=0.017s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]           steiner router: calls=6996, total_wall_time=0.175s, mean_wall_time=0.025ms
[04/24 13:52:33     34s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Move For Wirelength - core...
[04/24 13:52:33     34s]         Clock DAG hash before 'Move For Wirelength - core': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/24 13:52:33     34s]           delay calculator: calls=7293, total_wall_time=0.169s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=493, total_wall_time=0.017s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]           steiner router: calls=6998, total_wall_time=0.175s, mean_wall_time=0.025ms
[04/24 13:52:33     34s]         Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=5, computed=0, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/24 13:52:33     34s]         Max accepted move=0.000um, total accepted move=0.000um
[04/24 13:52:33     34s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Global shorten wires B...
[04/24 13:52:33     34s]         Clock DAG hash before 'Global shorten wires B': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/24 13:52:33     34s]           delay calculator: calls=7293, total_wall_time=0.169s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=493, total_wall_time=0.017s, mean_wall_time=0.034ms
[04/24 13:52:33     34s]           steiner router: calls=6998, total_wall_time=0.175s, mean_wall_time=0.025ms
[04/24 13:52:33     34s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Move For Wirelength - branch...
[04/24 13:52:33     34s]         Clock DAG hash before 'Move For Wirelength - branch': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/24 13:52:33     34s]           delay calculator: calls=7305, total_wall_time=0.169s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]           legalizer: calls=515, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:33     34s]           steiner router: calls=7014, total_wall_time=0.179s, mean_wall_time=0.026ms
[04/24 13:52:33     34s]         Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=0, computed=5, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
[04/24 13:52:33     34s]         Max accepted move=0.000um, total accepted move=0.000um
[04/24 13:52:33     34s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/24 13:52:33     34s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/24 13:52:33     34s]         cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     34s]         sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     34s]         misc counts      : r=1, pp=0
[04/24 13:52:33     34s]         cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     34s]         cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     34s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     34s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
[04/24 13:52:33     34s]         wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
[04/24 13:52:33     34s]         hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:33     34s]       Clock DAG net violations after 'Wire Reduction extra effort':
[04/24 13:52:33     34s]         Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     34s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/24 13:52:33     34s]         Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     34s]         Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     34s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[04/24 13:52:33     34s]          Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     34s]          ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     34s]       Clock DAG hash after 'Wire Reduction extra effort': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/24 13:52:33     34s]         delay calculator: calls=7305, total_wall_time=0.169s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]         legalizer: calls=520, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:33     34s]         steiner router: calls=7014, total_wall_time=0.179s, mean_wall_time=0.026ms
[04/24 13:52:33     34s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/24 13:52:33     34s]         skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]             min path sink: addsub_sub_dff_sw/q_reg[45]/CK
[04/24 13:52:33     34s]             max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     34s]       Skew group summary after 'Wire Reduction extra effort':
[04/24 13:52:33     34s]         skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]       Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]     Optimizing orientation...
[04/24 13:52:33     34s]     FlipOpt...
[04/24 13:52:33     34s]     Disconnecting clock tree from netlist...
[04/24 13:52:33     34s]     Disconnecting clock tree from netlist done.
[04/24 13:52:33     34s]     Performing Single Threaded FlipOpt
[04/24 13:52:33     34s]     Optimizing orientation on clock cells...
[04/24 13:52:33     34s]       Orientation Wirelength Optimization: Attempted = 7 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 5 , Other = 0
[04/24 13:52:33     34s]     Optimizing orientation on clock cells done.
[04/24 13:52:33     34s]     Resynthesising clock tree into netlist...
[04/24 13:52:33     34s]       Reset timing graph...
[04/24 13:52:33     34s] Ignoring AAE DB Resetting ...
[04/24 13:52:33     34s]       Reset timing graph done.
[04/24 13:52:33     34s]     Resynthesising clock tree into netlist done.
[04/24 13:52:33     34s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s] End AAE Lib Interpolated Model. (MEM=2001.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:33     34s]     Clock DAG stats after 'Wire Opt OverFix':
[04/24 13:52:33     34s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:33     34s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:33     34s]       misc counts      : r=1, pp=0
[04/24 13:52:33     34s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:33     34s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:33     34s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:33     34s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
[04/24 13:52:33     34s]       wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
[04/24 13:52:33     34s]       hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:33     34s]     Clock DAG net violations after 'Wire Opt OverFix':
[04/24 13:52:33     34s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:33     34s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/24 13:52:33     34s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:33     34s]       Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:33     34s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[04/24 13:52:33     34s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:33     34s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:33     34s]     Clock DAG hash after 'Wire Opt OverFix': 13327548651977612943 12953595276005258256
[04/24 13:52:33     34s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/24 13:52:33     34s]       delay calculator: calls=7311, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:33     34s]       legalizer: calls=520, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:33     34s]       steiner router: calls=7020, total_wall_time=0.181s, mean_wall_time=0.026ms
[04/24 13:52:33     34s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]           min path sink: addsub_sub_dff_sw/q_reg[45]/CK
[04/24 13:52:33     34s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:33     34s]     Skew group summary after 'Wire Opt OverFix':
[04/24 13:52:33     34s]       skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
[04/24 13:52:33     34s]     Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:33     34s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]   Total capacitance is (rise=0.152pF fall=0.147pF), of which (rise=0.105pF fall=0.105pF) is wire, and (rise=0.047pF fall=0.041pF) is gate.
[04/24 13:52:33     34s]   Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/24 13:52:33     34s]   Stage::Updating netlist...
[04/24 13:52:33     34s]   Reset timing graph...
[04/24 13:52:33     34s] Ignoring AAE DB Resetting ...
[04/24 13:52:33     34s]   Reset timing graph done.
[04/24 13:52:33     34s]   Setting non-default rules before calling refine place.
[04/24 13:52:33     34s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/24 13:52:33     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2001.8M, EPOCH TIME: 1713959553.737466
[04/24 13:52:33     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:192).
[04/24 13:52:33     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1957.8M, EPOCH TIME: 1713959553.747404
[04/24 13:52:33     34s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:33     34s]   Leaving CCOpt scope - ClockRefiner...
[04/24 13:52:33     34s]   Assigned high priority to 4 instances.
[04/24 13:52:33     34s]   Soft fixed 5 clock instances.
[04/24 13:52:33     34s]   Performing Clock Only Refine Place.
[04/24 13:52:33     34s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/24 13:52:33     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1957.8M, EPOCH TIME: 1713959553.748884
[04/24 13:52:33     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1957.8M, EPOCH TIME: 1713959553.749019
[04/24 13:52:33     34s] Processing tracks to init pin-track alignment.
[04/24 13:52:33     34s] z: 2, totalTracks: 1
[04/24 13:52:33     34s] z: 4, totalTracks: 1
[04/24 13:52:33     34s] z: 6, totalTracks: 1
[04/24 13:52:33     34s] z: 8, totalTracks: 1
[04/24 13:52:33     34s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:33     34s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:33     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1957.8M, EPOCH TIME: 1713959553.755535
[04/24 13:52:33     34s] Info: 5 insts are soft-fixed.
[04/24 13:52:33     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] PD TOP has 0 placeable physical insts.
[04/24 13:52:33     34s] 
[04/24 13:52:33     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:33     34s] OPERPROF:       Starting CMU at level 4, MEM:1957.8M, EPOCH TIME: 1713959553.825936
[04/24 13:52:33     34s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1957.8M, EPOCH TIME: 1713959553.827429
[04/24 13:52:33     34s] 
[04/24 13:52:33     34s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:33     34s] Info: 5 insts are soft-fixed.
[04/24 13:52:33     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.073, MEM:1957.8M, EPOCH TIME: 1713959553.828048
[04/24 13:52:33     34s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1957.8M, EPOCH TIME: 1713959553.828122
[04/24 13:52:33     34s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1713959553.828442
[04/24 13:52:33     34s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1957.8MB).
[04/24 13:52:33     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.083, MEM:1957.8M, EPOCH TIME: 1713959553.832004
[04/24 13:52:33     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.083, MEM:1957.8M, EPOCH TIME: 1713959553.832064
[04/24 13:52:33     34s] TDRefine: refinePlace mode is spiral
[04/24 13:52:33     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.195760.2
[04/24 13:52:33     34s] OPERPROF: Starting RefinePlace at level 1, MEM:1957.8M, EPOCH TIME: 1713959553.832287
[04/24 13:52:33     34s] *** Starting refinePlace (0:00:34.4 mem=1957.8M) ***
[04/24 13:52:33     34s] Total net bbox length = 8.882e+04 (6.407e+04 2.475e+04) (ext = 5.288e+04)
[04/24 13:52:33     34s] 
[04/24 13:52:33     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:33     34s] Info: 5 insts are soft-fixed.
[04/24 13:52:33     34s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:33     34s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:33     34s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[04/24 13:52:33     34s] Skipping level-shifter placement due to all shifters are placed legally
[04/24 13:52:33     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:33     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:33     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:33     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1957.8M, EPOCH TIME: 1713959553.837207
[04/24 13:52:33     34s] Starting refinePlace ...
[04/24 13:52:33     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:33     34s] One DDP V2 for no tweak run.
[04/24 13:52:33     34s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:33     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1957.8MB
[04/24 13:52:33     34s] Statistics of distance of Instance movement in refine placement:
[04/24 13:52:33     34s]   maximum (X+Y) =         0.00 um
[04/24 13:52:33     34s]   mean    (X+Y) =         0.00 um
[04/24 13:52:33     34s] Summary Report:
[04/24 13:52:33     34s] Instances move: 0 (out of 2210 movable)
[04/24 13:52:33     34s] Instances flipped: 0
[04/24 13:52:33     34s] Mean displacement: 0.00 um
[04/24 13:52:33     34s] Max displacement: 0.00 um 
[04/24 13:52:33     34s] Total instances moved : 0
[04/24 13:52:33     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1957.8M, EPOCH TIME: 1713959553.838882
[04/24 13:52:33     34s] Total net bbox length = 8.882e+04 (6.407e+04 2.475e+04) (ext = 5.288e+04)
[04/24 13:52:33     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1957.8MB
[04/24 13:52:33     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1957.8MB) @(0:00:34.4 - 0:00:34.4).
[04/24 13:52:33     34s] *** Finished refinePlace (0:00:34.4 mem=1957.8M) ***
[04/24 13:52:33     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.195760.2
[04/24 13:52:33     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:1957.8M, EPOCH TIME: 1713959553.840007
[04/24 13:52:33     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1957.8M, EPOCH TIME: 1713959553.840075
[04/24 13:52:33     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:33     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:33     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1957.8M, EPOCH TIME: 1713959553.848609
[04/24 13:52:33     34s]   ClockRefiner summary
[04/24 13:52:33     34s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 197).
[04/24 13:52:33     34s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5).
[04/24 13:52:33     34s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 192).
[04/24 13:52:33     34s]   Restoring pStatusCts on 5 clock instances.
[04/24 13:52:33     34s]   Revert refine place priority changes on 0 instances.
[04/24 13:52:33     34s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/24 13:52:33     34s]   CCOpt::Phase::eGRPC...
[04/24 13:52:33     34s]   eGR Post Conditioning loop iteration 0...
[04/24 13:52:33     34s]     Clock implementation routing...
[04/24 13:52:33     34s]       Leaving CCOpt scope - Routing Tools...
[04/24 13:52:33     34s] Net route status summary:
[04/24 13:52:33     34s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:33     34s]   Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:33     34s]       Routing using eGR only...
[04/24 13:52:33     34s]         Early Global Route - eGR only step...
[04/24 13:52:33     34s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[04/24 13:52:33     34s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[04/24 13:52:33     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/24 13:52:33     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:33     34s] (ccopt eGR): Start to route 6 all nets
[04/24 13:52:33     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:33     34s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1957.76 MB )
[04/24 13:52:33     34s] (I)      ==================== Layers =====================
[04/24 13:52:33     34s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:33     34s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:33     34s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:33     34s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:33     34s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:33     34s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:33     34s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:33     34s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:33     34s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:33     34s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:33     34s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:33     34s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:33     34s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:33     34s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:33     34s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:33     34s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:33     34s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:33     34s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:33     34s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:33     34s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:33     34s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:33     34s] (I)      Started Import and model ( Curr Mem: 1957.76 MB )
[04/24 13:52:33     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:33     34s] (I)      == Non-default Options ==
[04/24 13:52:33     34s] (I)      Clean congestion better                            : true
[04/24 13:52:33     34s] (I)      Estimate vias on DPT layer                         : true
[04/24 13:52:33     34s] (I)      Clean congestion layer assignment rounds           : 3
[04/24 13:52:33     34s] (I)      Layer constraints as soft constraints              : true
[04/24 13:52:33     34s] (I)      Soft top layer                                     : true
[04/24 13:52:33     34s] (I)      Skip prospective layer relax nets                  : true
[04/24 13:52:33     34s] (I)      Better NDR handling                                : true
[04/24 13:52:33     34s] (I)      Improved NDR modeling in LA                        : true
[04/24 13:52:33     34s] (I)      Routing cost fix for NDR handling                  : true
[04/24 13:52:33     34s] (I)      Block tracks for preroutes                         : true
[04/24 13:52:33     34s] (I)      Assign IRoute by net group key                     : true
[04/24 13:52:33     34s] (I)      Block unroutable channels                          : true
[04/24 13:52:33     34s] (I)      Block unroutable channels 3D                       : true
[04/24 13:52:33     34s] (I)      Bound layer relaxed segment wl                     : true
[04/24 13:52:33     34s] (I)      Blocked pin reach length threshold                 : 2
[04/24 13:52:33     34s] (I)      Check blockage within NDR space in TA              : true
[04/24 13:52:33     34s] (I)      Skip must join for term with via pillar            : true
[04/24 13:52:33     34s] (I)      Model find APA for IO pin                          : true
[04/24 13:52:33     34s] (I)      On pin location for off pin term                   : true
[04/24 13:52:33     34s] (I)      Handle EOL spacing                                 : true
[04/24 13:52:33     34s] (I)      Merge PG vias by gap                               : true
[04/24 13:52:33     34s] (I)      Maximum routing layer                              : 4
[04/24 13:52:33     34s] (I)      Route selected nets only                           : true
[04/24 13:52:33     34s] (I)      Refine MST                                         : true
[04/24 13:52:33     34s] (I)      Honor PRL                                          : true
[04/24 13:52:33     34s] (I)      Strong congestion aware                            : true
[04/24 13:52:33     34s] (I)      Improved initial location for IRoutes              : true
[04/24 13:52:33     34s] (I)      Multi panel TA                                     : true
[04/24 13:52:33     34s] (I)      Penalize wire overlap                              : true
[04/24 13:52:33     34s] (I)      Expand small instance blockage                     : true
[04/24 13:52:33     34s] (I)      Reduce via in TA                                   : true
[04/24 13:52:33     34s] (I)      SS-aware routing                                   : true
[04/24 13:52:33     34s] (I)      Improve tree edge sharing                          : true
[04/24 13:52:33     34s] (I)      Improve 2D via estimation                          : true
[04/24 13:52:33     34s] (I)      Refine Steiner tree                                : true
[04/24 13:52:33     34s] (I)      Build spine tree                                   : true
[04/24 13:52:33     34s] (I)      Model pass through capacity                        : true
[04/24 13:52:33     34s] (I)      Extend blockages by a half GCell                   : true
[04/24 13:52:33     34s] (I)      Consider pin shapes                                : true
[04/24 13:52:33     34s] (I)      Consider pin shapes for all nodes                  : true
[04/24 13:52:33     34s] (I)      Consider NR APA                                    : true
[04/24 13:52:33     34s] (I)      Consider IO pin shape                              : true
[04/24 13:52:33     34s] (I)      Fix pin connection bug                             : true
[04/24 13:52:33     34s] (I)      Consider layer RC for local wires                  : true
[04/24 13:52:33     34s] (I)      Route to clock mesh pin                            : true
[04/24 13:52:33     34s] (I)      LA-aware pin escape length                         : 2
[04/24 13:52:33     34s] (I)      Connect multiple ports                             : true
[04/24 13:52:33     34s] (I)      Split for must join                                : true
[04/24 13:52:33     34s] (I)      Number of threads                                  : 1
[04/24 13:52:33     34s] (I)      Routing effort level                               : 10000
[04/24 13:52:33     34s] (I)      Prefer layer length threshold                      : 8
[04/24 13:52:33     34s] (I)      Overflow penalty cost                              : 10
[04/24 13:52:33     34s] (I)      A-star cost                                        : 0.300000
[04/24 13:52:33     34s] (I)      Misalignment cost                                  : 10.000000
[04/24 13:52:33     34s] (I)      Threshold for short IRoute                         : 6
[04/24 13:52:33     34s] (I)      Via cost during post routing                       : 1.000000
[04/24 13:52:33     34s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/24 13:52:33     34s] (I)      Source-to-sink ratio                               : 0.300000
[04/24 13:52:33     34s] (I)      Scenic ratio bound                                 : 3.000000
[04/24 13:52:33     34s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/24 13:52:33     34s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/24 13:52:33     34s] (I)      PG-aware similar topology routing                  : true
[04/24 13:52:33     34s] (I)      Maze routing via cost fix                          : true
[04/24 13:52:33     34s] (I)      Apply PRL on PG terms                              : true
[04/24 13:52:33     34s] (I)      Apply PRL on obs objects                           : true
[04/24 13:52:33     34s] (I)      Handle range-type spacing rules                    : true
[04/24 13:52:33     34s] (I)      PG gap threshold multiplier                        : 10.000000
[04/24 13:52:33     34s] (I)      Parallel spacing query fix                         : true
[04/24 13:52:33     34s] (I)      Force source to root IR                            : true
[04/24 13:52:33     34s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/24 13:52:33     34s] (I)      Do not relax to DPT layer                          : true
[04/24 13:52:33     34s] (I)      No DPT in post routing                             : true
[04/24 13:52:33     34s] (I)      Modeling PG via merging fix                        : true
[04/24 13:52:33     34s] (I)      Shield aware TA                                    : true
[04/24 13:52:33     34s] (I)      Strong shield aware TA                             : true
[04/24 13:52:33     34s] (I)      Overflow calculation fix in LA                     : true
[04/24 13:52:33     34s] (I)      Post routing fix                                   : true
[04/24 13:52:33     34s] (I)      Strong post routing                                : true
[04/24 13:52:33     34s] (I)      NDR via pillar fix                                 : true
[04/24 13:52:33     34s] (I)      Violation on path threshold                        : 1
[04/24 13:52:33     34s] (I)      Pass through capacity modeling                     : true
[04/24 13:52:33     34s] (I)      Select the non-relaxed segments in post routing stage : true
[04/24 13:52:33     34s] (I)      Select term pin box for io pin                     : true
[04/24 13:52:33     34s] (I)      Penalize NDR sharing                               : true
[04/24 13:52:33     34s] (I)      Enable special modeling                            : false
[04/24 13:52:33     34s] (I)      Keep fixed segments                                : true
[04/24 13:52:33     34s] (I)      Reorder net groups by key                          : true
[04/24 13:52:33     34s] (I)      Increase net scenic ratio                          : true
[04/24 13:52:33     34s] (I)      Method to set GCell size                           : row
[04/24 13:52:33     34s] (I)      Connect multiple ports and must join fix           : true
[04/24 13:52:33     34s] (I)      Avoid high resistance layers                       : true
[04/24 13:52:33     34s] (I)      Model find APA for IO pin fix                      : true
[04/24 13:52:33     34s] (I)      Avoid connecting non-metal layers                  : true
[04/24 13:52:33     34s] (I)      Use track pitch for NDR                            : true
[04/24 13:52:33     34s] (I)      Enable layer relax to lower layer                  : true
[04/24 13:52:33     34s] (I)      Enable layer relax to upper layer                  : true
[04/24 13:52:33     34s] (I)      Top layer relaxation fix                           : true
[04/24 13:52:33     34s] (I)      Handle non-default track width                     : false
[04/24 13:52:33     34s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[04/24 13:52:33     34s] (I)      Use row-based GCell size
[04/24 13:52:33     34s] (I)      Use row-based GCell align
[04/24 13:52:33     34s] (I)      layer 0 area = 80000
[04/24 13:52:33     34s] (I)      layer 1 area = 80000
[04/24 13:52:33     34s] (I)      layer 2 area = 80000
[04/24 13:52:33     34s] (I)      layer 3 area = 80000
[04/24 13:52:33     34s] (I)      GCell unit size   : 3420
[04/24 13:52:33     34s] (I)      GCell multiplier  : 1
[04/24 13:52:33     34s] (I)      GCell row height  : 3420
[04/24 13:52:33     34s] (I)      Actual row height : 3420
[04/24 13:52:33     34s] (I)      GCell align ref   : 60000 60040
[04/24 13:52:33     34s] [NR-eGR] Track table information for default rule: 
[04/24 13:52:33     34s] [NR-eGR] Metal1 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal2 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal3 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal4 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal5 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal6 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal7 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal8 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal9 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal10 has single uniform track structure
[04/24 13:52:33     34s] [NR-eGR] Metal11 has single uniform track structure
[04/24 13:52:33     34s] (I)      ==================== Default via =====================
[04/24 13:52:33     34s] (I)      +----+------------------+----------------------------+
[04/24 13:52:33     34s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/24 13:52:33     34s] (I)      +----+------------------+----------------------------+
[04/24 13:52:33     34s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/24 13:52:33     34s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/24 13:52:33     34s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/24 13:52:33     34s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/24 13:52:33     34s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/24 13:52:33     34s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/24 13:52:33     34s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/24 13:52:33     34s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/24 13:52:33     34s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/24 13:52:33     34s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/24 13:52:33     34s] (I)      +----+------------------+----------------------------+
[04/24 13:52:33     34s] [NR-eGR] Read 10100 PG shapes
[04/24 13:52:33     34s] [NR-eGR] Read 0 clock shapes
[04/24 13:52:33     34s] [NR-eGR] Read 0 other shapes
[04/24 13:52:33     34s] [NR-eGR] #Routing Blockages  : 0
[04/24 13:52:33     34s] [NR-eGR] #Instance Blockages : 0
[04/24 13:52:33     34s] [NR-eGR] #PG Blockages       : 10100
[04/24 13:52:33     34s] [NR-eGR] #Halo Blockages     : 0
[04/24 13:52:33     34s] [NR-eGR] #Boundary Blockages : 0
[04/24 13:52:33     34s] [NR-eGR] #Clock Blockages    : 0
[04/24 13:52:33     34s] [NR-eGR] #Other Blockages    : 0
[04/24 13:52:33     34s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/24 13:52:33     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/24 13:52:33     34s] [NR-eGR] Read 2548 nets ( ignored 2542 )
[04/24 13:52:33     34s] [NR-eGR] Connected 0 must-join pins/ports
[04/24 13:52:33     34s] (I)      early_global_route_priority property id does not exist.
[04/24 13:52:33     34s] (I)      Read Num Blocks=17525  Num Prerouted Wires=0  Num CS=0
[04/24 13:52:33     34s] (I)      Layer 1 (V) : #blockages 2476 : #preroutes 0
[04/24 13:52:33     34s] (I)      Layer 2 (H) : #blockages 12367 : #preroutes 0
[04/24 13:52:33     34s] (I)      Layer 3 (V) : #blockages 2682 : #preroutes 0
[04/24 13:52:33     34s] (I)      Moved 1 terms for better access 
[04/24 13:52:33     34s] (I)      Number of ignored nets                =      0
[04/24 13:52:33     34s] (I)      Number of connected nets              =      0
[04/24 13:52:33     34s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/24 13:52:33     34s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/24 13:52:33     34s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/24 13:52:33     34s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/24 13:52:33     34s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/24 13:52:33     34s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/24 13:52:33     34s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/24 13:52:33     34s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/24 13:52:33     34s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:52:33     34s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[04/24 13:52:33     34s] (I)      Ndr track 0 does not exist
[04/24 13:52:33     34s] (I)      Ndr track 0 does not exist
[04/24 13:52:33     34s] (I)      ---------------------Grid Graph Info--------------------
[04/24 13:52:33     34s] (I)      Routing area        : (0, 0) - (580000, 528200)
[04/24 13:52:33     34s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[04/24 13:52:33     34s] (I)      Site width          :   400  (dbu)
[04/24 13:52:33     34s] (I)      Row height          :  3420  (dbu)
[04/24 13:52:33     34s] (I)      GCell row height    :  3420  (dbu)
[04/24 13:52:33     34s] (I)      GCell width         :  3420  (dbu)
[04/24 13:52:33     34s] (I)      GCell height        :  3420  (dbu)
[04/24 13:52:33     34s] (I)      Grid                :   170   154     4
[04/24 13:52:33     34s] (I)      Layer numbers       :     1     2     3     4
[04/24 13:52:33     34s] (I)      Vertical capacity   :     0  3420     0  3420
[04/24 13:52:33     34s] (I)      Horizontal capacity :     0     0  3420     0
[04/24 13:52:33     34s] (I)      Default wire width  :   120   160   160   160
[04/24 13:52:33     34s] (I)      Default wire space  :   120   140   140   140
[04/24 13:52:33     34s] (I)      Default wire pitch  :   240   300   300   300
[04/24 13:52:33     34s] (I)      Default pitch size  :   240   400   380   400
[04/24 13:52:33     34s] (I)      First track coord   :   190   200   190   200
[04/24 13:52:33     34s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[04/24 13:52:33     34s] (I)      Total num of tracks :  1390  1450  1390  1450
[04/24 13:52:33     34s] (I)      Num of masks        :     1     1     1     1
[04/24 13:52:33     34s] (I)      Num of trim masks   :     0     0     0     0
[04/24 13:52:33     34s] (I)      --------------------------------------------------------
[04/24 13:52:33     34s] 
[04/24 13:52:33     34s] [NR-eGR] ============ Routing rule table ============
[04/24 13:52:33     34s] [NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 2
[04/24 13:52:33     34s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:2 Max Demand(H/V):7/7
[04/24 13:52:33     34s] (I)                    Layer     2     3     4 
[04/24 13:52:33     34s] (I)                    Pitch  2800  2660  2800 
[04/24 13:52:33     34s] (I)             #Used tracks     7     7     7 
[04/24 13:52:33     34s] (I)       #Fully used tracks     5     5     5 
[04/24 13:52:33     34s] [NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[04/24 13:52:33     34s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):5/5
[04/24 13:52:33     34s] (I)                    Layer     2     3     4 
[04/24 13:52:33     34s] (I)                    Pitch  2000  1900  2000 
[04/24 13:52:33     34s] (I)             #Used tracks     5     5     5 
[04/24 13:52:33     34s] (I)       #Fully used tracks     5     5     5 
[04/24 13:52:33     34s] [NR-eGR] ========================================
[04/24 13:52:33     34s] [NR-eGR] 
[04/24 13:52:33     34s] (I)      =============== Blocked Tracks ===============
[04/24 13:52:33     34s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:33     34s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/24 13:52:33     34s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:33     34s] (I)      |     1 |       0 |        0 |         0.00% |
[04/24 13:52:33     34s] (I)      |     2 |  223300 |    53840 |        24.11% |
[04/24 13:52:33     34s] (I)      |     3 |  236300 |    11324 |         4.79% |
[04/24 13:52:33     34s] (I)      |     4 |  223300 |    57860 |        25.91% |
[04/24 13:52:33     34s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:33     34s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] (I)      Reset routing kernel
[04/24 13:52:33     34s] (I)      Started Global Routing ( Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] (I)      totalPins=203  totalGlobalPin=203 (100.00%)
[04/24 13:52:33     34s] (I)      total 2D Cap : 621969 = (224976 H, 396993 V)
[04/24 13:52:33     34s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1a Route ============
[04/24 13:52:33     34s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/24 13:52:33     34s] (I)      Usage: 630 = (316 H, 314 V) = (0.14% H, 0.08% V) = (5.404e+02um H, 5.369e+02um V)
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1b Route ============
[04/24 13:52:33     34s] (I)      Usage: 630 = (315 H, 315 V) = (0.14% H, 0.08% V) = (5.386e+02um H, 5.386e+02um V)
[04/24 13:52:33     34s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.077300e+03um
[04/24 13:52:33     34s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/24 13:52:33     34s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1c Route ============
[04/24 13:52:33     34s] (I)      Level2 Grid: 34 x 31
[04/24 13:52:33     34s] (I)      Usage: 630 = (315 H, 315 V) = (0.14% H, 0.08% V) = (5.386e+02um H, 5.386e+02um V)
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1d Route ============
[04/24 13:52:33     34s] (I)      Usage: 648 = (326 H, 322 V) = (0.14% H, 0.08% V) = (5.575e+02um H, 5.506e+02um V)
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1e Route ============
[04/24 13:52:33     34s] (I)      Usage: 648 = (326 H, 322 V) = (0.14% H, 0.08% V) = (5.575e+02um H, 5.506e+02um V)
[04/24 13:52:33     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.108080e+03um
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1f Route ============
[04/24 13:52:33     34s] (I)      Usage: 649 = (328 H, 321 V) = (0.15% H, 0.08% V) = (5.609e+02um H, 5.489e+02um V)
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1g Route ============
[04/24 13:52:33     34s] (I)      Usage: 643 = (322 H, 321 V) = (0.14% H, 0.08% V) = (5.506e+02um H, 5.489e+02um V)
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] (I)      ============  Phase 1h Route ============
[04/24 13:52:33     34s] (I)      Usage: 643 = (323 H, 320 V) = (0.14% H, 0.08% V) = (5.523e+02um H, 5.472e+02um V)
[04/24 13:52:33     34s] (I)      
[04/24 13:52:33     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 13:52:33     34s] [NR-eGR]                        OverCon            
[04/24 13:52:33     34s] [NR-eGR]                         #Gcell     %Gcell
[04/24 13:52:33     34s] [NR-eGR]        Layer             (1-0)    OverCon
[04/24 13:52:33     34s] [NR-eGR] ----------------------------------------------
[04/24 13:52:33     34s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:33     34s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:33     34s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:33     34s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:33     34s] [NR-eGR] ----------------------------------------------
[04/24 13:52:33     34s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/24 13:52:33     34s] [NR-eGR] 
[04/24 13:52:33     34s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] (I)      total 2D Cap : 639807 = (227330 H, 412477 V)
[04/24 13:52:33     34s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/24 13:52:33     34s] (I)      ============= Track Assignment ============
[04/24 13:52:33     34s] (I)      Started Track Assignment (1T) ( Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/24 13:52:33     34s] (I)      Run Multi-thread track assignment
[04/24 13:52:33     34s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] (I)      Started Export ( Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] [NR-eGR]                  Length (um)   Vias 
[04/24 13:52:33     34s] [NR-eGR] ------------------------------------
[04/24 13:52:33     34s] [NR-eGR]  Metal1   (1H)             0   7331 
[04/24 13:52:33     34s] [NR-eGR]  Metal2   (2V)         18031  11304 
[04/24 13:52:33     34s] [NR-eGR]  Metal3   (3H)         66506   1300 
[04/24 13:52:33     34s] [NR-eGR]  Metal4   (4V)         10862      0 
[04/24 13:52:33     34s] [NR-eGR]  Metal5   (5H)             0      0 
[04/24 13:52:33     34s] [NR-eGR]  Metal6   (6V)             0      0 
[04/24 13:52:33     34s] [NR-eGR]  Metal7   (7H)             0      0 
[04/24 13:52:33     34s] [NR-eGR]  Metal8   (8V)             0      0 
[04/24 13:52:33     34s] [NR-eGR]  Metal9   (9H)             0      0 
[04/24 13:52:33     34s] [NR-eGR]  Metal10  (10V)            0      0 
[04/24 13:52:33     34s] [NR-eGR]  Metal11  (11H)            0      0 
[04/24 13:52:33     34s] [NR-eGR] ------------------------------------
[04/24 13:52:33     34s] [NR-eGR]           Total        95399  19935 
[04/24 13:52:33     34s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:33     34s] [NR-eGR] Total half perimeter of net bounding box: 88816um
[04/24 13:52:33     34s] [NR-eGR] Total length: 95399um, number of vias: 19935
[04/24 13:52:33     34s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:33     34s] [NR-eGR] Total eGR-routed clock nets wire length: 1150um, number of vias: 570
[04/24 13:52:33     34s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:33     34s] [NR-eGR] Report for selected net(s) only.
[04/24 13:52:33     34s] [NR-eGR]                  Length (um)  Vias 
[04/24 13:52:33     34s] [NR-eGR] -----------------------------------
[04/24 13:52:33     34s] [NR-eGR]  Metal1   (1H)             0   202 
[04/24 13:52:33     34s] [NR-eGR]  Metal2   (2V)           304   293 
[04/24 13:52:33     34s] [NR-eGR]  Metal3   (3H)           579    75 
[04/24 13:52:33     34s] [NR-eGR]  Metal4   (4V)           267     0 
[04/24 13:52:33     34s] [NR-eGR]  Metal5   (5H)             0     0 
[04/24 13:52:33     34s] [NR-eGR]  Metal6   (6V)             0     0 
[04/24 13:52:33     34s] [NR-eGR]  Metal7   (7H)             0     0 
[04/24 13:52:33     34s] [NR-eGR]  Metal8   (8V)             0     0 
[04/24 13:52:33     34s] [NR-eGR]  Metal9   (9H)             0     0 
[04/24 13:52:33     34s] [NR-eGR]  Metal10  (10V)            0     0 
[04/24 13:52:33     34s] [NR-eGR]  Metal11  (11H)            0     0 
[04/24 13:52:33     34s] [NR-eGR] -----------------------------------
[04/24 13:52:33     34s] [NR-eGR]           Total         1150   570 
[04/24 13:52:33     34s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:33     34s] [NR-eGR] Total half perimeter of net bounding box: 617um
[04/24 13:52:33     34s] [NR-eGR] Total length: 1150um, number of vias: 570
[04/24 13:52:33     34s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:33     34s] [NR-eGR] Total routed clock nets wire length: 1150um, number of vias: 570
[04/24 13:52:33     34s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:33     34s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1958.82 MB )
[04/24 13:52:33     34s] (I)      ====================================== Runtime Summary ======================================
[04/24 13:52:33     34s] (I)       Step                                              %     Start    Finish      Real       CPU 
[04/24 13:52:33     34s] (I)      ---------------------------------------------------------------------------------------------
[04/24 13:52:33     34s] (I)       Early Global Route kernel                   100.00%  4.87 sec  4.97 sec  0.09 sec  0.09 sec 
[04/24 13:52:33     34s] (I)       +-Import and model                           34.63%  4.88 sec  4.91 sec  0.03 sec  0.04 sec 
[04/24 13:52:33     34s] (I)       | +-Create place DB                           8.21%  4.88 sec  4.89 sec  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | +-Import place data                       8.04%  4.88 sec  4.89 sec  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | | +-Read instances and placement          2.99%  4.88 sec  4.88 sec  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | | +-Read nets                             4.62%  4.88 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Create route DB                          21.48%  4.89 sec  4.91 sec  0.02 sec  0.03 sec 
[04/24 13:52:33     34s] (I)       | | +-Import route data (1T)                 20.05%  4.89 sec  4.91 sec  0.02 sec  0.03 sec 
[04/24 13:52:33     34s] (I)       | | | +-Read blockages ( Layer 2-4 )          4.03%  4.89 sec  4.89 sec  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Read routing blockages              0.00%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Read instance blockages             0.50%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Read PG blockages                   2.27%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Read clock blockages                0.02%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Read other blockages                0.02%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Read halo blockages                 0.03%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Read boundary cut boxes             0.00%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Read blackboxes                       0.02%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Read prerouted                        0.79%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Read unlegalized nets                 0.18%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Read nets                             0.09%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Set up via pillars                    0.01%  4.89 sec  4.89 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Initialize 3D grid graph              0.81%  4.90 sec  4.90 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Model blockage capacity              10.33%  4.90 sec  4.91 sec  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Initialize 3D capacity              9.59%  4.90 sec  4.91 sec  0.01 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Move terms for access (1T)            0.07%  4.91 sec  4.91 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Read aux data                             0.00%  4.91 sec  4.91 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Others data preparation                   0.13%  4.91 sec  4.91 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Create route kernel                       3.47%  4.91 sec  4.91 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       +-Global Routing                             27.78%  4.91 sec  4.94 sec  0.03 sec  0.03 sec 
[04/24 13:52:33     34s] (I)       | +-Initialization                            0.11%  4.91 sec  4.91 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Net group 1                              25.66%  4.91 sec  4.94 sec  0.02 sec  0.03 sec 
[04/24 13:52:33     34s] (I)       | | +-Generate topology                       1.24%  4.91 sec  4.91 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1a                                1.78%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Pattern routing (1T)                  0.40%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.41%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Add via demand to 2D                  0.38%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1b                                0.90%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Monotonic routing (1T)                0.51%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1c                                1.09%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Two level Routing                     0.91%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Two Level Routing (Strong)          0.20%  4.92 sec  4.92 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1d                                9.01%  4.92 sec  4.93 sec  0.01 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Detoured routing (1T)                 8.78%  4.92 sec  4.93 sec  0.01 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1e                                0.48%  4.93 sec  4.93 sec  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | | +-Route legalization                    0.18%  4.93 sec  4.93 sec  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | | | +-Legalize Blockage Violations        0.03%  4.93 sec  4.93 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1f                                1.01%  4.93 sec  4.93 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Congestion clean                      0.83%  4.93 sec  4.93 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1g                                1.94%  4.93 sec  4.93 sec  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | | +-Post Routing                          1.75%  4.93 sec  4.93 sec  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | | +-Phase 1h                                1.31%  4.93 sec  4.93 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | | +-Post Routing                          1.12%  4.93 sec  4.93 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Layer assignment (1T)                   0.73%  4.93 sec  4.94 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       +-Export 3D cong map                          4.43%  4.94 sec  4.94 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Export 2D cong map                        0.97%  4.94 sec  4.94 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       +-Extract Global 3D Wires                     0.02%  4.94 sec  4.94 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       +-Track Assignment (1T)                      11.56%  4.94 sec  4.95 sec  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | +-Initialization                            0.02%  4.94 sec  4.94 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Track Assignment Kernel                  10.98%  4.94 sec  4.95 sec  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | +-Free Memory                               0.00%  4.95 sec  4.95 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       +-Export                                     14.47%  4.95 sec  4.97 sec  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | +-Export DB wires                           0.62%  4.95 sec  4.95 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Export all nets                         0.24%  4.95 sec  4.95 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | | +-Set wire vias                           0.04%  4.95 sec  4.95 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Report wirelength                         8.64%  4.95 sec  4.96 sec  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)       | +-Update net boxes                          4.45%  4.96 sec  4.97 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       | +-Update timing                             0.00%  4.97 sec  4.97 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)       +-Postprocess design                          0.64%  4.97 sec  4.97 sec  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)      ======================= Summary by functions ========================
[04/24 13:52:33     34s] (I)       Lv  Step                                      %      Real       CPU 
[04/24 13:52:33     34s] (I)      ---------------------------------------------------------------------
[04/24 13:52:33     34s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.09 sec 
[04/24 13:52:33     34s] (I)        1  Import and model                     34.63%  0.03 sec  0.04 sec 
[04/24 13:52:33     34s] (I)        1  Global Routing                       27.78%  0.03 sec  0.03 sec 
[04/24 13:52:33     34s] (I)        1  Export                               14.47%  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        1  Track Assignment (1T)                11.56%  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        1  Export 3D cong map                    4.43%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        1  Postprocess design                    0.64%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Net group 1                          25.66%  0.02 sec  0.03 sec 
[04/24 13:52:33     34s] (I)        2  Create route DB                      21.48%  0.02 sec  0.03 sec 
[04/24 13:52:33     34s] (I)        2  Track Assignment Kernel              10.98%  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        2  Report wirelength                     8.64%  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        2  Create place DB                       8.21%  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        2  Update net boxes                      4.45%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Create route kernel                   3.47%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Export 2D cong map                    0.97%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Export DB wires                       0.62%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Initialization                        0.13%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Import route data (1T)               20.05%  0.02 sec  0.03 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1d                              9.01%  0.01 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Import place data                     8.04%  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1g                              1.94%  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1a                              1.78%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1h                              1.31%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Generate topology                     1.24%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1c                              1.09%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1f                              1.01%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1b                              0.90%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Layer assignment (1T)                 0.73%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Phase 1e                              0.48%  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        3  Export all nets                       0.24%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        3  Set wire vias                         0.04%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Model blockage capacity              10.33%  0.01 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        4  Detoured routing (1T)                 8.78%  0.01 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Read nets                             4.71%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Read blockages ( Layer 2-4 )          4.03%  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        4  Read instances and placement          2.99%  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        4  Post Routing                          2.88%  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        4  Two level Routing                     0.91%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Congestion clean                      0.83%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Initialize 3D grid graph              0.81%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Read prerouted                        0.79%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Monotonic routing (1T)                0.51%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Pattern Routing Avoiding Blockages    0.41%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Pattern routing (1T)                  0.40%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Add via demand to 2D                  0.38%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Route legalization                    0.18%  0.00 sec  0.01 sec 
[04/24 13:52:33     34s] (I)        4  Read unlegalized nets                 0.18%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Move terms for access (1T)            0.07%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Initialize 3D capacity                9.59%  0.01 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Read PG blockages                     2.27%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Read instance blockages               0.50%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Two Level Routing (Strong)            0.20%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Two Level Routing (Regular)           0.17%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/24 13:52:33     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:33     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/24 13:52:33     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:33     34s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]       Routing using eGR only done.
[04/24 13:52:33     34s] Net route status summary:
[04/24 13:52:33     34s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:33     34s]   Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:33     34s] 
[04/24 13:52:33     34s] CCOPT: Done with clock implementation routing.
[04/24 13:52:33     34s] 
[04/24 13:52:33     34s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:33     34s]     Clock implementation routing done.
[04/24 13:52:33     34s]     Leaving CCOpt scope - extractRC...
[04/24 13:52:33     34s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/24 13:52:33     34s] Extraction called for design 'sparc_exu_alu' of instances=2210 and nets=3457 using extraction engine 'preRoute' .
[04/24 13:52:33     34s] PreRoute RC Extraction called for design sparc_exu_alu.
[04/24 13:52:33     34s] RC Extraction called in multi-corner(2) mode.
[04/24 13:52:33     34s] RCMode: PreRoute
[04/24 13:52:33     34s]       RC Corner Indexes            0       1   
[04/24 13:52:33     34s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/24 13:52:33     34s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:33     34s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:33     34s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:33     34s] Shrink Factor                : 1.00000
[04/24 13:52:33     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:52:33     34s] Using Quantus QRC technology file ...
[04/24 13:52:33     34s] 
[04/24 13:52:33     34s] Trim Metal Layers:
[04/24 13:52:34     34s] LayerId::1 widthSet size::1
[04/24 13:52:34     34s] LayerId::2 widthSet size::1
[04/24 13:52:34     34s] LayerId::3 widthSet size::1
[04/24 13:52:34     34s] LayerId::4 widthSet size::1
[04/24 13:52:34     34s] LayerId::5 widthSet size::1
[04/24 13:52:34     34s] LayerId::6 widthSet size::1
[04/24 13:52:34     34s] LayerId::7 widthSet size::1
[04/24 13:52:34     34s] LayerId::8 widthSet size::1
[04/24 13:52:34     34s] LayerId::9 widthSet size::1
[04/24 13:52:34     34s] LayerId::10 widthSet size::1
[04/24 13:52:34     34s] LayerId::11 widthSet size::1
[04/24 13:52:34     34s] Updating RC grid for preRoute extraction ...
[04/24 13:52:34     34s] eee: pegSigSF::1.070000
[04/24 13:52:34     34s] Initializing multi-corner resistance tables ...
[04/24 13:52:34     34s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[04/24 13:52:34     34s] eee: l::2 avDens::0.117575 usedTrk::1055.533303 availTrk::8977.500000 sigTrk::1055.533303
[04/24 13:52:34     34s] eee: l::3 avDens::0.272295 usedTrk::3896.538780 availTrk::14310.000000 sigTrk::3896.538780
[04/24 13:52:34     34s] eee: l::4 avDens::0.072898 usedTrk::654.440380 availTrk::8977.500000 sigTrk::654.440380
[04/24 13:52:34     34s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:34     34s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:34     34s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:34     34s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:34     34s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:34     34s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:34     34s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:34     34s] {RT rc125 0 4 4 0}
[04/24 13:52:34     34s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.214137 uaWl=1.000000 uaWlH=0.112422 aWlH=0.000000 lMod=0 pMax=0.836500 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:34     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1958.816M)
[04/24 13:52:34     34s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/24 13:52:34     34s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:34     34s]     Leaving CCOpt scope - Initializing placement interface...
[04/24 13:52:34     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1958.8M, EPOCH TIME: 1713959554.070467
[04/24 13:52:34     34s] Processing tracks to init pin-track alignment.
[04/24 13:52:34     34s] z: 2, totalTracks: 1
[04/24 13:52:34     34s] z: 4, totalTracks: 1
[04/24 13:52:34     34s] z: 6, totalTracks: 1
[04/24 13:52:34     34s] z: 8, totalTracks: 1
[04/24 13:52:34     34s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:34     34s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:34     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1958.8M, EPOCH TIME: 1713959554.078420
[04/24 13:52:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] PD TOP has 0 placeable physical insts.
[04/24 13:52:34     34s] 
[04/24 13:52:34     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:34     34s] OPERPROF:     Starting CMU at level 3, MEM:1958.8M, EPOCH TIME: 1713959554.148493
[04/24 13:52:34     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1958.8M, EPOCH TIME: 1713959554.150022
[04/24 13:52:34     34s] 
[04/24 13:52:34     34s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:34     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:1958.8M, EPOCH TIME: 1713959554.150556
[04/24 13:52:34     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1958.8M, EPOCH TIME: 1713959554.150632
[04/24 13:52:34     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1958.8M, EPOCH TIME: 1713959554.150992
[04/24 13:52:34     34s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1958.8MB).
[04/24 13:52:34     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1958.8M, EPOCH TIME: 1713959554.153158
[04/24 13:52:34     34s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:34     34s]     Legalizer reserving space for clock trees
[04/24 13:52:34     34s]     Calling post conditioning for eGRPC...
[04/24 13:52:34     34s]       eGRPC...
[04/24 13:52:34     34s]         eGRPC active optimizations:
[04/24 13:52:34     34s]          - Move Down
[04/24 13:52:34     34s]          - Downsizing before DRV sizing
[04/24 13:52:34     34s]          - DRV fixing with sizing
[04/24 13:52:34     34s]          - Move to fanout
[04/24 13:52:34     34s]          - Cloning
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         Currently running CTS, using active skew data
[04/24 13:52:34     34s]         Reset bufferability constraints...
[04/24 13:52:34     34s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/24 13:52:34     34s]         Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:52:34     34s] End AAE Lib Interpolated Model. (MEM=1958.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:34     34s]         Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]         Clock DAG stats eGRPC initial state:
[04/24 13:52:34     34s]           cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:34     34s]           sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:34     34s]           misc counts      : r=1, pp=0
[04/24 13:52:34     34s]           cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:34     34s]           cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:34     34s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:34     34s]           wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
[04/24 13:52:34     34s]           wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
[04/24 13:52:34     34s]           hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:34     34s]         Clock DAG net violations eGRPC initial state:
[04/24 13:52:34     34s]           Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:34     34s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/24 13:52:34     34s]           Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:34     34s]           Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:34     34s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/24 13:52:34     34s]            Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:34     34s]            ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:34     34s]         Clock DAG hash eGRPC initial state: 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]         CTS services accumulated run-time stats eGRPC initial state:
[04/24 13:52:34     34s]           delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]           legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]           steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]         Primary reporting skew groups eGRPC initial state:
[04/24 13:52:34     34s]           skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
[04/24 13:52:34     34s]               min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:34     34s]               max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:34     34s]         Skew group summary eGRPC initial state:
[04/24 13:52:34     34s]           skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
[04/24 13:52:34     34s]         eGRPC Moving buffers...
[04/24 13:52:34     34s]           Clock DAG hash before 'eGRPC Moving buffers': 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/24 13:52:34     34s]             delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]             legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]             steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]           Violation analysis...
[04/24 13:52:34     34s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/24 13:52:34     34s]             cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:34     34s]             sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:34     34s]             misc counts      : r=1, pp=0
[04/24 13:52:34     34s]             cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:34     34s]             cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:34     34s]             sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:34     34s]             wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
[04/24 13:52:34     34s]             wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
[04/24 13:52:34     34s]             hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:34     34s]           Clock DAG net violations after 'eGRPC Moving buffers':
[04/24 13:52:34     34s]             Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:34     34s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/24 13:52:34     34s]             Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:34     34s]             Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:34     34s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[04/24 13:52:34     34s]              Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:34     34s]              ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:34     34s]           Clock DAG hash after 'eGRPC Moving buffers': 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/24 13:52:34     34s]             delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]             legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]             steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[04/24 13:52:34     34s]             skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
[04/24 13:52:34     34s]                 min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:34     34s]                 max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:34     34s]           Skew group summary after 'eGRPC Moving buffers':
[04/24 13:52:34     34s]             skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
[04/24 13:52:34     34s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:34     34s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/24 13:52:34     34s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/24 13:52:34     34s]             delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]             legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]             steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]           Artificially removing long paths...
[04/24 13:52:34     34s]             Clock DAG hash before 'Artificially removing long paths': 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[04/24 13:52:34     34s]               delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]               legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]               steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:34     34s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]           Modifying slew-target multiplier from 1 to 0.9
[04/24 13:52:34     34s]           Downsizing prefiltering...
[04/24 13:52:34     34s]           Downsizing prefiltering done.
[04/24 13:52:34     34s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:34     34s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 1
[04/24 13:52:34     34s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/24 13:52:34     34s]           Reverting slew-target multiplier from 0.9 to 1
[04/24 13:52:34     34s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/24 13:52:34     34s]             cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:34     34s]             sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:34     34s]             misc counts      : r=1, pp=0
[04/24 13:52:34     34s]             cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:34     34s]             cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:34     34s]             sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:34     34s]             wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
[04/24 13:52:34     34s]             wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
[04/24 13:52:34     34s]             hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:34     34s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/24 13:52:34     34s]             Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:34     34s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/24 13:52:34     34s]             Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:34     34s]             Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:34     34s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[04/24 13:52:34     34s]              Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:34     34s]              ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:34     34s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/24 13:52:34     34s]             delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]             legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]             steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/24 13:52:34     34s]             skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
[04/24 13:52:34     34s]                 min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:34     34s]                 max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:34     34s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/24 13:52:34     34s]             skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
[04/24 13:52:34     34s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:34     34s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]         eGRPC Fixing DRVs...
[04/24 13:52:34     34s]           Clock DAG hash before 'eGRPC Fixing DRVs': 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/24 13:52:34     34s]             delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]             legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]             steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:34     34s]           CCOpt-eGRPC: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[04/24 13:52:34     34s]           
[04/24 13:52:34     34s]           Statistics: Fix DRVs (cell sizing):
[04/24 13:52:34     34s]           ===================================
[04/24 13:52:34     34s]           
[04/24 13:52:34     34s]           Cell changes by Net Type:
[04/24 13:52:34     34s]           
[04/24 13:52:34     34s]           -------------------------------------------------------------------------------------------------
[04/24 13:52:34     34s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/24 13:52:34     34s]           -------------------------------------------------------------------------------------------------
[04/24 13:52:34     34s]           top                0            0           0            0                    0                0
[04/24 13:52:34     34s]           trunk              0            0           0            0                    0                0
[04/24 13:52:34     34s]           leaf               0            0           0            0                    0                0
[04/24 13:52:34     34s]           -------------------------------------------------------------------------------------------------
[04/24 13:52:34     34s]           Total              0            0           0            0                    0                0
[04/24 13:52:34     34s]           -------------------------------------------------------------------------------------------------
[04/24 13:52:34     34s]           
[04/24 13:52:34     34s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/24 13:52:34     34s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/24 13:52:34     34s]           
[04/24 13:52:34     34s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/24 13:52:34     34s]             cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:34     34s]             sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:34     34s]             misc counts      : r=1, pp=0
[04/24 13:52:34     34s]             cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:34     34s]             cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:34     34s]             sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:34     34s]             wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
[04/24 13:52:34     34s]             wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
[04/24 13:52:34     34s]             hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:34     34s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[04/24 13:52:34     34s]             Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:34     34s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/24 13:52:34     34s]             Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:34     34s]             Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:34     34s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[04/24 13:52:34     34s]              Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:34     34s]              ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:34     34s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/24 13:52:34     34s]             delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]             legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]             steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[04/24 13:52:34     34s]             skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
[04/24 13:52:34     34s]                 min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:34     34s]                 max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:34     34s]           Skew group summary after 'eGRPC Fixing DRVs':
[04/24 13:52:34     34s]             skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
[04/24 13:52:34     34s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:34     34s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         Slew Diagnostics: After DRV fixing
[04/24 13:52:34     34s]         ==================================
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         Global Causes:
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         -------------------------------------
[04/24 13:52:34     34s]         Cause
[04/24 13:52:34     34s]         -------------------------------------
[04/24 13:52:34     34s]         DRV fixing with buffering is disabled
[04/24 13:52:34     34s]         -------------------------------------
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         Top 5 overslews:
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         -----------------------------------------------
[04/24 13:52:34     34s]         Overslew    Causes                  Driving Pin
[04/24 13:52:34     34s]         -----------------------------------------------
[04/24 13:52:34     34s]         0.100ns     Sizing not permitted    rclk
[04/24 13:52:34     34s]         -----------------------------------------------
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         ----------------------------------
[04/24 13:52:34     34s]         Cause                   Occurences
[04/24 13:52:34     34s]         ----------------------------------
[04/24 13:52:34     34s]         Sizing not permitted        1
[04/24 13:52:34     34s]         ----------------------------------
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         Violation diagnostics counts from the 1 nodes that have violations:
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         ----------------------------------
[04/24 13:52:34     34s]         Cause                   Occurences
[04/24 13:52:34     34s]         ----------------------------------
[04/24 13:52:34     34s]         Sizing not permitted        1
[04/24 13:52:34     34s]         ----------------------------------
[04/24 13:52:34     34s]         
[04/24 13:52:34     34s]         Reconnecting optimized routes...
[04/24 13:52:34     34s]         Reset timing graph...
[04/24 13:52:34     34s] Ignoring AAE DB Resetting ...
[04/24 13:52:34     34s]         Reset timing graph done.
[04/24 13:52:34     34s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]         Violation analysis...
[04/24 13:52:34     34s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]         Clock instances to consider for cloning: 0
[04/24 13:52:34     34s]         Reset timing graph...
[04/24 13:52:34     34s] Ignoring AAE DB Resetting ...
[04/24 13:52:34     34s]         Reset timing graph done.
[04/24 13:52:34     34s]         Set dirty flag on 0 instances, 0 nets
[04/24 13:52:34     34s]         Clock DAG stats before routing clock trees:
[04/24 13:52:34     34s]           cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:34     34s]           sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:34     34s]           misc counts      : r=1, pp=0
[04/24 13:52:34     34s]           cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:34     34s]           cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:34     34s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:34     34s]           wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
[04/24 13:52:34     34s]           wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
[04/24 13:52:34     34s]           hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:34     34s]         Clock DAG net violations before routing clock trees:
[04/24 13:52:34     34s]           Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:34     34s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/24 13:52:34     34s]           Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:34     34s]           Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:34     34s]         Clock DAG library cell distribution before routing clock trees {count}:
[04/24 13:52:34     34s]            Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:34     34s]            ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:34     34s]         Clock DAG hash before routing clock trees: 13327548651977612943 12953595276005258256
[04/24 13:52:34     34s]         CTS services accumulated run-time stats before routing clock trees:
[04/24 13:52:34     34s]           delay calculator: calls=7317, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:34     34s]           legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:34     34s]           steiner router: calls=7028, total_wall_time=0.184s, mean_wall_time=0.026ms
[04/24 13:52:34     34s]         Primary reporting skew groups before routing clock trees:
[04/24 13:52:34     34s]           skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
[04/24 13:52:34     34s]               min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:34     34s]               max path sink: addsub_adder_pipe_reg[19]/CK
[04/24 13:52:34     34s]         Skew group summary before routing clock trees:
[04/24 13:52:34     34s]           skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
[04/24 13:52:34     34s]       eGRPC done.
[04/24 13:52:34     34s]     Calling post conditioning for eGRPC done.
[04/24 13:52:34     34s]   eGR Post Conditioning loop iteration 0 done.
[04/24 13:52:34     34s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/24 13:52:34     34s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/24 13:52:34     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1997.0M, EPOCH TIME: 1713959554.201837
[04/24 13:52:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1959.0M, EPOCH TIME: 1713959554.211644
[04/24 13:52:34     34s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:34     34s]   Leaving CCOpt scope - ClockRefiner...
[04/24 13:52:34     34s]   Assigned high priority to 0 instances.
[04/24 13:52:34     34s]   Soft fixed 5 clock instances.
[04/24 13:52:34     34s]   Performing Single Pass Refine Place.
[04/24 13:52:34     34s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/24 13:52:34     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1959.0M, EPOCH TIME: 1713959554.213095
[04/24 13:52:34     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1959.0M, EPOCH TIME: 1713959554.213238
[04/24 13:52:34     34s] Processing tracks to init pin-track alignment.
[04/24 13:52:34     34s] z: 2, totalTracks: 1
[04/24 13:52:34     34s] z: 4, totalTracks: 1
[04/24 13:52:34     34s] z: 6, totalTracks: 1
[04/24 13:52:34     34s] z: 8, totalTracks: 1
[04/24 13:52:34     34s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:34     34s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:34     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1959.0M, EPOCH TIME: 1713959554.220980
[04/24 13:52:34     34s] Info: 5 insts are soft-fixed.
[04/24 13:52:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     34s] PD TOP has 0 placeable physical insts.
[04/24 13:52:34     34s] 
[04/24 13:52:34     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:34     34s] OPERPROF:       Starting CMU at level 4, MEM:1959.0M, EPOCH TIME: 1713959554.293720
[04/24 13:52:34     34s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1959.0M, EPOCH TIME: 1713959554.295171
[04/24 13:52:34     34s] 
[04/24 13:52:34     34s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:34     34s] Info: 5 insts are soft-fixed.
[04/24 13:52:34     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.075, MEM:1959.0M, EPOCH TIME: 1713959554.295765
[04/24 13:52:34     34s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1959.0M, EPOCH TIME: 1713959554.295838
[04/24 13:52:34     34s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1713959554.296148
[04/24 13:52:34     34s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1959.0MB).
[04/24 13:52:34     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.085, MEM:1959.0M, EPOCH TIME: 1713959554.298207
[04/24 13:52:34     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.085, MEM:1959.0M, EPOCH TIME: 1713959554.298265
[04/24 13:52:34     34s] TDRefine: refinePlace mode is spiral
[04/24 13:52:34     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.195760.3
[04/24 13:52:34     34s] OPERPROF: Starting RefinePlace at level 1, MEM:1959.0M, EPOCH TIME: 1713959554.298483
[04/24 13:52:34     34s] *** Starting refinePlace (0:00:34.9 mem=1959.0M) ***
[04/24 13:52:34     34s] Total net bbox length = 8.882e+04 (6.407e+04 2.475e+04) (ext = 5.288e+04)
[04/24 13:52:34     34s] 
[04/24 13:52:34     34s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:34     34s] Info: 5 insts are soft-fixed.
[04/24 13:52:34     34s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:34     34s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:34     34s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[04/24 13:52:34     34s] Skipping level-shifter placement due to all shifters are placed legally
[04/24 13:52:34     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:34     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:34     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:34     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1959.0M, EPOCH TIME: 1713959554.304231
[04/24 13:52:34     34s] Starting refinePlace ...
[04/24 13:52:34     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:34     34s] One DDP V2 for no tweak run.
[04/24 13:52:34     34s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:34     34s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1959.0M, EPOCH TIME: 1713959554.310048
[04/24 13:52:34     34s] DDP initSite1 nrRow 119 nrJob 119
[04/24 13:52:34     34s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1959.0M, EPOCH TIME: 1713959554.310142
[04/24 13:52:34     34s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1713959554.310356
[04/24 13:52:34     34s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1959.0M, EPOCH TIME: 1713959554.310416
[04/24 13:52:34     34s] DDP markSite nrRow 119 nrJob 119
[04/24 13:52:34     34s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:1959.0M, EPOCH TIME: 1713959554.310975
[04/24 13:52:34     34s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1959.0M, EPOCH TIME: 1713959554.311036
[04/24 13:52:34     34s]   Spread Effort: high, standalone mode, useDDP on.
[04/24 13:52:34     34s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1959.0MB) @(0:00:34.9 - 0:00:34.9).
[04/24 13:52:34     34s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:34     34s] wireLenOptFixPriorityInst 192 inst fixed
[04/24 13:52:34     34s] 
[04/24 13:52:34     34s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 13:52:34     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f5c66738340.
[04/24 13:52:34     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 13:52:34     35s] Move report: legalization moves 17 insts, mean move: 1.44 um, max move: 2.71 um spiral
[04/24 13:52:34     35s] 	Max move on inst (FE_OFC3_exu_ifu_brpc_e_45): (93.60, 130.91) --> (94.60, 129.20)
[04/24 13:52:34     35s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[04/24 13:52:34     35s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:34     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1947.0MB) @(0:00:34.9 - 0:00:35.0).
[04/24 13:52:34     35s] Move report: Detail placement moves 17 insts, mean move: 1.44 um, max move: 2.71 um 
[04/24 13:52:34     35s] 	Max move on inst (FE_OFC3_exu_ifu_brpc_e_45): (93.60, 130.91) --> (94.60, 129.20)
[04/24 13:52:34     35s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1947.0MB
[04/24 13:52:34     35s] Statistics of distance of Instance movement in refine placement:
[04/24 13:52:34     35s]   maximum (X+Y) =         2.71 um
[04/24 13:52:34     35s]   inst (FE_OFC3_exu_ifu_brpc_e_45) with max move: (93.6, 130.91) -> (94.6, 129.2)
[04/24 13:52:34     35s]   mean    (X+Y) =         1.44 um
[04/24 13:52:34     35s] Summary Report:
[04/24 13:52:34     35s] Instances move: 17 (out of 2210 movable)
[04/24 13:52:34     35s] Instances flipped: 0
[04/24 13:52:34     35s] Mean displacement: 1.44 um
[04/24 13:52:34     35s] Max displacement: 2.71 um (Instance: FE_OFC3_exu_ifu_brpc_e_45) (93.6, 130.91) -> (94.6, 129.2)
[04/24 13:52:34     35s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX3LVT
[04/24 13:52:34     35s] 	Violation at original loc: Placement Blockage Violation
[04/24 13:52:34     35s] Total instances moved : 17
[04/24 13:52:34     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.112, MEM:1947.0M, EPOCH TIME: 1713959554.416326
[04/24 13:52:34     35s] Total net bbox length = 8.881e+04 (6.407e+04 2.474e+04) (ext = 5.288e+04)
[04/24 13:52:34     35s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1947.0MB
[04/24 13:52:34     35s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1947.0MB) @(0:00:34.9 - 0:00:35.0).
[04/24 13:52:34     35s] *** Finished refinePlace (0:00:35.0 mem=1947.0M) ***
[04/24 13:52:34     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.195760.3
[04/24 13:52:34     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.120, MEM:1947.0M, EPOCH TIME: 1713959554.418276
[04/24 13:52:34     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1947.0M, EPOCH TIME: 1713959554.418400
[04/24 13:52:34     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2210).
[04/24 13:52:34     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:34     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.012, MEM:1944.0M, EPOCH TIME: 1713959554.430215
[04/24 13:52:34     35s]   ClockRefiner summary
[04/24 13:52:34     35s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 197).
[04/24 13:52:34     35s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5).
[04/24 13:52:34     35s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 192).
[04/24 13:52:34     35s]   Restoring pStatusCts on 5 clock instances.
[04/24 13:52:34     35s]   Revert refine place priority changes on 0 instances.
[04/24 13:52:34     35s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/24 13:52:34     35s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/24 13:52:34     35s]   CCOpt::Phase::Routing...
[04/24 13:52:34     35s]   Clock implementation routing...
[04/24 13:52:34     35s]     Leaving CCOpt scope - Routing Tools...
[04/24 13:52:34     35s] Net route status summary:
[04/24 13:52:34     35s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:34     35s]   Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:34     35s]     Routing using eGR in eGR->NR Step...
[04/24 13:52:34     35s]       Early Global Route - eGR->Nr High Frequency step...
[04/24 13:52:34     35s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[04/24 13:52:34     35s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[04/24 13:52:34     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/24 13:52:34     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:34     35s] (ccopt eGR): Start to route 6 all nets
[04/24 13:52:34     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:34     35s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1944.02 MB )
[04/24 13:52:34     35s] (I)      ==================== Layers =====================
[04/24 13:52:34     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:34     35s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:34     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:34     35s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:34     35s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:34     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:34     35s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:34     35s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:34     35s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:34     35s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:34     35s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:34     35s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:34     35s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:34     35s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:34     35s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:34     35s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:34     35s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:34     35s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:34     35s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:34     35s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:34     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:34     35s] (I)      Started Import and model ( Curr Mem: 1944.02 MB )
[04/24 13:52:34     35s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:34     35s] (I)      == Non-default Options ==
[04/24 13:52:34     35s] (I)      Clean congestion better                            : true
[04/24 13:52:34     35s] (I)      Estimate vias on DPT layer                         : true
[04/24 13:52:34     35s] (I)      Clean congestion layer assignment rounds           : 3
[04/24 13:52:34     35s] (I)      Layer constraints as soft constraints              : true
[04/24 13:52:34     35s] (I)      Soft top layer                                     : true
[04/24 13:52:34     35s] (I)      Skip prospective layer relax nets                  : true
[04/24 13:52:34     35s] (I)      Better NDR handling                                : true
[04/24 13:52:34     35s] (I)      Improved NDR modeling in LA                        : true
[04/24 13:52:34     35s] (I)      Routing cost fix for NDR handling                  : true
[04/24 13:52:34     35s] (I)      Block tracks for preroutes                         : true
[04/24 13:52:34     35s] (I)      Assign IRoute by net group key                     : true
[04/24 13:52:34     35s] (I)      Block unroutable channels                          : true
[04/24 13:52:34     35s] (I)      Block unroutable channels 3D                       : true
[04/24 13:52:34     35s] (I)      Bound layer relaxed segment wl                     : true
[04/24 13:52:34     35s] (I)      Blocked pin reach length threshold                 : 2
[04/24 13:52:34     35s] (I)      Check blockage within NDR space in TA              : true
[04/24 13:52:34     35s] (I)      Skip must join for term with via pillar            : true
[04/24 13:52:34     35s] (I)      Model find APA for IO pin                          : true
[04/24 13:52:34     35s] (I)      On pin location for off pin term                   : true
[04/24 13:52:34     35s] (I)      Handle EOL spacing                                 : true
[04/24 13:52:34     35s] (I)      Merge PG vias by gap                               : true
[04/24 13:52:34     35s] (I)      Maximum routing layer                              : 4
[04/24 13:52:34     35s] (I)      Route selected nets only                           : true
[04/24 13:52:34     35s] (I)      Refine MST                                         : true
[04/24 13:52:34     35s] (I)      Honor PRL                                          : true
[04/24 13:52:34     35s] (I)      Strong congestion aware                            : true
[04/24 13:52:34     35s] (I)      Improved initial location for IRoutes              : true
[04/24 13:52:34     35s] (I)      Multi panel TA                                     : true
[04/24 13:52:34     35s] (I)      Penalize wire overlap                              : true
[04/24 13:52:34     35s] (I)      Expand small instance blockage                     : true
[04/24 13:52:34     35s] (I)      Reduce via in TA                                   : true
[04/24 13:52:34     35s] (I)      SS-aware routing                                   : true
[04/24 13:52:34     35s] (I)      Improve tree edge sharing                          : true
[04/24 13:52:34     35s] (I)      Improve 2D via estimation                          : true
[04/24 13:52:34     35s] (I)      Refine Steiner tree                                : true
[04/24 13:52:34     35s] (I)      Build spine tree                                   : true
[04/24 13:52:34     35s] (I)      Model pass through capacity                        : true
[04/24 13:52:34     35s] (I)      Extend blockages by a half GCell                   : true
[04/24 13:52:34     35s] (I)      Consider pin shapes                                : true
[04/24 13:52:34     35s] (I)      Consider pin shapes for all nodes                  : true
[04/24 13:52:34     35s] (I)      Consider NR APA                                    : true
[04/24 13:52:34     35s] (I)      Consider IO pin shape                              : true
[04/24 13:52:34     35s] (I)      Fix pin connection bug                             : true
[04/24 13:52:34     35s] (I)      Consider layer RC for local wires                  : true
[04/24 13:52:34     35s] (I)      Route to clock mesh pin                            : true
[04/24 13:52:34     35s] (I)      LA-aware pin escape length                         : 2
[04/24 13:52:34     35s] (I)      Connect multiple ports                             : true
[04/24 13:52:34     35s] (I)      Split for must join                                : true
[04/24 13:52:34     35s] (I)      Number of threads                                  : 1
[04/24 13:52:34     35s] (I)      Routing effort level                               : 10000
[04/24 13:52:34     35s] (I)      Prefer layer length threshold                      : 8
[04/24 13:52:34     35s] (I)      Overflow penalty cost                              : 10
[04/24 13:52:34     35s] (I)      A-star cost                                        : 0.300000
[04/24 13:52:34     35s] (I)      Misalignment cost                                  : 10.000000
[04/24 13:52:34     35s] (I)      Threshold for short IRoute                         : 6
[04/24 13:52:34     35s] (I)      Via cost during post routing                       : 1.000000
[04/24 13:52:34     35s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/24 13:52:34     35s] (I)      Source-to-sink ratio                               : 0.300000
[04/24 13:52:34     35s] (I)      Scenic ratio bound                                 : 3.000000
[04/24 13:52:34     35s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/24 13:52:34     35s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/24 13:52:34     35s] (I)      PG-aware similar topology routing                  : true
[04/24 13:52:34     35s] (I)      Maze routing via cost fix                          : true
[04/24 13:52:34     35s] (I)      Apply PRL on PG terms                              : true
[04/24 13:52:34     35s] (I)      Apply PRL on obs objects                           : true
[04/24 13:52:34     35s] (I)      Handle range-type spacing rules                    : true
[04/24 13:52:34     35s] (I)      PG gap threshold multiplier                        : 10.000000
[04/24 13:52:34     35s] (I)      Parallel spacing query fix                         : true
[04/24 13:52:34     35s] (I)      Force source to root IR                            : true
[04/24 13:52:34     35s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/24 13:52:34     35s] (I)      Do not relax to DPT layer                          : true
[04/24 13:52:34     35s] (I)      No DPT in post routing                             : true
[04/24 13:52:34     35s] (I)      Modeling PG via merging fix                        : true
[04/24 13:52:34     35s] (I)      Shield aware TA                                    : true
[04/24 13:52:34     35s] (I)      Strong shield aware TA                             : true
[04/24 13:52:34     35s] (I)      Overflow calculation fix in LA                     : true
[04/24 13:52:34     35s] (I)      Post routing fix                                   : true
[04/24 13:52:34     35s] (I)      Strong post routing                                : true
[04/24 13:52:34     35s] (I)      NDR via pillar fix                                 : true
[04/24 13:52:34     35s] (I)      Violation on path threshold                        : 1
[04/24 13:52:34     35s] (I)      Pass through capacity modeling                     : true
[04/24 13:52:34     35s] (I)      Select the non-relaxed segments in post routing stage : true
[04/24 13:52:34     35s] (I)      Select term pin box for io pin                     : true
[04/24 13:52:34     35s] (I)      Penalize NDR sharing                               : true
[04/24 13:52:34     35s] (I)      Enable special modeling                            : false
[04/24 13:52:34     35s] (I)      Keep fixed segments                                : true
[04/24 13:52:34     35s] (I)      Reorder net groups by key                          : true
[04/24 13:52:34     35s] (I)      Increase net scenic ratio                          : true
[04/24 13:52:34     35s] (I)      Method to set GCell size                           : row
[04/24 13:52:34     35s] (I)      Connect multiple ports and must join fix           : true
[04/24 13:52:34     35s] (I)      Avoid high resistance layers                       : true
[04/24 13:52:34     35s] (I)      Model find APA for IO pin fix                      : true
[04/24 13:52:34     35s] (I)      Avoid connecting non-metal layers                  : true
[04/24 13:52:34     35s] (I)      Use track pitch for NDR                            : true
[04/24 13:52:34     35s] (I)      Enable layer relax to lower layer                  : true
[04/24 13:52:34     35s] (I)      Enable layer relax to upper layer                  : true
[04/24 13:52:34     35s] (I)      Top layer relaxation fix                           : true
[04/24 13:52:34     35s] (I)      Handle non-default track width                     : false
[04/24 13:52:34     35s] (I)      Counted 12891 PG shapes. We will not process PG shapes layer by layer.
[04/24 13:52:34     35s] (I)      Use row-based GCell size
[04/24 13:52:34     35s] (I)      Use row-based GCell align
[04/24 13:52:34     35s] (I)      layer 0 area = 80000
[04/24 13:52:34     35s] (I)      layer 1 area = 80000
[04/24 13:52:34     35s] (I)      layer 2 area = 80000
[04/24 13:52:34     35s] (I)      layer 3 area = 80000
[04/24 13:52:34     35s] (I)      GCell unit size   : 3420
[04/24 13:52:34     35s] (I)      GCell multiplier  : 1
[04/24 13:52:34     35s] (I)      GCell row height  : 3420
[04/24 13:52:34     35s] (I)      Actual row height : 3420
[04/24 13:52:34     35s] (I)      GCell align ref   : 60000 60040
[04/24 13:52:34     35s] [NR-eGR] Track table information for default rule: 
[04/24 13:52:34     35s] [NR-eGR] Metal1 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal2 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal3 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal4 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal5 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal6 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal7 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal8 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal9 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal10 has single uniform track structure
[04/24 13:52:34     35s] [NR-eGR] Metal11 has single uniform track structure
[04/24 13:52:34     35s] (I)      ==================== Default via =====================
[04/24 13:52:34     35s] (I)      +----+------------------+----------------------------+
[04/24 13:52:34     35s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/24 13:52:34     35s] (I)      +----+------------------+----------------------------+
[04/24 13:52:34     35s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/24 13:52:34     35s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/24 13:52:34     35s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/24 13:52:34     35s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/24 13:52:34     35s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/24 13:52:34     35s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/24 13:52:34     35s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/24 13:52:34     35s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/24 13:52:34     35s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/24 13:52:34     35s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/24 13:52:34     35s] (I)      +----+------------------+----------------------------+
[04/24 13:52:34     35s] [NR-eGR] Read 10100 PG shapes
[04/24 13:52:34     35s] [NR-eGR] Read 0 clock shapes
[04/24 13:52:34     35s] [NR-eGR] Read 0 other shapes
[04/24 13:52:34     35s] [NR-eGR] #Routing Blockages  : 0
[04/24 13:52:34     35s] [NR-eGR] #Instance Blockages : 0
[04/24 13:52:34     35s] [NR-eGR] #PG Blockages       : 10100
[04/24 13:52:34     35s] [NR-eGR] #Halo Blockages     : 0
[04/24 13:52:34     35s] [NR-eGR] #Boundary Blockages : 0
[04/24 13:52:34     35s] [NR-eGR] #Clock Blockages    : 0
[04/24 13:52:34     35s] [NR-eGR] #Other Blockages    : 0
[04/24 13:52:34     35s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/24 13:52:34     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/24 13:52:34     35s] [NR-eGR] Read 2548 nets ( ignored 2542 )
[04/24 13:52:34     35s] [NR-eGR] Connected 0 must-join pins/ports
[04/24 13:52:34     35s] (I)      early_global_route_priority property id does not exist.
[04/24 13:52:34     35s] (I)      Read Num Blocks=17525  Num Prerouted Wires=0  Num CS=0
[04/24 13:52:34     35s] (I)      Layer 1 (V) : #blockages 2476 : #preroutes 0
[04/24 13:52:34     35s] (I)      Layer 2 (H) : #blockages 12367 : #preroutes 0
[04/24 13:52:34     35s] (I)      Layer 3 (V) : #blockages 2682 : #preroutes 0
[04/24 13:52:34     35s] (I)      Moved 1 terms for better access 
[04/24 13:52:34     35s] (I)      Number of ignored nets                =      0
[04/24 13:52:34     35s] (I)      Number of connected nets              =      0
[04/24 13:52:34     35s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/24 13:52:34     35s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/24 13:52:34     35s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/24 13:52:34     35s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/24 13:52:34     35s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/24 13:52:34     35s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/24 13:52:34     35s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/24 13:52:34     35s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/24 13:52:34     35s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:52:34     35s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[04/24 13:52:34     35s] (I)      Ndr track 0 does not exist
[04/24 13:52:34     35s] (I)      Ndr track 0 does not exist
[04/24 13:52:34     35s] (I)      ---------------------Grid Graph Info--------------------
[04/24 13:52:34     35s] (I)      Routing area        : (0, 0) - (580000, 528200)
[04/24 13:52:34     35s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[04/24 13:52:34     35s] (I)      Site width          :   400  (dbu)
[04/24 13:52:34     35s] (I)      Row height          :  3420  (dbu)
[04/24 13:52:34     35s] (I)      GCell row height    :  3420  (dbu)
[04/24 13:52:34     35s] (I)      GCell width         :  3420  (dbu)
[04/24 13:52:34     35s] (I)      GCell height        :  3420  (dbu)
[04/24 13:52:34     35s] (I)      Grid                :   170   154     4
[04/24 13:52:34     35s] (I)      Layer numbers       :     1     2     3     4
[04/24 13:52:34     35s] (I)      Vertical capacity   :     0  3420     0  3420
[04/24 13:52:34     35s] (I)      Horizontal capacity :     0     0  3420     0
[04/24 13:52:34     35s] (I)      Default wire width  :   120   160   160   160
[04/24 13:52:34     35s] (I)      Default wire space  :   120   140   140   140
[04/24 13:52:34     35s] (I)      Default wire pitch  :   240   300   300   300
[04/24 13:52:34     35s] (I)      Default pitch size  :   240   400   380   400
[04/24 13:52:34     35s] (I)      First track coord   :   190   200   190   200
[04/24 13:52:34     35s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[04/24 13:52:34     35s] (I)      Total num of tracks :  1390  1450  1390  1450
[04/24 13:52:34     35s] (I)      Num of masks        :     1     1     1     1
[04/24 13:52:34     35s] (I)      Num of trim masks   :     0     0     0     0
[04/24 13:52:34     35s] (I)      --------------------------------------------------------
[04/24 13:52:34     35s] 
[04/24 13:52:34     35s] [NR-eGR] ============ Routing rule table ============
[04/24 13:52:34     35s] [NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 2
[04/24 13:52:34     35s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:2 Max Demand(H/V):7/7
[04/24 13:52:34     35s] (I)                    Layer     2     3     4 
[04/24 13:52:34     35s] (I)                    Pitch  2800  2660  2800 
[04/24 13:52:34     35s] (I)             #Used tracks     7     7     7 
[04/24 13:52:34     35s] (I)       #Fully used tracks     5     5     5 
[04/24 13:52:34     35s] [NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[04/24 13:52:34     35s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):5/5
[04/24 13:52:34     35s] (I)                    Layer     2     3     4 
[04/24 13:52:34     35s] (I)                    Pitch  2000  1900  2000 
[04/24 13:52:34     35s] (I)             #Used tracks     5     5     5 
[04/24 13:52:34     35s] (I)       #Fully used tracks     5     5     5 
[04/24 13:52:34     35s] [NR-eGR] ========================================
[04/24 13:52:34     35s] [NR-eGR] 
[04/24 13:52:34     35s] (I)      =============== Blocked Tracks ===============
[04/24 13:52:34     35s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:34     35s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/24 13:52:34     35s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:34     35s] (I)      |     1 |       0 |        0 |         0.00% |
[04/24 13:52:34     35s] (I)      |     2 |  223300 |    53840 |        24.11% |
[04/24 13:52:34     35s] (I)      |     3 |  236300 |    11324 |         4.79% |
[04/24 13:52:34     35s] (I)      |     4 |  223300 |    57860 |        25.91% |
[04/24 13:52:34     35s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:34     35s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1944.02 MB )
[04/24 13:52:34     35s] (I)      Reset routing kernel
[04/24 13:52:34     35s] (I)      Started Global Routing ( Curr Mem: 1944.02 MB )
[04/24 13:52:34     35s] (I)      totalPins=203  totalGlobalPin=203 (100.00%)
[04/24 13:52:34     35s] (I)      total 2D Cap : 621969 = (224976 H, 396993 V)
[04/24 13:52:34     35s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1a Route ============
[04/24 13:52:34     35s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/24 13:52:34     35s] (I)      Usage: 630 = (316 H, 314 V) = (0.14% H, 0.08% V) = (5.404e+02um H, 5.369e+02um V)
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1b Route ============
[04/24 13:52:34     35s] (I)      Usage: 630 = (315 H, 315 V) = (0.14% H, 0.08% V) = (5.386e+02um H, 5.386e+02um V)
[04/24 13:52:34     35s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.077300e+03um
[04/24 13:52:34     35s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/24 13:52:34     35s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1c Route ============
[04/24 13:52:34     35s] (I)      Level2 Grid: 34 x 31
[04/24 13:52:34     35s] (I)      Usage: 630 = (315 H, 315 V) = (0.14% H, 0.08% V) = (5.386e+02um H, 5.386e+02um V)
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1d Route ============
[04/24 13:52:34     35s] (I)      Usage: 648 = (326 H, 322 V) = (0.14% H, 0.08% V) = (5.575e+02um H, 5.506e+02um V)
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1e Route ============
[04/24 13:52:34     35s] (I)      Usage: 648 = (326 H, 322 V) = (0.14% H, 0.08% V) = (5.575e+02um H, 5.506e+02um V)
[04/24 13:52:34     35s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.108080e+03um
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1f Route ============
[04/24 13:52:34     35s] (I)      Usage: 649 = (328 H, 321 V) = (0.15% H, 0.08% V) = (5.609e+02um H, 5.489e+02um V)
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1g Route ============
[04/24 13:52:34     35s] (I)      Usage: 643 = (322 H, 321 V) = (0.14% H, 0.08% V) = (5.506e+02um H, 5.489e+02um V)
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] (I)      ============  Phase 1h Route ============
[04/24 13:52:34     35s] (I)      Usage: 643 = (323 H, 320 V) = (0.14% H, 0.08% V) = (5.523e+02um H, 5.472e+02um V)
[04/24 13:52:34     35s] (I)      
[04/24 13:52:34     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 13:52:34     35s] [NR-eGR]                        OverCon            
[04/24 13:52:34     35s] [NR-eGR]                         #Gcell     %Gcell
[04/24 13:52:34     35s] [NR-eGR]        Layer             (1-0)    OverCon
[04/24 13:52:34     35s] [NR-eGR] ----------------------------------------------
[04/24 13:52:34     35s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:34     35s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:34     35s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:34     35s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:34     35s] [NR-eGR] ----------------------------------------------
[04/24 13:52:34     35s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/24 13:52:34     35s] [NR-eGR] 
[04/24 13:52:34     35s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1952.03 MB )
[04/24 13:52:34     35s] (I)      total 2D Cap : 639807 = (227330 H, 412477 V)
[04/24 13:52:34     35s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/24 13:52:34     35s] (I)      ============= Track Assignment ============
[04/24 13:52:34     35s] (I)      Started Track Assignment (1T) ( Curr Mem: 1952.03 MB )
[04/24 13:52:34     35s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/24 13:52:34     35s] (I)      Run Multi-thread track assignment
[04/24 13:52:34     35s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1952.03 MB )
[04/24 13:52:34     35s] (I)      Started Export ( Curr Mem: 1952.03 MB )
[04/24 13:52:34     35s] [NR-eGR]                  Length (um)   Vias 
[04/24 13:52:34     35s] [NR-eGR] ------------------------------------
[04/24 13:52:34     35s] [NR-eGR]  Metal1   (1H)             0   7331 
[04/24 13:52:34     35s] [NR-eGR]  Metal2   (2V)         18031  11304 
[04/24 13:52:34     35s] [NR-eGR]  Metal3   (3H)         66506   1300 
[04/24 13:52:34     35s] [NR-eGR]  Metal4   (4V)         10862      0 
[04/24 13:52:34     35s] [NR-eGR]  Metal5   (5H)             0      0 
[04/24 13:52:34     35s] [NR-eGR]  Metal6   (6V)             0      0 
[04/24 13:52:34     35s] [NR-eGR]  Metal7   (7H)             0      0 
[04/24 13:52:34     35s] [NR-eGR]  Metal8   (8V)             0      0 
[04/24 13:52:34     35s] [NR-eGR]  Metal9   (9H)             0      0 
[04/24 13:52:34     35s] [NR-eGR]  Metal10  (10V)            0      0 
[04/24 13:52:34     35s] [NR-eGR]  Metal11  (11H)            0      0 
[04/24 13:52:34     35s] [NR-eGR] ------------------------------------
[04/24 13:52:34     35s] [NR-eGR]           Total        95399  19935 
[04/24 13:52:34     35s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:34     35s] [NR-eGR] Total half perimeter of net bounding box: 88808um
[04/24 13:52:34     35s] [NR-eGR] Total length: 95399um, number of vias: 19935
[04/24 13:52:34     35s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:34     35s] [NR-eGR] Total eGR-routed clock nets wire length: 1150um, number of vias: 570
[04/24 13:52:34     35s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:34     35s] [NR-eGR] Report for selected net(s) only.
[04/24 13:52:34     35s] [NR-eGR]                  Length (um)  Vias 
[04/24 13:52:34     35s] [NR-eGR] -----------------------------------
[04/24 13:52:34     35s] [NR-eGR]  Metal1   (1H)             0   202 
[04/24 13:52:34     35s] [NR-eGR]  Metal2   (2V)           304   293 
[04/24 13:52:34     35s] [NR-eGR]  Metal3   (3H)           579    75 
[04/24 13:52:34     35s] [NR-eGR]  Metal4   (4V)           267     0 
[04/24 13:52:34     35s] [NR-eGR]  Metal5   (5H)             0     0 
[04/24 13:52:34     35s] [NR-eGR]  Metal6   (6V)             0     0 
[04/24 13:52:34     35s] [NR-eGR]  Metal7   (7H)             0     0 
[04/24 13:52:34     35s] [NR-eGR]  Metal8   (8V)             0     0 
[04/24 13:52:34     35s] [NR-eGR]  Metal9   (9H)             0     0 
[04/24 13:52:34     35s] [NR-eGR]  Metal10  (10V)            0     0 
[04/24 13:52:34     35s] [NR-eGR]  Metal11  (11H)            0     0 
[04/24 13:52:34     35s] [NR-eGR] -----------------------------------
[04/24 13:52:34     35s] [NR-eGR]           Total         1150   570 
[04/24 13:52:34     35s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:34     35s] [NR-eGR] Total half perimeter of net bounding box: 617um
[04/24 13:52:34     35s] [NR-eGR] Total length: 1150um, number of vias: 570
[04/24 13:52:34     35s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:34     35s] [NR-eGR] Total routed clock nets wire length: 1150um, number of vias: 570
[04/24 13:52:34     35s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:34     35s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1952.03 MB )
[04/24 13:52:34     35s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1952.03 MB )
[04/24 13:52:34     35s] (I)      ====================================== Runtime Summary ======================================
[04/24 13:52:34     35s] (I)       Step                                              %     Start    Finish      Real       CPU 
[04/24 13:52:34     35s] (I)      ---------------------------------------------------------------------------------------------
[04/24 13:52:34     35s] (I)       Early Global Route kernel                   100.00%  5.46 sec  5.55 sec  0.09 sec  0.08 sec 
[04/24 13:52:34     35s] (I)       +-Import and model                           34.73%  5.47 sec  5.50 sec  0.03 sec  0.02 sec 
[04/24 13:52:34     35s] (I)       | +-Create place DB                           7.90%  5.47 sec  5.47 sec  0.01 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Import place data                       7.68%  5.47 sec  5.47 sec  0.01 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Read instances and placement          2.68%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Read nets                             4.56%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Create route DB                          22.02%  5.47 sec  5.49 sec  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)       | | +-Import route data (1T)                 20.51%  5.47 sec  5.49 sec  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)       | | | +-Read blockages ( Layer 2-4 )          4.49%  5.48 sec  5.48 sec  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Read routing blockages              0.00%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Read instance blockages             0.52%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Read PG blockages                   2.59%  5.48 sec  5.48 sec  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Read clock blockages                0.02%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Read other blockages                0.02%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Read halo blockages                 0.03%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Read boundary cut boxes             0.00%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Read blackboxes                       0.02%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Read prerouted                        0.88%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Read unlegalized nets                 0.16%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Read nets                             0.11%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Set up via pillars                    0.01%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Initialize 3D grid graph              0.39%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Model blockage capacity              10.42%  5.48 sec  5.49 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Initialize 3D capacity              9.67%  5.48 sec  5.49 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | | +-Move terms for access (1T)            0.08%  5.49 sec  5.49 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Read aux data                             0.00%  5.49 sec  5.49 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Others data preparation                   0.17%  5.49 sec  5.49 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Create route kernel                       3.39%  5.49 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       +-Global Routing                             28.14%  5.50 sec  5.52 sec  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)       | +-Initialization                            0.08%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Net group 1                              26.03%  5.50 sec  5.52 sec  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)       | | +-Generate topology                       1.17%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1a                                1.86%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Pattern routing (1T)                  0.42%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.41%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Add via demand to 2D                  0.40%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1b                                0.95%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Monotonic routing (1T)                0.54%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1c                                1.13%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Two level Routing                     0.95%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  5.50 sec  5.50 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1d                                8.50%  5.50 sec  5.51 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | | +-Detoured routing (1T)                 8.28%  5.50 sec  5.51 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1e                                0.52%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Route legalization                    0.18%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | | +-Legalize Blockage Violations        0.02%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1f                                1.08%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Congestion clean                      0.89%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1g                                2.02%  5.51 sec  5.52 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | | +-Post Routing                          1.82%  5.51 sec  5.52 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Phase 1h                                1.39%  5.52 sec  5.52 sec  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | | +-Post Routing                          1.19%  5.52 sec  5.52 sec  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | | +-Layer assignment (1T)                   0.77%  5.52 sec  5.52 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       +-Export 3D cong map                          3.57%  5.52 sec  5.52 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Export 2D cong map                        0.66%  5.52 sec  5.52 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       +-Extract Global 3D Wires                     0.02%  5.52 sec  5.52 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       +-Track Assignment (1T)                       9.38%  5.52 sec  5.53 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | +-Initialization                            0.02%  5.52 sec  5.52 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Track Assignment Kernel                   8.81%  5.52 sec  5.53 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | +-Free Memory                               0.00%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       +-Export                                     16.59%  5.53 sec  5.55 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | +-Export DB wires                           0.64%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Export all nets                         0.25%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | | +-Set wire vias                           0.05%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Report wirelength                        10.65%  5.53 sec  5.54 sec  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)       | +-Update net boxes                          4.57%  5.54 sec  5.55 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       | +-Update timing                             0.00%  5.55 sec  5.55 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)       +-Postprocess design                          0.74%  5.55 sec  5.55 sec  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)      ======================= Summary by functions ========================
[04/24 13:52:34     35s] (I)       Lv  Step                                      %      Real       CPU 
[04/24 13:52:34     35s] (I)      ---------------------------------------------------------------------
[04/24 13:52:34     35s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.08 sec 
[04/24 13:52:34     35s] (I)        1  Import and model                     34.73%  0.03 sec  0.02 sec 
[04/24 13:52:34     35s] (I)        1  Global Routing                       28.14%  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)        1  Export                               16.59%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        1  Track Assignment (1T)                 9.38%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        1  Export 3D cong map                    3.57%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        1  Postprocess design                    0.74%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Net group 1                          26.03%  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)        2  Create route DB                      22.02%  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)        2  Report wirelength                    10.65%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        2  Track Assignment Kernel               8.81%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        2  Create place DB                       7.90%  0.01 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Update net boxes                      4.57%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Create route kernel                   3.39%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Export 2D cong map                    0.66%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Export DB wires                       0.64%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Initialization                        0.11%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Import route data (1T)               20.51%  0.02 sec  0.02 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1d                              8.50%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        3  Import place data                     7.68%  0.01 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1g                              2.02%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1a                              1.86%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1h                              1.39%  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        3  Generate topology                     1.17%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1c                              1.13%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1f                              1.08%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1b                              0.95%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Layer assignment (1T)                 0.77%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Phase 1e                              0.52%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Export all nets                       0.25%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Model blockage capacity              10.42%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        4  Detoured routing (1T)                 8.28%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        4  Read nets                             4.67%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Read blockages ( Layer 2-4 )          4.49%  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        4  Post Routing                          3.01%  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        4  Read instances and placement          2.68%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Two level Routing                     0.95%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Congestion clean                      0.89%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Read prerouted                        0.88%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Monotonic routing (1T)                0.54%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Pattern routing (1T)                  0.42%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Pattern Routing Avoiding Blockages    0.41%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Add via demand to 2D                  0.40%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Initialize 3D grid graph              0.39%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Route legalization                    0.18%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Move terms for access (1T)            0.08%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Initialize 3D capacity                9.67%  0.01 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        5  Read PG blockages                     2.59%  0.00 sec  0.01 sec 
[04/24 13:52:34     35s] (I)        5  Read instance blockages               0.52%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Two Level Routing (Regular)           0.17%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/24 13:52:34     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:34     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/24 13:52:34     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 13:52:34     35s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:34     35s]     Routing using eGR in eGR->NR Step done.
[04/24 13:52:34     35s]     Routing using NR in eGR->NR Step...
[04/24 13:52:34     35s] 
[04/24 13:52:34     35s] CCOPT: Preparing to route 6 clock nets with NanoRoute.
[04/24 13:52:34     35s]   0 nets are default rule and 6 are default_2x_space.
[04/24 13:52:34     35s]   Preferred NanoRoute mode settings: Current
[04/24 13:52:34     35s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/24 13:52:34     35s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/24 13:52:34     35s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/24 13:52:34     35s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/24 13:52:34     35s]       Clock detailed routing...
[04/24 13:52:34     35s]         NanoRoute...
[04/24 13:52:34     35s] % Begin globalDetailRoute (date=04/24 13:52:34, mem=1443.5M)
[04/24 13:52:34     35s] 
[04/24 13:52:34     35s] globalDetailRoute
[04/24 13:52:34     35s] 
[04/24 13:52:34     35s] #Start globalDetailRoute on Wed Apr 24 13:52:34 2024
[04/24 13:52:34     35s] #
[04/24 13:52:34     35s] ### Time Record (globalDetailRoute) is installed.
[04/24 13:52:34     35s] ### Time Record (Pre Callback) is installed.
[04/24 13:52:34     35s] ### Time Record (Pre Callback) is uninstalled.
[04/24 13:52:34     35s] ### Time Record (DB Import) is installed.
[04/24 13:52:34     35s] ### Time Record (Timing Data Generation) is installed.
[04/24 13:52:34     35s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 13:52:34     35s] #create default rule from bind_ndr_rule rule=0x7f5c9cb6e950 0x7f5c5736c568
[04/24 13:52:35     36s] ### Net info: total nets: 3457
[04/24 13:52:35     36s] ### Net info: dirty nets: 0
[04/24 13:52:35     36s] ### Net info: marked as disconnected nets: 0
[04/24 13:52:35     36s] #num needed restored net=0
[04/24 13:52:35     36s] #need_extraction net=0 (total=3457)
[04/24 13:52:35     36s] ### Net info: fully routed nets: 6
[04/24 13:52:35     36s] ### Net info: trivial (< 2 pins) nets: 909
[04/24 13:52:35     36s] ### Net info: unrouted nets: 2542
[04/24 13:52:35     36s] ### Net info: re-extraction nets: 0
[04/24 13:52:35     36s] ### Net info: selected nets: 6
[04/24 13:52:35     36s] ### Net info: ignored nets: 0
[04/24 13:52:35     36s] ### Net info: skip routing nets: 0
[04/24 13:52:35     36s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 13:52:35     36s] ### import design signature (2): route=1573059227 fixed_route=764250374 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=282492057 net_attr=1740833635 dirty_area=0 del_dirty_area=0 cell=1261209316 placement=1493983954 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/24 13:52:35     36s] ### Time Record (DB Import) is uninstalled.
[04/24 13:52:35     36s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/24 13:52:35     36s] #
[04/24 13:52:35     36s] #Wire/Via statistics before line assignment ...
[04/24 13:52:35     36s] #Total number of nets with non-default rule or having extra spacing = 6
[04/24 13:52:35     36s] #Total wire length = 1150 um.
[04/24 13:52:35     36s] #Total half perimeter of net bounding box = 622 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal1 = 0 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal2 = 304 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal3 = 579 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal4 = 267 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 13:52:35     36s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 13:52:35     36s] #Total number of vias = 570
[04/24 13:52:35     36s] #Up-Via Summary (total 570):
[04/24 13:52:35     36s] #           
[04/24 13:52:35     36s] #-----------------------
[04/24 13:52:35     36s] # Metal1            202
[04/24 13:52:35     36s] # Metal2            293
[04/24 13:52:35     36s] # Metal3             75
[04/24 13:52:35     36s] #-----------------------
[04/24 13:52:35     36s] #                   570 
[04/24 13:52:35     36s] #
[04/24 13:52:35     36s] ### Time Record (Data Preparation) is installed.
[04/24 13:52:35     36s] #Start routing data preparation on Wed Apr 24 13:52:35 2024
[04/24 13:52:35     36s] #
[04/24 13:52:35     36s] #Minimum voltage of a net in the design = 0.000.
[04/24 13:52:35     36s] #Maximum voltage of a net in the design = 1.100.
[04/24 13:52:35     36s] #Voltage range [0.000 - 1.100] has 3454 nets.
[04/24 13:52:35     36s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 13:52:35     36s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 13:52:35     36s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 13:52:35     36s] #Build and mark too close pins for the same net.
[04/24 13:52:35     36s] ### Time Record (Cell Pin Access) is installed.
[04/24 13:52:35     36s] #Initial pin access analysis.
[04/24 13:52:39     39s] #Detail pin access analysis.
[04/24 13:52:39     39s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 13:52:39     39s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 13:52:39     39s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 13:52:39     39s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 13:52:39     39s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 13:52:39     39s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 13:52:39     39s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 13:52:39     39s] #pin_access_rlayer=2(Metal2)
[04/24 13:52:39     39s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 13:52:39     39s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 13:52:39     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.00 (MB), peak = 1569.32 (MB)
[04/24 13:52:39     39s] #Regenerating Ggrids automatically.
[04/24 13:52:39     39s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 13:52:39     39s] #Using automatically generated G-grids.
[04/24 13:52:40     40s] #Done routing data preparation.
[04/24 13:52:40     40s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1575.30 (MB), peak = 1575.81 (MB)
[04/24 13:52:40     40s] ### Time Record (Data Preparation) is uninstalled.
[04/24 13:52:40     40s] 
[04/24 13:52:40     40s] Trim Metal Layers:
[04/24 13:52:40     40s] LayerId::1 widthSet size::1
[04/24 13:52:40     40s] LayerId::2 widthSet size::1
[04/24 13:52:40     40s] LayerId::3 widthSet size::1
[04/24 13:52:40     40s] LayerId::4 widthSet size::1
[04/24 13:52:40     40s] LayerId::5 widthSet size::1
[04/24 13:52:40     40s] LayerId::6 widthSet size::1
[04/24 13:52:40     40s] LayerId::7 widthSet size::1
[04/24 13:52:40     40s] LayerId::8 widthSet size::1
[04/24 13:52:40     40s] LayerId::9 widthSet size::1
[04/24 13:52:40     40s] LayerId::10 widthSet size::1
[04/24 13:52:40     40s] LayerId::11 widthSet size::1
[04/24 13:52:40     40s] Updating RC grid for preRoute extraction ...
[04/24 13:52:40     40s] eee: pegSigSF::1.070000
[04/24 13:52:40     40s] Initializing multi-corner resistance tables ...
[04/24 13:52:40     40s] eee: l::1 avDens::0.095287 usedTrk::1895.255551 availTrk::19890.000000 sigTrk::1895.255551
[04/24 13:52:40     40s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:40     40s] eee: l::3 avDens::0.001478 usedTrk::0.266082 availTrk::180.000000 sigTrk::0.266082
[04/24 13:52:40     40s] eee: l::4 avDens::0.010262 usedTrk::18.424561 availTrk::1795.500000 sigTrk::18.424561
[04/24 13:52:40     40s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:40     40s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:40     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:40     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:40     40s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:40     40s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:40     40s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:40     40s] {RT rc125 0 4 4 0}
[04/24 13:52:40     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.836500 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:40     40s] ### Successfully loaded pre-route RC model
[04/24 13:52:40     40s] ### Time Record (Line Assignment) is installed.
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Distribution of nets:
[04/24 13:52:40     40s] #  
[04/24 13:52:40     40s] # #pin range           #net       %
[04/24 13:52:40     40s] #------------------------------------
[04/24 13:52:40     40s] #          2            1810 ( 52.4%)
[04/24 13:52:40     40s] #          3             321 (  9.3%)
[04/24 13:52:40     40s] #          4             236 (  6.8%)
[04/24 13:52:40     40s] #          5              78 (  2.3%)
[04/24 13:52:40     40s] #          6              10 (  0.3%)
[04/24 13:52:40     40s] #          7               6 (  0.2%)
[04/24 13:52:40     40s] #          8              56 (  1.6%)
[04/24 13:52:40     40s] #          9               3 (  0.1%)
[04/24 13:52:40     40s] #  10  -  19               3 (  0.1%)
[04/24 13:52:40     40s] #  20  -  29               3 (  0.1%)
[04/24 13:52:40     40s] #  30  -  39               2 (  0.1%)
[04/24 13:52:40     40s] #  40  -  49               5 (  0.1%)
[04/24 13:52:40     40s] #  50  -  59               3 (  0.1%)
[04/24 13:52:40     40s] #  60  -  69              10 (  0.3%)
[04/24 13:52:40     40s] #  70  -  79               2 (  0.1%)
[04/24 13:52:40     40s] #     >=2000               0 (  0.0%)
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Total: 3457 nets, 2548 non-trivial nets
[04/24 13:52:40     40s] #                              #net       %
[04/24 13:52:40     40s] #-------------------------------------------
[04/24 13:52:40     40s] #  Fully global routed            6 ( 0.2%)
[04/24 13:52:40     40s] #  Clock                          6
[04/24 13:52:40     40s] #  Nondefault rule                6
[04/24 13:52:40     40s] #  Shield rule                    2
[04/24 13:52:40     40s] #  Extra space                    2
[04/24 13:52:40     40s] #  Prefer layer range             6
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #  Rule                    #net     #shield    Pref.Layer
[04/24 13:52:40     40s] #--------------------------------------------------------
[04/24 13:52:40     40s] #  default_2x_space           6           2      [ 2, --]
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Nets in 1 layer range:
[04/24 13:52:40     40s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[04/24 13:52:40     40s] #---------------------------------------------------------
[04/24 13:52:40     40s] #             Metal2          -------           6 (  0.2%)
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #6 nets selected.
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] ### 
[04/24 13:52:40     40s] ### Net length summary before Line Assignment:
[04/24 13:52:40     40s] ### Layer     H-Len   V-Len         Total       #Up-Via
[04/24 13:52:40     40s] ### ---------------------------------------------------
[04/24 13:52:40     40s] ### Metal1        0       0       0(  0%)     202( 21%)
[04/24 13:52:40     40s] ### Metal2        0     300     300( 26%)     686( 71%)
[04/24 13:52:40     40s] ### Metal3      583       0     583( 51%)      75(  8%)
[04/24 13:52:40     40s] ### Metal4        0     266     266( 23%)       0(  0%)
[04/24 13:52:40     40s] ### Metal5        0       0       0(  0%)       0(  0%)
[04/24 13:52:40     40s] ### Metal6        0       0       0(  0%)       0(  0%)
[04/24 13:52:40     40s] ### Metal7        0       0       0(  0%)       0(  0%)
[04/24 13:52:40     40s] ### Metal8        0       0       0(  0%)       0(  0%)
[04/24 13:52:40     40s] ### Metal9        0       0       0(  0%)       0(  0%)
[04/24 13:52:40     40s] ### Metal10       0       0       0(  0%)       0(  0%)
[04/24 13:52:40     40s] ### Metal11       0       0       0(  0%)       0(  0%)
[04/24 13:52:40     40s] ### ---------------------------------------------------
[04/24 13:52:40     40s] ###             583     566    1150           963      
[04/24 13:52:40     40s] ### 
[04/24 13:52:40     40s] ### Net length and overlap summary after Line Assignment:
[04/24 13:52:40     40s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[04/24 13:52:40     40s] ### ----------------------------------------------------------------------------
[04/24 13:52:40     40s] ### Metal1        0       0       0(  0%)     202( 36%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal2        0     335     335( 30%)     314( 55%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal3      550       0     550( 49%)      50(  9%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal4        0     243     243( 22%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/24 13:52:40     40s] ### ----------------------------------------------------------------------------
[04/24 13:52:40     40s] ###             550     578    1129           566          0           0        
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Line Assignment statistics:
[04/24 13:52:40     40s] #Cpu time = 00:00:00
[04/24 13:52:40     40s] #Elapsed time = 00:00:00
[04/24 13:52:40     40s] #Increased memory = 2.88 (MB)
[04/24 13:52:40     40s] #Total memory = 1601.84 (MB)
[04/24 13:52:40     40s] #Peak memory = 1601.84 (MB)
[04/24 13:52:40     40s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/24 13:52:40     40s] ### Time Record (Line Assignment) is uninstalled.
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Wire/Via statistics after line assignment ...
[04/24 13:52:40     40s] #Total number of nets with non-default rule or having extra spacing = 6
[04/24 13:52:40     40s] #Total wire length = 1129 um.
[04/24 13:52:40     40s] #Total half perimeter of net bounding box = 622 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal1 = 0 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal2 = 336 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal3 = 551 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal4 = 243 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 13:52:40     40s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 13:52:40     40s] #Total number of vias = 566
[04/24 13:52:40     40s] #Up-Via Summary (total 566):
[04/24 13:52:40     40s] #           
[04/24 13:52:40     40s] #-----------------------
[04/24 13:52:40     40s] # Metal1            202
[04/24 13:52:40     40s] # Metal2            314
[04/24 13:52:40     40s] # Metal3             50
[04/24 13:52:40     40s] #-----------------------
[04/24 13:52:40     40s] #                   566 
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Routing data preparation, pin analysis, line assignment statistics:
[04/24 13:52:40     40s] #Cpu time = 00:00:05
[04/24 13:52:40     40s] #Elapsed time = 00:00:05
[04/24 13:52:40     40s] #Increased memory = 69.22 (MB)
[04/24 13:52:40     40s] #Total memory = 1595.55 (MB)
[04/24 13:52:40     40s] #Peak memory = 1602.28 (MB)
[04/24 13:52:40     40s] #RTESIG:78da9593414bc33018863dfb2b3eba1d2ab8992f694c76f022785519ea75c4352bc53691
[04/24 13:52:40     40s] #       2655f6effda6226c94c6f696f6e1cdf73e6966f397bb35641c97a8168129b941b85f73c1
[04/24 13:52:40     40s] #       04d30b2e6471c571439f9e6fb3f3d9fce1f18943062684ba729bd697f666dbf8ed1bc4ba
[04/24 13:52:40     40s] #       ad5df5f30633c843ec687d097db01d041b23ad2e7e0314c4aeb790bf7adf0c124ac3ce34
[04/24 13:52:40     40s] #       e10f29f7ceb4f5164abb337d134f682c8a637c684fb102ce20af5db495ed0619c1d8946d
[04/24 13:52:40     40s] #       0545267a48ad208bfedd37beda43e349d067ddd9713dab824f6acf1093f511c5f5d1b089
[04/24 13:52:40     40s] #       4c94380d9f96ae2569219e4458d7b7c32373f290f08b5249e07229d9e1817cd778138749
[04/24 13:52:40     40s] #       a5e828be358ddb4745c3a11cff53a88086ec4324a2f4e1f84334ae345d39da556bca73de
[04/24 13:52:40     40s] #       8d1ae1c845ca08a7a2508c4fcf0ffe93178666fa07b45269889fdeab63e8ec0b350f67c7
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Skip comparing routing design signature in db-snapshot flow
[04/24 13:52:40     40s] ### Time Record (Detail Routing) is installed.
[04/24 13:52:40     40s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 13:52:40     40s] #
[04/24 13:52:40     40s] #Start Detail Routing..
[04/24 13:52:40     40s] #start initial detail routing ...
[04/24 13:52:40     40s] ### Design has 9 dirty nets
[04/24 13:52:41     42s] ### Routing stats: routing = 15.70% drc-check-only = 3.42%
[04/24 13:52:41     42s] #   number of violations = 0
[04/24 13:52:41     42s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1597.68 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] #Complete Detail Routing.
[04/24 13:52:41     42s] #Total number of nets with non-default rule or having extra spacing = 6
[04/24 13:52:41     42s] #Total wire length = 1181 um.
[04/24 13:52:41     42s] #Total half perimeter of net bounding box = 622 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal1 = 0 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal2 = 323 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal3 = 592 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal4 = 266 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 13:52:41     42s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 13:52:41     42s] #Total number of vias = 486
[04/24 13:52:41     42s] #Up-Via Summary (total 486):
[04/24 13:52:41     42s] #           
[04/24 13:52:41     42s] #-----------------------
[04/24 13:52:41     42s] # Metal1            202
[04/24 13:52:41     42s] # Metal2            229
[04/24 13:52:41     42s] # Metal3             55
[04/24 13:52:41     42s] #-----------------------
[04/24 13:52:41     42s] #                   486 
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] #Total number of DRC violations = 0
[04/24 13:52:41     42s] ### Time Record (Detail Routing) is uninstalled.
[04/24 13:52:41     42s] #Cpu time = 00:00:01
[04/24 13:52:41     42s] #Elapsed time = 00:00:01
[04/24 13:52:41     42s] #Increased memory = 2.05 (MB)
[04/24 13:52:41     42s] #Total memory = 1597.70 (MB)
[04/24 13:52:41     42s] #Peak memory = 1628.44 (MB)
[04/24 13:52:41     42s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 13:52:41     42s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 13:52:41     42s] #pin_access_rlayer=2(Metal2)
[04/24 13:52:41     42s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 13:52:41     42s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 13:52:41     42s] ### Time Record (Shielding) is installed.
[04/24 13:52:41     42s] #Analyzing shielding information. 
[04/24 13:52:41     42s] #  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
[04/24 13:52:41     42s] #  Bottom shield layer is layer 1.
[04/24 13:52:41     42s] #  Bottom routing layer for shield is layer 1.
[04/24 13:52:41     42s] #  Start shielding step 1
[04/24 13:52:41     42s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.77 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] #  Start shielding step 2 
[04/24 13:52:41     42s] #    Inner loop #1
[04/24 13:52:41     42s] #    Inner loop #2
[04/24 13:52:41     42s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.90 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] #  Start shielding step 3
[04/24 13:52:41     42s] #    Start loop 1
[04/24 13:52:41     42s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.16 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.16 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] #  Start shielding step 4
[04/24 13:52:41     42s] #    Inner loop #1
[04/24 13:52:41     42s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.38 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.38 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] #-------------------------------------------------------------------------------
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] #	Shielding Summary
[04/24 13:52:41     42s] #-------------------------------------------------------------------------------
[04/24 13:52:41     42s] #Primary shielding net(s): VSS 
[04/24 13:52:41     42s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] #Number of nets with shield attribute: 2
[04/24 13:52:41     42s] #Number of nets reported: 2
[04/24 13:52:41     42s] #Number of nets without shielding: 0
[04/24 13:52:41     42s] #Average ratio                   : 0.988
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] #Name   Average Length     Shield    Ratio
[04/24 13:52:41     42s] #Metal2:           4.3        7.2     0.842
[04/24 13:52:41     42s] #Metal3:          47.2       94.4     1.000
[04/24 13:52:41     42s] #Metal4:          31.2       61.7     0.990
[04/24 13:52:41     42s] #-------------------------------------------------------------------------------
[04/24 13:52:41     42s] #Bottom shield layer (Metal1) and above: 
[04/24 13:52:41     42s] #Average (BotShieldLayer) ratio  : 0.988
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] #Name    Actual Length     Shield    Ratio
[04/24 13:52:41     42s] #Metal2:           8.6       14.4     0.842
[04/24 13:52:41     42s] #Metal3:          94.4      188.8     1.000
[04/24 13:52:41     42s] #Metal4:          62.3      123.4     0.990
[04/24 13:52:41     42s] #-------------------------------------------------------------------------------
[04/24 13:52:41     42s] #Preferred routing layer range: Metal2 - Metal4
[04/24 13:52:41     42s] #Average (PrefLayerOnly) ratio   : 0.988
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] #Name    Actual Length     Shield    Ratio
[04/24 13:52:41     42s] #Metal2:           8.6       14.4     0.842
[04/24 13:52:41     42s] #Metal3:          94.4      188.8     1.000
[04/24 13:52:41     42s] #Metal4:          62.3      123.4     0.990
[04/24 13:52:41     42s] #-------------------------------------------------------------------------------
[04/24 13:52:41     42s] #Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.43 (MB), peak = 1628.44 (MB)
[04/24 13:52:41     42s] ### Time Record (Shielding) is uninstalled.
[04/24 13:52:41     42s] #Skip updating routing design signature in db-snapshot flow
[04/24 13:52:41     42s] #detailRoute Statistics:
[04/24 13:52:41     42s] #Cpu time = 00:00:02
[04/24 13:52:41     42s] #Elapsed time = 00:00:02
[04/24 13:52:41     42s] #Increased memory = 2.89 (MB)
[04/24 13:52:41     42s] #Total memory = 1598.45 (MB)
[04/24 13:52:41     42s] #Peak memory = 1628.44 (MB)
[04/24 13:52:41     42s] ### Time Record (DB Export) is installed.
[04/24 13:52:41     42s] ### export design design signature (22): route=456019980 fixed_route=764250374 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=778202836 net_attr=792741879 dirty_area=0 del_dirty_area=0 cell=1261209316 placement=1493983954 pin_access=2111329306 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 13:52:41     42s] ### Time Record (DB Export) is uninstalled.
[04/24 13:52:41     42s] ### Time Record (Post Callback) is installed.
[04/24 13:52:41     42s] ### Time Record (Post Callback) is uninstalled.
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] #globalDetailRoute statistics:
[04/24 13:52:41     42s] #Cpu time = 00:00:07
[04/24 13:52:41     42s] #Elapsed time = 00:00:07
[04/24 13:52:41     42s] #Increased memory = 143.61 (MB)
[04/24 13:52:41     42s] #Total memory = 1587.12 (MB)
[04/24 13:52:41     42s] #Peak memory = 1628.44 (MB)
[04/24 13:52:41     42s] #Number of warnings = 1
[04/24 13:52:41     42s] #Total number of warnings = 4
[04/24 13:52:41     42s] #Number of fails = 0
[04/24 13:52:41     42s] #Total number of fails = 0
[04/24 13:52:41     42s] #Complete globalDetailRoute on Wed Apr 24 13:52:41 2024
[04/24 13:52:41     42s] #
[04/24 13:52:41     42s] ### Time Record (globalDetailRoute) is uninstalled.
[04/24 13:52:41     42s] ### 
[04/24 13:52:41     42s] ###   Scalability Statistics
[04/24 13:52:41     42s] ### 
[04/24 13:52:41     42s] ### --------------------------------+----------------+----------------+----------------+
[04/24 13:52:41     42s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/24 13:52:41     42s] ### --------------------------------+----------------+----------------+----------------+
[04/24 13:52:41     42s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/24 13:52:41     42s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/24 13:52:41     42s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/24 13:52:41     42s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[04/24 13:52:41     42s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/24 13:52:41     42s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[04/24 13:52:41     42s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[04/24 13:52:41     42s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[04/24 13:52:41     42s] ###   Shielding                     |        00:00:00|        00:00:00|             1.0|
[04/24 13:52:41     42s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[04/24 13:52:41     42s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[04/24 13:52:41     42s] ### --------------------------------+----------------+----------------+----------------+
[04/24 13:52:41     42s] ### 
[04/24 13:52:41     42s] % End globalDetailRoute (date=04/24 13:52:41, total cpu=0:00:07.3, real=0:00:07.0, peak res=1628.4M, current mem=1585.0M)
[04/24 13:52:41     42s]         NanoRoute done. (took cpu=0:00:07.3 real=0:00:07.3)
[04/24 13:52:41     42s]       Clock detailed routing done.
[04/24 13:52:41     42s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/24 13:52:41     42s] Skipping check of guided vs. routed net lengths.
[04/24 13:52:41     42s] Set FIXED routing status on 6 net(s)
[04/24 13:52:41     42s] Set FIXED placed status on 5 instance(s)
[04/24 13:52:41     42s]       Route Remaining Unrouted Nets...
[04/24 13:52:41     42s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/24 13:52:41     42s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2106.1M, EPOCH TIME: 1713959561.963737
[04/24 13:52:41     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:41     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:41     42s] All LLGs are deleted
[04/24 13:52:41     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:41     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:41     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2106.1M, EPOCH TIME: 1713959561.963871
[04/24 13:52:41     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2106.1M, EPOCH TIME: 1713959561.963959
[04/24 13:52:41     42s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2106.1M, EPOCH TIME: 1713959561.964078
[04/24 13:52:41     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.5 mem=2106.1M
[04/24 13:52:41     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.5 mem=2106.1M
[04/24 13:52:41     42s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2106.13 MB )
[04/24 13:52:41     42s] (I)      ==================== Layers =====================
[04/24 13:52:41     42s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:41     42s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:41     42s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:41     42s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:41     42s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:41     42s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:41     42s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:41     42s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:41     42s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:41     42s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:41     42s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:41     42s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:41     42s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:41     42s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:41     42s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:41     42s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:41     42s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:41     42s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:41     42s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:41     42s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:41     42s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:41     42s] (I)      Started Import and model ( Curr Mem: 2106.13 MB )
[04/24 13:52:41     42s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:41     42s] (I)      == Non-default Options ==
[04/24 13:52:41     42s] (I)      Maximum routing layer                              : 4
[04/24 13:52:41     42s] (I)      Number of threads                                  : 1
[04/24 13:52:41     42s] (I)      Method to set GCell size                           : row
[04/24 13:52:41     42s] (I)      Counted 12968 PG shapes. We will not process PG shapes layer by layer.
[04/24 13:52:41     42s] (I)      Use row-based GCell size
[04/24 13:52:41     42s] (I)      Use row-based GCell align
[04/24 13:52:41     42s] (I)      layer 0 area = 80000
[04/24 13:52:41     42s] (I)      layer 1 area = 80000
[04/24 13:52:41     42s] (I)      layer 2 area = 80000
[04/24 13:52:41     42s] (I)      layer 3 area = 80000
[04/24 13:52:41     42s] (I)      GCell unit size   : 3420
[04/24 13:52:41     42s] (I)      GCell multiplier  : 1
[04/24 13:52:41     42s] (I)      GCell row height  : 3420
[04/24 13:52:41     42s] (I)      Actual row height : 3420
[04/24 13:52:41     42s] (I)      GCell align ref   : 60000 60040
[04/24 13:52:41     42s] [NR-eGR] Track table information for default rule: 
[04/24 13:52:41     42s] [NR-eGR] Metal1 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal2 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal3 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal4 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal5 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal6 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal7 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal8 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal9 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal10 has single uniform track structure
[04/24 13:52:41     42s] [NR-eGR] Metal11 has single uniform track structure
[04/24 13:52:41     42s] (I)      ================== Default via ===================
[04/24 13:52:41     42s] (I)      +----+------------------+------------------------+
[04/24 13:52:41     42s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/24 13:52:41     42s] (I)      +----+------------------+------------------------+
[04/24 13:52:41     42s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/24 13:52:41     42s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/24 13:52:41     42s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/24 13:52:41     42s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/24 13:52:41     42s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/24 13:52:41     42s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/24 13:52:41     42s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/24 13:52:41     42s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/24 13:52:41     42s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/24 13:52:41     42s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/24 13:52:41     42s] (I)      +----+------------------+------------------------+
[04/24 13:52:41     42s] [NR-eGR] Read 14942 PG shapes
[04/24 13:52:41     42s] [NR-eGR] Read 0 clock shapes
[04/24 13:52:41     42s] [NR-eGR] Read 0 other shapes
[04/24 13:52:41     42s] [NR-eGR] #Routing Blockages  : 0
[04/24 13:52:41     42s] [NR-eGR] #Instance Blockages : 0
[04/24 13:52:41     42s] [NR-eGR] #PG Blockages       : 14942
[04/24 13:52:41     42s] [NR-eGR] #Halo Blockages     : 0
[04/24 13:52:41     42s] [NR-eGR] #Boundary Blockages : 0
[04/24 13:52:41     42s] [NR-eGR] #Clock Blockages    : 0
[04/24 13:52:41     42s] [NR-eGR] #Other Blockages    : 0
[04/24 13:52:41     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/24 13:52:41     42s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 630
[04/24 13:52:41     42s] [NR-eGR] Read 2548 nets ( ignored 6 )
[04/24 13:52:41     42s] (I)      early_global_route_priority property id does not exist.
[04/24 13:52:41     42s] (I)      Read Num Blocks=14942  Num Prerouted Wires=630  Num CS=0
[04/24 13:52:41     42s] (I)      Layer 1 (V) : #blockages 4988 : #preroutes 429
[04/24 13:52:41     42s] (I)      Layer 2 (H) : #blockages 4984 : #preroutes 179
[04/24 13:52:41     42s] (I)      Layer 3 (V) : #blockages 4970 : #preroutes 22
[04/24 13:52:41     42s] (I)      Number of ignored nets                =      6
[04/24 13:52:41     42s] (I)      Number of connected nets              =      0
[04/24 13:52:41     42s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[04/24 13:52:41     42s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/24 13:52:41     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/24 13:52:41     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/24 13:52:41     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/24 13:52:41     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/24 13:52:41     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/24 13:52:41     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/24 13:52:41     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:52:41     42s] (I)      Ndr track 0 does not exist
[04/24 13:52:41     42s] (I)      ---------------------Grid Graph Info--------------------
[04/24 13:52:41     42s] (I)      Routing area        : (0, 0) - (580000, 528200)
[04/24 13:52:41     42s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[04/24 13:52:41     42s] (I)      Site width          :   400  (dbu)
[04/24 13:52:41     42s] (I)      Row height          :  3420  (dbu)
[04/24 13:52:41     42s] (I)      GCell row height    :  3420  (dbu)
[04/24 13:52:41     42s] (I)      GCell width         :  3420  (dbu)
[04/24 13:52:41     42s] (I)      GCell height        :  3420  (dbu)
[04/24 13:52:41     42s] (I)      Grid                :   170   154     4
[04/24 13:52:41     42s] (I)      Layer numbers       :     1     2     3     4
[04/24 13:52:41     42s] (I)      Vertical capacity   :     0  3420     0  3420
[04/24 13:52:41     42s] (I)      Horizontal capacity :     0     0  3420     0
[04/24 13:52:41     42s] (I)      Default wire width  :   120   160   160   160
[04/24 13:52:41     42s] (I)      Default wire space  :   120   140   140   140
[04/24 13:52:41     42s] (I)      Default wire pitch  :   240   300   300   300
[04/24 13:52:41     42s] (I)      Default pitch size  :   240   400   380   400
[04/24 13:52:41     42s] (I)      First track coord   :   190   200   190   200
[04/24 13:52:41     42s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[04/24 13:52:41     42s] (I)      Total num of tracks :  1390  1450  1390  1450
[04/24 13:52:41     42s] (I)      Num of masks        :     1     1     1     1
[04/24 13:52:41     42s] (I)      Num of trim masks   :     0     0     0     0
[04/24 13:52:41     42s] (I)      --------------------------------------------------------
[04/24 13:52:41     42s] 
[04/24 13:52:41     42s] [NR-eGR] ============ Routing rule table ============
[04/24 13:52:41     42s] [NR-eGR] Rule id: 2  Nets: 2542
[04/24 13:52:41     42s] (I)      ID:2 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/24 13:52:41     42s] (I)                    Layer    2    3    4 
[04/24 13:52:41     42s] (I)                    Pitch  400  380  400 
[04/24 13:52:41     42s] (I)             #Used tracks    1    1    1 
[04/24 13:52:41     42s] (I)       #Fully used tracks    1    1    1 
[04/24 13:52:41     42s] [NR-eGR] ========================================
[04/24 13:52:41     42s] [NR-eGR] 
[04/24 13:52:41     42s] (I)      =============== Blocked Tracks ===============
[04/24 13:52:41     42s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:41     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/24 13:52:41     42s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:41     42s] (I)      |     1 |       0 |        0 |         0.00% |
[04/24 13:52:41     42s] (I)      |     2 |  223300 |    53861 |        24.12% |
[04/24 13:52:41     42s] (I)      |     3 |  236300 |    11448 |         4.84% |
[04/24 13:52:41     42s] (I)      |     4 |  223300 |    57583 |        25.79% |
[04/24 13:52:41     42s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:41     42s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2107.18 MB )
[04/24 13:52:41     42s] (I)      Reset routing kernel
[04/24 13:52:41     42s] (I)      Started Global Routing ( Curr Mem: 2107.18 MB )
[04/24 13:52:41     42s] (I)      totalPins=7653  totalGlobalPin=7430 (97.09%)
[04/24 13:52:42     42s] (I)      total 2D Cap : 632878 = (224855 H, 408023 V)
[04/24 13:52:42     42s] [NR-eGR] Layer group 1: route 2542 net(s) in layer range [2, 4]
[04/24 13:52:42     42s] (I)      
[04/24 13:52:42     42s] (I)      ============  Phase 1a Route ============
[04/24 13:52:42     42s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[04/24 13:52:42     42s] (I)      Usage: 53446 = (37854 H, 15592 V) = (16.83% H, 3.82% V) = (6.473e+04um H, 2.666e+04um V)
[04/24 13:52:42     42s] (I)      
[04/24 13:52:42     42s] (I)      ============  Phase 1b Route ============
[04/24 13:52:42     42s] (I)      Usage: 53485 = (37854 H, 15631 V) = (16.83% H, 3.83% V) = (6.473e+04um H, 2.673e+04um V)
[04/24 13:52:42     42s] (I)      Overflow of layer group 1: 0.21% H + 0.35% V. EstWL: 9.145935e+04um
[04/24 13:52:42     42s] (I)      Congestion metric : 0.21%H 0.35%V, 0.56%HV
[04/24 13:52:42     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/24 13:52:42     42s] (I)      
[04/24 13:52:42     42s] (I)      ============  Phase 1c Route ============
[04/24 13:52:42     42s] (I)      Level2 Grid: 34 x 31
[04/24 13:52:42     42s] (I)      Usage: 53499 = (37868 H, 15631 V) = (16.84% H, 3.83% V) = (6.475e+04um H, 2.673e+04um V)
[04/24 13:52:42     42s] (I)      
[04/24 13:52:42     42s] (I)      ============  Phase 1d Route ============
[04/24 13:52:42     42s] (I)      Usage: 53528 = (37877 H, 15651 V) = (16.85% H, 3.84% V) = (6.477e+04um H, 2.676e+04um V)
[04/24 13:52:42     42s] (I)      
[04/24 13:52:42     42s] (I)      ============  Phase 1e Route ============
[04/24 13:52:42     42s] (I)      Usage: 53528 = (37877 H, 15651 V) = (16.85% H, 3.84% V) = (6.477e+04um H, 2.676e+04um V)
[04/24 13:52:42     42s] [NR-eGR] Early Global Route overflow of layer group 1: 0.24% H + 0.01% V. EstWL: 9.153288e+04um
[04/24 13:52:42     42s] (I)      
[04/24 13:52:42     42s] (I)      ============  Phase 1l Route ============
[04/24 13:52:42     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/24 13:52:42     42s] (I)      Layer  2:     207484     13170         4         752      221633    ( 0.34%) 
[04/24 13:52:42     42s] (I)      Layer  3:     226144     39533        49           0      234234    ( 0.00%) 
[04/24 13:52:42     42s] (I)      Layer  4:     203580      6723         0        4386      217999    ( 1.97%) 
[04/24 13:52:42     42s] (I)      Total:        637208     59426        53        5138      673866    ( 0.76%) 
[04/24 13:52:42     42s] (I)      
[04/24 13:52:42     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 13:52:42     42s] [NR-eGR]                        OverCon            
[04/24 13:52:42     42s] [NR-eGR]                         #Gcell     %Gcell
[04/24 13:52:42     42s] [NR-eGR]        Layer             (1-2)    OverCon
[04/24 13:52:42     42s] [NR-eGR] ----------------------------------------------
[04/24 13:52:42     42s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:42     42s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[04/24 13:52:42     42s] [NR-eGR]  Metal3 ( 3)        41( 0.16%)   ( 0.16%) 
[04/24 13:52:42     42s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:42     42s] [NR-eGR] ----------------------------------------------
[04/24 13:52:42     42s] [NR-eGR]        Total        45( 0.06%)   ( 0.06%) 
[04/24 13:52:42     42s] [NR-eGR] 
[04/24 13:52:42     42s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2107.18 MB )
[04/24 13:52:42     42s] (I)      total 2D Cap : 640934 = (228003 H, 412931 V)
[04/24 13:52:42     42s] [NR-eGR] Overflow after Early Global Route 0.16% H + 0.00% V
[04/24 13:52:42     42s] (I)      ============= Track Assignment ============
[04/24 13:52:42     42s] (I)      Started Track Assignment (1T) ( Curr Mem: 2107.18 MB )
[04/24 13:52:42     42s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/24 13:52:42     42s] (I)      Run Multi-thread track assignment
[04/24 13:52:42     42s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2107.18 MB )
[04/24 13:52:42     42s] (I)      Started Export ( Curr Mem: 2107.18 MB )
[04/24 13:52:42     42s] [NR-eGR]                  Length (um)   Vias 
[04/24 13:52:42     42s] [NR-eGR] ------------------------------------
[04/24 13:52:42     42s] [NR-eGR]  Metal1   (1H)             0   7332 
[04/24 13:52:42     42s] [NR-eGR]  Metal2   (2V)         18476  11265 
[04/24 13:52:42     42s] [NR-eGR]  Metal3   (3H)         66609   1269 
[04/24 13:52:42     42s] [NR-eGR]  Metal4   (4V)         10526      0 
[04/24 13:52:42     42s] [NR-eGR]  Metal5   (5H)             0      0 
[04/24 13:52:42     42s] [NR-eGR]  Metal6   (6V)             0      0 
[04/24 13:52:42     42s] [NR-eGR]  Metal7   (7H)             0      0 
[04/24 13:52:42     42s] [NR-eGR]  Metal8   (8V)             0      0 
[04/24 13:52:42     42s] [NR-eGR]  Metal9   (9H)             0      0 
[04/24 13:52:42     42s] [NR-eGR]  Metal10  (10V)            0      0 
[04/24 13:52:42     42s] [NR-eGR]  Metal11  (11H)            0      0 
[04/24 13:52:42     42s] [NR-eGR] ------------------------------------
[04/24 13:52:42     42s] [NR-eGR]           Total        95611  19866 
[04/24 13:52:42     42s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:42     42s] [NR-eGR] Total half perimeter of net bounding box: 88808um
[04/24 13:52:42     42s] [NR-eGR] Total length: 95611um, number of vias: 19866
[04/24 13:52:42     42s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:42     42s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/24 13:52:42     42s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:42     42s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2107.18 MB )
[04/24 13:52:42     42s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2105.18 MB )
[04/24 13:52:42     42s] (I)      ======================================= Runtime Summary =======================================
[04/24 13:52:42     42s] (I)       Step                                              %      Start     Finish      Real       CPU 
[04/24 13:52:42     42s] (I)      -----------------------------------------------------------------------------------------------
[04/24 13:52:42     42s] (I)       Early Global Route kernel                   100.00%  12.96 sec  13.15 sec  0.19 sec  0.19 sec 
[04/24 13:52:42     42s] (I)       +-Import and model                           13.25%  12.97 sec  12.99 sec  0.02 sec  0.03 sec 
[04/24 13:52:42     42s] (I)       | +-Create place DB                           3.54%  12.97 sec  12.97 sec  0.01 sec  0.02 sec 
[04/24 13:52:42     42s] (I)       | | +-Import place data                       3.46%  12.97 sec  12.97 sec  0.01 sec  0.02 sec 
[04/24 13:52:42     42s] (I)       | | | +-Read instances and placement          1.17%  12.97 sec  12.97 sec  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | +-Read nets                             2.12%  12.97 sec  12.97 sec  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | +-Create route DB                           7.63%  12.97 sec  12.99 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | +-Import route data (1T)                  7.36%  12.97 sec  12.99 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.88%  12.97 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Read routing blockages              0.00%  12.97 sec  12.97 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Read instance blockages             0.23%  12.97 sec  12.97 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Read PG blockages                   0.06%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Read clock blockages                0.01%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Read other blockages                0.01%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Read halo blockages                 0.01%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Read boundary cut boxes             0.00%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Read blackboxes                       0.01%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Read prerouted                        0.15%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Read unlegalized nets                 0.07%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Read nets                             0.48%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Set up via pillars                    0.01%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Initialize 3D grid graph              0.19%  12.98 sec  12.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Model blockage capacity               3.72%  12.98 sec  12.99 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Initialize 3D capacity              3.49%  12.98 sec  12.99 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | +-Read aux data                             0.00%  12.99 sec  12.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | +-Others data preparation                   0.09%  12.99 sec  12.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | +-Create route kernel                       1.50%  12.99 sec  12.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       +-Global Routing                             45.81%  12.99 sec  13.08 sec  0.09 sec  0.09 sec 
[04/24 13:52:42     42s] (I)       | +-Initialization                            1.01%  12.99 sec  12.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | +-Net group 1                              43.12%  12.99 sec  13.07 sec  0.08 sec  0.09 sec 
[04/24 13:52:42     42s] (I)       | | +-Generate topology                       1.11%  12.99 sec  12.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | +-Phase 1a                                5.19%  13.00 sec  13.01 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | +-Pattern routing (1T)                  3.95%  13.00 sec  13.01 sec  0.01 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.53%  13.01 sec  13.01 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Add via demand to 2D                  0.43%  13.01 sec  13.01 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | +-Phase 1b                                3.24%  13.01 sec  13.01 sec  0.01 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Monotonic routing (1T)                3.08%  13.01 sec  13.01 sec  0.01 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | +-Phase 1c                                1.34%  13.01 sec  13.02 sec  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | +-Two level Routing                     1.25%  13.01 sec  13.02 sec  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Two Level Routing (Regular)         0.85%  13.01 sec  13.02 sec  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  13.02 sec  13.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | +-Phase 1d                                7.25%  13.02 sec  13.03 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | | +-Detoured routing (1T)                 7.14%  13.02 sec  13.03 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | +-Phase 1e                                1.14%  13.03 sec  13.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | +-Route legalization                    0.99%  13.03 sec  13.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | | | +-Legalize Blockage Violations        0.91%  13.03 sec  13.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | | +-Phase 1l                               21.73%  13.03 sec  13.07 sec  0.04 sec  0.05 sec 
[04/24 13:52:42     42s] (I)       | | | +-Layer assignment (1T)                20.91%  13.03 sec  13.07 sec  0.04 sec  0.05 sec 
[04/24 13:52:42     42s] (I)       | +-Clean cong LA                             0.00%  13.07 sec  13.07 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       +-Export 3D cong map                          1.76%  13.08 sec  13.08 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | +-Export 2D cong map                        0.31%  13.08 sec  13.08 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       +-Extract Global 3D Wires                     0.44%  13.08 sec  13.08 sec  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       +-Track Assignment (1T)                      24.09%  13.08 sec  13.13 sec  0.05 sec  0.04 sec 
[04/24 13:52:42     42s] (I)       | +-Initialization                            0.10%  13.08 sec  13.08 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | +-Track Assignment Kernel                  23.48%  13.08 sec  13.13 sec  0.04 sec  0.04 sec 
[04/24 13:52:42     42s] (I)       | +-Free Memory                               0.00%  13.13 sec  13.13 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       +-Export                                     10.83%  13.13 sec  13.15 sec  0.02 sec  0.02 sec 
[04/24 13:52:42     42s] (I)       | +-Export DB wires                           5.99%  13.13 sec  13.14 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | +-Export all nets                         4.52%  13.13 sec  13.14 sec  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | | +-Set wire vias                           1.04%  13.14 sec  13.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | +-Report wirelength                         2.53%  13.14 sec  13.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       | +-Update net boxes                          1.95%  13.14 sec  13.15 sec  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)       | +-Update timing                             0.00%  13.15 sec  13.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)       +-Postprocess design                          0.40%  13.15 sec  13.15 sec  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)      ======================= Summary by functions ========================
[04/24 13:52:42     42s] (I)       Lv  Step                                      %      Real       CPU 
[04/24 13:52:42     42s] (I)      ---------------------------------------------------------------------
[04/24 13:52:42     42s] (I)        0  Early Global Route kernel           100.00%  0.19 sec  0.19 sec 
[04/24 13:52:42     42s] (I)        1  Global Routing                       45.81%  0.09 sec  0.09 sec 
[04/24 13:52:42     42s] (I)        1  Track Assignment (1T)                24.09%  0.05 sec  0.04 sec 
[04/24 13:52:42     42s] (I)        1  Import and model                     13.25%  0.02 sec  0.03 sec 
[04/24 13:52:42     42s] (I)        1  Export                               10.83%  0.02 sec  0.02 sec 
[04/24 13:52:42     42s] (I)        1  Export 3D cong map                    1.76%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        1  Extract Global 3D Wires               0.44%  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        1  Postprocess design                    0.40%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Net group 1                          43.12%  0.08 sec  0.09 sec 
[04/24 13:52:42     42s] (I)        2  Track Assignment Kernel              23.48%  0.04 sec  0.04 sec 
[04/24 13:52:42     42s] (I)        2  Create route DB                       7.63%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        2  Export DB wires                       5.99%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        2  Create place DB                       3.54%  0.01 sec  0.02 sec 
[04/24 13:52:42     42s] (I)        2  Report wirelength                     2.53%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Update net boxes                      1.95%  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        2  Create route kernel                   1.50%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Initialization                        1.10%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Export 2D cong map                    0.31%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        3  Phase 1l                             21.73%  0.04 sec  0.05 sec 
[04/24 13:52:42     42s] (I)        3  Import route data (1T)                7.36%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        3  Phase 1d                              7.25%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        3  Phase 1a                              5.19%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        3  Export all nets                       4.52%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        3  Import place data                     3.46%  0.01 sec  0.02 sec 
[04/24 13:52:42     42s] (I)        3  Phase 1b                              3.24%  0.01 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        3  Phase 1c                              1.34%  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        3  Phase 1e                              1.14%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        3  Generate topology                     1.11%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        3  Set wire vias                         1.04%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Layer assignment (1T)                20.91%  0.04 sec  0.05 sec 
[04/24 13:52:42     42s] (I)        4  Detoured routing (1T)                 7.14%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        4  Pattern routing (1T)                  3.95%  0.01 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Model blockage capacity               3.72%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        4  Monotonic routing (1T)                3.08%  0.01 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Read nets                             2.60%  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        4  Two level Routing                     1.25%  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        4  Read instances and placement          1.17%  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        4  Route legalization                    0.99%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Read blockages ( Layer 2-4 )          0.88%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Pattern Routing Avoiding Blockages    0.53%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Add via demand to 2D                  0.43%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Initialize 3D grid graph              0.19%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Read prerouted                        0.15%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Initialize 3D capacity                3.49%  0.01 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        5  Legalize Blockage Violations          0.91%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Two Level Routing (Regular)           0.85%  0.00 sec  0.01 sec 
[04/24 13:52:42     42s] (I)        5  Read instance blockages               0.23%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/24 13:52:42     42s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/24 13:52:42     42s]     Routing using NR in eGR->NR Step done.
[04/24 13:52:42     42s] Net route status summary:
[04/24 13:52:42     42s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:42     42s]   Non-clock:  3451 (unrouted=909, trialRouted=2542, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:42     42s] 
[04/24 13:52:42     42s] CCOPT: Done with clock implementation routing.
[04/24 13:52:42     42s] 
[04/24 13:52:42     42s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.7 real=0:00:07.7)
[04/24 13:52:42     42s]   Clock implementation routing done.
[04/24 13:52:42     42s]   Leaving CCOpt scope - extractRC...
[04/24 13:52:42     42s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/24 13:52:42     42s] Extraction called for design 'sparc_exu_alu' of instances=2210 and nets=3457 using extraction engine 'preRoute' .
[04/24 13:52:42     42s] PreRoute RC Extraction called for design sparc_exu_alu.
[04/24 13:52:42     42s] RC Extraction called in multi-corner(2) mode.
[04/24 13:52:42     42s] RCMode: PreRoute
[04/24 13:52:42     42s]       RC Corner Indexes            0       1   
[04/24 13:52:42     42s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/24 13:52:42     42s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:42     42s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:42     42s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:42     42s] Shrink Factor                : 1.00000
[04/24 13:52:42     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:52:42     42s] Using Quantus QRC technology file ...
[04/24 13:52:42     42s] 
[04/24 13:52:42     42s] Trim Metal Layers:
[04/24 13:52:42     42s] LayerId::1 widthSet size::1
[04/24 13:52:42     42s] LayerId::2 widthSet size::1
[04/24 13:52:42     42s] LayerId::3 widthSet size::1
[04/24 13:52:42     42s] LayerId::4 widthSet size::1
[04/24 13:52:42     42s] LayerId::5 widthSet size::1
[04/24 13:52:42     42s] LayerId::6 widthSet size::1
[04/24 13:52:42     42s] LayerId::7 widthSet size::1
[04/24 13:52:42     42s] LayerId::8 widthSet size::1
[04/24 13:52:42     42s] LayerId::9 widthSet size::1
[04/24 13:52:42     42s] LayerId::10 widthSet size::1
[04/24 13:52:42     42s] LayerId::11 widthSet size::1
[04/24 13:52:42     42s] Updating RC grid for preRoute extraction ...
[04/24 13:52:42     42s] eee: pegSigSF::1.070000
[04/24 13:52:42     42s] Initializing multi-corner resistance tables ...
[04/24 13:52:42     42s] eee: l::1 avDens::0.095287 usedTrk::1895.259059 availTrk::19890.000000 sigTrk::1895.259059
[04/24 13:52:42     42s] eee: l::2 avDens::0.121805 usedTrk::1083.092947 availTrk::8892.000000 sigTrk::1083.092947
[04/24 13:52:42     42s] eee: l::3 avDens::0.273543 usedTrk::3914.394179 availTrk::14310.000000 sigTrk::3914.394179
[04/24 13:52:42     42s] eee: l::4 avDens::0.070883 usedTrk::642.414042 availTrk::9063.000000 sigTrk::642.414042
[04/24 13:52:42     42s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:42     42s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:42     42s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:42     42s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:42     42s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:42     42s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:42     42s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:42     42s] {RT rc125 0 4 4 0}
[04/24 13:52:42     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.223763 uaWl=1.000000 uaWlH=0.108656 aWlH=0.000000 lMod=0 pMax=0.835800 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:42     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2105.184M)
[04/24 13:52:42     42s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/24 13:52:42     42s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:42     42s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:52:42     42s] End AAE Lib Interpolated Model. (MEM=2105.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:42     42s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     42s]   Clock DAG stats after routing clock trees:
[04/24 13:52:42     42s]     cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:42     42s]     sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:42     42s]     misc counts      : r=1, pp=0
[04/24 13:52:42     42s]     cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:42     42s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:42     42s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:42     42s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
[04/24 13:52:42     42s]     wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
[04/24 13:52:42     42s]     hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:42     42s]   Clock DAG net violations after routing clock trees:
[04/24 13:52:42     42s]     Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:42     42s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/24 13:52:42     42s]     Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     42s]     Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:42     42s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/24 13:52:42     42s]      Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:42     42s]      ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:42     42s]   Clock DAG hash after routing clock trees: 13327548651977612943 12953595276005258256
[04/24 13:52:42     42s]   CTS services accumulated run-time stats after routing clock trees:
[04/24 13:52:42     42s]     delay calculator: calls=7323, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:42     42s]     legalizer: calls=525, total_wall_time=0.017s, mean_wall_time=0.033ms
[04/24 13:52:42     42s]     steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     42s]   Primary reporting skew groups after routing clock trees:
[04/24 13:52:42     42s]     skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     42s]         min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:42     42s]         max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:42     42s]   Skew group summary after routing clock trees:
[04/24 13:52:42     42s]     skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     42s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.8 real=0:00:07.8)
[04/24 13:52:42     42s]   CCOpt::Phase::PostConditioning...
[04/24 13:52:42     42s]   Leaving CCOpt scope - Initializing placement interface...
[04/24 13:52:42     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2152.9M, EPOCH TIME: 1713959562.258394
[04/24 13:52:42     42s] Processing tracks to init pin-track alignment.
[04/24 13:52:42     42s] z: 2, totalTracks: 1
[04/24 13:52:42     42s] z: 4, totalTracks: 1
[04/24 13:52:42     42s] z: 6, totalTracks: 1
[04/24 13:52:42     42s] z: 8, totalTracks: 1
[04/24 13:52:42     42s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:42     42s] All LLGs are deleted
[04/24 13:52:42     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2152.9M, EPOCH TIME: 1713959562.270176
[04/24 13:52:42     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2152.9M, EPOCH TIME: 1713959562.270573
[04/24 13:52:42     42s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:42     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2152.9M, EPOCH TIME: 1713959562.271359
[04/24 13:52:42     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2152.9M, EPOCH TIME: 1713959562.276552
[04/24 13:52:42     42s] Max number of tech site patterns supported in site array is 256.
[04/24 13:52:42     42s] Core basic site is CoreSite
[04/24 13:52:42     42s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2152.9M, EPOCH TIME: 1713959562.336610
[04/24 13:52:42     42s] After signature check, allow fast init is false, keep pre-filter is true.
[04/24 13:52:42     42s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/24 13:52:42     42s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2152.9M, EPOCH TIME: 1713959562.338070
[04/24 13:52:42     42s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 13:52:42     42s] SiteArray: use 761,856 bytes
[04/24 13:52:42     42s] SiteArray: current memory after site array memory allocation 2152.9M
[04/24 13:52:42     42s] SiteArray: FP blocked sites are writable
[04/24 13:52:42     42s] PD TOP has 0 placeable physical insts.
[04/24 13:52:42     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:52:42     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2152.9M, EPOCH TIME: 1713959562.340932
[04/24 13:52:42     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.017, MEM:2152.9M, EPOCH TIME: 1713959562.357892
[04/24 13:52:42     42s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 13:52:42     42s] Atter site array init, number of instance map data is 0.
[04/24 13:52:42     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.083, MEM:2152.9M, EPOCH TIME: 1713959562.359360
[04/24 13:52:42     42s] 
[04/24 13:52:42     42s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:42     42s] OPERPROF:     Starting CMU at level 3, MEM:2152.9M, EPOCH TIME: 1713959562.360874
[04/24 13:52:42     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2152.9M, EPOCH TIME: 1713959562.362307
[04/24 13:52:42     42s] 
[04/24 13:52:42     42s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:42     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.091, MEM:2152.9M, EPOCH TIME: 1713959562.362823
[04/24 13:52:42     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2152.9M, EPOCH TIME: 1713959562.362899
[04/24 13:52:42     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2168.9M, EPOCH TIME: 1713959562.363528
[04/24 13:52:42     42s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2168.9MB).
[04/24 13:52:42     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.107, MEM:2168.9M, EPOCH TIME: 1713959562.365447
[04/24 13:52:42     42s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:42     42s]   Removing CTS place status from clock tree and sinks.
[04/24 13:52:42     42s]   Removed CTS place status from 5 clock cells (out of 7 ) and 0 clock sinks (out of 0 ).
[04/24 13:52:42     42s]   Legalizer reserving space for clock trees
[04/24 13:52:42     42s]   PostConditioning...
[04/24 13:52:42     42s]     PostConditioning active optimizations:
[04/24 13:52:42     42s]      - DRV fixing with initial upsizing, sizing and buffering
[04/24 13:52:42     42s]      - Skew fixing with sizing
[04/24 13:52:42     42s]     
[04/24 13:52:42     42s]     Currently running CTS, using active skew data
[04/24 13:52:42     42s]     Reset bufferability constraints...
[04/24 13:52:42     42s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/24 13:52:42     42s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     42s]     PostConditioning Upsizing To Fix DRVs...
[04/24 13:52:42     42s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 13327548651977612943 12953595276005258256
[04/24 13:52:42     42s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[04/24 13:52:42     42s]         delay calculator: calls=7323, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:42     42s]         legalizer: calls=530, total_wall_time=0.018s, mean_wall_time=0.033ms
[04/24 13:52:42     42s]         steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     42s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:42     42s]       CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Statistics: Fix DRVs (initial upsizing):
[04/24 13:52:42     42s]       ========================================
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Cell changes by Net Type:
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       top                0            0           0            0                    0                0
[04/24 13:52:42     42s]       trunk              0            0           0            0                    0                0
[04/24 13:52:42     42s]       leaf               0            0           0            0                    0                0
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       Total              0            0           0            0                    0                0
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/24 13:52:42     42s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[04/24 13:52:42     42s]         cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:42     42s]         sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:42     42s]         misc counts      : r=1, pp=0
[04/24 13:52:42     42s]         cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:42     42s]         cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:42     42s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:42     42s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
[04/24 13:52:42     42s]         wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
[04/24 13:52:42     42s]         hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:42     42s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[04/24 13:52:42     42s]         Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:42     42s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[04/24 13:52:42     42s]         Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     42s]         Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:42     42s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[04/24 13:52:42     42s]          Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:42     42s]          ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:42     42s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 13327548651977612943 12953595276005258256
[04/24 13:52:42     42s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[04/24 13:52:42     42s]         delay calculator: calls=7323, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:42     42s]         legalizer: calls=530, total_wall_time=0.018s, mean_wall_time=0.033ms
[04/24 13:52:42     42s]         steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     42s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[04/24 13:52:42     42s]         skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
[04/24 13:52:42     42s]             min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:42     42s]             max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:42     42s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[04/24 13:52:42     42s]         skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
[04/24 13:52:42     42s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:42     42s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     42s]     Recomputing CTS skew targets...
[04/24 13:52:42     42s]     Resolving skew group constraints...
[04/24 13:52:42     42s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/24 13:52:42     42s]     Resolving skew group constraints done.
[04/24 13:52:42     42s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     42s]     PostConditioning Fixing DRVs...
[04/24 13:52:42     42s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 13327548651977612943 12953595276005258256
[04/24 13:52:42     42s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[04/24 13:52:42     42s]         delay calculator: calls=7323, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:42     42s]         legalizer: calls=530, total_wall_time=0.018s, mean_wall_time=0.033ms
[04/24 13:52:42     42s]         steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     42s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/24 13:52:42     42s]       CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Statistics: Fix DRVs (cell sizing):
[04/24 13:52:42     42s]       ===================================
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Cell changes by Net Type:
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       top                0            0           0            0                    0                0
[04/24 13:52:42     42s]       trunk              0            0           0            0                    0                0
[04/24 13:52:42     42s]       leaf               0            0           0            0                    0                0
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       Total              0            0           0            0                    0                0
[04/24 13:52:42     42s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/24 13:52:42     42s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/24 13:52:42     42s]       
[04/24 13:52:42     42s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[04/24 13:52:42     42s]         cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:42     42s]         sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:42     42s]         misc counts      : r=1, pp=0
[04/24 13:52:42     42s]         cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:42     42s]         cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:42     42s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:42     42s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
[04/24 13:52:42     42s]         wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
[04/24 13:52:42     42s]         hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:42     42s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[04/24 13:52:42     42s]         Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:42     42s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[04/24 13:52:42     42s]         Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     42s]         Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:42     42s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[04/24 13:52:42     42s]          Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:42     42s]          ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:42     42s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 13327548651977612943 12953595276005258256
[04/24 13:52:42     42s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[04/24 13:52:42     42s]         delay calculator: calls=7323, total_wall_time=0.170s, mean_wall_time=0.023ms
[04/24 13:52:42     42s]         legalizer: calls=530, total_wall_time=0.018s, mean_wall_time=0.033ms
[04/24 13:52:42     42s]         steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     42s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[04/24 13:52:42     42s]         skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
[04/24 13:52:42     42s]             min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:42     42s]             max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:42     42s]       Skew group summary after 'PostConditioning Fixing DRVs':
[04/24 13:52:42     42s]         skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
[04/24 13:52:42     42s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:42     42s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     42s]     Buffering to fix DRVs...
[04/24 13:52:42     42s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/24 13:52:42     42s]     Rebuffering to fix clock tree DRVs: ...End AAE Lib Interpolated Model. (MEM=2159.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:42     42s] 20% ...40% ...60% ...80% ...100% 
[04/24 13:52:42     42s]     Inserted 0 buffers and inverters.
[04/24 13:52:42     42s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/24 13:52:42     42s]     CCOpt-PostConditioning: nets considered: 6, nets tested: 6, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[04/24 13:52:42     42s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/24 13:52:42     42s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:42     42s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:42     42s]       misc counts      : r=1, pp=0
[04/24 13:52:42     42s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:42     42s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:42     42s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:42     42s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
[04/24 13:52:42     42s]       wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
[04/24 13:52:42     42s]       hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:42     42s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/24 13:52:42     42s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:42     42s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/24 13:52:42     42s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     42s]       Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:42     42s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/24 13:52:42     42s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:42     42s]        ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:42     42s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 13327548651977612943 12953595276005258256
[04/24 13:52:42     42s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[04/24 13:52:42     42s]       delay calculator: calls=7367, total_wall_time=0.172s, mean_wall_time=0.023ms
[04/24 13:52:42     42s]       legalizer: calls=535, total_wall_time=0.020s, mean_wall_time=0.037ms
[04/24 13:52:42     42s]       steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     42s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[04/24 13:52:42     42s]       skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s]           min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:42     43s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:42     43s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/24 13:52:42     43s]       skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     Slew Diagnostics: After DRV fixing
[04/24 13:52:42     43s]     ==================================
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     Global Causes:
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     -----
[04/24 13:52:42     43s]     Cause
[04/24 13:52:42     43s]     -----
[04/24 13:52:42     43s]       (empty table)
[04/24 13:52:42     43s]     -----
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     Top 5 overslews:
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     ------------------------------------------------------------------
[04/24 13:52:42     43s]     Overslew    Causes                                     Driving Pin
[04/24 13:52:42     43s]     ------------------------------------------------------------------
[04/24 13:52:42     43s]     0.100ns     1. Sizing not permitted                    rclk
[04/24 13:52:42     43s]        -        2. Route buffering full search disabled         -
[04/24 13:52:42     43s]     ------------------------------------------------------------------
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     --------------------------------------------------
[04/24 13:52:42     43s]     Cause                                   Occurences
[04/24 13:52:42     43s]     --------------------------------------------------
[04/24 13:52:42     43s]     Sizing not permitted                        1
[04/24 13:52:42     43s]     Route buffering full search disabled        1
[04/24 13:52:42     43s]     --------------------------------------------------
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     Violation diagnostics counts from the 1 nodes that have violations:
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     --------------------------------------------------
[04/24 13:52:42     43s]     Cause                                   Occurences
[04/24 13:52:42     43s]     --------------------------------------------------
[04/24 13:52:42     43s]     Sizing not permitted                        1
[04/24 13:52:42     43s]     Route buffering full search disabled        1
[04/24 13:52:42     43s]     --------------------------------------------------
[04/24 13:52:42     43s]     
[04/24 13:52:42     43s]     PostConditioning Fixing Skew by cell sizing...
[04/24 13:52:42     43s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 13327548651977612943 12953595276005258256
[04/24 13:52:42     43s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[04/24 13:52:42     43s]         delay calculator: calls=7367, total_wall_time=0.172s, mean_wall_time=0.023ms
[04/24 13:52:42     43s]         legalizer: calls=535, total_wall_time=0.020s, mean_wall_time=0.037ms
[04/24 13:52:42     43s]         steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     43s]       Path optimization required 0 stage delay updates 
[04/24 13:52:42     43s]       Resized 0 clock insts to decrease delay.
[04/24 13:52:42     43s]       Fixing short paths with downsize only
[04/24 13:52:42     43s]       Path optimization required 0 stage delay updates 
[04/24 13:52:42     43s]       Resized 0 clock insts to increase delay.
[04/24 13:52:42     43s]       
[04/24 13:52:42     43s]       Statistics: Fix Skew (cell sizing):
[04/24 13:52:42     43s]       ===================================
[04/24 13:52:42     43s]       
[04/24 13:52:42     43s]       Cell changes by Net Type:
[04/24 13:52:42     43s]       
[04/24 13:52:42     43s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/24 13:52:42     43s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]       top                0            0           0            0                    0                0
[04/24 13:52:42     43s]       trunk              0            0           0            0                    0                0
[04/24 13:52:42     43s]       leaf               0            0           0            0                    0                0
[04/24 13:52:42     43s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]       Total              0            0           0            0                    0                0
[04/24 13:52:42     43s]       -------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]       
[04/24 13:52:42     43s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/24 13:52:42     43s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/24 13:52:42     43s]       
[04/24 13:52:42     43s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[04/24 13:52:42     43s]         cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:42     43s]         sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:42     43s]         misc counts      : r=1, pp=0
[04/24 13:52:42     43s]         cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:42     43s]         cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:42     43s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:42     43s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
[04/24 13:52:42     43s]         wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
[04/24 13:52:42     43s]         hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:42     43s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[04/24 13:52:42     43s]         Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:42     43s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[04/24 13:52:42     43s]         Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     43s]         Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:42     43s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[04/24 13:52:42     43s]          Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:42     43s]          ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:42     43s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 13327548651977612943 12953595276005258256
[04/24 13:52:42     43s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[04/24 13:52:42     43s]         delay calculator: calls=7367, total_wall_time=0.172s, mean_wall_time=0.023ms
[04/24 13:52:42     43s]         legalizer: calls=535, total_wall_time=0.020s, mean_wall_time=0.037ms
[04/24 13:52:42     43s]         steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     43s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[04/24 13:52:42     43s]         skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s]             min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:42     43s]             max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:42     43s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[04/24 13:52:42     43s]         skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 13:52:42     43s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     43s]     Reconnecting optimized routes...
[04/24 13:52:42     43s]     Reset timing graph...
[04/24 13:52:42     43s] Ignoring AAE DB Resetting ...
[04/24 13:52:42     43s]     Reset timing graph done.
[04/24 13:52:42     43s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     43s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[04/24 13:52:42     43s]     Set dirty flag on 0 instances, 0 nets
[04/24 13:52:42     43s]   PostConditioning done.
[04/24 13:52:42     43s] Net route status summary:
[04/24 13:52:42     43s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:42     43s]   Non-clock:  3451 (unrouted=909, trialRouted=2542, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 13:52:42     43s]   Update timing and DAG stats after post-conditioning...
[04/24 13:52:42     43s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     43s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:52:42     43s] End AAE Lib Interpolated Model. (MEM=2178.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:42     43s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     43s]   Clock DAG stats after post-conditioning:
[04/24 13:52:42     43s]     cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:42     43s]     sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:42     43s]     misc counts      : r=1, pp=0
[04/24 13:52:42     43s]     cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:42     43s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:42     43s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:42     43s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
[04/24 13:52:42     43s]     wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
[04/24 13:52:42     43s]     hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:42     43s]   Clock DAG net violations after post-conditioning:
[04/24 13:52:42     43s]     Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:42     43s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/24 13:52:42     43s]     Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     43s]     Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:42     43s]   Clock DAG library cell distribution after post-conditioning {count}:
[04/24 13:52:42     43s]      Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:42     43s]      ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:42     43s]   Clock DAG hash after post-conditioning: 13327548651977612943 12953595276005258256
[04/24 13:52:42     43s]   CTS services accumulated run-time stats after post-conditioning:
[04/24 13:52:42     43s]     delay calculator: calls=7373, total_wall_time=0.172s, mean_wall_time=0.023ms
[04/24 13:52:42     43s]     legalizer: calls=535, total_wall_time=0.020s, mean_wall_time=0.037ms
[04/24 13:52:42     43s]     steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     43s]   Primary reporting skew groups after post-conditioning:
[04/24 13:52:42     43s]     skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s]         min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:42     43s]         max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:42     43s]   Skew group summary after post-conditioning:
[04/24 13:52:42     43s]     skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/24 13:52:42     43s]   Setting CTS place status to fixed for clock tree and sinks.
[04/24 13:52:42     43s]   numClockCells = 7, numClockCellsFixed = 7, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/24 13:52:42     43s]   Post-balance tidy up or trial balance steps...
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG stats at end of CTS:
[04/24 13:52:42     43s]   ==============================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   --------------------------------------------------------
[04/24 13:52:42     43s]   Cell type                 Count    Area      Capacitance
[04/24 13:52:42     43s]   --------------------------------------------------------
[04/24 13:52:42     43s]   Buffers                     4      19.152       0.004
[04/24 13:52:42     43s]   Inverters                   0       0.000       0.000
[04/24 13:52:42     43s]   Integrated Clock Gates      1       9.576       0.000
[04/24 13:52:42     43s]   Discrete Clock Gates        0       0.000       0.000
[04/24 13:52:42     43s]   Clock Logic                 0       0.000       0.000
[04/24 13:52:42     43s]   All                         5      28.728       0.005
[04/24 13:52:42     43s]   --------------------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG sink counts at end of CTS:
[04/24 13:52:42     43s]   ====================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   -------------------------
[04/24 13:52:42     43s]   Sink type           Count
[04/24 13:52:42     43s]   -------------------------
[04/24 13:52:42     43s]   Regular              192
[04/24 13:52:42     43s]   Enable Latch           0
[04/24 13:52:42     43s]   Load Capacitance       0
[04/24 13:52:42     43s]   Antenna Diode          0
[04/24 13:52:42     43s]   Node Sink              0
[04/24 13:52:42     43s]   Total                192
[04/24 13:52:42     43s]   -------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG wire lengths at end of CTS:
[04/24 13:52:42     43s]   =====================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   --------------------
[04/24 13:52:42     43s]   Type     Wire Length
[04/24 13:52:42     43s]   --------------------
[04/24 13:52:42     43s]   Top          0.000
[04/24 13:52:42     43s]   Trunk      165.300
[04/24 13:52:42     43s]   Leaf      1015.650
[04/24 13:52:42     43s]   Total     1180.950
[04/24 13:52:42     43s]   --------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG hp wire lengths at end of CTS:
[04/24 13:52:42     43s]   ========================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   -----------------------
[04/24 13:52:42     43s]   Type     hp Wire Length
[04/24 13:52:42     43s]   -----------------------
[04/24 13:52:42     43s]   Top           0.000
[04/24 13:52:42     43s]   Trunk        32.130
[04/24 13:52:42     43s]   Leaf        455.120
[04/24 13:52:42     43s]   Total       487.250
[04/24 13:52:42     43s]   -----------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG capacitances at end of CTS:
[04/24 13:52:42     43s]   =====================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   --------------------------------
[04/24 13:52:42     43s]   Type     Gate     Wire     Total
[04/24 13:52:42     43s]   --------------------------------
[04/24 13:52:42     43s]   Top      0.000    0.000    0.000
[04/24 13:52:42     43s]   Trunk    0.005    0.015    0.020
[04/24 13:52:42     43s]   Leaf     0.042    0.096    0.138
[04/24 13:52:42     43s]   Total    0.047    0.111    0.157
[04/24 13:52:42     43s]   --------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG sink capacitances at end of CTS:
[04/24 13:52:42     43s]   ==========================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   -----------------------------------------------
[04/24 13:52:42     43s]   Total    Average    Std. Dev.    Min      Max
[04/24 13:52:42     43s]   -----------------------------------------------
[04/24 13:52:42     43s]   0.042     0.000       0.000      0.000    0.000
[04/24 13:52:42     43s]   -----------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG net violations at end of CTS:
[04/24 13:52:42     43s]   =======================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   --------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[04/24 13:52:42     43s]   --------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   Unfixable Transition    ns         1       0.100       0.000      0.100    [0.100]
[04/24 13:52:42     43s]   --------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/24 13:52:42     43s]   ====================================================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   Trunk       0.100       2       0.123       0.108      0.047    0.200    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}    {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     43s]   Leaf        0.100       4       0.085       0.004      0.081    0.090    {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}                                      -
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG library cell distribution at end of CTS:
[04/24 13:52:42     43s]   ==================================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   ----------------------------------------------
[04/24 13:52:42     43s]   Name             Type      Inst     Inst Area 
[04/24 13:52:42     43s]                              Count    (um^2)
[04/24 13:52:42     43s]   ----------------------------------------------
[04/24 13:52:42     43s]   CLKBUFX12        buffer      3        15.390
[04/24 13:52:42     43s]   CLKBUFX8         buffer      1         3.762
[04/24 13:52:42     43s]   TLATNCAX12LVT    icg         1         9.576
[04/24 13:52:42     43s]   ----------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Clock DAG hash at end of CTS: 13327548651977612943 12953595276005258256
[04/24 13:52:42     43s]   CTS services accumulated run-time stats at end of CTS:
[04/24 13:52:42     43s]     delay calculator: calls=7373, total_wall_time=0.172s, mean_wall_time=0.023ms
[04/24 13:52:42     43s]     legalizer: calls=535, total_wall_time=0.020s, mean_wall_time=0.037ms
[04/24 13:52:42     43s]     steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Primary reporting skew groups summary at end of CTS:
[04/24 13:52:42     43s]   ====================================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   Half-corner                             Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   AV_0100_wc_rc125_setup_dc:setup.late    RCLK/0100_mode    0.295     0.390     0.095       0.150         0.002           0.002           0.328        0.044     100% {0.295, 0.390}
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Skew group summary at end of CTS:
[04/24 13:52:42     43s]   =================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   Half-corner                             Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   AV_0100_wc_rc125_setup_dc:setup.late    RCLK/0100_mode    0.295     0.390     0.095       0.150         0.002           0.002           0.328        0.044     100% {0.295, 0.390}
[04/24 13:52:42     43s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Found a total of 2 clock tree pins with a slew violation.
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Slew violation summary across all clock trees - Top 2 violating pins:
[04/24 13:52:42     43s]   =====================================================================
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Target and measured clock slews (in ns):
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   ----------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   Half corner                           Violation  Slew    Slew      Dont   Ideal  Target    Pin
[04/24 13:52:42     43s]                                         amount     target  achieved  touch  net?   source    
[04/24 13:52:42     43s]                                                                      net?                    
[04/24 13:52:42     43s]   ----------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   AV_0100_wc_rc125_setup_dc:setup.late    0.100    0.100    0.200    N      N      explicit  CTS_ccl_a_buf_00005/A
[04/24 13:52:42     43s]   AV_0100_wc_rc125_setup_dc:setup.late    0.100    0.100    0.200    N      N      explicit  rclk
[04/24 13:52:42     43s]   ----------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Target sources:
[04/24 13:52:42     43s]   auto extracted - target was extracted from SDC.
[04/24 13:52:42     43s]   auto computed - target was computed when balancing trees.
[04/24 13:52:42     43s]   explicit - target is explicitly set via target_max_trans property.
[04/24 13:52:42     43s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[04/24 13:52:42     43s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Found 0 pins on nets marked dont_touch that have slew violations.
[04/24 13:52:42     43s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[04/24 13:52:42     43s]   Found 0 pins on nets marked ideal_network that have slew violations.
[04/24 13:52:42     43s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   
[04/24 13:52:42     43s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     43s] Synthesizing clock trees done.
[04/24 13:52:42     43s] Tidy Up And Update Timing...
[04/24 13:52:42     43s] External - Set all clocks to propagated mode...
[04/24 13:52:42     43s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/24 13:52:42     43s]  * CCOpt property update_io_latency is false
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] Setting all clocks to propagated mode.
[04/24 13:52:42     43s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:42     43s] Clock DAG stats after update timingGraph:
[04/24 13:52:42     43s]   cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 13:52:42     43s]   sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 13:52:42     43s]   misc counts      : r=1, pp=0
[04/24 13:52:42     43s]   cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 13:52:42     43s]   cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 13:52:42     43s]   sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 13:52:42     43s]   wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
[04/24 13:52:42     43s]   wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
[04/24 13:52:42     43s]   hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 13:52:42     43s] Clock DAG net violations after update timingGraph:
[04/24 13:52:42     43s]   Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 13:52:42     43s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/24 13:52:42     43s]   Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 13:52:42     43s]   Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 13:52:42     43s] Clock DAG library cell distribution after update timingGraph {count}:
[04/24 13:52:42     43s]    Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 13:52:42     43s]    ICGs: TLATNCAX12LVT: 1 
[04/24 13:52:42     43s] Clock DAG hash after update timingGraph: 13327548651977612943 12953595276005258256
[04/24 13:52:42     43s] CTS services accumulated run-time stats after update timingGraph:
[04/24 13:52:42     43s]   delay calculator: calls=7373, total_wall_time=0.172s, mean_wall_time=0.023ms
[04/24 13:52:42     43s]   legalizer: calls=535, total_wall_time=0.020s, mean_wall_time=0.037ms
[04/24 13:52:42     43s]   steiner router: calls=7034, total_wall_time=0.186s, mean_wall_time=0.026ms
[04/24 13:52:42     43s] Primary reporting skew groups after update timingGraph:
[04/24 13:52:42     43s]   skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s]       min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 13:52:42     43s]       max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 13:52:42     43s] Skew group summary after update timingGraph:
[04/24 13:52:42     43s]   skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
[04/24 13:52:42     43s] Logging CTS constraint violations...
[04/24 13:52:42     43s]   Clock tree RCLK has 1 slew violation.
[04/24 13:52:42     43s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree RCLK at (0.000,198.645), in power domain TOP with half corner AV_0100_wc_rc125_setup_dc:setup.late. The worst violation was at the pin rclk with a slew time target of 0.100ns. Achieved a slew time of 0.200ns.
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] Type 'man IMPCCOPT-1007' for more detail.
[04/24 13:52:42     43s] Logging CTS constraint violations done.
[04/24 13:52:42     43s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:52:42     43s] Runtime done. (took cpu=0:00:13.8 real=0:00:14.0)
[04/24 13:52:42     43s] Runtime Report Coverage % = 99.6
[04/24 13:52:42     43s] Runtime Summary
[04/24 13:52:42     43s] ===============
[04/24 13:52:42     43s] Clock Runtime:  (31%) Core CTS           4.31 (Init 2.36, Construction 0.75, Implementation 0.60, eGRPC 0.16, PostConditioning 0.19, Other 0.24)
[04/24 13:52:42     43s] Clock Runtime:  (61%) CTS services       8.55 (RefinePlace 0.61, EarlyGlobalClock 0.39, NanoRoute 7.33, ExtractRC 0.21, TimingAnalysis 0.00)
[04/24 13:52:42     43s] Clock Runtime:   (7%) Other CTS          1.04 (Init 0.54, CongRepair/EGR-DP 0.41, TimingUpdate 0.09, Other 0.00)
[04/24 13:52:42     43s] Clock Runtime: (100%) Total             13.90
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] Runtime Summary:
[04/24 13:52:42     43s] ================
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] ------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s] wall   % time  children  called  name
[04/24 13:52:42     43s] ------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s] 13.96  100.00   13.96      0       
[04/24 13:52:42     43s] 13.96  100.00   13.90      1     Runtime
[04/24 13:52:42     43s]  0.33    2.39    0.33      1     CCOpt::Phase::Initialization
[04/24 13:52:42     43s]  0.33    2.38    0.33      1       Check Prerequisites
[04/24 13:52:42     43s]  0.33    2.38    0.00      1         Leaving CCOpt scope - CheckPlace
[04/24 13:52:42     43s]  2.43   17.43    2.43      1     CCOpt::Phase::PreparingToBalance
[04/24 13:52:42     43s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/24 13:52:42     43s]  0.20    1.45    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/24 13:52:42     43s]  0.20    1.42    0.19      1       Legalization setup
[04/24 13:52:42     43s]  0.18    1.30    0.00      2         Leaving CCOpt scope - Initializing placement interface
[04/24 13:52:42     43s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/24 13:52:42     43s]  2.03   14.53    0.00      1       Validating CTS configuration
[04/24 13:52:42     43s]  0.00    0.00    0.00      1         Checking module port directions
[04/24 13:52:42     43s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[04/24 13:52:42     43s]  0.13    0.94    0.10      1     Preparing To Balance
[04/24 13:52:42     43s]  0.02    0.12    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/24 13:52:42     43s]  0.08    0.61    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/24 13:52:42     43s]  1.59   11.36    1.59      1     CCOpt::Phase::Construction
[04/24 13:52:42     43s]  1.08    7.75    1.08      1       Stage::Clustering
[04/24 13:52:42     43s]  0.52    3.73    0.51      1         Clustering
[04/24 13:52:42     43s]  0.00    0.02    0.00      1           Initialize for clustering
[04/24 13:52:42     43s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[04/24 13:52:42     43s]  0.09    0.65    0.01      1           Bottom-up phase
[04/24 13:52:42     43s]  0.01    0.05    0.00      1             Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late
[04/24 13:52:42     43s]  0.42    2.97    0.39      1           Legalizing clock trees
[04/24 13:52:42     43s]  0.29    2.10    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/24 13:52:42     43s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[04/24 13:52:42     43s]  0.08    0.55    0.00      1             Leaving CCOpt scope - Initializing placement interface
[04/24 13:52:42     43s]  0.01    0.06    0.00      1             Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late
[04/24 13:52:42     43s]  0.56    4.01    0.55      1         CongRepair After Initial Clustering
[04/24 13:52:42     43s]  0.47    3.36    0.34      1           Leaving CCOpt scope - Early Global Route
[04/24 13:52:42     43s]  0.13    0.96    0.00      1             Early Global Route - eGR only step
[04/24 13:52:42     43s]  0.21    1.48    0.00      1             Congestion Repair
[04/24 13:52:42     43s]  0.07    0.51    0.00      1           Leaving CCOpt scope - extractRC
[04/24 13:52:42     43s]  0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late
[04/24 13:52:42     43s]  0.05    0.34    0.05      1       Stage::DRV Fixing
[04/24 13:52:42     43s]  0.02    0.17    0.00      1         Fixing clock tree slew time and max cap violations
[04/24 13:52:42     43s]  0.02    0.17    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/24 13:52:42     43s]  0.46    3.28    0.46      1       Stage::Insertion Delay Reduction
[04/24 13:52:42     43s]  0.03    0.21    0.00      1         Removing unnecessary root buffering
[04/24 13:52:42     43s]  0.00    0.03    0.00      1         Removing unconstrained drivers
[04/24 13:52:42     43s]  0.02    0.15    0.00      1         Reducing insertion delay 1
[04/24 13:52:42     43s]  0.14    1.03    0.00      1         Removing longest path buffering
[04/24 13:52:42     43s]  0.26    1.85    0.00      1         Reducing insertion delay 2
[04/24 13:52:42     43s]  0.70    5.05    0.70      1     CCOpt::Phase::Implementation
[04/24 13:52:42     43s]  0.07    0.47    0.07      1       Stage::Reducing Power
[04/24 13:52:42     43s]  0.01    0.05    0.00      1         Improving clock tree routing
[04/24 13:52:42     43s]  0.05    0.38    0.00      1         Reducing clock tree power 1
[04/24 13:52:42     43s]  0.00    0.01    0.00      2           Legalizing clock trees
[04/24 13:52:42     43s]  0.01    0.04    0.00      1         Reducing clock tree power 2
[04/24 13:52:42     43s]  0.12    0.83    0.11      1       Stage::Balancing
[04/24 13:52:42     43s]  0.07    0.53    0.07      1         Approximately balancing fragments step
[04/24 13:52:42     43s]  0.02    0.17    0.00      1           Resolve constraints - Approximately balancing fragments
[04/24 13:52:42     43s]  0.01    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/24 13:52:42     43s]  0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[04/24 13:52:42     43s]  0.03    0.19    0.00      1           Approximately balancing fragments bottom up
[04/24 13:52:42     43s]  0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[04/24 13:52:42     43s]  0.01    0.05    0.00      1         Improving fragments clock skew
[04/24 13:52:42     43s]  0.02    0.13    0.01      1         Approximately balancing step
[04/24 13:52:42     43s]  0.01    0.06    0.00      1           Resolve constraints - Approximately balancing
[04/24 13:52:42     43s]  0.01    0.04    0.00      1           Approximately balancing, wire and cell delays
[04/24 13:52:42     43s]  0.00    0.03    0.00      1         Fixing clock tree overload
[04/24 13:52:42     43s]  0.01    0.05    0.00      1         Approximately balancing paths
[04/24 13:52:42     43s]  0.40    2.87    0.39      1       Stage::Polishing
[04/24 13:52:42     43s]  0.01    0.05    0.00      1         Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late
[04/24 13:52:42     43s]  0.00    0.03    0.00      1         Merging balancing drivers for power
[04/24 13:52:42     43s]  0.01    0.04    0.00      1         Improving clock skew
[04/24 13:52:42     43s]  0.25    1.80    0.24      1         Moving gates to reduce wire capacitance
[04/24 13:52:42     43s]  0.01    0.06    0.00      2           Artificially removing short and long paths
[04/24 13:52:42     43s]  0.02    0.17    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[04/24 13:52:42     43s]  0.00    0.01    0.00      1             Legalizing clock trees
[04/24 13:52:42     43s]  0.09    0.65    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[04/24 13:52:42     43s]  0.00    0.00    0.00      1             Legalizing clock trees
[04/24 13:52:42     43s]  0.03    0.18    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[04/24 13:52:42     43s]  0.00    0.02    0.00      1             Legalizing clock trees
[04/24 13:52:42     43s]  0.09    0.64    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[04/24 13:52:42     43s]  0.00    0.00    0.00      1             Legalizing clock trees
[04/24 13:52:42     43s]  0.03    0.24    0.00      1         Reducing clock tree power 3
[04/24 13:52:42     43s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[04/24 13:52:42     43s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/24 13:52:42     43s]  0.01    0.04    0.00      1         Improving insertion delay
[04/24 13:52:42     43s]  0.08    0.61    0.07      1         Wire Opt OverFix
[04/24 13:52:42     43s]  0.07    0.47    0.06      1           Wire Reduction extra effort
[04/24 13:52:42     43s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[04/24 13:52:42     43s]  0.00    0.01    0.00      1             Global shorten wires A0
[04/24 13:52:42     43s]  0.03    0.21    0.00      2             Move For Wirelength - core
[04/24 13:52:42     43s]  0.00    0.01    0.00      1             Global shorten wires A1
[04/24 13:52:42     43s]  0.02    0.13    0.00      1             Global shorten wires B
[04/24 13:52:42     43s]  0.00    0.03    0.00      1             Move For Wirelength - branch
[04/24 13:52:42     43s]  0.00    0.03    0.00      1           Optimizing orientation
[04/24 13:52:42     43s]  0.00    0.03    0.00      1             FlipOpt
[04/24 13:52:42     43s]  0.12    0.87    0.11      1       Stage::Updating netlist
[04/24 13:52:42     43s]  0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/24 13:52:42     43s]  0.10    0.72    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/24 13:52:42     43s]  0.58    4.17    0.56      1     CCOpt::Phase::eGRPC
[04/24 13:52:42     43s]  0.14    0.99    0.13      1       Leaving CCOpt scope - Routing Tools
[04/24 13:52:42     43s]  0.13    0.94    0.00      1         Early Global Route - eGR only step
[04/24 13:52:42     43s]  0.07    0.52    0.00      1       Leaving CCOpt scope - extractRC
[04/24 13:52:42     43s]  0.08    0.59    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/24 13:52:42     43s]  0.01    0.08    0.01      1       Reset bufferability constraints
[04/24 13:52:42     43s]  0.01    0.08    0.00      1         Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late
[04/24 13:52:42     43s]  0.01    0.05    0.00      1       eGRPC Moving buffers
[04/24 13:52:42     43s]  0.00    0.01    0.00      1         Violation analysis
[04/24 13:52:42     43s]  0.01    0.05    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[04/24 13:52:42     43s]  0.00    0.01    0.00      1         Artificially removing long paths
[04/24 13:52:42     43s]  0.01    0.05    0.00      1       eGRPC Fixing DRVs
[04/24 13:52:42     43s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[04/24 13:52:42     43s]  0.00    0.01    0.00      1       Violation analysis
[04/24 13:52:42     43s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/24 13:52:42     43s]  0.22    1.56    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/24 13:52:42     43s]  7.83   56.08    7.80      1     CCOpt::Phase::Routing
[04/24 13:52:42     43s]  7.72   55.34    7.66      1       Leaving CCOpt scope - Routing Tools
[04/24 13:52:42     43s]  0.12    0.89    0.00      1         Early Global Route - eGR->Nr High Frequency step
[04/24 13:52:42     43s]  7.33   52.55    0.00      1         NanoRoute
[04/24 13:52:42     43s]  0.20    1.45    0.00      1         Route Remaining Unrouted Nets
[04/24 13:52:42     43s]  0.07    0.50    0.00      1       Leaving CCOpt scope - extractRC
[04/24 13:52:42     43s]  0.01    0.09    0.00      1       Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late
[04/24 13:52:42     43s]  0.19    1.38    0.18      1     CCOpt::Phase::PostConditioning
[04/24 13:52:42     43s]  0.11    0.77    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/24 13:52:42     43s]  0.00    0.00    0.00      1       Reset bufferability constraints
[04/24 13:52:42     43s]  0.01    0.05    0.00      1       PostConditioning Upsizing To Fix DRVs
[04/24 13:52:42     43s]  0.01    0.08    0.00      1       Recomputing CTS skew targets
[04/24 13:52:42     43s]  0.01    0.04    0.00      1       PostConditioning Fixing DRVs
[04/24 13:52:42     43s]  0.03    0.23    0.00      1       Buffering to fix DRVs
[04/24 13:52:42     43s]  0.01    0.05    0.00      1       PostConditioning Fixing Skew by cell sizing
[04/24 13:52:42     43s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[04/24 13:52:42     43s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[04/24 13:52:42     43s]  0.01    0.07    0.00      1       Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late
[04/24 13:52:42     43s]  0.01    0.06    0.00      1     Post-balance tidy up or trial balance steps
[04/24 13:52:42     43s]  0.10    0.75    0.09      1     Tidy Up And Update Timing
[04/24 13:52:42     43s]  0.09    0.66    0.00      1       External - Set all clocks to propagated mode
[04/24 13:52:42     43s] ------------------------------------------------------------------------------------------------------------------------------------
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/24 13:52:42     43s] Leaving CCOpt scope - Cleaning up placement interface...
[04/24 13:52:42     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2179.4M, EPOCH TIME: 1713959562.583708
[04/24 13:52:42     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:192).
[04/24 13:52:42     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2138.4M, EPOCH TIME: 1713959562.593487
[04/24 13:52:42     43s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:52:42     43s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:13.4/0:00:13.6 (1.0), totSession cpu/real = 0:00:43.2/0:00:47.0 (0.9), mem = 2138.4M
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] =============================================================================================
[04/24 13:52:42     43s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[04/24 13:52:42     43s] =============================================================================================
[04/24 13:52:42     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:42     43s] ---------------------------------------------------------------------------------------------
[04/24 13:52:42     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:42     43s] [ IncrReplace            ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.1
[04/24 13:52:42     43s] [ EarlyGlobalRoute       ]      5   0:00:00.7  (   5.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/24 13:52:42     43s] [ DetailRoute            ]      1   0:00:01.4  (  10.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/24 13:52:42     43s] [ ExtractRC              ]      3   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 13:52:42     43s] [ MISC                   ]          0:00:11.2  (  82.0 % )     0:00:11.2 /  0:00:11.0    1.0
[04/24 13:52:42     43s] ---------------------------------------------------------------------------------------------
[04/24 13:52:42     43s]  CTS #1 TOTAL                       0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:00:13.4    1.0
[04/24 13:52:42     43s] ---------------------------------------------------------------------------------------------
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] Synthesizing clock trees with CCOpt done.
[04/24 13:52:42     43s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/24 13:52:42     43s] Type 'man IMPSP-9025' for more detail.
[04/24 13:52:42     43s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1604.9M, totSessionCpu=0:00:43 **
[04/24 13:52:42     43s] GigaOpt running with 1 threads.
[04/24 13:52:42     43s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:43.2/0:00:47.0 (0.9), mem = 2138.4M
[04/24 13:52:42     43s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/24 13:52:42     43s] Need call spDPlaceInit before registerPrioInstLoc.
[04/24 13:52:42     43s] [GPS-MSV] CPF Flow. Number of Power Domains: 2
[04/24 13:52:42     43s] [GPS-MSV]   Power Domain 'virtual_PDaon' (tag=1) Logical Virtual
[04/24 13:52:42     43s] [GPS-MSV]   Power Domain 'TOP' (tag=2) Default
[04/24 13:52:42     43s] [GPS-MSV] Related mode (msv/opt) setting
[04/24 13:52:42     43s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[04/24 13:52:42     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2138.4M, EPOCH TIME: 1713959562.618116
[04/24 13:52:42     43s] Processing tracks to init pin-track alignment.
[04/24 13:52:42     43s] z: 2, totalTracks: 1
[04/24 13:52:42     43s] z: 4, totalTracks: 1
[04/24 13:52:42     43s] z: 6, totalTracks: 1
[04/24 13:52:42     43s] z: 8, totalTracks: 1
[04/24 13:52:42     43s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:42     43s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:42     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2138.4M, EPOCH TIME: 1713959562.625514
[04/24 13:52:42     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] PD TOP has 0 placeable physical insts.
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:42     43s] OPERPROF:     Starting CMU at level 3, MEM:2138.4M, EPOCH TIME: 1713959562.688982
[04/24 13:52:42     43s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2138.4M, EPOCH TIME: 1713959562.690453
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 13:52:42     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:2138.4M, EPOCH TIME: 1713959562.691008
[04/24 13:52:42     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2138.4M, EPOCH TIME: 1713959562.691085
[04/24 13:52:42     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1713959562.691472
[04/24 13:52:42     43s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2138.4MB).
[04/24 13:52:42     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:2138.4M, EPOCH TIME: 1713959562.693439
[04/24 13:52:42     43s] Cell 'XOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XNOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XNOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XNOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XNOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XNOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'XNOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNTSCAX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TLATNCAX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TIELOHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TIEHIHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'TBUFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SMDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SMDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SMDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SMDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SEDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI33XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI33X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI33X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI33X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI32XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI32X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI32X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI32X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI31XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI31X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI31X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI31X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI222XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI222X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI222X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI222X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI221XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI221X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI221X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI221X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI211XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI211X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI211X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OAI211X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'OA21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR3BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NOR2BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND3BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'NAND2BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MXI2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MX2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'MDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'INVX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'HOLDX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'EDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DLY1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKXOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKXOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKXOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKXOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKMX2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKMX2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKMX2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKMX2X3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKMX2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKMX2X12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKINVX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKAND2X3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'CLKAND2X12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BMXIX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'BMXIX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI33XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI33X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI33X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI33X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI32XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI32X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI32X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI32X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI31XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI31X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI31X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI31X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI222XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI222X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI222X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI222X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI221XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI221X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI221X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI221X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI211XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI211X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI211X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AOI211X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AO21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ANTENNAHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'AND2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDHXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDHX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDHX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDHX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFHXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFHX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFHX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ADDFHX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ACHCONX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'HSWCX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'HSWBX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFSX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNSX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SRDFFNQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SPDFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SPDFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SPDFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SPDFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'SDFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RTLATX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RTLATSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RTLATRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFSX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNSX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNRX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'RDFFNQX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'PINVX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'PBUFX2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLHX1_TO' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLHX1_FROM' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSLH_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHLX1_TO' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHLX1_FROM' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'LSHL_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISONLX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISONLX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISOLX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISOLX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISOHX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISOHX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISOHLDX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'ISOHLDX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'HSWX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'HSWNX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'HSWDX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'HSWDNX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'FSWX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'FSWNX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF4X2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF4X1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF2X2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF2X1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] Cell 'DFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 13:52:42     43s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[04/24 13:52:42     43s] 	Cell ACHCONX2HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFHX1HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFHX2HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFHX4HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFHXLHVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFX1HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFX2HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFX4HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDFXLHVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDHX1HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDHX2HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDHX4HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell ADDHXLHVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell AND2X1HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell AND2X2HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell AND2X4HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell AND2X6HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell AND2X8HVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell AND2XLHVT, site CoreSite.
[04/24 13:52:42     43s] 	Cell AND3X1HVT, site CoreSite.
[04/24 13:52:42     43s] 	...
[04/24 13:52:42     43s] 	Reporting only the 20 first cells found...
[04/24 13:52:42     43s] .
[04/24 13:52:42     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2138.4M, EPOCH TIME: 1713959562.698772
[04/24 13:52:42     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:42     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:42     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2138.4M, EPOCH TIME: 1713959562.706484
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] Creating Lib Analyzer ...
[04/24 13:52:42     43s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 13:52:42     43s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 13:52:42     43s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 13:52:42     43s] 
[04/24 13:52:42     43s] {RT rc125 0 4 4 0}
[04/24 13:52:43     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.0 mem=2146.5M
[04/24 13:52:43     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.0 mem=2146.5M
[04/24 13:52:43     44s] Creating Lib Analyzer, finished. 
[04/24 13:52:43     44s] Effort level <high> specified for reg2reg path_group
[04/24 13:52:43     44s] Effort level <high> specified for reg2cgate path_group
[04/24 13:52:43     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2148.5M, EPOCH TIME: 1713959563.514382
[04/24 13:52:43     44s] Processing tracks to init pin-track alignment.
[04/24 13:52:43     44s] z: 2, totalTracks: 1
[04/24 13:52:43     44s] z: 4, totalTracks: 1
[04/24 13:52:43     44s] z: 6, totalTracks: 1
[04/24 13:52:43     44s] z: 8, totalTracks: 1
[04/24 13:52:43     44s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:43     44s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:43     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2148.5M, EPOCH TIME: 1713959563.521927
[04/24 13:52:43     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] PD TOP has 0 placeable physical insts.
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:43     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2148.5M, EPOCH TIME: 1713959563.584963
[04/24 13:52:43     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2148.5M, EPOCH TIME: 1713959563.585065
[04/24 13:52:43     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1713959563.585439
[04/24 13:52:43     44s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2148.5MB).
[04/24 13:52:43     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.073, MEM:2148.5M, EPOCH TIME: 1713959563.587391
[04/24 13:52:43     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2148.5M, EPOCH TIME: 1713959563.587462
[04/24 13:52:43     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:43     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2148.5M, EPOCH TIME: 1713959563.595107
[04/24 13:52:43     44s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1621.1M, totSessionCpu=0:00:44 **
[04/24 13:52:43     44s] *** optDesign -postCTS ***
[04/24 13:52:43     44s] DRC Margin: user margin 0.0; extra margin 0.2
[04/24 13:52:43     44s] Hold Target Slack: user slack 0
[04/24 13:52:43     44s] Setup Target Slack: user slack 0; extra slack 0.0
[04/24 13:52:43     44s] setUsefulSkewMode -ecoRoute false
[04/24 13:52:43     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2148.5M, EPOCH TIME: 1713959563.691551
[04/24 13:52:43     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:43     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.064, MEM:2148.5M, EPOCH TIME: 1713959563.755418
[04/24 13:52:43     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:43     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:43     44s] Deleting Lib Analyzer.
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:43     44s] Multi-VT timing optimization disabled based on library information.
[04/24 13:52:43     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:43     44s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:43     44s] Summary for sequential cells identification: 
[04/24 13:52:43     44s]   Identified SBFF number: 208
[04/24 13:52:43     44s]   Identified MBFF number: 0
[04/24 13:52:43     44s]   Identified SB Latch number: 0
[04/24 13:52:43     44s]   Identified MB Latch number: 0
[04/24 13:52:43     44s]   Not identified SBFF number: 32
[04/24 13:52:43     44s]   Not identified MBFF number: 0
[04/24 13:52:43     44s]   Not identified SB Latch number: 0
[04/24 13:52:43     44s]   Not identified MB Latch number: 0
[04/24 13:52:43     44s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:43     44s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 13:52:43     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[04/24 13:52:43     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 13:52:43     44s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 13:52:43     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 13:52:43     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 13:52:43     44s] TLC MultiMap info (StdDelay):
[04/24 13:52:43     44s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 13:52:43     44s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 13:52:43     44s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 13:52:43     44s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[04/24 13:52:43     44s]  Setting StdDelay to: 25.5ps
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:52:43     44s] 
[04/24 13:52:43     44s] TimeStamp Deleting Cell Server End ...
[04/24 13:52:44     44s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2148.5M, EPOCH TIME: 1713959564.014104
[04/24 13:52:44     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     44s] All LLGs are deleted
[04/24 13:52:44     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2148.5M, EPOCH TIME: 1713959564.014259
[04/24 13:52:44     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1713959564.014336
[04/24 13:52:44     44s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2140.5M, EPOCH TIME: 1713959564.014937
[04/24 13:52:44     44s] Start to check current routing status for nets...
[04/24 13:52:44     44s] All nets are already routed correctly.
[04/24 13:52:44     44s] End to check current routing status for nets (mem=2140.5M)
[04/24 13:52:44     44s] 
[04/24 13:52:44     44s] Creating Lib Analyzer ...
[04/24 13:52:44     44s] 
[04/24 13:52:44     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:52:44     44s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:52:44     44s] Summary for sequential cells identification: 
[04/24 13:52:44     44s]   Identified SBFF number: 208
[04/24 13:52:44     44s]   Identified MBFF number: 0
[04/24 13:52:44     44s]   Identified SB Latch number: 0
[04/24 13:52:44     44s]   Identified MB Latch number: 0
[04/24 13:52:44     44s]   Not identified SBFF number: 32
[04/24 13:52:44     44s]   Not identified MBFF number: 0
[04/24 13:52:44     44s]   Not identified SB Latch number: 0
[04/24 13:52:44     44s]   Not identified MB Latch number: 0
[04/24 13:52:44     44s]   Number of sequential cells which are not FFs: 64
[04/24 13:52:44     44s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 13:52:44     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[04/24 13:52:44     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 13:52:44     44s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 13:52:44     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 13:52:44     44s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 13:52:44     44s] TLC MultiMap info (StdDelay):
[04/24 13:52:44     44s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 13:52:44     44s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 13:52:44     44s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 13:52:44     44s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.5ps
[04/24 13:52:44     44s]  Setting StdDelay to: 25.5ps
[04/24 13:52:44     44s] 
[04/24 13:52:44     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 13:52:44     44s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 13:52:44     44s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 13:52:44     44s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 13:52:44     44s] 
[04/24 13:52:44     44s] {RT rc125 0 4 4 0}
[04/24 13:52:44     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.2 mem=2150.5M
[04/24 13:52:44     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.2 mem=2150.5M
[04/24 13:52:44     45s] Creating Lib Analyzer, finished. 
[04/24 13:52:44     45s] ### Creating TopoMgr, started
[04/24 13:52:44     45s] ### Creating TopoMgr, finished
[04/24 13:52:44     45s] 
[04/24 13:52:44     45s] Footprint cell information for calculating maxBufDist
[04/24 13:52:44     45s] *info: There is 0 candidate always on buffer/inverter cell
[04/24 13:52:44     45s] *info: There are 11 candidate Buffer cells
[04/24 13:52:44     45s] *info: There are 16 candidate Inverter cells
[04/24 13:52:44     45s] Buffers found for each power domain:
[04/24 13:52:44     45s] 	PowerDomain "virtual_PDaon" (pd tag = "1") is virtual.
[04/24 13:52:44     45s] 	PowerDomain "TOP" has 27 buffer(s) to use
[04/24 13:52:44     45s] Always on buffers found for each power domain:
[04/24 13:52:44     45s] 	PowerDomain "virtual_PDaon" (pd tag = "1") is virtual.
[04/24 13:52:44     45s] 	PowerDomain "TOP" (pd tag = "2") has 0 always on buffer(s) to use
[04/24 13:52:44     45s] 
[04/24 13:52:44     45s] #optDebug: Start CG creation (mem=2179.1M)
[04/24 13:52:44     45s]  ...initializing CG  maxDriveDist 1061.535000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 106.153500 
[04/24 13:52:44     45s] (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s]  ...processing cgPrt (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s]  ...processing cgEgp (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s]  ...processing cgPbk (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s]  ...processing cgNrb(cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s]  ...processing cgObs (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s]  ...processing cgCon (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s]  ...processing cgPdm (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2254.1M)
[04/24 13:52:44     45s] Compute RC Scale Done ...
[04/24 13:52:44     45s] All LLGs are deleted
[04/24 13:52:44     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2244.6M, EPOCH TIME: 1713959564.881898
[04/24 13:52:44     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2244.6M, EPOCH TIME: 1713959564.882241
[04/24 13:52:44     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2244.6M, EPOCH TIME: 1713959564.883100
[04/24 13:52:44     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     45s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2244.6M, EPOCH TIME: 1713959564.887030
[04/24 13:52:44     45s] Max number of tech site patterns supported in site array is 256.
[04/24 13:52:44     45s] Core basic site is CoreSite
[04/24 13:52:44     45s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2244.6M, EPOCH TIME: 1713959564.945342
[04/24 13:52:44     45s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:52:44     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:52:44     45s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2244.6M, EPOCH TIME: 1713959564.946852
[04/24 13:52:44     45s] Fast DP-INIT is on for default
[04/24 13:52:44     45s] Atter site array init, number of instance map data is 0.
[04/24 13:52:44     45s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2244.6M, EPOCH TIME: 1713959564.949571
[04/24 13:52:44     45s] 
[04/24 13:52:44     45s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:44     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:2244.6M, EPOCH TIME: 1713959564.951287
[04/24 13:52:44     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:44     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:44     45s] Starting delay calculation for Setup views
[04/24 13:52:45     45s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/24 13:52:45     45s] #################################################################################
[04/24 13:52:45     45s] # Design Stage: PreRoute
[04/24 13:52:45     45s] # Design Name: sparc_exu_alu
[04/24 13:52:45     45s] # Design Mode: 45nm
[04/24 13:52:45     45s] # Analysis Mode: MMMC OCV 
[04/24 13:52:45     45s] # Parasitics Mode: No SPEF/RCDB 
[04/24 13:52:45     45s] # Signoff Settings: SI Off 
[04/24 13:52:45     45s] #################################################################################
[04/24 13:52:45     45s] Calculate early delays in OCV mode...
[04/24 13:52:45     45s] Calculate late delays in OCV mode...
[04/24 13:52:45     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 2264.3M, InitMEM = 2264.3M)
[04/24 13:52:45     45s] Start delay calculation (fullDC) (1 T). (MEM=2264.28)
[04/24 13:52:45     45s] End AAE Lib Interpolated Model. (MEM=2264.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:45     46s] Total number of fetched objects 2549
[04/24 13:52:45     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:45     46s] End delay calculation. (MEM=2255.33 CPU=0:00:00.5 REAL=0:00:00.0)
[04/24 13:52:45     46s] End delay calculation (fullDC). (MEM=2218.71 CPU=0:00:00.6 REAL=0:00:00.0)
[04/24 13:52:45     46s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2218.7M) ***
[04/24 13:52:45     46s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:46.5 mem=2242.7M)
[04/24 13:52:46     46s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.073  |  0.073  |   N/A   |  0.359  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2258.7M, EPOCH TIME: 1713959566.030517
[04/24 13:52:46     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:46     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:2258.7M, EPOCH TIME: 1713959566.121619
[04/24 13:52:46     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:46     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] Density: 9.733%
------------------------------------------------------------------

[04/24 13:52:46     46s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1676.8M, totSessionCpu=0:00:47 **
[04/24 13:52:46     46s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:00:46.7/0:00:50.5 (0.9), mem = 2219.7M
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s] =============================================================================================
[04/24 13:52:46     46s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[04/24 13:52:46     46s] =============================================================================================
[04/24 13:52:46     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:46     46s] ---------------------------------------------------------------------------------------------
[04/24 13:52:46     46s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:46     46s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.7 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 13:52:46     46s] [ DrvReport              ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 13:52:46     46s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 13:52:46     46s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  35.8 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 13:52:46     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:46     46s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 13:52:46     46s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:46     46s] [ TimingUpdate           ]      1   0:00:00.3  (   7.9 % )     0:00:01.0 /  0:00:01.0    1.0
[04/24 13:52:46     46s] [ FullDelayCalc          ]      1   0:00:00.7  (  19.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/24 13:52:46     46s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[04/24 13:52:46     46s] [ MISC                   ]          0:00:00.8  (  21.4 % )     0:00:00.8 /  0:00:00.8    1.0
[04/24 13:52:46     46s] ---------------------------------------------------------------------------------------------
[04/24 13:52:46     46s]  InitOpt #1 TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[04/24 13:52:46     46s] ---------------------------------------------------------------------------------------------
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s] ** INFO : this run is activating low effort ccoptDesign flow
[04/24 13:52:46     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 13:52:46     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.7 mem=2219.7M
[04/24 13:52:46     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2219.7M, EPOCH TIME: 1713959566.133366
[04/24 13:52:46     46s] Processing tracks to init pin-track alignment.
[04/24 13:52:46     46s] z: 2, totalTracks: 1
[04/24 13:52:46     46s] z: 4, totalTracks: 1
[04/24 13:52:46     46s] z: 6, totalTracks: 1
[04/24 13:52:46     46s] z: 8, totalTracks: 1
[04/24 13:52:46     46s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:46     46s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:46     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2219.7M, EPOCH TIME: 1713959566.140830
[04/24 13:52:46     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] PD TOP has 0 placeable physical insts.
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:46     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2219.7M, EPOCH TIME: 1713959566.206304
[04/24 13:52:46     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2219.7M, EPOCH TIME: 1713959566.206415
[04/24 13:52:46     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2219.7M, EPOCH TIME: 1713959566.206751
[04/24 13:52:46     46s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2219.7MB).
[04/24 13:52:46     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:2219.7M, EPOCH TIME: 1713959566.209194
[04/24 13:52:46     46s] TotalInstCnt at PhyDesignMc Initialization: 2210
[04/24 13:52:46     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.8 mem=2219.7M
[04/24 13:52:46     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2219.7M, EPOCH TIME: 1713959566.212306
[04/24 13:52:46     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:46     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2219.7M, EPOCH TIME: 1713959566.220690
[04/24 13:52:46     46s] TotalInstCnt at PhyDesignMc Destruction: 2210
[04/24 13:52:46     46s] OPTC: m1 20.0 20.0
[04/24 13:52:46     46s] #optDebug: fT-E <X 2 0 0 1>
[04/24 13:52:46     46s] -congRepairInPostCTS false                 # bool, default=false, private
[04/24 13:52:46     46s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 51.0
[04/24 13:52:46     46s] Begin: GigaOpt Route Type Constraints Refinement
[04/24 13:52:46     46s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:47.0/0:00:50.8 (0.9), mem = 2219.7M
[04/24 13:52:46     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.195760.1
[04/24 13:52:46     46s] ### Creating RouteCongInterface, started
[04/24 13:52:46     46s] {MMLU 6 6 2678}
[04/24 13:52:46     46s] ### Creating LA Mngr. totSessionCpu=0:00:47.0 mem=2219.7M
[04/24 13:52:46     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.0 mem=2219.7M
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s] #optDebug: {0, 1.000}
[04/24 13:52:46     46s] ### Creating RouteCongInterface, finished
[04/24 13:52:46     46s] Updated routing constraints on 0 nets.
[04/24 13:52:46     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.195760.1
[04/24 13:52:46     46s] Bottom Preferred Layer:
[04/24 13:52:46     46s] +---------------+------------+------------------+
[04/24 13:52:46     46s] |     Layer     |    CLK     |       Rule       |
[04/24 13:52:46     46s] +---------------+------------+------------------+
[04/24 13:52:46     46s] | Metal2 (z=2)  |          6 | default_2x_space |
[04/24 13:52:46     46s] +---------------+------------+------------------+
[04/24 13:52:46     46s] Via Pillar Rule:
[04/24 13:52:46     46s]     None
[04/24 13:52:46     46s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:00:47.0/0:00:50.8 (0.9), mem = 2219.7M
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s] =============================================================================================
[04/24 13:52:46     46s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[04/24 13:52:46     46s] =============================================================================================
[04/24 13:52:46     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:46     46s] ---------------------------------------------------------------------------------------------
[04/24 13:52:46     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  67.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 13:52:46     46s] [ MISC                   ]          0:00:00.0  (  32.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:46     46s] ---------------------------------------------------------------------------------------------
[04/24 13:52:46     46s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 13:52:46     46s] ---------------------------------------------------------------------------------------------
[04/24 13:52:46     46s] 
[04/24 13:52:46     46s] End: GigaOpt Route Type Constraints Refinement
[04/24 13:52:46     47s] Deleting Lib Analyzer.
[04/24 13:52:46     47s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:47.0/0:00:50.8 (0.9), mem = 2220.7M
[04/24 13:52:46     47s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 13:52:46     47s] Info: 6 nets with fixed/cover wires excluded.
[04/24 13:52:46     47s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:46     47s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:46     47s] Info: 6 clock nets excluded from IPO operation.
[04/24 13:52:46     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.0 mem=2220.7M
[04/24 13:52:46     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.0 mem=2220.7M
[04/24 13:52:46     47s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/24 13:52:46     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.195760.2
[04/24 13:52:46     47s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 13:52:46     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.1 mem=2220.7M
[04/24 13:52:46     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2220.7M, EPOCH TIME: 1713959566.541065
[04/24 13:52:46     47s] Processing tracks to init pin-track alignment.
[04/24 13:52:46     47s] z: 2, totalTracks: 1
[04/24 13:52:46     47s] z: 4, totalTracks: 1
[04/24 13:52:46     47s] z: 6, totalTracks: 1
[04/24 13:52:46     47s] z: 8, totalTracks: 1
[04/24 13:52:46     47s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:46     47s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:46     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2220.7M, EPOCH TIME: 1713959566.548152
[04/24 13:52:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:46     47s] PD TOP has 0 placeable physical insts.
[04/24 13:52:46     47s] 
[04/24 13:52:46     47s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:46     47s] 
[04/24 13:52:46     47s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:46     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:2220.7M, EPOCH TIME: 1713959566.613259
[04/24 13:52:46     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2220.7M, EPOCH TIME: 1713959566.613383
[04/24 13:52:46     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2220.7M, EPOCH TIME: 1713959566.613682
[04/24 13:52:46     47s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2220.7MB).
[04/24 13:52:46     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:2220.7M, EPOCH TIME: 1713959566.616006
[04/24 13:52:46     47s] TotalInstCnt at PhyDesignMc Initialization: 2210
[04/24 13:52:46     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.2 mem=2220.7M
[04/24 13:52:46     47s] ### Creating RouteCongInterface, started
[04/24 13:52:46     47s] 
[04/24 13:52:46     47s] Creating Lib Analyzer ...
[04/24 13:52:46     47s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 13:52:46     47s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 13:52:46     47s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 13:52:46     47s] 
[04/24 13:52:46     47s] {RT rc125 0 4 4 0}
[04/24 13:52:47     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.7 mem=2220.7M
[04/24 13:52:47     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.7 mem=2220.7M
[04/24 13:52:47     47s] Creating Lib Analyzer, finished. 
[04/24 13:52:47     47s] 
[04/24 13:52:47     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/24 13:52:47     47s] 
[04/24 13:52:47     47s] #optDebug: {0, 1.000}
[04/24 13:52:47     47s] ### Creating RouteCongInterface, finished
[04/24 13:52:47     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.8 mem=2220.7M
[04/24 13:52:47     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.8 mem=2220.7M
[04/24 13:52:47     47s] Usable buffer cells for single buffer setup transform:
[04/24 13:52:47     47s] CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT 
[04/24 13:52:47     47s] Number of usable buffer cells above: 11
[04/24 13:52:47     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2286.0M, EPOCH TIME: 1713959567.359827
[04/24 13:52:47     47s] Found 0 hard placement blockage before merging.
[04/24 13:52:47     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2286.0M, EPOCH TIME: 1713959567.359998
[04/24 13:52:47     47s] 
[04/24 13:52:47     47s] Netlist preparation processing... 
[04/24 13:52:47     47s] Removed 0 instance
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: so is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: nsleep_out is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: clk is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: invert_d2e_n_2 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3917 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3918 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3919 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3920 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3921 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3922 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3923 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3924 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3925 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3926 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3927 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3928 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3929 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3930 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3931 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (IMPOPT-7098):	WARNING: n_3932 is an undriven net with 1 fanouts.
[04/24 13:52:47     47s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[04/24 13:52:47     47s] To increase the message display limit, refer to the product command reference manual.
[04/24 13:52:47     47s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:47     47s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:47     47s] Deleting 0 temporary hard placement blockage(s).
[04/24 13:52:47     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2302.0M, EPOCH TIME: 1713959567.373736
[04/24 13:52:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2210).
[04/24 13:52:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2245.0M, EPOCH TIME: 1713959567.382580
[04/24 13:52:47     47s] TotalInstCnt at PhyDesignMc Destruction: 2210
[04/24 13:52:47     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.195760.2
[04/24 13:52:47     47s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:48.0/0:00:51.8 (0.9), mem = 2245.0M
[04/24 13:52:47     47s] 
[04/24 13:52:47     47s] =============================================================================================
[04/24 13:52:47     47s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[04/24 13:52:47     47s] =============================================================================================
[04/24 13:52:47     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:47     47s] ---------------------------------------------------------------------------------------------
[04/24 13:52:47     47s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  57.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 13:52:47     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     47s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 13:52:47     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 13:52:47     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     47s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     47s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     47s] [ MISC                   ]          0:00:00.3  (  30.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:52:47     47s] ---------------------------------------------------------------------------------------------
[04/24 13:52:47     47s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/24 13:52:47     47s] ---------------------------------------------------------------------------------------------
[04/24 13:52:47     47s] 
[04/24 13:52:47     47s] *** Starting optimizing excluded clock nets MEM= 2245.0M) ***
[04/24 13:52:47     47s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.0M) ***
[04/24 13:52:47     47s] *** Starting optimizing excluded clock nets MEM= 2245.0M) ***
[04/24 13:52:47     47s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.0M) ***
[04/24 13:52:47     47s] Info: Done creating the CCOpt slew target map.
[04/24 13:52:47     47s] Begin: GigaOpt high fanout net optimization
[04/24 13:52:47     47s] GigaOpt HFN: use maxLocalDensity 1.2
[04/24 13:52:47     47s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/24 13:52:47     47s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:48.0/0:00:51.8 (0.9), mem = 2245.0M
[04/24 13:52:47     47s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 13:52:47     47s] Info: 6 nets with fixed/cover wires excluded.
[04/24 13:52:47     47s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:47     47s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:47     47s] Info: 6 clock nets excluded from IPO operation.
[04/24 13:52:47     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.195760.3
[04/24 13:52:47     47s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 13:52:47     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.0 mem=2245.0M
[04/24 13:52:47     47s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 13:52:47     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2245.0M, EPOCH TIME: 1713959567.397949
[04/24 13:52:47     47s] Processing tracks to init pin-track alignment.
[04/24 13:52:47     47s] z: 2, totalTracks: 1
[04/24 13:52:47     47s] z: 4, totalTracks: 1
[04/24 13:52:47     47s] z: 6, totalTracks: 1
[04/24 13:52:47     47s] z: 8, totalTracks: 1
[04/24 13:52:47     47s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:47     47s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:47     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2245.0M, EPOCH TIME: 1713959567.405292
[04/24 13:52:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     48s] PD TOP has 0 placeable physical insts.
[04/24 13:52:47     48s] 
[04/24 13:52:47     48s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:47     48s] 
[04/24 13:52:47     48s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:47     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2245.0M, EPOCH TIME: 1713959567.469631
[04/24 13:52:47     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2245.0M, EPOCH TIME: 1713959567.469743
[04/24 13:52:47     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2245.0M, EPOCH TIME: 1713959567.470107
[04/24 13:52:47     48s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2245.0MB).
[04/24 13:52:47     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2245.0M, EPOCH TIME: 1713959567.472319
[04/24 13:52:47     48s] TotalInstCnt at PhyDesignMc Initialization: 2210
[04/24 13:52:47     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.0 mem=2245.0M
[04/24 13:52:47     48s] ### Creating RouteCongInterface, started
[04/24 13:52:47     48s] 
[04/24 13:52:47     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[04/24 13:52:47     48s] 
[04/24 13:52:47     48s] #optDebug: {0, 1.000}
[04/24 13:52:47     48s] ### Creating RouteCongInterface, finished
[04/24 13:52:47     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.1 mem=2245.0M
[04/24 13:52:47     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.1 mem=2245.0M
[04/24 13:52:47     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:52:47     48s] Total-nets :: 2548, Stn-nets :: 0, ratio :: 0 %, Total-len 95611.2, Stn-len 0
[04/24 13:52:47     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2283.1M, EPOCH TIME: 1713959567.818164
[04/24 13:52:47     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:47     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:47     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2245.1M, EPOCH TIME: 1713959567.826617
[04/24 13:52:47     48s] TotalInstCnt at PhyDesignMc Destruction: 2210
[04/24 13:52:47     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.195760.3
[04/24 13:52:47     48s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:48.4/0:00:52.2 (0.9), mem = 2245.1M
[04/24 13:52:47     48s] 
[04/24 13:52:47     48s] =============================================================================================
[04/24 13:52:47     48s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[04/24 13:52:47     48s] =============================================================================================
[04/24 13:52:47     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:47     48s] ---------------------------------------------------------------------------------------------
[04/24 13:52:47     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     48s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 13:52:47     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.2
[04/24 13:52:47     48s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     48s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:47     48s] [ MISC                   ]          0:00:00.3  (  75.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:52:47     48s] ---------------------------------------------------------------------------------------------
[04/24 13:52:47     48s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/24 13:52:47     48s] ---------------------------------------------------------------------------------------------
[04/24 13:52:47     48s] 
[04/24 13:52:47     48s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/24 13:52:47     48s] End: GigaOpt high fanout net optimization
[04/24 13:52:47     48s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 13:52:47     48s] Deleting Lib Analyzer.
[04/24 13:52:47     48s] Begin: GigaOpt Global Optimization
[04/24 13:52:47     48s] *info: use new DP (enabled)
[04/24 13:52:47     48s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/24 13:52:47     48s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 13:52:47     48s] Info: 6 nets with fixed/cover wires excluded.
[04/24 13:52:47     48s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:47     48s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:48     48s] Info: 6 clock nets excluded from IPO operation.
[04/24 13:52:48     48s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:48.6/0:00:52.4 (0.9), mem = 2245.1M
[04/24 13:52:48     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.195760.4
[04/24 13:52:48     48s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 13:52:48     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=2245.1M
[04/24 13:52:48     48s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 13:52:48     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2245.1M, EPOCH TIME: 1713959568.002276
[04/24 13:52:48     48s] Processing tracks to init pin-track alignment.
[04/24 13:52:48     48s] z: 2, totalTracks: 1
[04/24 13:52:48     48s] z: 4, totalTracks: 1
[04/24 13:52:48     48s] z: 6, totalTracks: 1
[04/24 13:52:48     48s] z: 8, totalTracks: 1
[04/24 13:52:48     48s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:48     48s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:48     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2245.1M, EPOCH TIME: 1713959568.014939
[04/24 13:52:48     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:48     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:48     48s] PD TOP has 0 placeable physical insts.
[04/24 13:52:48     48s] 
[04/24 13:52:48     48s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:48     48s] 
[04/24 13:52:48     48s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:48     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:2245.1M, EPOCH TIME: 1713959568.111057
[04/24 13:52:48     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2245.1M, EPOCH TIME: 1713959568.111183
[04/24 13:52:48     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2245.1M, EPOCH TIME: 1713959568.111504
[04/24 13:52:48     48s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2245.1MB).
[04/24 13:52:48     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.112, MEM:2245.1M, EPOCH TIME: 1713959568.114158
[04/24 13:52:48     48s] TotalInstCnt at PhyDesignMc Initialization: 2210
[04/24 13:52:48     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.7 mem=2245.1M
[04/24 13:52:48     48s] ### Creating RouteCongInterface, started
[04/24 13:52:48     48s] 
[04/24 13:52:48     48s] Creating Lib Analyzer ...
[04/24 13:52:48     48s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 13:52:48     48s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 13:52:48     48s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 13:52:48     48s] 
[04/24 13:52:48     48s] {RT rc125 0 4 4 0}
[04/24 13:52:48     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.3 mem=2245.1M
[04/24 13:52:48     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.3 mem=2245.1M
[04/24 13:52:48     49s] Creating Lib Analyzer, finished. 
[04/24 13:52:48     49s] 
[04/24 13:52:48     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/24 13:52:48     49s] 
[04/24 13:52:48     49s] #optDebug: {0, 1.000}
[04/24 13:52:48     49s] ### Creating RouteCongInterface, finished
[04/24 13:52:48     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.3 mem=2245.1M
[04/24 13:52:48     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.3 mem=2245.1M
[04/24 13:52:48     49s] *info: 6 clock nets excluded
[04/24 13:52:48     49s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:48     49s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:48     49s] *info: 504 no-driver nets excluded.
[04/24 13:52:48     49s] *info: 6 nets with fixed/cover wires excluded.
[04/24 13:52:49     49s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2304.4M, EPOCH TIME: 1713959569.005847
[04/24 13:52:49     49s] Found 0 hard placement blockage before merging.
[04/24 13:52:49     49s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2304.4M, EPOCH TIME: 1713959569.005997
[04/24 13:52:49     49s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/24 13:52:49     49s] +--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 13:52:49     49s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[04/24 13:52:49     49s] +--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 13:52:49     49s] |   0.000|   0.000|    9.73%|   0:00:00.0| 2308.4M|AV_0100_wc_rc125_setup|       NA| NA                              |
[04/24 13:52:49     49s] +--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 13:52:49     49s] 
[04/24 13:52:49     49s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2308.4M) ***
[04/24 13:52:49     49s] 
[04/24 13:52:49     49s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2308.4M) ***
[04/24 13:52:49     49s] Deleting 0 temporary hard placement blockage(s).
[04/24 13:52:49     49s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/24 13:52:49     49s] Total-nets :: 2548, Stn-nets :: 0, ratio :: 0 %, Total-len 95611.2, Stn-len 0
[04/24 13:52:49     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2289.3M, EPOCH TIME: 1713959569.325013
[04/24 13:52:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2210).
[04/24 13:52:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:2249.3M, EPOCH TIME: 1713959569.338921
[04/24 13:52:49     49s] TotalInstCnt at PhyDesignMc Destruction: 2210
[04/24 13:52:49     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.195760.4
[04/24 13:52:49     49s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:49.9/0:00:53.7 (0.9), mem = 2249.3M
[04/24 13:52:49     49s] 
[04/24 13:52:49     49s] =============================================================================================
[04/24 13:52:49     49s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[04/24 13:52:49     49s] =============================================================================================
[04/24 13:52:49     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:49     49s] ---------------------------------------------------------------------------------------------
[04/24 13:52:49     49s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[04/24 13:52:49     49s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  43.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 13:52:49     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:49     49s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/24 13:52:49     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:49     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 13:52:49     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:49     49s] [ TransformInit          ]      1   0:00:00.3  (  20.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:52:49     49s] [ MISC                   ]          0:00:00.3  (  22.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:52:49     49s] ---------------------------------------------------------------------------------------------
[04/24 13:52:49     49s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 13:52:49     49s] ---------------------------------------------------------------------------------------------
[04/24 13:52:49     49s] 
[04/24 13:52:49     49s] End: GigaOpt Global Optimization
[04/24 13:52:49     49s] *** Timing Is met
[04/24 13:52:49     49s] *** Check timing (0:00:00.0)
[04/24 13:52:49     49s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 13:52:49     49s] Deleting Lib Analyzer.
[04/24 13:52:49     49s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/24 13:52:49     49s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 13:52:49     49s] Info: 6 nets with fixed/cover wires excluded.
[04/24 13:52:49     49s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:49     49s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:49     49s] Info: 6 clock nets excluded from IPO operation.
[04/24 13:52:49     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.9 mem=2249.3M
[04/24 13:52:49     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.9 mem=2249.3M
[04/24 13:52:49     49s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/24 13:52:49     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2249.3M, EPOCH TIME: 1713959569.371806
[04/24 13:52:49     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     50s] 
[04/24 13:52:49     50s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:49     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.074, MEM:2249.3M, EPOCH TIME: 1713959569.445781
[04/24 13:52:49     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:49     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     50s] **INFO: Flow update: Design timing is met.
[04/24 13:52:49     50s] **INFO: Flow update: Design timing is met.
[04/24 13:52:49     50s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/24 13:52:49     50s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 13:52:49     50s] Info: 6 nets with fixed/cover wires excluded.
[04/24 13:52:49     50s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:49     50s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:49     50s] Info: 6 clock nets excluded from IPO operation.
[04/24 13:52:49     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.1 mem=2245.3M
[04/24 13:52:49     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.1 mem=2245.3M
[04/24 13:52:49     50s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 13:52:49     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.1 mem=2302.5M
[04/24 13:52:49     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2302.5M, EPOCH TIME: 1713959569.558008
[04/24 13:52:49     50s] Processing tracks to init pin-track alignment.
[04/24 13:52:49     50s] z: 2, totalTracks: 1
[04/24 13:52:49     50s] z: 4, totalTracks: 1
[04/24 13:52:49     50s] z: 6, totalTracks: 1
[04/24 13:52:49     50s] z: 8, totalTracks: 1
[04/24 13:52:49     50s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:49     50s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:49     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2302.5M, EPOCH TIME: 1713959569.564763
[04/24 13:52:49     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:49     50s] PD TOP has 0 placeable physical insts.
[04/24 13:52:49     50s] 
[04/24 13:52:49     50s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:49     50s] 
[04/24 13:52:49     50s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:49     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2302.5M, EPOCH TIME: 1713959569.631105
[04/24 13:52:49     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2302.5M, EPOCH TIME: 1713959569.631215
[04/24 13:52:49     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2302.5M, EPOCH TIME: 1713959569.631844
[04/24 13:52:49     50s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2302.5MB).
[04/24 13:52:49     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:2302.5M, EPOCH TIME: 1713959569.633990
[04/24 13:52:49     50s] TotalInstCnt at PhyDesignMc Initialization: 2210
[04/24 13:52:49     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.2 mem=2302.5M
[04/24 13:52:49     50s] Begin: Area Reclaim Optimization
[04/24 13:52:49     50s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:50.2/0:00:54.0 (0.9), mem = 2302.5M
[04/24 13:52:49     50s] 
[04/24 13:52:49     50s] Creating Lib Analyzer ...
[04/24 13:52:49     50s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 13:52:49     50s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 13:52:49     50s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 13:52:49     50s] 
[04/24 13:52:49     50s] {RT rc125 0 4 4 0}
[04/24 13:52:50     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.8 mem=2308.6M
[04/24 13:52:50     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.8 mem=2308.6M
[04/24 13:52:50     50s] Creating Lib Analyzer, finished. 
[04/24 13:52:50     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.195760.5
[04/24 13:52:50     50s] ### Creating RouteCongInterface, started
[04/24 13:52:50     50s] 
[04/24 13:52:50     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/24 13:52:50     50s] 
[04/24 13:52:50     50s] #optDebug: {0, 1.000}
[04/24 13:52:50     50s] ### Creating RouteCongInterface, finished
[04/24 13:52:50     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.8 mem=2308.6M
[04/24 13:52:50     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.8 mem=2308.6M
[04/24 13:52:50     51s] Usable buffer cells for single buffer setup transform:
[04/24 13:52:50     51s] CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT 
[04/24 13:52:50     51s] Number of usable buffer cells above: 11
[04/24 13:52:50     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2308.6M, EPOCH TIME: 1713959570.463418
[04/24 13:52:50     51s] Found 0 hard placement blockage before merging.
[04/24 13:52:50     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2308.6M, EPOCH TIME: 1713959570.463568
[04/24 13:52:50     51s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 9.73
[04/24 13:52:50     51s] +---------+---------+--------+--------+------------+--------+
[04/24 13:52:50     51s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/24 13:52:50     51s] +---------+---------+--------+--------+------------+--------+
[04/24 13:52:50     51s] |    9.73%|        -|   0.051|   0.000|   0:00:00.0| 2308.6M|
[04/24 13:52:50     51s] |    9.73%|        0|   0.051|   0.000|   0:00:00.0| 2309.6M|
[04/24 13:52:50     51s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[04/24 13:52:50     51s] |    9.73%|        0|   0.051|   0.000|   0:00:00.0| 2309.6M|
[04/24 13:52:51     51s] |    9.70%|       12|   0.051|   0.000|   0:00:01.0| 2333.8M|
[04/24 13:52:51     52s] |    9.68%|       79|   0.051|   0.000|   0:00:00.0| 2346.3M|
[04/24 13:52:51     52s] |    9.68%|        0|   0.051|   0.000|   0:00:00.0| 2346.3M|
[04/24 13:52:51     52s] #optDebug: <stH: 1.7100 MiSeL: 25.7250>
[04/24 13:52:51     52s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[04/24 13:52:51     52s] |    9.68%|        0|   0.051|   0.000|   0:00:00.0| 2346.3M|
[04/24 13:52:51     52s] +---------+---------+--------+--------+------------+--------+
[04/24 13:52:51     52s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 9.68
[04/24 13:52:51     52s] 
[04/24 13:52:51     52s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 6 Resize = 12 **
[04/24 13:52:51     52s] --------------------------------------------------------------
[04/24 13:52:51     52s] |                                   | Total     | Sequential |
[04/24 13:52:51     52s] --------------------------------------------------------------
[04/24 13:52:51     52s] | Num insts resized                 |      12  |       0    |
[04/24 13:52:51     52s] | Num insts undone                  |      67  |       0    |
[04/24 13:52:51     52s] | Num insts Downsized               |      12  |       0    |
[04/24 13:52:51     52s] | Num insts Samesized               |       0  |       0    |
[04/24 13:52:51     52s] | Num insts Upsized                 |       0  |       0    |
[04/24 13:52:51     52s] | Num multiple commits+uncommits    |       0  |       -    |
[04/24 13:52:51     52s] --------------------------------------------------------------
[04/24 13:52:51     52s] 
[04/24 13:52:51     52s] Number of times islegalLocAvaiable called = 163 skipped = 0, called in commitmove = 79, skipped in commitmove = 0
[04/24 13:52:51     52s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[04/24 13:52:51     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2346.3M, EPOCH TIME: 1713959571.831492
[04/24 13:52:51     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2198).
[04/24 13:52:51     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:51     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:51     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:51     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2346.3M, EPOCH TIME: 1713959571.842154
[04/24 13:52:51     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2346.3M, EPOCH TIME: 1713959571.843622
[04/24 13:52:51     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2346.3M, EPOCH TIME: 1713959571.843770
[04/24 13:52:51     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2346.3M, EPOCH TIME: 1713959571.850117
[04/24 13:52:51     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:51     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:51     52s] 
[04/24 13:52:51     52s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:51     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.069, MEM:2346.3M, EPOCH TIME: 1713959571.919142
[04/24 13:52:51     52s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2346.3M, EPOCH TIME: 1713959571.919255
[04/24 13:52:51     52s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2346.3M, EPOCH TIME: 1713959571.919583
[04/24 13:52:51     52s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2346.3M, EPOCH TIME: 1713959571.921760
[04/24 13:52:51     52s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2346.3M, EPOCH TIME: 1713959571.921910
[04/24 13:52:51     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.078, MEM:2346.3M, EPOCH TIME: 1713959571.922029
[04/24 13:52:51     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.078, MEM:2346.3M, EPOCH TIME: 1713959571.922088
[04/24 13:52:51     52s] TDRefine: refinePlace mode is spiral
[04/24 13:52:51     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.195760.4
[04/24 13:52:51     52s] OPERPROF: Starting RefinePlace at level 1, MEM:2346.3M, EPOCH TIME: 1713959571.922306
[04/24 13:52:51     52s] *** Starting refinePlace (0:00:52.5 mem=2346.3M) ***
[04/24 13:52:51     52s] Total net bbox length = 8.879e+04 (6.405e+04 2.474e+04) (ext = 5.288e+04)
[04/24 13:52:51     52s] 
[04/24 13:52:51     52s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:51     52s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[04/24 13:52:51     52s] Skipping level-shifter placement due to all shifters are placed legally
[04/24 13:52:51     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:51     52s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:51     52s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:51     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2346.3M, EPOCH TIME: 1713959571.927397
[04/24 13:52:51     52s] Starting refinePlace ...
[04/24 13:52:51     52s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:51     52s] One DDP V2 for no tweak run.
[04/24 13:52:51     52s] 
[04/24 13:52:51     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 13:52:51     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f5c66738340.
[04/24 13:52:51     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 13:52:51     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/24 13:52:51     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:51     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:51     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2330.3MB) @(0:00:52.5 - 0:00:52.5).
[04/24 13:52:51     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:51     52s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2330.3MB
[04/24 13:52:51     52s] Statistics of distance of Instance movement in refine placement:
[04/24 13:52:51     52s]   maximum (X+Y) =         0.00 um
[04/24 13:52:51     52s]   mean    (X+Y) =         0.00 um
[04/24 13:52:51     52s] Summary Report:
[04/24 13:52:51     52s] Instances move: 0 (out of 2193 movable)
[04/24 13:52:51     52s] Instances flipped: 0
[04/24 13:52:51     52s] Mean displacement: 0.00 um
[04/24 13:52:51     52s] Max displacement: 0.00 um 
[04/24 13:52:51     52s] Total instances moved : 0
[04/24 13:52:51     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.073, MEM:2330.3M, EPOCH TIME: 1713959571.999923
[04/24 13:52:52     52s] Total net bbox length = 8.879e+04 (6.405e+04 2.474e+04) (ext = 5.288e+04)
[04/24 13:52:52     52s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2330.3MB
[04/24 13:52:52     52s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2330.3MB) @(0:00:52.5 - 0:00:52.5).
[04/24 13:52:52     52s] *** Finished refinePlace (0:00:52.5 mem=2330.3M) ***
[04/24 13:52:52     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.195760.4
[04/24 13:52:52     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.079, MEM:2330.3M, EPOCH TIME: 1713959572.001049
[04/24 13:52:52     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2330.3M, EPOCH TIME: 1713959572.012971
[04/24 13:52:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2198).
[04/24 13:52:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2330.3M, EPOCH TIME: 1713959572.022001
[04/24 13:52:52     52s] *** maximum move = 0.00 um ***
[04/24 13:52:52     52s] *** Finished re-routing un-routed nets (2330.3M) ***
[04/24 13:52:52     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2330.3M, EPOCH TIME: 1713959572.027912
[04/24 13:52:52     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2330.3M, EPOCH TIME: 1713959572.034936
[04/24 13:52:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] 
[04/24 13:52:52     52s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:52     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2330.3M, EPOCH TIME: 1713959572.099494
[04/24 13:52:52     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2330.3M, EPOCH TIME: 1713959572.099589
[04/24 13:52:52     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2346.3M, EPOCH TIME: 1713959572.100211
[04/24 13:52:52     52s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2346.3M, EPOCH TIME: 1713959572.102397
[04/24 13:52:52     52s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2346.3M, EPOCH TIME: 1713959572.102534
[04/24 13:52:52     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:2346.3M, EPOCH TIME: 1713959572.102651
[04/24 13:52:52     52s] 
[04/24 13:52:52     52s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2346.3M) ***
[04/24 13:52:52     52s] Deleting 0 temporary hard placement blockage(s).
[04/24 13:52:52     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.195760.5
[04/24 13:52:52     52s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:00:52.7/0:00:56.5 (0.9), mem = 2346.3M
[04/24 13:52:52     52s] 
[04/24 13:52:52     52s] =============================================================================================
[04/24 13:52:52     52s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[04/24 13:52:52     52s] =============================================================================================
[04/24 13:52:52     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:52     52s] ---------------------------------------------------------------------------------------------
[04/24 13:52:52     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 13:52:52     52s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  25.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 13:52:52     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:52     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:52     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:52     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:52     52s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:01.3 /  0:00:01.4    1.0
[04/24 13:52:52     52s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.4 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 13:52:52     52s] [ OptGetWeight           ]    299   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[04/24 13:52:52     52s] [ OptEval                ]    299   0:00:00.6  (  25.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 13:52:52     52s] [ OptCommit              ]    299   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.6
[04/24 13:52:52     52s] [ PostCommitDelayUpdate  ]    303   0:00:00.0  (   1.6 % )     0:00:00.4 /  0:00:00.4    0.9
[04/24 13:52:52     52s] [ IncrDelayCalc          ]     71   0:00:00.4  (  15.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/24 13:52:52     52s] [ RefinePlace            ]      1   0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:52:52     52s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:52     52s] [ IncrTimingUpdate       ]     21   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.2    1.1
[04/24 13:52:52     52s] [ MISC                   ]          0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 13:52:52     52s] ---------------------------------------------------------------------------------------------
[04/24 13:52:52     52s]  AreaOpt #1 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[04/24 13:52:52     52s] ---------------------------------------------------------------------------------------------
[04/24 13:52:52     52s] 
[04/24 13:52:52     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2327.2M, EPOCH TIME: 1713959572.119731
[04/24 13:52:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2266.2M, EPOCH TIME: 1713959572.127742
[04/24 13:52:52     52s] TotalInstCnt at PhyDesignMc Destruction: 2198
[04/24 13:52:52     52s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2266.21M, totSessionCpu=0:00:53).
[04/24 13:52:52     52s] postCtsLateCongRepair #1 0
[04/24 13:52:52     52s] postCtsLateCongRepair #1 0
[04/24 13:52:52     52s] postCtsLateCongRepair #1 0
[04/24 13:52:52     52s] postCtsLateCongRepair #1 0
[04/24 13:52:52     52s] Starting local wire reclaim
[04/24 13:52:52     52s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2266.2M, EPOCH TIME: 1713959572.164065
[04/24 13:52:52     52s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2266.2M, EPOCH TIME: 1713959572.164188
[04/24 13:52:52     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2266.2M, EPOCH TIME: 1713959572.164303
[04/24 13:52:52     52s] Processing tracks to init pin-track alignment.
[04/24 13:52:52     52s] z: 2, totalTracks: 1
[04/24 13:52:52     52s] z: 4, totalTracks: 1
[04/24 13:52:52     52s] z: 6, totalTracks: 1
[04/24 13:52:52     52s] z: 8, totalTracks: 1
[04/24 13:52:52     52s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:52     52s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:52     52s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2266.2M, EPOCH TIME: 1713959572.171971
[04/24 13:52:52     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:52     52s] PD TOP has 0 placeable physical insts.
[04/24 13:52:52     52s] 
[04/24 13:52:52     52s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:52     52s] 
[04/24 13:52:52     52s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:52     52s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.069, MEM:2266.2M, EPOCH TIME: 1713959572.241216
[04/24 13:52:52     52s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2266.2M, EPOCH TIME: 1713959572.241350
[04/24 13:52:52     52s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2266.2M, EPOCH TIME: 1713959572.241764
[04/24 13:52:52     52s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2266.2MB).
[04/24 13:52:52     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.080, MEM:2266.2M, EPOCH TIME: 1713959572.244012
[04/24 13:52:52     52s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.080, MEM:2266.2M, EPOCH TIME: 1713959572.244071
[04/24 13:52:52     52s] TDRefine: refinePlace mode is spiral
[04/24 13:52:52     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.195760.5
[04/24 13:52:52     52s] OPERPROF:   Starting RefinePlace at level 2, MEM:2266.2M, EPOCH TIME: 1713959572.244321
[04/24 13:52:52     52s] *** Starting refinePlace (0:00:52.8 mem=2266.2M) ***
[04/24 13:52:52     52s] Total net bbox length = 8.879e+04 (6.405e+04 2.474e+04) (ext = 5.288e+04)
[04/24 13:52:52     52s] 
[04/24 13:52:52     52s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:52     52s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:52     52s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:52     52s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2266.2M, EPOCH TIME: 1713959572.248175
[04/24 13:52:52     52s] Starting refinePlace ...
[04/24 13:52:52     52s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:52     52s] One DDP V2 for no tweak run.
[04/24 13:52:52     52s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2266.2M, EPOCH TIME: 1713959572.249189
[04/24 13:52:52     52s] OPERPROF:         Starting spMPad at level 5, MEM:2267.2M, EPOCH TIME: 1713959572.253810
[04/24 13:52:52     52s] OPERPROF:           Starting spContextMPad at level 6, MEM:2267.2M, EPOCH TIME: 1713959572.253990
[04/24 13:52:52     52s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2267.2M, EPOCH TIME: 1713959572.254056
[04/24 13:52:52     52s] MP  (2193): mp bf =1.050. U=0.096.
[04/24 13:52:52     52s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.001, MEM:2267.2M, EPOCH TIME: 1713959572.255029
[04/24 13:52:52     52s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2267.2M, EPOCH TIME: 1713959572.255493
[04/24 13:52:52     52s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2267.2M, EPOCH TIME: 1713959572.255577
[04/24 13:52:52     52s] OPERPROF:             Starting InitSKP at level 7, MEM:2267.2M, EPOCH TIME: 1713959572.256069
[04/24 13:52:52     52s] no activity file in design. spp won't run.
[04/24 13:52:52     52s] no activity file in design. spp won't run.
[04/24 13:52:52     52s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[04/24 13:52:52     52s] OPERPROF:             Finished InitSKP at level 7, CPU:0.090, REAL:0.100, MEM:2268.2M, EPOCH TIME: 1713959572.356066
[04/24 13:52:52     52s] Timing cost in AAE based: 1135.5576447286284747
[04/24 13:52:52     52s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.100, REAL:0.109, MEM:2268.2M, EPOCH TIME: 1713959572.364208
[04/24 13:52:52     52s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.100, REAL:0.109, MEM:2268.2M, EPOCH TIME: 1713959572.364473
[04/24 13:52:52     52s] SKP cleared!
[04/24 13:52:52     52s] AAE Timing clean up.
[04/24 13:52:52     52s] Tweakage: fix icg 1, fix clk 0.
[04/24 13:52:52     52s] Tweakage: density cost 1, scale 0.4.
[04/24 13:52:52     52s] Tweakage: activity cost 0, scale 1.0.
[04/24 13:52:52     52s] Tweakage: timing cost on, scale 1.0.
[04/24 13:52:52     52s] OPERPROF:         Starting CoreOperation at level 5, MEM:2268.2M, EPOCH TIME: 1713959572.365071
[04/24 13:52:52     52s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2268.2M, EPOCH TIME: 1713959572.366488
[04/24 13:52:52     53s] Tweakage swap 453 pairs.
[04/24 13:52:52     53s] Tweakage swap 41 pairs.
[04/24 13:52:52     53s] Tweakage swap 42 pairs.
[04/24 13:52:52     53s] Tweakage swap 6 pairs.
[04/24 13:52:52     53s] Tweakage swap 88 pairs.
[04/24 13:52:52     53s] Tweakage swap 1 pairs.
[04/24 13:52:52     53s] Tweakage swap 11 pairs.
[04/24 13:52:52     53s] Tweakage swap 1 pairs.
[04/24 13:52:53     53s] Tweakage swap 20 pairs.
[04/24 13:52:53     53s] Tweakage swap 0 pairs.
[04/24 13:52:53     53s] Tweakage swap 2 pairs.
[04/24 13:52:53     53s] Tweakage swap 0 pairs.
[04/24 13:52:53     53s] Tweakage swap 104 pairs.
[04/24 13:52:53     53s] Tweakage swap 15 pairs.
[04/24 13:52:53     53s] Tweakage swap 6 pairs.
[04/24 13:52:53     53s] Tweakage swap 1 pairs.
[04/24 13:52:53     54s] Tweakage swap 17 pairs.
[04/24 13:52:53     54s] Tweakage swap 1 pairs.
[04/24 13:52:53     54s] Tweakage swap 0 pairs.
[04/24 13:52:53     54s] Tweakage swap 0 pairs.
[04/24 13:52:53     54s] Tweakage swap 7 pairs.
[04/24 13:52:53     54s] Tweakage swap 1 pairs.
[04/24 13:52:53     54s] Tweakage swap 0 pairs.
[04/24 13:52:53     54s] Tweakage swap 0 pairs.
[04/24 13:52:53     54s] Tweakage move 490 insts.
[04/24 13:52:53     54s] Tweakage move 158 insts.
[04/24 13:52:53     54s] Tweakage move 27 insts.
[04/24 13:52:53     54s] Tweakage move 3 insts.
[04/24 13:52:53     54s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.510, REAL:1.502, MEM:2284.2M, EPOCH TIME: 1713959573.868712
[04/24 13:52:53     54s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.510, REAL:1.504, MEM:2284.2M, EPOCH TIME: 1713959573.869480
[04/24 13:52:53     54s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.630, REAL:1.621, MEM:2284.2M, EPOCH TIME: 1713959573.870649
[04/24 13:52:53     54s] Move report: Congestion aware Tweak moves 1200 insts, mean move: 3.38 um, max move: 29.63 um 
[04/24 13:52:53     54s] 	Max move on inst (FE_OFC157_n_688): (61.00, 158.27) --> (53.60, 136.04)
[04/24 13:52:53     54s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.6, real=0:00:01.0, mem=2284.2mb) @(0:00:52.8 - 0:00:54.4).
[04/24 13:52:53     54s] 
[04/24 13:52:53     54s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 13:52:53     54s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f5c66738340.
[04/24 13:52:53     54s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 13:52:53     54s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/24 13:52:53     54s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:53     54s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:53     54s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2252.2MB) @(0:00:54.4 - 0:00:54.5).
[04/24 13:52:53     54s] Move report: Detail placement moves 1200 insts, mean move: 3.38 um, max move: 29.63 um 
[04/24 13:52:53     54s] 	Max move on inst (FE_OFC157_n_688): (61.00, 158.27) --> (53.60, 136.04)
[04/24 13:52:53     54s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2252.2MB
[04/24 13:52:53     54s] Statistics of distance of Instance movement in refine placement:
[04/24 13:52:53     54s]   maximum (X+Y) =        29.63 um
[04/24 13:52:53     54s]   inst (FE_OFC157_n_688) with max move: (61, 158.27) -> (53.6, 136.04)
[04/24 13:52:53     54s]   mean    (X+Y) =         3.38 um
[04/24 13:52:53     54s] Summary Report:
[04/24 13:52:53     54s] Instances move: 1200 (out of 2193 movable)
[04/24 13:52:53     54s] Instances flipped: 0
[04/24 13:52:53     54s] Mean displacement: 3.38 um
[04/24 13:52:53     54s] Max displacement: 29.63 um (Instance: FE_OFC157_n_688) (61, 158.27) -> (53.6, 136.04)
[04/24 13:52:53     54s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2LVT
[04/24 13:52:53     54s] Total instances moved : 1200
[04/24 13:52:53     54s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.760, REAL:1.747, MEM:2252.2M, EPOCH TIME: 1713959573.995600
[04/24 13:52:53     54s] Total net bbox length = 8.749e+04 (6.335e+04 2.413e+04) (ext = 5.265e+04)
[04/24 13:52:53     54s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2252.2MB
[04/24 13:52:53     54s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=2252.2MB) @(0:00:52.8 - 0:00:54.5).
[04/24 13:52:53     54s] *** Finished refinePlace (0:00:54.5 mem=2252.2M) ***
[04/24 13:52:53     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.195760.5
[04/24 13:52:53     54s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.760, REAL:1.753, MEM:2252.2M, EPOCH TIME: 1713959573.997166
[04/24 13:52:53     54s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2252.2M, EPOCH TIME: 1713959573.997266
[04/24 13:52:53     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2198).
[04/24 13:52:53     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:54     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:54     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:54     54s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.011, MEM:2252.2M, EPOCH TIME: 1713959574.008270
[04/24 13:52:54     54s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.850, REAL:1.844, MEM:2252.2M, EPOCH TIME: 1713959574.008397
[04/24 13:52:54     54s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/24 13:52:54     54s] #################################################################################
[04/24 13:52:54     54s] # Design Stage: PreRoute
[04/24 13:52:54     54s] # Design Name: sparc_exu_alu
[04/24 13:52:54     54s] # Design Mode: 45nm
[04/24 13:52:54     54s] # Analysis Mode: MMMC OCV 
[04/24 13:52:54     54s] # Parasitics Mode: No SPEF/RCDB 
[04/24 13:52:54     54s] # Signoff Settings: SI Off 
[04/24 13:52:54     54s] #################################################################################
[04/24 13:52:54     54s] Calculate early delays in OCV mode...
[04/24 13:52:54     54s] Calculate late delays in OCV mode...
[04/24 13:52:54     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 2220.2M, InitMEM = 2220.2M)
[04/24 13:52:54     54s] Start delay calculation (fullDC) (1 T). (MEM=2220.21)
[04/24 13:52:54     54s] End AAE Lib Interpolated Model. (MEM=2220.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:54     55s] Total number of fetched objects 2537
[04/24 13:52:54     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:54     55s] End delay calculation. (MEM=2267.91 CPU=0:00:00.4 REAL=0:00:00.0)
[04/24 13:52:54     55s] End delay calculation (fullDC). (MEM=2267.91 CPU=0:00:00.5 REAL=0:00:00.0)
[04/24 13:52:54     55s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2267.9M) ***
[04/24 13:52:54     55s] eGR doReRoute: optGuide
[04/24 13:52:54     55s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2291.9M, EPOCH TIME: 1713959574.975164
[04/24 13:52:54     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:54     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:54     55s] All LLGs are deleted
[04/24 13:52:54     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:54     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:54     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2291.9M, EPOCH TIME: 1713959574.975292
[04/24 13:52:54     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2291.9M, EPOCH TIME: 1713959574.975380
[04/24 13:52:54     55s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2243.9M, EPOCH TIME: 1713959574.976091
[04/24 13:52:54     55s] {MMLU 0 6 2666}
[04/24 13:52:54     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.5 mem=2243.9M
[04/24 13:52:54     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.5 mem=2243.9M
[04/24 13:52:54     55s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2243.91 MB )
[04/24 13:52:54     55s] (I)      ==================== Layers =====================
[04/24 13:52:54     55s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:54     55s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 13:52:54     55s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:54     55s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 13:52:54     55s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 13:52:54     55s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:54     55s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 13:52:54     55s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 13:52:54     55s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 13:52:54     55s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 13:52:54     55s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 13:52:54     55s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 13:52:54     55s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 13:52:54     55s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 13:52:54     55s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 13:52:54     55s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 13:52:54     55s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 13:52:54     55s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 13:52:54     55s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 13:52:54     55s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 13:52:54     55s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 13:52:54     55s] (I)      Started Import and model ( Curr Mem: 2243.91 MB )
[04/24 13:52:54     55s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:54     55s] (I)      == Non-default Options ==
[04/24 13:52:54     55s] (I)      Maximum routing layer                              : 4
[04/24 13:52:54     55s] (I)      Number of threads                                  : 1
[04/24 13:52:54     55s] (I)      Method to set GCell size                           : row
[04/24 13:52:54     55s] (I)      Counted 12968 PG shapes. We will not process PG shapes layer by layer.
[04/24 13:52:54     55s] (I)      Use row-based GCell size
[04/24 13:52:54     55s] (I)      Use row-based GCell align
[04/24 13:52:54     55s] (I)      layer 0 area = 80000
[04/24 13:52:54     55s] (I)      layer 1 area = 80000
[04/24 13:52:54     55s] (I)      layer 2 area = 80000
[04/24 13:52:54     55s] (I)      layer 3 area = 80000
[04/24 13:52:54     55s] (I)      GCell unit size   : 3420
[04/24 13:52:54     55s] (I)      GCell multiplier  : 1
[04/24 13:52:54     55s] (I)      GCell row height  : 3420
[04/24 13:52:54     55s] (I)      Actual row height : 3420
[04/24 13:52:54     55s] (I)      GCell align ref   : 60000 60040
[04/24 13:52:54     55s] [NR-eGR] Track table information for default rule: 
[04/24 13:52:54     55s] [NR-eGR] Metal1 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal2 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal3 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal4 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal5 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal6 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal7 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal8 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal9 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal10 has single uniform track structure
[04/24 13:52:54     55s] [NR-eGR] Metal11 has single uniform track structure
[04/24 13:52:54     55s] (I)      ================== Default via ===================
[04/24 13:52:54     55s] (I)      +----+------------------+------------------------+
[04/24 13:52:54     55s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/24 13:52:54     55s] (I)      +----+------------------+------------------------+
[04/24 13:52:54     55s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/24 13:52:54     55s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/24 13:52:54     55s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/24 13:52:54     55s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/24 13:52:54     55s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/24 13:52:54     55s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/24 13:52:54     55s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/24 13:52:54     55s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/24 13:52:54     55s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/24 13:52:54     55s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/24 13:52:54     55s] (I)      +----+------------------+------------------------+
[04/24 13:52:54     55s] [NR-eGR] Read 14942 PG shapes
[04/24 13:52:54     55s] [NR-eGR] Read 0 clock shapes
[04/24 13:52:54     55s] [NR-eGR] Read 0 other shapes
[04/24 13:52:54     55s] [NR-eGR] #Routing Blockages  : 0
[04/24 13:52:54     55s] [NR-eGR] #Instance Blockages : 0
[04/24 13:52:54     55s] [NR-eGR] #PG Blockages       : 14942
[04/24 13:52:54     55s] [NR-eGR] #Halo Blockages     : 0
[04/24 13:52:54     55s] [NR-eGR] #Boundary Blockages : 0
[04/24 13:52:54     55s] [NR-eGR] #Clock Blockages    : 0
[04/24 13:52:54     55s] [NR-eGR] #Other Blockages    : 0
[04/24 13:52:54     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/24 13:52:54     55s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 630
[04/24 13:52:54     55s] [NR-eGR] Read 2536 nets ( ignored 6 )
[04/24 13:52:54     55s] (I)      early_global_route_priority property id does not exist.
[04/24 13:52:54     55s] (I)      Read Num Blocks=14942  Num Prerouted Wires=630  Num CS=0
[04/24 13:52:55     55s] (I)      Layer 1 (V) : #blockages 4988 : #preroutes 429
[04/24 13:52:55     55s] (I)      Layer 2 (H) : #blockages 4984 : #preroutes 179
[04/24 13:52:55     55s] (I)      Layer 3 (V) : #blockages 4970 : #preroutes 22
[04/24 13:52:55     55s] (I)      Number of ignored nets                =      6
[04/24 13:52:55     55s] (I)      Number of connected nets              =      0
[04/24 13:52:55     55s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[04/24 13:52:55     55s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/24 13:52:55     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/24 13:52:55     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/24 13:52:55     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/24 13:52:55     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/24 13:52:55     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/24 13:52:55     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/24 13:52:55     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:52:55     55s] (I)      Ndr track 0 does not exist
[04/24 13:52:55     55s] (I)      ---------------------Grid Graph Info--------------------
[04/24 13:52:55     55s] (I)      Routing area        : (0, 0) - (580000, 528200)
[04/24 13:52:55     55s] (I)      Core area           : (60000, 60040) - (520000, 468160)
[04/24 13:52:55     55s] (I)      Site width          :   400  (dbu)
[04/24 13:52:55     55s] (I)      Row height          :  3420  (dbu)
[04/24 13:52:55     55s] (I)      GCell row height    :  3420  (dbu)
[04/24 13:52:55     55s] (I)      GCell width         :  3420  (dbu)
[04/24 13:52:55     55s] (I)      GCell height        :  3420  (dbu)
[04/24 13:52:55     55s] (I)      Grid                :   170   154     4
[04/24 13:52:55     55s] (I)      Layer numbers       :     1     2     3     4
[04/24 13:52:55     55s] (I)      Vertical capacity   :     0  3420     0  3420
[04/24 13:52:55     55s] (I)      Horizontal capacity :     0     0  3420     0
[04/24 13:52:55     55s] (I)      Default wire width  :   120   160   160   160
[04/24 13:52:55     55s] (I)      Default wire space  :   120   140   140   140
[04/24 13:52:55     55s] (I)      Default wire pitch  :   240   300   300   300
[04/24 13:52:55     55s] (I)      Default pitch size  :   240   400   380   400
[04/24 13:52:55     55s] (I)      First track coord   :   190   200   190   200
[04/24 13:52:55     55s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55
[04/24 13:52:55     55s] (I)      Total num of tracks :  1390  1450  1390  1450
[04/24 13:52:55     55s] (I)      Num of masks        :     1     1     1     1
[04/24 13:52:55     55s] (I)      Num of trim masks   :     0     0     0     0
[04/24 13:52:55     55s] (I)      --------------------------------------------------------
[04/24 13:52:55     55s] 
[04/24 13:52:55     55s] [NR-eGR] ============ Routing rule table ============
[04/24 13:52:55     55s] [NR-eGR] Rule id: 2  Nets: 2530
[04/24 13:52:55     55s] (I)      ID:2 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/24 13:52:55     55s] (I)                    Layer    2    3    4 
[04/24 13:52:55     55s] (I)                    Pitch  400  380  400 
[04/24 13:52:55     55s] (I)             #Used tracks    1    1    1 
[04/24 13:52:55     55s] (I)       #Fully used tracks    1    1    1 
[04/24 13:52:55     55s] [NR-eGR] ========================================
[04/24 13:52:55     55s] [NR-eGR] 
[04/24 13:52:55     55s] (I)      =============== Blocked Tracks ===============
[04/24 13:52:55     55s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:55     55s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/24 13:52:55     55s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:55     55s] (I)      |     1 |       0 |        0 |         0.00% |
[04/24 13:52:55     55s] (I)      |     2 |  223300 |    53861 |        24.12% |
[04/24 13:52:55     55s] (I)      |     3 |  236300 |    11448 |         4.84% |
[04/24 13:52:55     55s] (I)      |     4 |  223300 |    57583 |        25.79% |
[04/24 13:52:55     55s] (I)      +-------+---------+----------+---------------+
[04/24 13:52:55     55s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2245.96 MB )
[04/24 13:52:55     55s] (I)      Reset routing kernel
[04/24 13:52:55     55s] (I)      Started Global Routing ( Curr Mem: 2245.96 MB )
[04/24 13:52:55     55s] (I)      totalPins=7624  totalGlobalPin=7337 (96.24%)
[04/24 13:52:55     55s] (I)      total 2D Cap : 632878 = (224855 H, 408023 V)
[04/24 13:52:55     55s] [NR-eGR] Layer group 1: route 2530 net(s) in layer range [2, 4]
[04/24 13:52:55     55s] (I)      
[04/24 13:52:55     55s] (I)      ============  Phase 1a Route ============
[04/24 13:52:55     55s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[04/24 13:52:55     55s] (I)      Usage: 52595 = (37499 H, 15096 V) = (16.68% H, 3.70% V) = (6.412e+04um H, 2.581e+04um V)
[04/24 13:52:55     55s] (I)      
[04/24 13:52:55     55s] (I)      ============  Phase 1b Route ============
[04/24 13:52:55     55s] (I)      Usage: 52617 = (37502 H, 15115 V) = (16.68% H, 3.70% V) = (6.413e+04um H, 2.585e+04um V)
[04/24 13:52:55     55s] (I)      Overflow of layer group 1: 0.29% H + 0.36% V. EstWL: 8.997507e+04um
[04/24 13:52:55     55s] (I)      Congestion metric : 0.29%H 0.36%V, 0.64%HV
[04/24 13:52:55     55s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/24 13:52:55     55s] (I)      
[04/24 13:52:55     55s] (I)      ============  Phase 1c Route ============
[04/24 13:52:55     55s] (I)      Level2 Grid: 34 x 31
[04/24 13:52:55     55s] (I)      Usage: 52628 = (37513 H, 15115 V) = (16.68% H, 3.70% V) = (6.415e+04um H, 2.585e+04um V)
[04/24 13:52:55     55s] (I)      
[04/24 13:52:55     55s] (I)      ============  Phase 1d Route ============
[04/24 13:52:55     55s] (I)      Usage: 52673 = (37522 H, 15151 V) = (16.69% H, 3.71% V) = (6.416e+04um H, 2.591e+04um V)
[04/24 13:52:55     55s] (I)      
[04/24 13:52:55     55s] (I)      ============  Phase 1e Route ============
[04/24 13:52:55     55s] (I)      Usage: 52673 = (37522 H, 15151 V) = (16.69% H, 3.71% V) = (6.416e+04um H, 2.591e+04um V)
[04/24 13:52:55     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.03% V. EstWL: 9.007083e+04um
[04/24 13:52:55     55s] (I)      
[04/24 13:52:55     55s] (I)      ============  Phase 1l Route ============
[04/24 13:52:55     55s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/24 13:52:55     55s] (I)      Layer  2:     207484     13130        10         752      221633    ( 0.34%) 
[04/24 13:52:55     55s] (I)      Layer  3:     226144     39157        60           0      234234    ( 0.00%) 
[04/24 13:52:55     55s] (I)      Layer  4:     203580      6268         0        4386      217999    ( 1.97%) 
[04/24 13:52:55     55s] (I)      Total:        637208     58555        70        5138      673866    ( 0.76%) 
[04/24 13:52:55     55s] (I)      
[04/24 13:52:55     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 13:52:55     55s] [NR-eGR]                        OverCon           OverCon            
[04/24 13:52:55     55s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/24 13:52:55     55s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/24 13:52:55     55s] [NR-eGR] ---------------------------------------------------------------
[04/24 13:52:55     55s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:55     55s] [NR-eGR]  Metal2 ( 2)         7( 0.03%)         1( 0.00%)   ( 0.03%) 
[04/24 13:52:55     55s] [NR-eGR]  Metal3 ( 3)        45( 0.17%)         1( 0.00%)   ( 0.18%) 
[04/24 13:52:55     55s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/24 13:52:55     55s] [NR-eGR] ---------------------------------------------------------------
[04/24 13:52:55     55s] [NR-eGR]        Total        52( 0.07%)         2( 0.00%)   ( 0.07%) 
[04/24 13:52:55     55s] [NR-eGR] 
[04/24 13:52:55     55s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2254.96 MB )
[04/24 13:52:55     55s] (I)      total 2D Cap : 640934 = (228003 H, 412931 V)
[04/24 13:52:55     55s] [NR-eGR] Overflow after Early Global Route 0.18% H + 0.01% V
[04/24 13:52:55     55s] (I)      ============= Track Assignment ============
[04/24 13:52:55     55s] (I)      Started Track Assignment (1T) ( Curr Mem: 2254.96 MB )
[04/24 13:52:55     55s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/24 13:52:55     55s] (I)      Run Multi-thread track assignment
[04/24 13:52:55     55s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2254.96 MB )
[04/24 13:52:55     55s] (I)      Started Export ( Curr Mem: 2254.96 MB )
[04/24 13:52:55     55s] [NR-eGR]                  Length (um)   Vias 
[04/24 13:52:55     55s] [NR-eGR] ------------------------------------
[04/24 13:52:55     55s] [NR-eGR]  Metal1   (1H)             0   7303 
[04/24 13:52:55     55s] [NR-eGR]  Metal2   (2V)         18363  10707 
[04/24 13:52:55     55s] [NR-eGR]  Metal3   (3H)         65961   1250 
[04/24 13:52:55     55s] [NR-eGR]  Metal4   (4V)          9742      0 
[04/24 13:52:55     55s] [NR-eGR]  Metal5   (5H)             0      0 
[04/24 13:52:55     55s] [NR-eGR]  Metal6   (6V)             0      0 
[04/24 13:52:55     55s] [NR-eGR]  Metal7   (7H)             0      0 
[04/24 13:52:55     55s] [NR-eGR]  Metal8   (8V)             0      0 
[04/24 13:52:55     55s] [NR-eGR]  Metal9   (9H)             0      0 
[04/24 13:52:55     55s] [NR-eGR]  Metal10  (10V)            0      0 
[04/24 13:52:55     55s] [NR-eGR]  Metal11  (11H)            0      0 
[04/24 13:52:55     55s] [NR-eGR] ------------------------------------
[04/24 13:52:55     55s] [NR-eGR]           Total        94066  19260 
[04/24 13:52:55     55s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:55     55s] [NR-eGR] Total half perimeter of net bounding box: 87486um
[04/24 13:52:55     55s] [NR-eGR] Total length: 94066um, number of vias: 19260
[04/24 13:52:55     55s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:55     55s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/24 13:52:55     55s] [NR-eGR] --------------------------------------------------------------------------
[04/24 13:52:55     55s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2213.24 MB )
[04/24 13:52:55     55s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2196.24 MB )
[04/24 13:52:55     55s] (I)      ======================================= Runtime Summary =======================================
[04/24 13:52:55     55s] (I)       Step                                              %      Start     Finish      Real       CPU 
[04/24 13:52:55     55s] (I)      -----------------------------------------------------------------------------------------------
[04/24 13:52:55     55s] (I)       Early Global Route kernel                   100.00%  25.97 sec  26.25 sec  0.28 sec  0.28 sec 
[04/24 13:52:55     55s] (I)       +-Import and model                            9.82%  25.98 sec  26.00 sec  0.03 sec  0.02 sec 
[04/24 13:52:55     55s] (I)       | +-Create place DB                           2.34%  25.98 sec  25.98 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | +-Import place data                       2.29%  25.98 sec  25.98 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | | +-Read instances and placement          0.80%  25.98 sec  25.98 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Read nets                             1.37%  25.98 sec  25.98 sec  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | +-Create route DB                           5.76%  25.98 sec  26.00 sec  0.02 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | +-Import route data (1T)                  5.58%  25.98 sec  26.00 sec  0.02 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.70%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Read routing blockages              0.00%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Read instance blockages             0.19%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Read PG blockages                   0.04%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Read clock blockages                0.01%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Read other blockages                0.01%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Read halo blockages                 0.01%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Read boundary cut boxes             0.00%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Read blackboxes                       0.01%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Read prerouted                        0.38%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Read unlegalized nets                 0.05%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Read nets                             0.32%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Set up via pillars                    0.01%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Initialize 3D grid graph              0.10%  25.99 sec  25.99 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Model blockage capacity               2.56%  25.99 sec  26.00 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Initialize 3D capacity              2.39%  25.99 sec  26.00 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | +-Read aux data                             0.00%  26.00 sec  26.00 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | +-Others data preparation                   0.09%  26.00 sec  26.00 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | +-Create route kernel                       1.24%  26.00 sec  26.00 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       +-Global Routing                             26.37%  26.00 sec  26.08 sec  0.07 sec  0.08 sec 
[04/24 13:52:55     55s] (I)       | +-Initialization                            0.45%  26.00 sec  26.00 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | +-Net group 1                              24.79%  26.01 sec  26.07 sec  0.07 sec  0.08 sec 
[04/24 13:52:55     55s] (I)       | | +-Generate topology                       0.62%  26.01 sec  26.01 sec  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | +-Phase 1a                                3.34%  26.01 sec  26.02 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | | +-Pattern routing (1T)                  2.51%  26.01 sec  26.02 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.34%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Add via demand to 2D                  0.30%  26.02 sec  26.02 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | +-Phase 1b                                2.48%  26.02 sec  26.03 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | | +-Monotonic routing (1T)                2.36%  26.02 sec  26.03 sec  0.01 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | +-Phase 1c                                0.92%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Two level Routing                     0.86%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Two Level Routing (Regular)         0.59%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  26.03 sec  26.03 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | +-Phase 1d                                6.50%  26.03 sec  26.05 sec  0.02 sec  0.02 sec 
[04/24 13:52:55     55s] (I)       | | | +-Detoured routing (1T)                 6.42%  26.03 sec  26.05 sec  0.02 sec  0.02 sec 
[04/24 13:52:55     55s] (I)       | | +-Phase 1e                                0.75%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | +-Route legalization                    0.65%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | | | +-Legalize Blockage Violations        0.59%  26.05 sec  26.05 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | | +-Phase 1l                                8.76%  26.05 sec  26.07 sec  0.02 sec  0.03 sec 
[04/24 13:52:55     55s] (I)       | | | +-Layer assignment (1T)                 8.24%  26.05 sec  26.07 sec  0.02 sec  0.03 sec 
[04/24 13:52:55     55s] (I)       | +-Clean cong LA                             0.00%  26.07 sec  26.07 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       +-Export 3D cong map                          1.18%  26.08 sec  26.08 sec  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | +-Export 2D cong map                        0.21%  26.08 sec  26.08 sec  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       +-Extract Global 3D Wires                     0.33%  26.08 sec  26.08 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       +-Track Assignment (1T)                      19.76%  26.08 sec  26.14 sec  0.06 sec  0.05 sec 
[04/24 13:52:55     55s] (I)       | +-Initialization                            0.07%  26.09 sec  26.09 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       | +-Track Assignment Kernel                  19.28%  26.09 sec  26.14 sec  0.05 sec  0.05 sec 
[04/24 13:52:55     55s] (I)       | +-Free Memory                               0.00%  26.14 sec  26.14 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)       +-Export                                     38.29%  26.14 sec  26.25 sec  0.11 sec  0.11 sec 
[04/24 13:52:55     55s] (I)       | +-Export DB wires                           5.91%  26.14 sec  26.16 sec  0.02 sec  0.02 sec 
[04/24 13:52:55     55s] (I)       | | +-Export all nets                         4.39%  26.14 sec  26.15 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | | +-Set wire vias                           1.06%  26.15 sec  26.16 sec  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | +-Report wirelength                         2.72%  26.16 sec  26.16 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | +-Update net boxes                          2.11%  26.17 sec  26.17 sec  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)       | +-Update timing                            27.16%  26.17 sec  26.25 sec  0.08 sec  0.07 sec 
[04/24 13:52:55     55s] (I)       +-Postprocess design                          0.90%  26.25 sec  26.25 sec  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)      ======================= Summary by functions ========================
[04/24 13:52:55     55s] (I)       Lv  Step                                      %      Real       CPU 
[04/24 13:52:55     55s] (I)      ---------------------------------------------------------------------
[04/24 13:52:55     55s] (I)        0  Early Global Route kernel           100.00%  0.28 sec  0.28 sec 
[04/24 13:52:55     55s] (I)        1  Export                               38.29%  0.11 sec  0.11 sec 
[04/24 13:52:55     55s] (I)        1  Global Routing                       26.37%  0.07 sec  0.08 sec 
[04/24 13:52:55     55s] (I)        1  Track Assignment (1T)                19.76%  0.06 sec  0.05 sec 
[04/24 13:52:55     55s] (I)        1  Import and model                      9.82%  0.03 sec  0.02 sec 
[04/24 13:52:55     55s] (I)        1  Export 3D cong map                    1.18%  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        1  Postprocess design                    0.90%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        1  Extract Global 3D Wires               0.33%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        2  Update timing                        27.16%  0.08 sec  0.07 sec 
[04/24 13:52:55     55s] (I)        2  Net group 1                          24.79%  0.07 sec  0.08 sec 
[04/24 13:52:55     55s] (I)        2  Track Assignment Kernel              19.28%  0.05 sec  0.05 sec 
[04/24 13:52:55     55s] (I)        2  Export DB wires                       5.91%  0.02 sec  0.02 sec 
[04/24 13:52:55     55s] (I)        2  Create route DB                       5.76%  0.02 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        2  Report wirelength                     2.72%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        2  Create place DB                       2.34%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        2  Update net boxes                      2.11%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        2  Create route kernel                   1.24%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        2  Initialization                        0.52%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        2  Export 2D cong map                    0.21%  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        3  Phase 1l                              8.76%  0.02 sec  0.03 sec 
[04/24 13:52:55     55s] (I)        3  Phase 1d                              6.50%  0.02 sec  0.02 sec 
[04/24 13:52:55     55s] (I)        3  Import route data (1T)                5.58%  0.02 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        3  Export all nets                       4.39%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        3  Phase 1a                              3.34%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        3  Phase 1b                              2.48%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        3  Import place data                     2.29%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        3  Set wire vias                         1.06%  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        3  Phase 1c                              0.92%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        3  Phase 1e                              0.75%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        3  Generate topology                     0.62%  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        4  Layer assignment (1T)                 8.24%  0.02 sec  0.03 sec 
[04/24 13:52:55     55s] (I)        4  Detoured routing (1T)                 6.42%  0.02 sec  0.02 sec 
[04/24 13:52:55     55s] (I)        4  Model blockage capacity               2.56%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        4  Pattern routing (1T)                  2.51%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        4  Monotonic routing (1T)                2.36%  0.01 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Read nets                             1.69%  0.00 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        4  Two level Routing                     0.86%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Read instances and placement          0.80%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Read blockages ( Layer 2-4 )          0.70%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Route legalization                    0.65%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Read prerouted                        0.38%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Pattern Routing Avoiding Blockages    0.34%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Add via demand to 2D                  0.30%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Initialize 3D grid graph              0.10%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Initialize 3D capacity                2.39%  0.01 sec  0.01 sec 
[04/24 13:52:55     55s] (I)        5  Legalize Blockage Violations          0.59%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Two Level Routing (Regular)           0.59%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/24 13:52:55     55s] Extraction called for design 'sparc_exu_alu' of instances=2198 and nets=3049 using extraction engine 'preRoute' .
[04/24 13:52:55     55s] PreRoute RC Extraction called for design sparc_exu_alu.
[04/24 13:52:55     55s] RC Extraction called in multi-corner(2) mode.
[04/24 13:52:55     55s] RCMode: PreRoute
[04/24 13:52:55     55s]       RC Corner Indexes            0       1   
[04/24 13:52:55     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/24 13:52:55     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:55     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:55     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:55     55s] Shrink Factor                : 1.00000
[04/24 13:52:55     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:52:55     55s] Using Quantus QRC technology file ...
[04/24 13:52:55     55s] 
[04/24 13:52:55     55s] Trim Metal Layers:
[04/24 13:52:55     55s] LayerId::1 widthSet size::1
[04/24 13:52:55     55s] LayerId::2 widthSet size::1
[04/24 13:52:55     55s] LayerId::3 widthSet size::1
[04/24 13:52:55     55s] LayerId::4 widthSet size::1
[04/24 13:52:55     55s] LayerId::5 widthSet size::1
[04/24 13:52:55     55s] LayerId::6 widthSet size::1
[04/24 13:52:55     55s] LayerId::7 widthSet size::1
[04/24 13:52:55     55s] LayerId::8 widthSet size::1
[04/24 13:52:55     55s] LayerId::9 widthSet size::1
[04/24 13:52:55     55s] LayerId::10 widthSet size::1
[04/24 13:52:55     55s] LayerId::11 widthSet size::1
[04/24 13:52:55     55s] Updating RC grid for preRoute extraction ...
[04/24 13:52:55     55s] eee: pegSigSF::1.070000
[04/24 13:52:55     55s] Initializing multi-corner resistance tables ...
[04/24 13:52:55     55s] eee: l::1 avDens::0.095287 usedTrk::1895.259059 availTrk::19890.000000 sigTrk::1895.259059
[04/24 13:52:55     55s] eee: l::2 avDens::0.115540 usedTrk::1076.778720 availTrk::9319.500000 sigTrk::1076.778720
[04/24 13:52:55     55s] eee: l::3 avDens::0.272608 usedTrk::3876.487243 availTrk::14220.000000 sigTrk::3876.487243
[04/24 13:52:55     55s] eee: l::4 avDens::0.067752 usedTrk::596.661986 availTrk::8806.500000 sigTrk::596.661986
[04/24 13:52:55     55s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:55     55s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:55     55s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:55     55s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:55     55s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:55     55s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:55     55s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:55     55s] {RT rc125 0 4 4 0}
[04/24 13:52:55     55s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224801 uaWl=1.000000 uaWlH=0.102018 aWlH=0.000000 lMod=0 pMax=0.834600 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:55     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2193.238M)
[04/24 13:52:55     55s] Compute RC Scale Done ...
[04/24 13:52:55     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2212.3M, EPOCH TIME: 1713959575.402116
[04/24 13:52:55     55s] [hotspot] +------------+---------------+---------------+
[04/24 13:52:55     55s] [hotspot] |            |   max hotspot | total hotspot |
[04/24 13:52:55     55s] [hotspot] +------------+---------------+---------------+
[04/24 13:52:55     55s] [hotspot] | normalized |          0.00 |          0.00 |
[04/24 13:52:55     55s] [hotspot] +------------+---------------+---------------+
[04/24 13:52:55     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/24 13:52:55     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/24 13:52:55     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2228.3M, EPOCH TIME: 1713959575.404251
[04/24 13:52:55     55s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/24 13:52:55     55s] Begin: GigaOpt Route Type Constraints Refinement
[04/24 13:52:55     55s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:56.0/0:00:59.8 (0.9), mem = 2228.3M
[04/24 13:52:55     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.195760.6
[04/24 13:52:55     55s] ### Creating RouteCongInterface, started
[04/24 13:52:55     55s] 
[04/24 13:52:55     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[04/24 13:52:55     55s] 
[04/24 13:52:55     55s] #optDebug: {0, 1.000}
[04/24 13:52:55     55s] ### Creating RouteCongInterface, finished
[04/24 13:52:55     55s] Updated routing constraints on 0 nets.
[04/24 13:52:55     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.195760.6
[04/24 13:52:55     55s] Bottom Preferred Layer:
[04/24 13:52:55     55s] +---------------+------------+------------------+
[04/24 13:52:55     55s] |     Layer     |    CLK     |       Rule       |
[04/24 13:52:55     55s] +---------------+------------+------------------+
[04/24 13:52:55     55s] | Metal2 (z=2)  |          6 | default_2x_space |
[04/24 13:52:55     55s] +---------------+------------+------------------+
[04/24 13:52:55     55s] Via Pillar Rule:
[04/24 13:52:55     55s]     None
[04/24 13:52:55     55s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:00:56.0/0:00:59.8 (0.9), mem = 2228.3M
[04/24 13:52:55     55s] 
[04/24 13:52:55     55s] =============================================================================================
[04/24 13:52:55     55s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[04/24 13:52:55     55s] =============================================================================================
[04/24 13:52:55     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:55     55s] ---------------------------------------------------------------------------------------------
[04/24 13:52:55     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  63.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:55     55s] [ MISC                   ]          0:00:00.0  (  36.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:55     55s] ---------------------------------------------------------------------------------------------
[04/24 13:52:55     55s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.3
[04/24 13:52:55     55s] ---------------------------------------------------------------------------------------------
[04/24 13:52:55     55s] 
[04/24 13:52:55     55s] End: GigaOpt Route Type Constraints Refinement
[04/24 13:52:55     55s] skip EGR on cluster skew clock nets.
[04/24 13:52:55     55s] OPTC: user 20.0
[04/24 13:52:55     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/24 13:52:55     56s] #################################################################################
[04/24 13:52:55     56s] # Design Stage: PreRoute
[04/24 13:52:55     56s] # Design Name: sparc_exu_alu
[04/24 13:52:55     56s] # Design Mode: 45nm
[04/24 13:52:55     56s] # Analysis Mode: MMMC OCV 
[04/24 13:52:55     56s] # Parasitics Mode: No SPEF/RCDB 
[04/24 13:52:55     56s] # Signoff Settings: SI Off 
[04/24 13:52:55     56s] #################################################################################
[04/24 13:52:55     56s] Calculate early delays in OCV mode...
[04/24 13:52:55     56s] Calculate late delays in OCV mode...
[04/24 13:52:55     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2246.0M, InitMEM = 2246.0M)
[04/24 13:52:55     56s] Start delay calculation (fullDC) (1 T). (MEM=2246.05)
[04/24 13:52:55     56s] End AAE Lib Interpolated Model. (MEM=2246.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:55     56s] Total number of fetched objects 2537
[04/24 13:52:55     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:55     56s] End delay calculation. (MEM=2269.73 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 13:52:55     56s] End delay calculation (fullDC). (MEM=2269.73 CPU=0:00:00.4 REAL=0:00:00.0)
[04/24 13:52:55     56s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2269.7M) ***
[04/24 13:52:56     56s] Begin: GigaOpt postEco DRV Optimization
[04/24 13:52:56     56s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/24 13:52:56     56s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:56.7/0:01:00.6 (0.9), mem = 2293.7M
[04/24 13:52:56     56s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 13:52:56     56s] Info: 6 nets with fixed/cover wires excluded.
[04/24 13:52:56     56s] *info: Marking 0 level shifter instances dont touch
[04/24 13:52:56     56s] *info: Marking 0 isolation instances dont touch
[04/24 13:52:56     56s] Info: 6 clock nets excluded from IPO operation.
[04/24 13:52:56     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.195760.7
[04/24 13:52:56     56s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 13:52:56     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.7 mem=2293.7M
[04/24 13:52:56     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2293.7M, EPOCH TIME: 1713959576.169476
[04/24 13:52:56     56s] Processing tracks to init pin-track alignment.
[04/24 13:52:56     56s] z: 2, totalTracks: 1
[04/24 13:52:56     56s] z: 4, totalTracks: 1
[04/24 13:52:56     56s] z: 6, totalTracks: 1
[04/24 13:52:56     56s] z: 8, totalTracks: 1
[04/24 13:52:56     56s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:56     56s] All LLGs are deleted
[04/24 13:52:56     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:56     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:56     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2293.7M, EPOCH TIME: 1713959576.178180
[04/24 13:52:56     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2293.7M, EPOCH TIME: 1713959576.178533
[04/24 13:52:56     56s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:56     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2293.7M, EPOCH TIME: 1713959576.179267
[04/24 13:52:56     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:56     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:56     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2293.7M, EPOCH TIME: 1713959576.182886
[04/24 13:52:56     56s] Max number of tech site patterns supported in site array is 256.
[04/24 13:52:56     56s] Core basic site is CoreSite
[04/24 13:52:56     56s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2293.7M, EPOCH TIME: 1713959576.248456
[04/24 13:52:56     56s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:52:56     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:52:56     56s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2293.7M, EPOCH TIME: 1713959576.251119
[04/24 13:52:56     56s] Fast DP-INIT is on for default
[04/24 13:52:56     56s] PD TOP has 0 placeable physical insts.
[04/24 13:52:56     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:52:56     56s] Atter site array init, number of instance map data is 0.
[04/24 13:52:56     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.072, MEM:2293.7M, EPOCH TIME: 1713959576.254691
[04/24 13:52:56     56s] 
[04/24 13:52:56     56s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:56     56s] 
[04/24 13:52:56     56s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:56     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.077, MEM:2293.7M, EPOCH TIME: 1713959576.256417
[04/24 13:52:56     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2293.7M, EPOCH TIME: 1713959576.256506
[04/24 13:52:56     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2309.7M, EPOCH TIME: 1713959576.257177
[04/24 13:52:56     56s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2309.7MB).
[04/24 13:52:56     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:2309.7M, EPOCH TIME: 1713959576.259515
[04/24 13:52:56     56s] TotalInstCnt at PhyDesignMc Initialization: 2198
[04/24 13:52:56     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.8 mem=2309.8M
[04/24 13:52:56     56s] ### Creating RouteCongInterface, started
[04/24 13:52:56     56s] 
[04/24 13:52:56     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[04/24 13:52:56     56s] 
[04/24 13:52:56     56s] #optDebug: {0, 1.000}
[04/24 13:52:56     56s] ### Creating RouteCongInterface, finished
[04/24 13:52:56     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.8 mem=2309.8M
[04/24 13:52:56     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.9 mem=2309.8M
[04/24 13:52:56     57s] [GPS-DRV] Optimizer parameters ============================= 
[04/24 13:52:56     57s] [GPS-DRV] maxDensity (design): 0.95
[04/24 13:52:56     57s] [GPS-DRV] maxLocalDensity: 0.98
[04/24 13:52:56     57s] [GPS-DRV] MaxBufDistForPlaceBlk: 342 Microns
[04/24 13:52:56     57s] [GPS-DRV] All active and enabled setup views
[04/24 13:52:56     57s] [GPS-DRV]     AV_0100_wc_rc125_setup
[04/24 13:52:56     57s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/24 13:52:56     57s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/24 13:52:56     57s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/24 13:52:56     57s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/24 13:52:56     57s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/24 13:52:56     57s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2328.8M, EPOCH TIME: 1713959576.506025
[04/24 13:52:56     57s] Found 0 hard placement blockage before merging.
[04/24 13:52:56     57s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2328.8M, EPOCH TIME: 1713959576.506200
[04/24 13:52:56     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:52:56     57s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/24 13:52:56     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:52:56     57s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/24 13:52:56     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:52:56     57s] Info: violation cost 14.439734 (cap = 0.000000, tran = 14.439734, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:52:56     57s] |    43|   159|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|     0.09|     0.00|       0|       0|       0|  9.68%|          |         |
[04/24 13:52:57     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:52:57     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.10|     0.00|      10|       0|      33|  9.72%| 0:00:01.0|  2366.4M|
[04/24 13:52:57     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:52:57     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.10|     0.00|       0|       0|       0|  9.72%| 0:00:00.0|  2366.4M|
[04/24 13:52:57     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2366.4M) ***
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s] Deleting 0 temporary hard placement blockage(s).
[04/24 13:52:57     57s] Total-nets :: 2546, Stn-nets :: 0, ratio :: 0 %, Total-len 94068.1, Stn-len 0
[04/24 13:52:57     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2347.3M, EPOCH TIME: 1713959577.211034
[04/24 13:52:57     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2208).
[04/24 13:52:57     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2284.3M, EPOCH TIME: 1713959577.222237
[04/24 13:52:57     57s] TotalInstCnt at PhyDesignMc Destruction: 2208
[04/24 13:52:57     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.195760.7
[04/24 13:52:57     57s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:57.8/0:01:01.6 (0.9), mem = 2284.3M
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s] =============================================================================================
[04/24 13:52:57     57s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[04/24 13:52:57     57s] =============================================================================================
[04/24 13:52:57     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:52:57     57s] ---------------------------------------------------------------------------------------------
[04/24 13:52:57     57s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 13:52:57     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:57     57s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 13:52:57     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:57     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 13:52:57     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:57     57s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 13:52:57     57s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 13:52:57     57s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:57     57s] [ OptEval                ]      2   0:00:00.4  (  40.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/24 13:52:57     57s] [ OptCommit              ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 13:52:57     57s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/24 13:52:57     57s] [ IncrDelayCalc          ]     13   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.1
[04/24 13:52:57     57s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[04/24 13:52:57     57s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:52:57     57s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 13:52:57     57s] [ MISC                   ]          0:00:00.2  (  22.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 13:52:57     57s] ---------------------------------------------------------------------------------------------
[04/24 13:52:57     57s]  DrvOpt #2 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/24 13:52:57     57s] ---------------------------------------------------------------------------------------------
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s] End: GigaOpt postEco DRV Optimization
[04/24 13:52:57     57s] **INFO: Flow update: Design timing is met.
[04/24 13:52:57     57s] Running refinePlace -preserveRouting true
[04/24 13:52:57     57s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2284.3M, EPOCH TIME: 1713959577.225401
[04/24 13:52:57     57s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2284.3M, EPOCH TIME: 1713959577.225490
[04/24 13:52:57     57s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2284.3M, EPOCH TIME: 1713959577.225598
[04/24 13:52:57     57s] Processing tracks to init pin-track alignment.
[04/24 13:52:57     57s] z: 2, totalTracks: 1
[04/24 13:52:57     57s] z: 4, totalTracks: 1
[04/24 13:52:57     57s] z: 6, totalTracks: 1
[04/24 13:52:57     57s] z: 8, totalTracks: 1
[04/24 13:52:57     57s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 13:52:57     57s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 13:52:57     57s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2284.3M, EPOCH TIME: 1713959577.232357
[04/24 13:52:57     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] PD TOP has 0 placeable physical insts.
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 13:52:57     57s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.066, MEM:2284.3M, EPOCH TIME: 1713959577.298381
[04/24 13:52:57     57s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2284.3M, EPOCH TIME: 1713959577.298491
[04/24 13:52:57     57s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2284.3M, EPOCH TIME: 1713959577.298894
[04/24 13:52:57     57s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2284.3MB).
[04/24 13:52:57     57s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.076, MEM:2284.3M, EPOCH TIME: 1713959577.301168
[04/24 13:52:57     57s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.076, MEM:2284.3M, EPOCH TIME: 1713959577.301229
[04/24 13:52:57     57s] TDRefine: refinePlace mode is spiral
[04/24 13:52:57     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.195760.6
[04/24 13:52:57     57s] OPERPROF:   Starting RefinePlace at level 2, MEM:2284.3M, EPOCH TIME: 1713959577.301492
[04/24 13:52:57     57s] *** Starting refinePlace (0:00:57.9 mem=2284.3M) ***
[04/24 13:52:57     57s] Total net bbox length = 8.750e+04 (6.336e+04 2.414e+04) (ext = 5.265e+04)
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:57     57s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:57     57s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s] Starting Small incrNP...
[04/24 13:52:57     57s] User Input Parameters:
[04/24 13:52:57     57s] - Congestion Driven    : Off
[04/24 13:52:57     57s] - Timing Driven        : Off
[04/24 13:52:57     57s] - Area-Violation Based : Off
[04/24 13:52:57     57s] - Start Rollback Level : -5
[04/24 13:52:57     57s] - Legalized            : On
[04/24 13:52:57     57s] - Window Based         : Off
[04/24 13:52:57     57s] - eDen incr mode       : Off
[04/24 13:52:57     57s] - Small incr mode      : On
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2284.3M, EPOCH TIME: 1713959577.305634
[04/24 13:52:57     57s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2284.3M, EPOCH TIME: 1713959577.306334
[04/24 13:52:57     57s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.001, MEM:2284.3M, EPOCH TIME: 1713959577.307653
[04/24 13:52:57     57s] powerDomain TOP : bins with density > 0.750 =  0.00 % ( 0 / 168 )
[04/24 13:52:57     57s] Density distribution unevenness ratio = 69.830%
[04/24 13:52:57     57s] Density distribution unevenness ratio (U70) = 0.000%
[04/24 13:52:57     57s] Density distribution unevenness ratio (U80) = 0.000%
[04/24 13:52:57     57s] Density distribution unevenness ratio (U90) = 0.000%
[04/24 13:52:57     57s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.002, MEM:2284.3M, EPOCH TIME: 1713959577.307804
[04/24 13:52:57     57s] cost 0.556977, thresh 1.000000
[04/24 13:52:57     57s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2284.3M)
[04/24 13:52:57     57s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:57     57s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2284.3M, EPOCH TIME: 1713959577.308077
[04/24 13:52:57     57s] Starting refinePlace ...
[04/24 13:52:57     57s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:57     57s] One DDP V2 for no tweak run.
[04/24 13:52:57     57s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 13:52:57     57s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2284.3M, EPOCH TIME: 1713959577.314324
[04/24 13:52:57     57s] DDP initSite1 nrRow 119 nrJob 119
[04/24 13:52:57     57s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2284.3M, EPOCH TIME: 1713959577.314433
[04/24 13:52:57     57s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2284.3M, EPOCH TIME: 1713959577.314650
[04/24 13:52:57     57s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2284.3M, EPOCH TIME: 1713959577.314712
[04/24 13:52:57     57s] DDP markSite nrRow 119 nrJob 119
[04/24 13:52:57     57s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2284.3M, EPOCH TIME: 1713959577.315258
[04/24 13:52:57     57s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2284.3M, EPOCH TIME: 1713959577.315324
[04/24 13:52:57     57s]   Spread Effort: high, pre-route mode, useDDP on.
[04/24 13:52:57     57s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2284.3MB) @(0:00:57.9 - 0:00:57.9).
[04/24 13:52:57     57s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 13:52:57     57s] wireLenOptFixPriorityInst 192 inst fixed
[04/24 13:52:57     57s] 
[04/24 13:52:57     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 13:52:57     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f5c66738340.
[04/24 13:52:57     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 13:52:57     57s] Move report: legalization moves 17 insts, mean move: 0.51 um, max move: 1.71 um spiral
[04/24 13:52:57     57s] 	Max move on inst (g16998): (136.60, 95.00) --> (136.60, 93.29)
[04/24 13:52:57     57s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:57     57s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 13:52:57     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2255.4MB) @(0:00:57.9 - 0:00:58.0).
[04/24 13:52:57     57s] Move report: Detail placement moves 17 insts, mean move: 0.51 um, max move: 1.71 um 
[04/24 13:52:57     57s] 	Max move on inst (g16998): (136.60, 95.00) --> (136.60, 93.29)
[04/24 13:52:57     57s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2255.4MB
[04/24 13:52:57     57s] Statistics of distance of Instance movement in refine placement:
[04/24 13:52:57     57s]   maximum (X+Y) =         1.71 um
[04/24 13:52:57     57s]   inst (g16998) with max move: (136.6, 95) -> (136.6, 93.29)
[04/24 13:52:57     57s]   mean    (X+Y) =         0.51 um
[04/24 13:52:57     57s] Summary Report:
[04/24 13:52:57     57s] Instances move: 17 (out of 2203 movable)
[04/24 13:52:57     57s] Instances flipped: 0
[04/24 13:52:57     57s] Mean displacement: 0.51 um
[04/24 13:52:57     57s] Max displacement: 1.71 um (Instance: g16998) (136.6, 95) -> (136.6, 93.29)
[04/24 13:52:57     57s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
[04/24 13:52:57     57s] Total instances moved : 17
[04/24 13:52:57     57s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.108, MEM:2255.4M, EPOCH TIME: 1713959577.415641
[04/24 13:52:57     57s] Total net bbox length = 8.750e+04 (6.336e+04 2.414e+04) (ext = 5.265e+04)
[04/24 13:52:57     57s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2255.4MB
[04/24 13:52:57     57s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2255.4MB) @(0:00:57.9 - 0:00:58.0).
[04/24 13:52:57     57s] *** Finished refinePlace (0:00:58.0 mem=2255.4M) ***
[04/24 13:52:57     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.195760.6
[04/24 13:52:57     57s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.120, REAL:0.115, MEM:2255.4M, EPOCH TIME: 1713959577.416814
[04/24 13:52:57     57s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2255.4M, EPOCH TIME: 1713959577.416880
[04/24 13:52:57     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2208).
[04/24 13:52:57     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:57     57s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.009, MEM:2252.4M, EPOCH TIME: 1713959577.426225
[04/24 13:52:57     57s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.200, REAL:0.201, MEM:2252.4M, EPOCH TIME: 1713959577.426325
[04/24 13:52:57     57s] **INFO: Flow update: Design timing is met.
[04/24 13:52:57     57s] **INFO: Flow update: Design timing is met.
[04/24 13:52:57     57s] **INFO: Flow update: Design timing is met.
[04/24 13:52:57     58s] #optDebug: fT-D <X 1 0 0 0>
[04/24 13:52:57     58s] Register exp ratio and priority group on 0 nets on 2676 nets : 
[04/24 13:52:57     58s] 
[04/24 13:52:57     58s] Active setup views:
[04/24 13:52:57     58s]  AV_0100_wc_rc125_setup
[04/24 13:52:57     58s]   Dominating endpoints: 0
[04/24 13:52:57     58s]   Dominating TNS: -0.000
[04/24 13:52:57     58s] 
[04/24 13:52:57     58s] Extraction called for design 'sparc_exu_alu' of instances=2208 and nets=3059 using extraction engine 'preRoute' .
[04/24 13:52:57     58s] PreRoute RC Extraction called for design sparc_exu_alu.
[04/24 13:52:57     58s] RC Extraction called in multi-corner(2) mode.
[04/24 13:52:57     58s] RCMode: PreRoute
[04/24 13:52:57     58s]       RC Corner Indexes            0       1   
[04/24 13:52:57     58s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/24 13:52:57     58s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:57     58s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:57     58s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/24 13:52:57     58s] Shrink Factor                : 1.00000
[04/24 13:52:57     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:52:57     58s] Using Quantus QRC technology file ...
[04/24 13:52:57     58s] 
[04/24 13:52:57     58s] Trim Metal Layers:
[04/24 13:52:57     58s] LayerId::1 widthSet size::1
[04/24 13:52:57     58s] LayerId::2 widthSet size::1
[04/24 13:52:57     58s] LayerId::3 widthSet size::1
[04/24 13:52:57     58s] LayerId::4 widthSet size::1
[04/24 13:52:57     58s] LayerId::5 widthSet size::1
[04/24 13:52:57     58s] LayerId::6 widthSet size::1
[04/24 13:52:57     58s] LayerId::7 widthSet size::1
[04/24 13:52:57     58s] LayerId::8 widthSet size::1
[04/24 13:52:57     58s] LayerId::9 widthSet size::1
[04/24 13:52:57     58s] LayerId::10 widthSet size::1
[04/24 13:52:57     58s] LayerId::11 widthSet size::1
[04/24 13:52:57     58s] Updating RC grid for preRoute extraction ...
[04/24 13:52:57     58s] eee: pegSigSF::1.070000
[04/24 13:52:57     58s] Initializing multi-corner resistance tables ...
[04/24 13:52:57     58s] eee: l::1 avDens::0.095287 usedTrk::1895.259176 availTrk::19890.000000 sigTrk::1895.259176
[04/24 13:52:57     58s] eee: l::2 avDens::0.115555 usedTrk::1076.911174 availTrk::9319.500000 sigTrk::1076.911174
[04/24 13:52:57     58s] eee: l::3 avDens::0.272608 usedTrk::3876.487243 availTrk::14220.000000 sigTrk::3876.487243
[04/24 13:52:57     58s] eee: l::4 avDens::0.067752 usedTrk::596.661986 availTrk::8806.500000 sigTrk::596.661986
[04/24 13:52:57     58s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 13:52:57     58s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 13:52:57     58s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:57     58s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:57     58s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:57     58s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:57     58s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 13:52:57     58s] {RT rc125 0 4 4 0}
[04/24 13:52:57     58s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224801 uaWl=1.000000 uaWlH=0.102015 aWlH=0.000000 lMod=0 pMax=0.834600 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 13:52:57     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2225.805M)
[04/24 13:52:57     58s] Starting delay calculation for Setup views
[04/24 13:52:57     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/24 13:52:57     58s] #################################################################################
[04/24 13:52:57     58s] # Design Stage: PreRoute
[04/24 13:52:57     58s] # Design Name: sparc_exu_alu
[04/24 13:52:57     58s] # Design Mode: 45nm
[04/24 13:52:57     58s] # Analysis Mode: MMMC OCV 
[04/24 13:52:57     58s] # Parasitics Mode: No SPEF/RCDB 
[04/24 13:52:57     58s] # Signoff Settings: SI Off 
[04/24 13:52:57     58s] #################################################################################
[04/24 13:52:57     58s] Calculate early delays in OCV mode...
[04/24 13:52:57     58s] Calculate late delays in OCV mode...
[04/24 13:52:57     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 2254.6M, InitMEM = 2254.6M)
[04/24 13:52:57     58s] Start delay calculation (fullDC) (1 T). (MEM=2254.59)
[04/24 13:52:57     58s] End AAE Lib Interpolated Model. (MEM=2254.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:58     58s] Total number of fetched objects 2547
[04/24 13:52:58     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:52:58     58s] End delay calculation. (MEM=2275.8 CPU=0:00:00.4 REAL=0:00:01.0)
[04/24 13:52:58     58s] End delay calculation (fullDC). (MEM=2275.8 CPU=0:00:00.6 REAL=0:00:01.0)
[04/24 13:52:58     58s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2275.8M) ***
[04/24 13:52:58     59s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:59.0 mem=2299.8M)
[04/24 13:52:58     59s] OPTC: user 20.0
[04/24 13:52:58     59s] Reported timing to dir ./timingReports
[04/24 13:52:58     59s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1723.7M, totSessionCpu=0:00:59 **
[04/24 13:52:58     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2228.8M, EPOCH TIME: 1713959578.506453
[04/24 13:52:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:52:58     59s] 
[04/24 13:52:58     59s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:52:58     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.064, MEM:2228.8M, EPOCH TIME: 1713959578.570401
[04/24 13:52:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:52:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:00     59s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.107  |  0.107  |   N/A   |  0.404  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2271.0M, EPOCH TIME: 1713959580.997379
[04/24 13:53:00     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:00     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:01     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.086, MEM:2271.0M, EPOCH TIME: 1713959581.083429
[04/24 13:53:01     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:01     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     59s] Density: 9.716%
Routing Overflow: 0.18% H and 0.01% V
------------------------------------------------------------------

[04/24 13:53:01     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2271.0M, EPOCH TIME: 1713959581.096266
[04/24 13:53:01     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:01     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:2271.0M, EPOCH TIME: 1713959581.161607
[04/24 13:53:01     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:01     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     59s] **optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 1727.6M, totSessionCpu=0:01:00 **
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s] TimeStamp Deleting Cell Server Begin ...
[04/24 13:53:01     59s] Deleting Lib Analyzer.
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s] TimeStamp Deleting Cell Server End ...
[04/24 13:53:01     59s] *** Finished optDesign ***
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:21.1 real=0:00:23.0)
[04/24 13:53:01     59s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[04/24 13:53:01     59s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.7 real=0:00:02.7)
[04/24 13:53:01     59s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[04/24 13:53:01     59s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 13:53:01     59s] Info: Destroy the CCOpt slew target map.
[04/24 13:53:01     59s] clean pInstBBox. size 0
[04/24 13:53:01     59s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[04/24 13:53:01     59s] Set place::cacheFPlanSiteMark to 0
[04/24 13:53:01     59s] All LLGs are deleted
[04/24 13:53:01     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2247.0M, EPOCH TIME: 1713959581.250059
[04/24 13:53:01     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2247.0M, EPOCH TIME: 1713959581.250189
[04/24 13:53:01     59s] Info: pop threads available for lower-level modules during optimization.
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s] *** Summary of all messages that are not suppressed in this session:
[04/24 13:53:01     59s] Severity  ID               Count  Summary                                  
[04/24 13:53:01     59s] WARNING   IMPESI-3311      31298  Pin %s of Cell %s for timing library %s ...
[04/24 13:53:01     59s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/24 13:53:01     59s] WARNING   IMPOPT-7098        132  WARNING: %s is an undriven net with %d f...
[04/24 13:53:01     59s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[04/24 13:53:01     59s] WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
[04/24 13:53:01     59s] WARNING   IMPCCOPT-2340        2  Unfixable transition violation found at ...
[04/24 13:53:01     59s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/24 13:53:01     59s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[04/24 13:53:01     59s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/24 13:53:01     59s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[04/24 13:53:01     59s] *** Message Summary: 31457 warning(s), 0 error(s)
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s] *** ccopt_design #1 [finish] : cpu/real = 0:00:30.6/0:00:32.7 (0.9), totSession cpu/real = 0:01:00.0/0:01:05.7 (0.9), mem = 2247.0M
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s] =============================================================================================
[04/24 13:53:01     59s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[04/24 13:53:01     59s] =============================================================================================
[04/24 13:53:01     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:53:01     59s] ---------------------------------------------------------------------------------------------
[04/24 13:53:01     59s] [ InitOpt                ]      1   0:00:02.3  (   6.9 % )     0:00:03.5 /  0:00:03.5    1.0
[04/24 13:53:01     59s] [ GlobalOpt              ]      1   0:00:01.3  (   4.1 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 13:53:01     59s] [ DrvOpt                 ]      2   0:00:01.5  (   4.6 % )     0:00:01.5 /  0:00:01.5    1.0
[04/24 13:53:01     59s] [ SimplifyNetlist        ]      1   0:00:00.9  (   2.9 % )     0:00:00.9 /  0:00:00.9    1.0
[04/24 13:53:01     59s] [ AreaOpt                ]      1   0:00:02.2  (   6.7 % )     0:00:02.5 /  0:00:02.5    1.0
[04/24 13:53:01     59s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[04/24 13:53:01     59s] [ OptSummaryReport       ]      2   0:00:00.5  (   1.4 % )     0:00:03.9 /  0:00:02.1    0.5
[04/24 13:53:01     59s] [ DrvReport              ]      2   0:00:02.0  (   6.2 % )     0:00:02.0 /  0:00:00.2    0.1
[04/24 13:53:01     59s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 13:53:01     59s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 13:53:01     59s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:53:01     59s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 13:53:01     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:53:01     59s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 13:53:01     59s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 13:53:01     59s] [ IncrReplace            ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[04/24 13:53:01     59s] [ RefinePlace            ]      2   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 13:53:01     59s] [ CTS                    ]      1   0:00:12.5  (  38.3 % )     0:00:13.6 /  0:00:13.4    1.0
[04/24 13:53:01     59s] [ EarlyGlobalRoute       ]      6   0:00:01.0  (   3.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/24 13:53:01     59s] [ ExtractRC              ]      5   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:53:01     59s] [ TimingUpdate           ]     24   0:00:00.8  (   2.6 % )     0:00:02.2 /  0:00:02.2    1.0
[04/24 13:53:01     59s] [ FullDelayCalc          ]      4   0:00:02.4  (   7.4 % )     0:00:02.4 /  0:00:02.4    1.0
[04/24 13:53:01     59s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 13:53:01     59s] [ GenerateReports        ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:53:01     59s] [ MISC                   ]          0:00:03.5  (  10.8 % )     0:00:03.5 /  0:00:03.5    1.0
[04/24 13:53:01     59s] ---------------------------------------------------------------------------------------------
[04/24 13:53:01     59s]  ccopt_design #1 TOTAL              0:00:32.7  ( 100.0 % )     0:00:32.7 /  0:00:30.6    0.9
[04/24 13:53:01     59s] ---------------------------------------------------------------------------------------------
[04/24 13:53:01     59s] 
[04/24 13:53:01     59s] #% End ccopt_design (date=04/24 13:53:01, total cpu=0:00:30.7, real=0:00:33.0, peak res=1753.9M, current mem=1682.4M)
[04/24 13:53:01     59s] <CMD> timeDesign -postCTS -numPaths 10 -outDir timingReports/cts
[04/24 13:53:01     60s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:00.0/0:01:05.7 (0.9), mem = 2207.0M
[04/24 13:53:01     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2207.0M, EPOCH TIME: 1713959581.351477
[04/24 13:53:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] All LLGs are deleted
[04/24 13:53:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2207.0M, EPOCH TIME: 1713959581.351598
[04/24 13:53:01     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2207.0M, EPOCH TIME: 1713959581.351665
[04/24 13:53:01     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2207.0M, EPOCH TIME: 1713959581.351752
[04/24 13:53:01     60s] Start to check current routing status for nets...
[04/24 13:53:01     60s] All nets are already routed correctly.
[04/24 13:53:01     60s] End to check current routing status for nets (mem=2207.0M)
[04/24 13:53:01     60s] Effort level <high> specified for reg2reg path_group
[04/24 13:53:01     60s] Effort level <high> specified for reg2cgate path_group
[04/24 13:53:01     60s] All LLGs are deleted
[04/24 13:53:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2209.0M, EPOCH TIME: 1713959581.433783
[04/24 13:53:01     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1713959581.434111
[04/24 13:53:01     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2209.0M, EPOCH TIME: 1713959581.434926
[04/24 13:53:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2209.0M, EPOCH TIME: 1713959581.438378
[04/24 13:53:01     60s] Max number of tech site patterns supported in site array is 256.
[04/24 13:53:01     60s] Core basic site is CoreSite
[04/24 13:53:01     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2209.0M, EPOCH TIME: 1713959581.496628
[04/24 13:53:01     60s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:53:01     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:53:01     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2209.0M, EPOCH TIME: 1713959581.500363
[04/24 13:53:01     60s] Fast DP-INIT is on for default
[04/24 13:53:01     60s] Atter site array init, number of instance map data is 0.
[04/24 13:53:01     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2209.0M, EPOCH TIME: 1713959581.503626
[04/24 13:53:01     60s] 
[04/24 13:53:01     60s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:01     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2209.0M, EPOCH TIME: 1713959581.505206
[04/24 13:53:01     60s] All LLGs are deleted
[04/24 13:53:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:01     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2209.0M, EPOCH TIME: 1713959581.508101
[04/24 13:53:01     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1713959581.508319
[04/24 13:53:03     60s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.107  |  0.107  |   N/A   |  0.404  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 13:53:03     60s] All LLGs are deleted
[04/24 13:53:03     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.1M, EPOCH TIME: 1713959583.899063
[04/24 13:53:03     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2231.1M, EPOCH TIME: 1713959583.899617
[04/24 13:53:03     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2231.1M, EPOCH TIME: 1713959583.901009
[04/24 13:53:03     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2231.1M, EPOCH TIME: 1713959583.907495
[04/24 13:53:03     60s] Max number of tech site patterns supported in site array is 256.
[04/24 13:53:03     60s] Core basic site is CoreSite
[04/24 13:53:03     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2231.1M, EPOCH TIME: 1713959583.975370
[04/24 13:53:03     60s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:53:03     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:53:03     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2231.1M, EPOCH TIME: 1713959583.978651
[04/24 13:53:03     60s] Fast DP-INIT is on for default
[04/24 13:53:03     60s] Atter site array init, number of instance map data is 0.
[04/24 13:53:03     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.075, MEM:2231.1M, EPOCH TIME: 1713959583.982254
[04/24 13:53:03     60s] 
[04/24 13:53:03     60s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:03     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:2231.1M, EPOCH TIME: 1713959583.983991
[04/24 13:53:03     60s] All LLGs are deleted
[04/24 13:53:03     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:03     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.1M, EPOCH TIME: 1713959583.986955
[04/24 13:53:03     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2231.1M, EPOCH TIME: 1713959583.987160
[04/24 13:53:03     60s] Density: 9.716%
Routing Overflow: 0.18% H and 0.01% V
------------------------------------------------------------------

[04/24 13:53:03     60s] All LLGs are deleted
[04/24 13:53:03     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.1M, EPOCH TIME: 1713959583.995646
[04/24 13:53:03     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2231.1M, EPOCH TIME: 1713959583.995894
[04/24 13:53:03     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2231.1M, EPOCH TIME: 1713959583.996582
[04/24 13:53:03     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:03     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2231.1M, EPOCH TIME: 1713959583.999716
[04/24 13:53:03     60s] Max number of tech site patterns supported in site array is 256.
[04/24 13:53:03     60s] Core basic site is CoreSite
[04/24 13:53:04     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2231.1M, EPOCH TIME: 1713959584.056712
[04/24 13:53:04     60s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:53:04     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:53:04     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:2231.1M, EPOCH TIME: 1713959584.058955
[04/24 13:53:04     60s] Fast DP-INIT is on for default
[04/24 13:53:04     60s] Atter site array init, number of instance map data is 0.
[04/24 13:53:04     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2231.1M, EPOCH TIME: 1713959584.061828
[04/24 13:53:04     60s] 
[04/24 13:53:04     60s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:04     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2231.1M, EPOCH TIME: 1713959584.063402
[04/24 13:53:04     60s] All LLGs are deleted
[04/24 13:53:04     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:04     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.1M, EPOCH TIME: 1713959584.065882
[04/24 13:53:04     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2231.1M, EPOCH TIME: 1713959584.066081
[04/24 13:53:04     60s] Reported timing to dir timingReports/cts
[04/24 13:53:04     60s] Total CPU time: 0.8 sec
[04/24 13:53:04     60s] Total Real time: 3.0 sec
[04/24 13:53:04     60s] Total Memory Usage: 2207.136719 Mbytes
[04/24 13:53:04     60s] Info: pop threads available for lower-level modules during optimization.
[04/24 13:53:04     60s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:02.8 (0.3), totSession cpu/real = 0:01:00.8/0:01:08.5 (0.9), mem = 2207.1M
[04/24 13:53:04     60s] 
[04/24 13:53:04     60s] =============================================================================================
[04/24 13:53:04     60s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[04/24 13:53:04     60s] =============================================================================================
[04/24 13:53:04     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:53:04     60s] ---------------------------------------------------------------------------------------------
[04/24 13:53:04     60s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:53:04     60s] [ OptSummaryReport       ]      1   0:00:00.3  (  10.1 % )     0:00:02.7 /  0:00:00.7    0.3
[04/24 13:53:04     60s] [ DrvReport              ]      1   0:00:02.1  (  74.7 % )     0:00:02.1 /  0:00:00.2    0.1
[04/24 13:53:04     60s] [ TimingUpdate           ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 13:53:04     60s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[04/24 13:53:04     60s] [ GenerateReports        ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 13:53:04     60s] [ MISC                   ]          0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.1    0.7
[04/24 13:53:04     60s] ---------------------------------------------------------------------------------------------
[04/24 13:53:04     60s]  timeDesign #1 TOTAL                0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:00.8    0.3
[04/24 13:53:04     60s] ---------------------------------------------------------------------------------------------
[04/24 13:53:04     60s] 
[04/24 13:53:04     60s] <CMD> timeDesign -postCTS -hold -numPaths 10 -outDir timingReports/cts
[04/24 13:53:04     60s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:00.8/0:01:08.5 (0.9), mem = 2207.1M
[04/24 13:53:04     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2170.4M, EPOCH TIME: 1713959584.193797
[04/24 13:53:04     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] All LLGs are deleted
[04/24 13:53:04     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2170.4M, EPOCH TIME: 1713959584.193917
[04/24 13:53:04     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2170.4M, EPOCH TIME: 1713959584.193984
[04/24 13:53:04     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2170.4M, EPOCH TIME: 1713959584.194092
[04/24 13:53:04     60s] Start to check current routing status for nets...
[04/24 13:53:04     60s] All nets are already routed correctly.
[04/24 13:53:04     60s] End to check current routing status for nets (mem=2170.4M)
[04/24 13:53:04     60s] Effort level <high> specified for reg2reg path_group
[04/24 13:53:04     60s] Effort level <high> specified for reg2cgate path_group
[04/24 13:53:04     60s] All LLGs are deleted
[04/24 13:53:04     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2183.5M, EPOCH TIME: 1713959584.308925
[04/24 13:53:04     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2183.5M, EPOCH TIME: 1713959584.309269
[04/24 13:53:04     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2183.5M, EPOCH TIME: 1713959584.309934
[04/24 13:53:04     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2183.5M, EPOCH TIME: 1713959584.313161
[04/24 13:53:04     60s] Max number of tech site patterns supported in site array is 256.
[04/24 13:53:04     60s] Core basic site is CoreSite
[04/24 13:53:04     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2183.5M, EPOCH TIME: 1713959584.370222
[04/24 13:53:04     61s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:53:04     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:53:04     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2183.5M, EPOCH TIME: 1713959584.373992
[04/24 13:53:04     61s] Fast DP-INIT is on for default
[04/24 13:53:04     61s] Atter site array init, number of instance map data is 0.
[04/24 13:53:04     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2183.5M, EPOCH TIME: 1713959584.377331
[04/24 13:53:04     61s] 
[04/24 13:53:04     61s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:04     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:2183.5M, EPOCH TIME: 1713959584.378945
[04/24 13:53:04     61s] All LLGs are deleted
[04/24 13:53:04     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:04     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:04     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2183.5M, EPOCH TIME: 1713959584.381785
[04/24 13:53:04     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2183.5M, EPOCH TIME: 1713959584.381982
[04/24 13:53:04     61s] OPTC: user 20.0
[04/24 13:53:04     61s] Starting delay calculation for Hold views
[04/24 13:53:04     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/24 13:53:04     61s] #################################################################################
[04/24 13:53:04     61s] # Design Stage: PreRoute
[04/24 13:53:04     61s] # Design Name: sparc_exu_alu
[04/24 13:53:04     61s] # Design Mode: 45nm
[04/24 13:53:04     61s] # Analysis Mode: MMMC OCV 
[04/24 13:53:04     61s] # Parasitics Mode: No SPEF/RCDB 
[04/24 13:53:04     61s] # Signoff Settings: SI Off 
[04/24 13:53:04     61s] #################################################################################
[04/24 13:53:04     61s] Calculate late delays in OCV mode...
[04/24 13:53:04     61s] Calculate early delays in OCV mode...
[04/24 13:53:04     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2201.2M, InitMEM = 2201.2M)
[04/24 13:53:04     61s] Start delay calculation (fullDC) (1 T). (MEM=2201.2)
[04/24 13:53:04     61s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 13:53:04     61s] End AAE Lib Interpolated Model. (MEM=2201.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:53:04     61s] Total number of fetched objects 2547
[04/24 13:53:04     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:53:04     61s] End delay calculation. (MEM=2237.41 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 13:53:04     61s] End delay calculation (fullDC). (MEM=2237.41 CPU=0:00:00.4 REAL=0:00:00.0)
[04/24 13:53:04     61s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2237.4M) ***
[04/24 13:53:05     61s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:02 mem=2245.4M)
[04/24 13:53:05     61s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AV_0100_bc_rc0_hold 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.042  |  0.014  |   N/A   | -0.042  |
|           TNS (ns):| -0.400  |  0.000  |   N/A   | -0.400  |
|    Violating Paths:|   47    |    0    |   N/A   |   47    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 13:53:05     61s] All LLGs are deleted
[04/24 13:53:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2198.4M, EPOCH TIME: 1713959585.163861
[04/24 13:53:05     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2198.4M, EPOCH TIME: 1713959585.164203
[04/24 13:53:05     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2198.4M, EPOCH TIME: 1713959585.164879
[04/24 13:53:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2198.4M, EPOCH TIME: 1713959585.168216
[04/24 13:53:05     61s] Max number of tech site patterns supported in site array is 256.
[04/24 13:53:05     61s] Core basic site is CoreSite
[04/24 13:53:05     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2198.4M, EPOCH TIME: 1713959585.226245
[04/24 13:53:05     61s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:53:05     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:53:05     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2198.4M, EPOCH TIME: 1713959585.227688
[04/24 13:53:05     61s] Fast DP-INIT is on for default
[04/24 13:53:05     61s] Atter site array init, number of instance map data is 0.
[04/24 13:53:05     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.062, MEM:2198.4M, EPOCH TIME: 1713959585.230405
[04/24 13:53:05     61s] 
[04/24 13:53:05     61s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:05     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2198.4M, EPOCH TIME: 1713959585.232160
[04/24 13:53:05     61s] All LLGs are deleted
[04/24 13:53:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2198.4M, EPOCH TIME: 1713959585.234444
[04/24 13:53:05     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2198.4M, EPOCH TIME: 1713959585.234670
[04/24 13:53:05     61s] Density: 9.716%
Routing Overflow: 0.18% H and 0.01% V
------------------------------------------------------------------

[04/24 13:53:05     61s] All LLGs are deleted
[04/24 13:53:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2198.4M, EPOCH TIME: 1713959585.243058
[04/24 13:53:05     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2198.4M, EPOCH TIME: 1713959585.243310
[04/24 13:53:05     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2198.4M, EPOCH TIME: 1713959585.243957
[04/24 13:53:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2198.4M, EPOCH TIME: 1713959585.247105
[04/24 13:53:05     61s] Max number of tech site patterns supported in site array is 256.
[04/24 13:53:05     61s] Core basic site is CoreSite
[04/24 13:53:05     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2198.4M, EPOCH TIME: 1713959585.306087
[04/24 13:53:05     61s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 13:53:05     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 13:53:05     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2198.4M, EPOCH TIME: 1713959585.309969
[04/24 13:53:05     61s] Fast DP-INIT is on for default
[04/24 13:53:05     61s] Atter site array init, number of instance map data is 0.
[04/24 13:53:05     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.066, MEM:2198.4M, EPOCH TIME: 1713959585.313451
[04/24 13:53:05     61s] 
[04/24 13:53:05     61s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 13:53:05     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.071, MEM:2198.4M, EPOCH TIME: 1713959585.314986
[04/24 13:53:05     61s] All LLGs are deleted
[04/24 13:53:05     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 13:53:05     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 13:53:05     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2198.4M, EPOCH TIME: 1713959585.317869
[04/24 13:53:05     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2198.4M, EPOCH TIME: 1713959585.318075
[04/24 13:53:05     62s] Reported timing to dir timingReports/cts
[04/24 13:53:05     62s] Total CPU time: 1.27 sec
[04/24 13:53:05     62s] Total Real time: 1.0 sec
[04/24 13:53:05     62s] Total Memory Usage: 2158.679688 Mbytes
[04/24 13:53:05     62s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:02.1/0:01:09.8 (0.9), mem = 2158.7M
[04/24 13:53:05     62s] 
[04/24 13:53:05     62s] =============================================================================================
[04/24 13:53:05     62s]  Final TAT Report : timeDesign #2                                               21.17-s075_1
[04/24 13:53:05     62s] =============================================================================================
[04/24 13:53:05     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 13:53:05     62s] ---------------------------------------------------------------------------------------------
[04/24 13:53:05     62s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 13:53:05     62s] [ OptSummaryReport       ]      1   0:00:00.3  (  20.1 % )     0:00:01.0 /  0:00:01.0    1.0
[04/24 13:53:05     62s] [ TimingUpdate           ]      1   0:00:00.2  (  18.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/24 13:53:05     62s] [ FullDelayCalc          ]      1   0:00:00.5  (  35.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 13:53:05     62s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 13:53:05     62s] [ GenerateReports        ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.0    0.9
[04/24 13:53:05     62s] [ MISC                   ]          0:00:00.3  (  20.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 13:53:05     62s] ---------------------------------------------------------------------------------------------
[04/24 13:53:05     62s]  timeDesign #2 TOTAL                0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 13:53:05     62s] ---------------------------------------------------------------------------------------------
[04/24 13:53:05     62s] 
[04/24 13:53:05     62s] <CMD> all_constraint_modes 
[04/24 13:53:05     62s] <CMD> get_constraint_mode  $mode -sdc_files 
[04/24 13:53:05     62s] <CMD> update_constraint_mode -name 0100_mode -sdc "/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc"
[04/24 13:53:05     62s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 13:53:05     62s] Type 'man IMPCTE-104' for more detail.
[04/24 13:53:05     62s] Reading timing constraints file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc' ...
[04/24 13:53:05     62s] Current (total cpu=0:01:03, real=0:01:11, peak res=1753.9M, current mem=1589.8M)
[04/24 13:53:05     62s] INFO (CTE): Constraints read successfully.
[04/24 13:53:05     62s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1601.1M, current mem=1601.1M)
[04/24 13:53:05     62s] Current (total cpu=0:01:03, real=0:01:11, peak res=1753.9M, current mem=1601.1M)
[04/24 13:53:05     62s] Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcilnZfL/views/AV_0100_wc_rc125_setup/latency.sdc' ...
[04/24 13:53:05     62s] Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcilnZfL/views/AV_0100_bc_rc0_hold/latency.sdc' ...
[04/24 13:53:05     62s] Current (total cpu=0:01:03, real=0:01:11, peak res=1753.9M, current mem=1601.1M)
[04/24 13:53:06     62s] INFO (CTE): Constraints read successfully.
[04/24 13:53:06     62s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1603.0M, current mem=1603.0M)
[04/24 13:53:06     62s] Current (total cpu=0:01:03, real=0:01:12, peak res=1753.9M, current mem=1603.0M)
[04/24 13:53:06     62s] Current (total cpu=0:01:03, real=0:01:12, peak res=1753.9M, current mem=1603.0M)
[04/24 13:53:06     62s] INFO (CTE): Constraints read successfully.
[04/24 13:53:06     62s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.9M, current mem=1604.9M)
[04/24 13:53:06     62s] Current (total cpu=0:01:03, real=0:01:12, peak res=1753.9M, current mem=1604.9M)
[04/24 13:53:06     62s] <CMD> saveDesign ../DesignDataOut/cts.enc
[04/24 13:53:06     62s] #% Begin save design ... (date=04/24 13:53:06, mem=1608.0M)
[04/24 13:53:06     62s] % Begin Save ccopt configuration ... (date=04/24 13:53:06, mem=1608.0M)
[04/24 13:53:06     62s] % End Save ccopt configuration ... (date=04/24 13:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1609.2M, current mem=1609.2M)
[04/24 13:53:06     62s] % Begin Save netlist data ... (date=04/24 13:53:06, mem=1609.2M)
[04/24 13:53:06     62s] Writing Binary DB to ../DesignDataOut/cts.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
[04/24 13:53:06     62s] % End Save netlist data ... (date=04/24 13:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1609.3M, current mem=1609.3M)
[04/24 13:53:06     62s] Saving symbol-table file ...
[04/24 13:53:06     62s] Saving congestion map file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 13:53:06     62s] % Begin Save AAE data ... (date=04/24 13:53:06, mem=1609.9M)
[04/24 13:53:06     62s] Saving AAE Data ...
[04/24 13:53:06     62s] % End Save AAE data ... (date=04/24 13:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1609.9M, current mem=1609.9M)
[04/24 13:53:07     63s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 13:53:07     63s] Type 'man IMPCTE-104' for more detail.
[04/24 13:53:07     63s] Saving preference file ../DesignDataOut/cts.enc.dat/gui.pref.tcl ...
[04/24 13:53:07     63s] Saving mode setting ...
[04/24 13:53:07     63s] Saving global file ...
[04/24 13:53:07     63s] % Begin Save floorplan data ... (date=04/24 13:53:07, mem=1616.4M)
[04/24 13:53:07     63s] Saving floorplan file ...
[04/24 13:53:07     63s] Convert 0 swires and 0 svias from compressed groups
[04/24 13:53:07     63s] % End Save floorplan data ... (date=04/24 13:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1616.8M, current mem=1616.8M)
[04/24 13:53:07     63s] Saving PG file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:53:07 2024)
[04/24 13:53:07     63s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2152.7M) ***
[04/24 13:53:07     63s] Saving Drc markers ...
[04/24 13:53:07     63s] ... No Drc file written since there is no markers found.
[04/24 13:53:07     63s] % Begin Save placement data ... (date=04/24 13:53:07, mem=1616.9M)
[04/24 13:53:07     63s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/24 13:53:07     63s] Save Adaptive View Pruning View Names to Binary file
[04/24 13:53:07     63s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2155.7M) ***
[04/24 13:53:08     63s] % End Save placement data ... (date=04/24 13:53:07, total cpu=0:00:00.0, real=0:00:01.0, peak res=1616.9M, current mem=1616.9M)
[04/24 13:53:08     63s] % Begin Save routing data ... (date=04/24 13:53:08, mem=1616.9M)
[04/24 13:53:08     63s] Saving route file ...
[04/24 13:53:08     63s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2152.7M) ***
[04/24 13:53:08     63s] % End Save routing data ... (date=04/24 13:53:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1617.1M, current mem=1617.1M)
[04/24 13:53:08     63s] Saving property file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.prop
[04/24 13:53:08     63s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2155.7M) ***
[04/24 13:53:08     63s] #Saving pin access data to file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.apa ...
[04/24 13:53:08     63s] #
[04/24 13:53:08     63s] Saving preRoute extracted patterns in file '../DesignDataOut/cts.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 13:53:09     63s] Saving preRoute extraction data in directory '../DesignDataOut/cts.enc.dat/extraction/' ...
[04/24 13:53:09     63s] Checksum of RCGrid density data::132
[04/24 13:53:09     63s] Saving CPF database ...
[04/24 13:53:09     63s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[04/24 13:53:09     63s] % Begin Save power constraints data ... (date=04/24 13:53:09, mem=1620.4M)
[04/24 13:53:09     63s] % End Save power constraints data ... (date=04/24 13:53:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1620.5M, current mem=1620.5M)
[04/24 13:53:09     64s] Generated self-contained design cts.enc.dat
[04/24 13:53:10     64s] #% End save design ... (date=04/24 13:53:10, total cpu=0:00:01.3, real=0:00:04.0, peak res=1623.5M, current mem=1623.5M)
[04/24 13:53:10     64s] 
[04/24 13:53:10     64s] *** Summary of all messages that are not suppressed in this session:
[04/24 13:53:10     64s] Severity  ID               Count  Summary                                  
[04/24 13:53:10     64s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/24 13:53:10     64s] *** Message Summary: 1 warning(s), 0 error(s)
[04/24 13:53:10     64s] 
[04/24 13:53:10     64s] <CMD> saveDesign ../DesignDataIn/dbs/cts.enc
[04/24 13:53:10     64s] #% Begin save design ... (date=04/24 13:53:10, mem=1623.5M)
[04/24 13:53:10     64s] % Begin Save ccopt configuration ... (date=04/24 13:53:10, mem=1623.5M)
[04/24 13:53:10     64s] % End Save ccopt configuration ... (date=04/24 13:53:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[04/24 13:53:10     64s] % Begin Save netlist data ... (date=04/24 13:53:10, mem=1623.5M)
[04/24 13:53:10     64s] Writing Binary DB to ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
[04/24 13:53:10     64s] % End Save netlist data ... (date=04/24 13:53:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[04/24 13:53:10     64s] Saving symbol-table file ...
[04/24 13:53:10     64s] Saving congestion map file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 13:53:10     64s] % Begin Save AAE data ... (date=04/24 13:53:10, mem=1623.5M)
[04/24 13:53:10     64s] Saving AAE Data ...
[04/24 13:53:10     64s] % End Save AAE data ... (date=04/24 13:53:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[04/24 13:53:10     64s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 13:53:10     64s] Type 'man IMPCTE-104' for more detail.
[04/24 13:53:10     64s] Saving preference file ../DesignDataIn/dbs/cts.enc.dat/gui.pref.tcl ...
[04/24 13:53:10     64s] Saving mode setting ...
[04/24 13:53:10     64s] Saving global file ...
[04/24 13:53:11     64s] % Begin Save floorplan data ... (date=04/24 13:53:11, mem=1623.5M)
[04/24 13:53:11     64s] Saving floorplan file ...
[04/24 13:53:11     64s] Convert 0 swires and 0 svias from compressed groups
[04/24 13:53:11     64s] % End Save floorplan data ... (date=04/24 13:53:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[04/24 13:53:11     64s] Saving PG file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:53:11 2024)
[04/24 13:53:11     64s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2217.6M) ***
[04/24 13:53:11     64s] Saving Drc markers ...
[04/24 13:53:11     64s] ... No Drc file written since there is no markers found.
[04/24 13:53:11     64s] % Begin Save placement data ... (date=04/24 13:53:11, mem=1623.5M)
[04/24 13:53:11     64s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/24 13:53:11     64s] Save Adaptive View Pruning View Names to Binary file
[04/24 13:53:11     64s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2220.6M) ***
[04/24 13:53:11     64s] % End Save placement data ... (date=04/24 13:53:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
[04/24 13:53:11     64s] % Begin Save routing data ... (date=04/24 13:53:11, mem=1623.5M)
[04/24 13:53:11     64s] Saving route file ...
[04/24 13:53:12     64s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2217.6M) ***
[04/24 13:53:12     64s] % End Save routing data ... (date=04/24 13:53:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=1623.5M, current mem=1623.5M)
[04/24 13:53:12     64s] Saving property file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.prop
[04/24 13:53:12     64s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2220.6M) ***
[04/24 13:53:12     64s] #Saving pin access data to file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.apa ...
[04/24 13:53:12     64s] #
[04/24 13:53:12     64s] Saving preRoute extracted patterns in file '../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 13:53:13     64s] Saving preRoute extraction data in directory '../DesignDataIn/dbs/cts.enc.dat/extraction/' ...
[04/24 13:53:13     64s] Checksum of RCGrid density data::132
[04/24 13:53:13     64s] Saving CPF database ...
[04/24 13:53:13     64s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[04/24 13:53:13     64s] % Begin Save power constraints data ... (date=04/24 13:53:13, mem=1623.7M)
[04/24 13:53:13     65s] % End Save power constraints data ... (date=04/24 13:53:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.7M, current mem=1623.7M)
[04/24 13:53:13     65s] Generated self-contained design cts.enc.dat
[04/24 13:53:13     65s] #% End save design ... (date=04/24 13:53:13, total cpu=0:00:01.1, real=0:00:03.0, peak res=1624.2M, current mem=1624.2M)
[04/24 13:53:13     65s] 
[04/24 13:53:13     65s] *** Summary of all messages that are not suppressed in this session:
[04/24 13:53:13     65s] Severity  ID               Count  Summary                                  
[04/24 13:53:13     65s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/24 13:53:13     65s] *** Message Summary: 1 warning(s), 0 error(s)
[04/24 13:53:13     65s] 
[04/24 13:53:56     69s] <CMD> win
[04/24 13:54:02     70s] <CMD> zoomBox -23.38250 26.18750 557.14150 346.92450
[04/24 13:54:02     70s] <CMD> zoomBox -11.48950 67.32900 407.93900 299.06150
[04/24 13:54:03     71s] <CMD> zoomBox -10.35450 115.54150 292.68300 282.96850
[04/24 13:54:03     71s] <CMD> zoomBox -6.79900 164.24800 179.30400 267.06900
[04/24 13:54:04     71s] <CMD> zoomBox -5.77350 201.23850 91.37400 254.91200
[04/24 13:54:04     71s] <CMD> zoomBox -5.33700 221.00750 45.37450 249.02550
[04/24 13:54:05     71s] <CMD> zoomBox -18.80750 199.45900 78.34100 253.13300
[04/24 13:54:06     71s] <CMD> zoomBox -36.48650 171.73300 121.70400 259.13250
[04/24 13:54:06     72s] <CMD> zoomBox -51.12700 152.03800 167.82200 273.00650
[04/24 13:54:07     72s] <CMD> zoomBox -102.65800 94.36750 316.77950 326.10500
[04/24 13:54:07     72s] <CMD> zoomBox -143.69600 50.00250 436.84150 370.74700
[04/24 13:54:08     72s] <CMD> zoomBox -243.52150 -4.61950 701.78700 517.65950
[04/24 13:54:09     72s] <CMD> zoomBox -132.72050 -2.70000 447.81700 318.04450
[04/24 13:54:10     73s] <CMD> zoomBox -59.32800 4.89150 243.71700 172.32250
[04/24 13:54:10     73s] <CMD> zoomBox -15.80500 10.50100 118.65850 84.79150
[04/24 13:54:11     73s] <CMD> zoomBox -11.92400 26.49250 85.22600 80.16750
[04/24 13:54:11     73s] <CMD> zoomBox -7.38050 41.13900 52.28250 74.10250
[04/24 13:54:12     73s] <CMD> zoomBox -16.38800 16.83300 118.07950 91.12550
[04/24 13:54:13     74s] <CMD> zoomBox -32.46350 -22.12850 225.13400 120.19300
[04/24 13:54:13     74s] <CMD> zoomBox -45.74650 -53.97300 310.79000 143.01200
[04/24 13:54:14     74s] <CMD> zoomBox -93.98700 -93.57000 399.49000 179.07400
[04/24 13:54:16     74s] <CMD> zoomBox 15.29500 -21.78450 371.83300 175.20100
[04/24 13:54:16     75s] <CMD> zoomBox 120.78350 49.18900 339.74200 170.16250
[04/24 13:54:17     75s] <CMD> zoomBox -35.65050 7.94050 383.80700 239.68900
[04/24 13:54:17     75s] <CMD> zoomBox -235.97950 -37.15450 447.03850 340.21000
[04/24 13:54:18     75s] <CMD> zoomBox -154.86400 2.87400 425.70150 323.63400
[04/24 13:54:18     75s] <CMD> zoomBox 16.85000 86.16050 373.39050 283.14750
[04/24 13:54:19     75s] <CMD> zoomBox -30.15000 62.66050 389.30950 294.41000
[04/24 13:54:20     76s] <CMD> zoomBox -25.97350 110.77350 277.08600 278.21250
[04/24 13:54:21     76s] <CMD> zoomBox -16.45200 148.95050 169.66450 251.77900
[04/24 13:54:21     76s] <CMD> zoomBox -10.63500 169.57200 103.66450 232.72200
[04/24 13:54:21     76s] <CMD> zoomBox -6.76350 179.74400 63.43050 218.52600
[04/24 13:54:22     76s] <CMD> zoomBox -4.20850 185.81200 38.90050 209.62950
[04/24 13:54:22     76s] <CMD> zoomBox -2.52400 189.75300 23.95150 204.38050
[04/24 13:54:22     76s] <CMD> zoomBox -1.32850 193.39700 12.49250 201.03300
[04/24 13:54:23     77s] <CMD> zoomBox -0.82800 195.64750 7.66100 200.33750
[04/24 13:54:23     77s] <CMD> zoomBox -0.64700 196.55150 5.48650 199.94000
[04/24 13:54:24     77s] <CMD> zoomBox -0.42550 197.65650 2.77700 199.42600
[04/24 13:54:25     77s] <CMD> zoomBox -0.29450 198.01900 1.67250 199.10600
[04/24 13:54:26     77s] <CMD> zoomBox -0.22250 198.23650 0.98550 198.90400
[04/24 13:54:27     77s] <CMD> selectPhyPin 0.0000 198.6050 0.5200 198.6850 4 rclk
[04/24 13:54:28     77s] <CMD> zoomBox -0.48000 197.86600 1.83700 199.14600
[04/24 13:54:28     78s] <CMD> zoomBox -1.27150 196.80500 3.95200 199.69100
[04/24 13:54:28     78s] <CMD> zoomBox -2.16650 195.61250 6.34050 200.31250
[04/24 13:54:29     78s] <CMD> zoomBox -3.63250 193.72300 10.22000 201.37650
[04/24 13:54:29     78s] <CMD> zoomBox -6.01950 190.70200 16.53650 203.16400
[04/24 13:54:31     78s] <CMD> zoomBox -9.93650 186.31850 26.79300 206.61150
[04/24 13:54:31     78s] <CMD> zoomBox -15.98750 178.71850 43.82050 211.76200
[04/24 13:54:32     78s] <CMD> zoomBox -18.93050 175.20600 51.43200 214.08100
[04/24 13:54:33     78s] <CMD> zoomBox -11.36250 183.92800 31.84950 207.80250
[04/24 13:54:33     79s] <CMD> zoomBox -6.79750 189.35600 19.74050 204.01800
[04/24 13:54:34     79s] <CMD> zoomBox -3.25350 193.67100 10.60000 201.32500
[04/24 13:54:34     79s] <CMD> zoomBox -1.76050 195.49000 6.74750 200.19050
[04/24 13:54:36     79s] <CMD> deselectAll
[04/24 13:54:36     79s] <CMD> selectPhyPin 0.0000 198.6050 0.5200 198.6850 4 rclk
[04/24 13:54:36     79s] <CMD> deselectAll
[04/24 13:54:37     79s] <CMD> zoomBox -2.87050 194.30150 8.90550 200.80750
[04/24 13:54:37     79s] <CMD> zoomBox -3.57650 193.54550 10.27800 201.20000
[04/24 13:54:38     79s] <CMD> selectWire 0.0600 198.0350 3.3400 198.1150 3 VSS
[04/24 13:54:44     81s] <CMD> deselectAll
[04/24 13:54:44     81s] <CMD> selectPhyPin 0.0000 195.7550 0.5200 195.8350 3 save
[04/24 13:54:49     81s] <CMD> zoomBox -2.50150 194.14750 7.50850 199.67800
[04/24 13:54:50     81s] <CMD> zoomBox -3.06700 193.81400 8.70950 200.32050
[04/24 13:54:50     81s] <CMD> zoomBox -3.73300 193.42150 10.12250 201.07650
[04/24 13:54:50     82s] <CMD> zoomBox -6.62500 191.79300 15.93650 204.25800
[04/24 13:54:51     82s] <CMD> zoomBox -16.33000 186.10550 34.51950 214.19950
[04/24 13:54:51     82s] <CMD> zoomBox -19.52700 183.90200 40.29600 216.95400
[04/24 13:54:51     82s] <CMD> zoomBox -11.23050 187.31100 25.50950 207.60950
[04/24 13:54:52     82s] <CMD> zoomBox -5.01450 189.78900 14.16500 200.38550
[04/24 13:54:52     82s] <CMD> zoomBox -2.35650 190.95250 9.42300 197.46050
[04/24 13:54:53     82s] <CMD> deselectAll
[04/24 13:54:55     83s] <CMD> selectWire -0.0400 192.9050 52.3400 192.9850 3 ifu_lsu_casa_e
[04/24 13:55:01     83s] <CMD> setLayerPreference Metal3 -isVisible 0
[04/24 13:55:01     84s] <CMD> zoomBox -5.63000 189.30850 13.55300 199.90700
[04/24 13:55:02     84s] <CMD> zoomBox -12.73550 185.83150 24.01450 206.13550
[04/24 13:55:02     84s] <CMD> zoomBox -22.27450 181.26000 37.56750 214.32250
[04/24 13:55:03     84s] <CMD> zoomBox -31.94100 176.48600 50.88700 222.24800
[04/24 13:55:03     84s] <CMD> zoomBox -53.64950 164.90050 81.22300 239.41700
[04/24 13:55:04     84s] <CMD> zoomBox -75.52400 152.59550 111.15150 255.73300
[04/24 13:55:04     84s] <CMD> zoomBox -106.25250 135.11250 152.12250 277.86350
[04/24 13:55:04     84s] <CMD> zoomBox -130.73750 124.09950 173.23300 292.04200
[04/24 13:55:05     84s] <CMD> zoomBox -160.28250 111.38900 197.33000 308.96850
[04/24 13:55:05     84s] <CMD> zoomBox -75.80850 140.99800 143.81150 262.33700
[04/24 13:55:05     85s] <CMD> zoomBox -31.19700 159.27400 103.67750 233.79150
[04/24 13:55:06     85s] <CMD> zoomBox -21.51700 164.17200 93.12650 227.51200
[04/24 13:55:08     85s] <CMD> setLayerPreference node_layer -isVisible 1
[04/24 13:55:09     85s] <CMD> deselectAll
[04/24 13:55:10     86s] <CMD> zoomBox -26.11350 158.42600 108.76150 232.94400
[04/24 13:55:10     86s] <CMD> zoomBox -31.52200 151.66650 127.15550 239.33500
[04/24 13:55:11     86s] <CMD> zoomBox -18.16000 169.23050 79.28850 223.07050
[04/24 13:55:12     86s] <CMD> zoomBox -9.31200 182.71750 41.55700 210.82250
[04/24 13:55:12     86s] <CMD> zoomBox -4.80700 189.92950 21.74800 204.60100
[04/24 13:55:12     86s] <CMD> zoomBox -2.45400 193.77400 11.40850 201.43300
[04/24 13:55:13     86s] <CMD> zoomBox -1.46300 195.53500 7.05100 200.23900
[04/24 13:55:13     86s] <CMD> zoomBox -0.70650 196.87550 3.73800 199.33100
[04/24 13:55:16     87s] <CMD> selectWire 0.6600 148.8250 0.7400 198.6850 4 rclk
[04/24 13:55:16     87s] <CMD> zoomBox -1.72500 195.47800 6.79000 200.18250
[04/24 13:55:17     87s] <CMD> zoomBox -3.71500 192.48200 12.59800 201.49500
[04/24 13:55:17     87s] <CMD> zoomBox -7.51300 186.91150 23.73950 204.17850
[04/24 13:55:17     87s] <CMD> zoomBox -12.50850 179.73800 38.38150 207.85450
[04/24 13:55:18     87s] <CMD> zoomBox -20.69050 168.21700 62.17550 214.00000
[04/24 13:55:23     88s] <CMD> zoomBox -16.08600 177.30700 43.78450 210.38500
[04/24 13:55:24     88s] <CMD> zoomBox -8.61650 185.92200 28.15250 206.23650
[04/24 13:55:24     88s] <CMD> zoomBox -2.90200 192.16200 16.29200 202.76650
[04/24 13:55:25     88s] <CMD> zoomBox -0.80750 194.57950 10.98100 201.09250
[04/24 13:55:27     89s] <CMD> zoomBox -1.54100 192.73250 14.77600 201.74750
[04/24 13:55:28     89s] <CMD> zoomBox -2.59150 190.17600 19.99350 202.65400
[04/24 13:55:29     89s] <CMD> zoomBox -6.10900 184.35400 30.66800 204.67300
[04/24 13:55:29     89s] <CMD> zoomBox -9.60200 178.62400 41.30050 206.74750
[04/24 13:55:30     89s] <CMD> zoomBox -14.43650 170.69350 56.01700 209.61900
[04/24 13:55:31     90s] <CMD> zoomBox -21.12850 159.71750 76.38550 213.59350
[04/24 13:55:31     90s] <CMD> zoomBox -31.31900 145.39900 103.64900 219.96800
[04/24 13:55:32     90s] <CMD> zoomBox -54.77100 113.62700 165.00200 235.05050
[04/24 13:55:35     91s] <CMD> zoomBox -39.51100 136.74000 119.27500 224.46850
[04/24 13:55:35     91s] <CMD> zoomBox -23.84400 161.55350 73.67000 215.42950
[04/24 13:55:36     91s] <CMD> zoomBox -14.92900 177.36500 44.95750 210.45200
[04/24 13:55:36     91s] <CMD> zoomBox -9.18250 187.03250 27.59550 207.35200
[04/24 13:55:36     91s] <CMD> zoomBox -6.62650 191.08350 19.94550 205.76450
[04/24 13:55:37     91s] <CMD> deselectAll
[04/24 13:55:38     91s] <CMD> selectWire 0.6600 148.8250 0.7400 198.6850 4 rclk
[04/24 13:55:40     92s] <CMD> zoomBox -11.33500 186.28050 31.93400 210.18650
[04/24 13:55:40     92s] <CMD> zoomBox -19.17200 172.05000 63.72050 217.84750
[04/24 13:55:40     92s] <CMD> zoomBox -35.23050 145.34050 123.56650 233.07500
[04/24 13:55:41     92s] <CMD> zoomBox -58.41500 111.79450 200.16000 254.65600
[04/24 13:55:42     92s] <CMD> zoomBox -96.16650 57.17150 324.87950 289.79750
[04/24 13:55:42     92s] <CMD> zoomBox -159.46050 -28.88950 526.14300 349.90350
[04/24 13:55:43     93s] <CMD> zoomBox -91.76550 40.15500 329.28100 272.78150
[04/24 13:55:44     93s] <CMD> zoomBox -53.73500 89.55800 204.84100 232.42000
[04/24 13:55:45     93s] <CMD> zoomBox -32.66950 131.69000 126.12900 219.42550
[04/24 13:55:45     93s] <CMD> zoomBox -19.90850 158.44300 77.61450 212.32400
[04/24 13:55:45     93s] <CMD> zoomBox -12.89300 174.78650 46.99900 207.87650
[04/24 13:55:46     93s] <CMD> zoomBox -8.23800 184.63900 28.54400 204.96100
[04/24 13:55:59     95s] <CMD> zoomBox -224.81300 8.12000 322.09150 310.28250
[04/24 13:55:59     95s] <CMD> zoomBox -311.03750 -63.41050 445.92500 354.80800
[04/24 13:56:00     96s] <CMD> zoomBox -208.73000 -7.13000 338.17500 295.03250
[04/24 13:56:01     96s] <CMD> zoomBox -98.01100 49.84950 237.85750 235.41550
[04/24 13:56:01     96s] <CMD> zoomBox -34.21350 84.57400 172.05250 198.53500
[04/24 13:56:02     96s] <CMD> zoomBox 5.82900 106.82500 132.50250 176.81150
[04/24 13:56:02     97s] <CMD> zoomBox 30.19850 118.46300 107.99200 161.44350
[04/24 13:56:03     97s] <CMD> zoomBox 45.06150 125.59300 92.83650 151.98850
[04/24 13:56:03     97s] <CMD> zoomBox 56.30700 131.02700 81.24650 144.80600
[04/24 13:56:03     97s] <CMD> zoomBox 61.02200 133.35800 76.33850 141.82050
[04/24 13:56:09     98s] <CMD> ctd_win -side none -id ctd_window
[04/24 13:56:09     98s] Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 13:56:09     98s] End AAE Lib Interpolated Model. (MEM=3020.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:56:09     98s] Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 13:56:09     98s] 
[04/24 13:56:09     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 13:56:09     98s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 13:56:09     98s] Summary for sequential cells identification: 
[04/24 13:56:09     98s]   Identified SBFF number: 208
[04/24 13:56:09     98s]   Identified MBFF number: 0
[04/24 13:56:09     98s]   Identified SB Latch number: 0
[04/24 13:56:09     98s]   Identified MB Latch number: 0
[04/24 13:56:09     98s]   Not identified SBFF number: 32
[04/24 13:56:09     98s]   Not identified MBFF number: 0
[04/24 13:56:09     98s]   Not identified SB Latch number: 0
[04/24 13:56:09     98s]   Not identified MB Latch number: 0
[04/24 13:56:09     98s]   Number of sequential cells which are not FFs: 64
[04/24 13:56:09     98s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 13:56:09     98s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.50 (1.000) with rcCorner = 0
[04/24 13:56:09     98s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 13:56:09     98s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 13:56:09     98s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 13:56:09     98s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 13:56:09     98s] TLC MultiMap info (StdDelay):
[04/24 13:56:09     98s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 0 + no RcCorner := 5.1ps
[04/24 13:56:09     98s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 0 + rc0 := 11.6ps
[04/24 13:56:09     98s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 0 + no RcCorner := 12.7ps
[04/24 13:56:09     98s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 0 + rc125 := 25.5ps
[04/24 13:56:09     98s]  Setting StdDelay to: 25.5ps
[04/24 13:56:09     98s] 
[04/24 13:56:09     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 15:08:06    552s] <CMD> selectInst {addsub_sub_dff_lo/q_reg[58]}
[04/24 15:08:06    552s] <CMD> zoomSelected
[04/24 15:08:08    553s] <CMD> deselectInst {addsub_sub_dff_lo/q_reg[58]}
[04/24 15:10:43    573s] <CMD> selectInst RC_CG_HIER_INST0/RC_CGIC_INST
[04/24 15:10:43    573s] <CMD> zoomSelected
[04/24 15:11:13    577s] <CMD> deselectInst RC_CG_HIER_INST0/RC_CGIC_INST
[04/24 15:12:29    588s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Apr 24 15:12:29 2024
  Total CPU time:     0:10:01
  Total real time:    1:20:37
  Peak memory (main): 2132.54MB

[04/24 15:12:29    588s] 
[04/24 15:12:29    588s] *** Memory Usage v#1 (Current mem = 3067.953M, initial mem = 478.035M) ***
[04/24 15:12:29    588s] 
[04/24 15:12:29    588s] *** Summary of all messages that are not suppressed in this session:
[04/24 15:12:29    588s] Severity  ID               Count  Summary                                  
[04/24 15:12:29    588s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/24 15:12:29    588s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[04/24 15:12:29    588s] WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
[04/24 15:12:29    588s] WARNING   IMPESI-3311      31298  Pin %s of Cell %s for timing library %s ...
[04/24 15:12:29    588s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/24 15:12:29    588s] WARNING   IMPOPT-3602          3  The specified path group name %s is not ...
[04/24 15:12:29    588s] WARNING   IMPOPT-7098        132  WARNING: %s is an undriven net with %d f...
[04/24 15:12:29    588s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[04/24 15:12:29    588s] WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
[04/24 15:12:29    588s] WARNING   IMPCCOPT-2340        2  Unfixable transition violation found at ...
[04/24 15:12:29    588s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/24 15:12:29    588s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[04/24 15:12:29    588s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[04/24 15:12:29    588s] WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
[04/24 15:12:29    588s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/24 15:12:29    588s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/24 15:12:29    588s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[04/24 15:12:29    588s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[04/24 15:12:29    588s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[04/24 15:12:29    588s] *** Message Summary: 31517 warning(s), 0 error(s)
[04/24 15:12:29    588s] 
[04/24 15:12:29    588s] --- Ending "Innovus" (totcpu=0:09:48, real=1:20:35, mem=3068.0M) ---
