// -------------------------------------------------------------
// 
// File Name: F:\FileFolder\DVB\dvbs2_tx_new\hdlsrc\dvbs2hdlTransmitter\dvbs2hdlTransmitterCore\dvbs2hdlTransmitterCore_PL_Header_Generator.v
// Created: 2024-01-10 13:49:59
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: dvbs2hdlTransmitterCore_PL_Header_Generator
// Source Path: dvbs2hdlTransmitterCore/DVB-S2 Tx/PL Frame Generator/PL Header Generator
// Hierarchy Level: 4
// Model version: 4.5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module dvbs2hdlTransmitterCore_PL_Header_Generator
          (clk,
           reset,
           enb_1_8_0,
           enb_1_16_0,
           trigger,
           pilotActive,
           modcod,
           fecframe,
           dataOut_re,
           dataOut_im,
           validOut);


  input   clk;
  input   reset;
  input   enb_1_8_0;
  input   enb_1_16_0;
  input   trigger;
  input   pilotActive;
  input   [4:0] modcod;  // ufix5
  input   fecframe;
  output  signed [17:0] dataOut_re;  // sfix18_En16
  output  signed [17:0] dataOut_im;  // sfix18_En16
  output  validOut;


  reg  Delay3_out1;
  reg  Delay2_out1;
  reg [4:0] Delay1_out1;  // ufix5
  reg  Delay_out1;
  wire PL_Header_Bits_Generator_out1;
  wire PL_Header_Bits_Generator_out2;
  wire PL_Header_Bits_Generator_out4;
  wire signed [17:0] piby2_BPSK_Modulator_out1_re;  // sfix18_En16
  wire signed [17:0] piby2_BPSK_Modulator_out1_im;  // sfix18_En16
  wire piby2_BPSK_Modulator_out4;


  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_out1 <= 1'b0;
      end
      else begin
        if (enb_1_16_0) begin
          Delay3_out1 <= trigger;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_out1 <= 1'b0;
      end
      else begin
        if (enb_1_16_0) begin
          Delay2_out1 <= pilotActive;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay1_process
      if (reset == 1'b1) begin
        Delay1_out1 <= 5'b00000;
      end
      else begin
        if (enb_1_16_0) begin
          Delay1_out1 <= modcod;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay_process
      if (reset == 1'b1) begin
        Delay_out1 <= 1'b0;
      end
      else begin
        if (enb_1_16_0) begin
          Delay_out1 <= fecframe;
        end
      end
    end



  dvbs2hdlTransmitterCore_PL_Header_Bits_Generator u_PL_Header_Bits_Generator (.clk(clk),
                                                                               .reset(reset),
                                                                               .enb_1_8_0(enb_1_8_0),
                                                                               .enb_1_16_0(enb_1_16_0),
                                                                               .trigger(Delay3_out1),
                                                                               .pilotActive(Delay2_out1),
                                                                               .modcod(Delay1_out1),  // ufix5
                                                                               .fecframe(Delay_out1),
                                                                               .bitsOut(PL_Header_Bits_Generator_out1),
                                                                               .bitsStart(PL_Header_Bits_Generator_out2),
                                                                               .bitsValid(PL_Header_Bits_Generator_out4)
                                                                               );

  dvbs2hdlTransmitterCore_piby2_BPSK_Modulator u_piby2_BPSK_Modulator (.clk(clk),
                                                                       .reset(reset),
                                                                       .enb_1_8_0(enb_1_8_0),
                                                                       .bitsIn(PL_Header_Bits_Generator_out1),
                                                                       .startIn(PL_Header_Bits_Generator_out2),
                                                                       .validIn(PL_Header_Bits_Generator_out4),
                                                                       .dataOut_re(piby2_BPSK_Modulator_out1_re),  // sfix18_En16
                                                                       .dataOut_im(piby2_BPSK_Modulator_out1_im),  // sfix18_En16
                                                                       .validOut(piby2_BPSK_Modulator_out4)
                                                                       );

  assign dataOut_re = piby2_BPSK_Modulator_out1_re;

  assign dataOut_im = piby2_BPSK_Modulator_out1_im;

  assign validOut = piby2_BPSK_Modulator_out4;

endmodule  // dvbs2hdlTransmitterCore_PL_Header_Generator

