// Seed: 346461059
module module_0 ();
  tri1 id_2;
  id_5(
      .id_0(id_4),
      .id_1(!id_4),
      .id_2(1 == id_1 / id_1),
      .id_3((1)),
      .id_4(id_6 == 1),
      .id_5(1'b0 == id_4 && 1),
      .id_6(),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1'h0),
      .id_12(1 == 1)
  );
  assign id_2 = id_1;
  wire id_7;
  assign module_1.id_1 = 0;
endmodule
program module_1 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3
);
  module_0 modCall_1 ();
  reg  id_5;
  tri  id_6;
  wire id_7;
  assign id_6 = id_5 == 1;
  assign id_6 = id_0;
  initial
    forever begin : LABEL_0
      id_6 = 1 == 1;
      id_5 <= 1;
    end
  wire id_8;
endprogram
