// Seed: 3615275795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wand id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  final $unsigned(28);
  ;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_5,
      id_1,
      id_3,
      id_3,
      id_5,
      id_5,
      id_5,
      id_3
  );
  genvar id_6;
endmodule
