#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561f5e4ae540 .scope module, "dut" "dut" 2 11;
 .timescale 0 0;
v0x561f5e52b280_0 .net "ALUSel", 3 0, v0x561f5e527090_0;  1 drivers
v0x561f5e52b360_0 .net "ALU_out", 31 0, v0x561f5e524d80_0;  1 drivers
v0x561f5e52b420_0 .net "ASel", 0 0, v0x561f5e527180_0;  1 drivers
v0x561f5e52b4f0_0 .net "BSel", 0 0, v0x561f5e527240_0;  1 drivers
v0x561f5e52b5e0_0 .net "BrEq", 0 0, L_0x561f5e53cfe0;  1 drivers
v0x561f5e52b720_0 .net "BrLt", 0 0, L_0x561f5e53d250;  1 drivers
v0x561f5e52b810_0 .net "BrUn", 0 0, L_0x561f5e53e780;  1 drivers
v0x561f5e52b900_0 .net "MemRW", 0 0, v0x561f5e5275a0_0;  1 drivers
v0x561f5e52b9f0_0 .net "PC", 31 0, v0x561f5e504fe0_0;  1 drivers
v0x561f5e52bb20_0 .net "PCSel", 0 0, v0x561f5e527760_0;  1 drivers
v0x561f5e52bbc0_0 .net "PC_next", 31 0, v0x561f5e4bf460_0;  1 drivers
v0x561f5e52bcd0_0 .net "RdUn", 0 0, v0x561f5e527800_0;  1 drivers
v0x561f5e52bdc0_0 .net "RegWE", 0 0, v0x561f5e5278d0_0;  1 drivers
v0x561f5e52beb0_0 .net "WBSel", 1 0, v0x561f5e527970_0;  1 drivers
L_0x7ffb4fe141c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561f5e52bfc0_0 .net/2u *"_s8", 31 0, L_0x7ffb4fe141c8;  1 drivers
v0x561f5e52c0a0_0 .net "access_size", 1 0, v0x561f5e528240_0;  1 drivers
v0x561f5e52c1b0_0 .net "addr_rd", 4 0, L_0x561f5e53dca0;  1 drivers
v0x561f5e52c3d0_0 .net "addr_rs1", 4 0, L_0x561f5e53dde0;  1 drivers
v0x561f5e52c4e0_0 .net "addr_rs2", 4 0, L_0x561f5e53df10;  1 drivers
v0x561f5e52c5f0_0 .var "clk", 0 0;
v0x561f5e52c690_0 .net "d_mem_out", 31 0, v0x561f5e5240f0_0;  1 drivers
v0x561f5e52c7a0_0 .net "data_rs1", 31 0, L_0x561f5e45ee30;  1 drivers
v0x561f5e52c8b0_0 .net "data_rs2", 31 0, L_0x561f5e4f9c90;  1 drivers
v0x561f5e52c9c0_0 .var/i "i", 31 0;
v0x561f5e52caa0_0 .net "i_mem_out", 31 0, v0x561f5e529640_0;  1 drivers
v0x561f5e52cb60_0 .net "imm", 31 0, v0x561f5e528810_0;  1 drivers
v0x561f5e52cc50_0 .var "instruction", 31 0;
v0x561f5e52cd10_0 .var "state", 0 0;
v0x561f5e52cdb0_0 .net "wb", 31 0, v0x561f5e5234e0_0;  1 drivers
v0x561f5e52cec0_0 .net "write_data", 31 0, L_0x561f5e449ba0;  1 drivers
v0x561f5e52ac10_0 .array/port v0x561f5e52ac10, 0;
v0x561f5e52ac10_1 .array/port v0x561f5e52ac10, 1;
v0x561f5e52ac10_2 .array/port v0x561f5e52ac10, 2;
v0x561f5e52ac10_3 .array/port v0x561f5e52ac10, 3;
E_0x561f5e443e60/0 .event edge, v0x561f5e52ac10_0, v0x561f5e52ac10_1, v0x561f5e52ac10_2, v0x561f5e52ac10_3;
v0x561f5e52ac10_4 .array/port v0x561f5e52ac10, 4;
v0x561f5e52ac10_5 .array/port v0x561f5e52ac10, 5;
v0x561f5e52ac10_6 .array/port v0x561f5e52ac10, 6;
v0x561f5e52ac10_7 .array/port v0x561f5e52ac10, 7;
E_0x561f5e443e60/1 .event edge, v0x561f5e52ac10_4, v0x561f5e52ac10_5, v0x561f5e52ac10_6, v0x561f5e52ac10_7;
v0x561f5e52ac10_8 .array/port v0x561f5e52ac10, 8;
v0x561f5e52ac10_9 .array/port v0x561f5e52ac10, 9;
v0x561f5e52ac10_10 .array/port v0x561f5e52ac10, 10;
v0x561f5e52ac10_11 .array/port v0x561f5e52ac10, 11;
E_0x561f5e443e60/2 .event edge, v0x561f5e52ac10_8, v0x561f5e52ac10_9, v0x561f5e52ac10_10, v0x561f5e52ac10_11;
v0x561f5e52ac10_12 .array/port v0x561f5e52ac10, 12;
v0x561f5e52ac10_13 .array/port v0x561f5e52ac10, 13;
v0x561f5e52ac10_14 .array/port v0x561f5e52ac10, 14;
v0x561f5e52ac10_15 .array/port v0x561f5e52ac10, 15;
E_0x561f5e443e60/3 .event edge, v0x561f5e52ac10_12, v0x561f5e52ac10_13, v0x561f5e52ac10_14, v0x561f5e52ac10_15;
v0x561f5e52ac10_16 .array/port v0x561f5e52ac10, 16;
v0x561f5e52ac10_17 .array/port v0x561f5e52ac10, 17;
v0x561f5e52ac10_18 .array/port v0x561f5e52ac10, 18;
v0x561f5e52ac10_19 .array/port v0x561f5e52ac10, 19;
E_0x561f5e443e60/4 .event edge, v0x561f5e52ac10_16, v0x561f5e52ac10_17, v0x561f5e52ac10_18, v0x561f5e52ac10_19;
v0x561f5e52ac10_20 .array/port v0x561f5e52ac10, 20;
v0x561f5e52ac10_21 .array/port v0x561f5e52ac10, 21;
v0x561f5e52ac10_22 .array/port v0x561f5e52ac10, 22;
v0x561f5e52ac10_23 .array/port v0x561f5e52ac10, 23;
E_0x561f5e443e60/5 .event edge, v0x561f5e52ac10_20, v0x561f5e52ac10_21, v0x561f5e52ac10_22, v0x561f5e52ac10_23;
v0x561f5e52ac10_24 .array/port v0x561f5e52ac10, 24;
v0x561f5e52ac10_25 .array/port v0x561f5e52ac10, 25;
v0x561f5e52ac10_26 .array/port v0x561f5e52ac10, 26;
v0x561f5e52ac10_27 .array/port v0x561f5e52ac10, 27;
E_0x561f5e443e60/6 .event edge, v0x561f5e52ac10_24, v0x561f5e52ac10_25, v0x561f5e52ac10_26, v0x561f5e52ac10_27;
v0x561f5e52ac10_28 .array/port v0x561f5e52ac10, 28;
v0x561f5e52ac10_29 .array/port v0x561f5e52ac10, 29;
v0x561f5e52ac10_30 .array/port v0x561f5e52ac10, 30;
v0x561f5e52ac10_31 .array/port v0x561f5e52ac10, 31;
E_0x561f5e443e60/7 .event edge, v0x561f5e52ac10_28, v0x561f5e52ac10_29, v0x561f5e52ac10_30, v0x561f5e52ac10_31;
E_0x561f5e443e60/8 .event edge, v0x561f5e5289c0_0, v0x561f5e52c9c0_0, v0x561f5e528900_0;
E_0x561f5e443e60 .event/or E_0x561f5e443e60/0, E_0x561f5e443e60/1, E_0x561f5e443e60/2, E_0x561f5e443e60/3, E_0x561f5e443e60/4, E_0x561f5e443e60/5, E_0x561f5e443e60/6, E_0x561f5e443e60/7, E_0x561f5e443e60/8;
L_0x561f5e53dac0 .arith/sum 32, v0x561f5e504fe0_0, L_0x7ffb4fe141c8;
S_0x561f5e4d81f0 .scope module, "PCMux" "PCMux" 2 97, 2 244 0, S_0x561f5e4ae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSel"
    .port_info 2 /INPUT 32 "ALU_out"
    .port_info 3 /OUTPUT 32 "PC"
    .port_info 4 /OUTPUT 32 "PC_next"
v0x561f5e501680_0 .net "ALU_out", 31 0, v0x561f5e524d80_0;  alias, 1 drivers
v0x561f5e504fe0_0 .var "PC", 31 0;
v0x561f5e4d6d60_0 .net "PCSel", 0 0, v0x561f5e527760_0;  alias, 1 drivers
v0x561f5e4bf460_0 .var "PC_next", 31 0;
v0x561f5e4d2b80_0 .net "clk", 0 0, v0x561f5e52c5f0_0;  1 drivers
E_0x561f5e4439c0 .event edge, v0x561f5e4d6d60_0, v0x561f5e504fe0_0, v0x561f5e501680_0;
E_0x561f5e4440a0 .event posedge, v0x561f5e4d2b80_0;
S_0x561f5e5230a0 .scope module, "WBMux1" "WBMux" 2 129, 2 273 0, S_0x561f5e4ae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dmem"
    .port_info 2 /INPUT 32 "alu"
    .port_info 3 /INPUT 32 "pc_next"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 32 "out"
v0x561f5e5232c0_0 .net "alu", 31 0, v0x561f5e524d80_0;  alias, 1 drivers
v0x561f5e5233a0_0 .net "clk", 0 0, v0x561f5e52c5f0_0;  alias, 1 drivers
v0x561f5e523440_0 .net "dmem", 31 0, v0x561f5e5240f0_0;  alias, 1 drivers
v0x561f5e5234e0_0 .var "out", 31 0;
v0x561f5e5235a0_0 .net "pc_next", 31 0, L_0x561f5e53dac0;  1 drivers
v0x561f5e5236d0_0 .net "sel", 1 0, v0x561f5e527970_0;  alias, 1 drivers
E_0x561f5e503720 .event edge, v0x561f5e5236d0_0, v0x561f5e523440_0, v0x561f5e501680_0, v0x561f5e5235a0_0;
S_0x561f5e523870 .scope module, "d_mem" "memory" 2 116, 3 8 0, S_0x561f5e4ae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /INPUT 1 "w_enable"
    .port_info 4 /INPUT 2 "access_size"
    .port_info 5 /INPUT 1 "RdUn"
    .port_info 6 /OUTPUT 32 "data_out"
P_0x561f5e4ff8a0 .param/l "LOAD_INSTRUCTION_MEM" 0 3 18, +C4<00000000000000000000000000000001>;
P_0x561f5e4ff8e0 .param/l "mem_size" 0 3 20, C4<00000000000100000000000000000000>;
P_0x561f5e4ff920 .param/l "start_address" 0 3 19, C4<00000001000000000000000000000000>;
v0x561f5e523bf0_0 .net "RdUn", 0 0, v0x561f5e527800_0;  alias, 1 drivers
v0x561f5e523cd0_0 .net "access_size", 1 0, v0x561f5e528240_0;  alias, 1 drivers
v0x561f5e523db0_0 .net "address", 31 0, v0x561f5e524d80_0;  alias, 1 drivers
v0x561f5e523ed0_0 .net "clk", 0 0, v0x561f5e52c5f0_0;  alias, 1 drivers
v0x561f5e523fc0_0 .net "data_in", 31 0, L_0x561f5e449ba0;  alias, 1 drivers
v0x561f5e5240f0_0 .var "data_out", 31 0;
v0x561f5e5241b0_0 .var/i "i", 31 0;
v0x561f5e524270 .array "mem", 17825791 16777216, 7 0;
v0x561f5e524330_0 .var "relevant_addr", 31 0;
v0x561f5e524410 .array "t_mem", 262143 0, 31 0;
v0x561f5e5244d0_0 .var "t_reg", 31 0;
v0x561f5e5245b0_0 .net "w_enable", 0 0, v0x561f5e5275a0_0;  alias, 1 drivers
E_0x561f5e523b90 .event edge, v0x561f5e501680_0, v0x561f5e5245b0_0;
S_0x561f5e524790 .scope module, "execute" "execute" 2 100, 4 1 0, S_0x561f5e4ae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PC_x"
    .port_info 2 /INPUT 32 "rs1"
    .port_info 3 /INPUT 32 "rs2"
    .port_info 4 /INPUT 32 "imm"
    .port_info 5 /INPUT 4 "ALUSel"
    .port_info 6 /INPUT 1 "BrUn"
    .port_info 7 /INPUT 1 "ASel"
    .port_info 8 /INPUT 1 "BSel"
    .port_info 9 /OUTPUT 32 "ALU_out"
    .port_info 10 /OUTPUT 32 "write_data"
    .port_info 11 /OUTPUT 1 "BrEq"
    .port_info 12 /OUTPUT 1 "BrLt"
L_0x561f5e449ba0 .functor BUFZ 32, L_0x561f5e4f9c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f5e525090_0 .net "ALUSel", 3 0, v0x561f5e527090_0;  alias, 1 drivers
v0x561f5e525170_0 .net "ALU_in1", 31 0, L_0x561f5e53d2f0;  1 drivers
v0x561f5e525240_0 .net "ALU_in2", 31 0, L_0x561f5e53d420;  1 drivers
v0x561f5e525340_0 .net "ALU_out", 31 0, v0x561f5e524d80_0;  alias, 1 drivers
v0x561f5e5253e0_0 .net "ASel", 0 0, v0x561f5e527180_0;  alias, 1 drivers
v0x561f5e525480_0 .net "BSel", 0 0, v0x561f5e527240_0;  alias, 1 drivers
v0x561f5e525540_0 .net "BrEq", 0 0, L_0x561f5e53cfe0;  alias, 1 drivers
v0x561f5e525600_0 .net "BrLt", 0 0, L_0x561f5e53d250;  alias, 1 drivers
v0x561f5e5256c0_0 .net "BrUn", 0 0, L_0x561f5e53e780;  alias, 1 drivers
v0x561f5e525810_0 .net "PC_x", 31 0, v0x561f5e504fe0_0;  alias, 1 drivers
v0x561f5e5258d0_0 .net *"_s4", 0 0, L_0x561f5e53d080;  1 drivers
v0x561f5e525970_0 .net *"_s6", 0 0, L_0x561f5e53d1b0;  1 drivers
v0x561f5e525a30_0 .net "clk", 0 0, v0x561f5e52c5f0_0;  alias, 1 drivers
v0x561f5e525ad0_0 .net "imm", 31 0, v0x561f5e528810_0;  alias, 1 drivers
v0x561f5e525bb0_0 .net "rs1", 31 0, L_0x561f5e45ee30;  alias, 1 drivers
v0x561f5e525c90_0 .net "rs2", 31 0, L_0x561f5e4f9c90;  alias, 1 drivers
v0x561f5e525d70_0 .net "write_data", 31 0, L_0x561f5e449ba0;  alias, 1 drivers
L_0x561f5e53cfe0 .cmp/eq 32, L_0x561f5e45ee30, L_0x561f5e4f9c90;
L_0x561f5e53d080 .cmp/gt 32, L_0x561f5e4f9c90, L_0x561f5e45ee30;
L_0x561f5e53d1b0 .cmp/gt.s 32, L_0x561f5e4f9c90, L_0x561f5e45ee30;
L_0x561f5e53d250 .functor MUXZ 1, L_0x561f5e53d1b0, L_0x561f5e53d080, L_0x561f5e53e780, C4<>;
L_0x561f5e53d2f0 .functor MUXZ 32, v0x561f5e504fe0_0, L_0x561f5e45ee30, v0x561f5e527180_0, C4<>;
L_0x561f5e53d420 .functor MUXZ 32, v0x561f5e528810_0, L_0x561f5e4f9c90, v0x561f5e527240_0, C4<>;
S_0x561f5e524a50 .scope module, "alu1" "alu" 4 25, 5 1 0, S_0x561f5e524790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /INPUT 4 "ALUsel"
    .port_info 3 /OUTPUT 32 "alu_res"
v0x561f5e524c80_0 .net "ALUsel", 3 0, v0x561f5e527090_0;  alias, 1 drivers
v0x561f5e524d80_0 .var "alu_res", 31 0;
v0x561f5e524e40_0 .net "rs1", 31 0, L_0x561f5e53d2f0;  alias, 1 drivers
v0x561f5e524f00_0 .net "rs2", 31 0, L_0x561f5e53d420;  alias, 1 drivers
E_0x561f5e4438b0 .event edge, v0x561f5e524c80_0, v0x561f5e524e40_0, v0x561f5e524f00_0;
S_0x561f5e525fe0 .scope module, "fd1" "fetch_decode" 2 131, 6 4 0, S_0x561f5e4ae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 1 "BrEq"
    .port_info 3 /INPUT 1 "BrLt"
    .port_info 4 /INPUT 32 "PC"
    .port_info 5 /OUTPUT 5 "addr_rd"
    .port_info 6 /OUTPUT 5 "addr_rs1"
    .port_info 7 /OUTPUT 5 "addr_rs2"
    .port_info 8 /OUTPUT 32 "imm"
    .port_info 9 /OUTPUT 1 "RdUn"
    .port_info 10 /OUTPUT 2 "access_size"
    .port_info 11 /OUTPUT 1 "PCSel"
    .port_info 12 /OUTPUT 1 "BrUn"
    .port_info 13 /OUTPUT 1 "ASel"
    .port_info 14 /OUTPUT 1 "BSel"
    .port_info 15 /OUTPUT 4 "ALUSel"
    .port_info 16 /OUTPUT 1 "MemRW"
    .port_info 17 /OUTPUT 1 "RegWE"
    .port_info 18 /OUTPUT 2 "WBSel"
L_0x561f5e4ff7e0 .functor OR 1, L_0x561f5e53e250, L_0x561f5e53e340, C4<0>, C4<0>;
L_0x561f5e53e4d0 .functor AND 1, L_0x561f5e53e120, L_0x561f5e4ff7e0, C4<1>, C4<1>;
v0x561f5e527090_0 .var "ALUSel", 3 0;
v0x561f5e527180_0 .var "ASel", 0 0;
v0x561f5e527240_0 .var "BSel", 0 0;
v0x561f5e527310_0 .net "BrEq", 0 0, L_0x561f5e53cfe0;  alias, 1 drivers
v0x561f5e5273e0_0 .net "BrLt", 0 0, L_0x561f5e53d250;  alias, 1 drivers
v0x561f5e5274d0_0 .net "BrUn", 0 0, L_0x561f5e53e780;  alias, 1 drivers
v0x561f5e5275a0_0 .var "MemRW", 0 0;
v0x561f5e527670_0 .net "PC", 31 0, v0x561f5e504fe0_0;  alias, 1 drivers
v0x561f5e527760_0 .var "PCSel", 0 0;
v0x561f5e527800_0 .var "RdUn", 0 0;
v0x561f5e5278d0_0 .var "RegWE", 0 0;
v0x561f5e527970_0 .var "WBSel", 1 0;
L_0x7ffb4fe14210 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x561f5e527a40_0 .net/2u *"_s12", 6 0, L_0x7ffb4fe14210;  1 drivers
v0x561f5e527ae0_0 .net *"_s14", 0 0, L_0x561f5e53e120;  1 drivers
L_0x7ffb4fe14258 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x561f5e527b80_0 .net/2u *"_s16", 2 0, L_0x7ffb4fe14258;  1 drivers
v0x561f5e527c20_0 .net *"_s18", 0 0, L_0x561f5e53e250;  1 drivers
L_0x7ffb4fe142a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x561f5e527cc0_0 .net/2u *"_s20", 2 0, L_0x7ffb4fe142a0;  1 drivers
v0x561f5e527d60_0 .net *"_s22", 0 0, L_0x561f5e53e340;  1 drivers
v0x561f5e527e20_0 .net *"_s24", 0 0, L_0x561f5e4ff7e0;  1 drivers
v0x561f5e527ee0_0 .net *"_s26", 0 0, L_0x561f5e53e4d0;  1 drivers
L_0x7ffb4fe142e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561f5e527fa0_0 .net/2s *"_s28", 1 0, L_0x7ffb4fe142e8;  1 drivers
L_0x7ffb4fe14330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f5e528080_0 .net/2s *"_s30", 1 0, L_0x7ffb4fe14330;  1 drivers
v0x561f5e528160_0 .net *"_s32", 1 0, L_0x561f5e53e5e0;  1 drivers
v0x561f5e528240_0 .var "access_size", 1 0;
v0x561f5e528330_0 .net "addr_rd", 4 0, L_0x561f5e53dca0;  alias, 1 drivers
v0x561f5e5283f0_0 .net "addr_rs1", 4 0, L_0x561f5e53dde0;  alias, 1 drivers
v0x561f5e5284d0_0 .net "addr_rs2", 4 0, L_0x561f5e53df10;  alias, 1 drivers
v0x561f5e5285b0_0 .net "clk", 0 0, v0x561f5e52c5f0_0;  alias, 1 drivers
v0x561f5e528650_0 .net "funct3", 2 0, L_0x561f5e53dd40;  1 drivers
v0x561f5e528730_0 .net "funct7", 6 0, L_0x561f5e53e040;  1 drivers
v0x561f5e528810_0 .var "imm", 31 0;
v0x561f5e528900_0 .net "instruction", 31 0, v0x561f5e52cc50_0;  1 drivers
v0x561f5e5289c0_0 .net "opcode", 6 0, L_0x561f5e53dbb0;  1 drivers
E_0x561f5e526420 .event edge, v0x561f5e528900_0;
E_0x561f5e5264a0/0 .event edge, v0x561f5e5289c0_0, v0x561f5e528650_0, v0x561f5e504fe0_0, v0x561f5e525540_0;
E_0x561f5e5264a0/1 .event edge, v0x561f5e525600_0, v0x561f5e528730_0, v0x561f5e528900_0;
E_0x561f5e5264a0 .event/or E_0x561f5e5264a0/0, E_0x561f5e5264a0/1;
L_0x561f5e53dbb0 .part v0x561f5e52cc50_0, 0, 7;
L_0x561f5e53dca0 .part v0x561f5e52cc50_0, 7, 5;
L_0x561f5e53dd40 .part v0x561f5e52cc50_0, 12, 3;
L_0x561f5e53dde0 .part v0x561f5e52cc50_0, 15, 5;
L_0x561f5e53df10 .part v0x561f5e52cc50_0, 20, 5;
L_0x561f5e53e040 .part v0x561f5e52cc50_0, 25, 7;
L_0x561f5e53e120 .cmp/eq 7, L_0x561f5e53dbb0, L_0x7ffb4fe14210;
L_0x561f5e53e250 .cmp/eq 3, L_0x561f5e53dd40, L_0x7ffb4fe14258;
L_0x561f5e53e340 .cmp/eq 3, L_0x561f5e53dd40, L_0x7ffb4fe142a0;
L_0x561f5e53e5e0 .functor MUXZ 2, L_0x7ffb4fe14330, L_0x7ffb4fe142e8, L_0x561f5e53e4d0, C4<>;
L_0x561f5e53e780 .part L_0x561f5e53e5e0, 0, 1;
S_0x561f5e526520 .scope task, "decode_bType" "decode_bType" 6 379, 6 379 0, S_0x561f5e525fe0;
 .timescale 0 0;
TD_dut.fd1.decode_bType ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %end;
S_0x561f5e526710 .scope task, "decode_iType" "decode_iType" 6 363, 6 363 0, S_0x561f5e525fe0;
 .timescale 0 0;
TD_dut.fd1.decode_iType ;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %end;
S_0x561f5e526900 .scope task, "decode_jType" "decode_jType" 6 397, 6 397 0, S_0x561f5e525fe0;
 .timescale 0 0;
TD_dut.fd1.decode_jType ;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %end;
S_0x561f5e526ad0 .scope task, "decode_rType" "decode_rType" 6 349, 6 349 0, S_0x561f5e525fe0;
 .timescale 0 0;
TD_dut.fd1.decode_rType ;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 13, 20, 6;
    %pad/u 12;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %end;
S_0x561f5e526ca0 .scope task, "decode_sType" "decode_sType" 6 370, 6 370 0, S_0x561f5e525fe0;
 .timescale 0 0;
TD_dut.fd1.decode_sType ;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %end;
S_0x561f5e526ec0 .scope task, "decode_uType" "decode_uType" 6 390, 6 390 0, S_0x561f5e525fe0;
 .timescale 0 0;
TD_dut.fd1.decode_uType ;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e528810_0, 4, 5;
    %end;
S_0x561f5e528da0 .scope module, "i_mem" "memory" 2 95, 3 8 0, S_0x561f5e4ae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /INPUT 1 "w_enable"
    .port_info 4 /INPUT 2 "access_size"
    .port_info 5 /INPUT 1 "RdUn"
    .port_info 6 /OUTPUT 32 "data_out"
P_0x561f5e528f20 .param/l "LOAD_INSTRUCTION_MEM" 0 3 18, +C4<00000000000000000000000000000001>;
P_0x561f5e528f60 .param/l "mem_size" 0 3 20, C4<00000000000100000000000000000000>;
P_0x561f5e528fa0 .param/l "start_address" 0 3 19, C4<00000001000000000000000000000000>;
L_0x7ffb4fe140f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f5e5261b0_0 .net "RdUn", 0 0, L_0x7ffb4fe140f0;  1 drivers
L_0x7ffb4fe140a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561f5e529300_0 .net "access_size", 1 0, L_0x7ffb4fe140a8;  1 drivers
v0x561f5e5293e0_0 .net "address", 31 0, v0x561f5e4bf460_0;  alias, 1 drivers
v0x561f5e5294e0_0 .net "clk", 0 0, v0x561f5e52c5f0_0;  alias, 1 drivers
L_0x7ffb4fe14018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f5e529580_0 .net "data_in", 31 0, L_0x7ffb4fe14018;  1 drivers
v0x561f5e529640_0 .var "data_out", 31 0;
v0x561f5e529720_0 .var/i "i", 31 0;
v0x561f5e529800 .array "mem", 17825791 16777216, 7 0;
v0x561f5e5298c0_0 .var "relevant_addr", 31 0;
v0x561f5e5299a0 .array "t_mem", 262143 0, 31 0;
v0x561f5e529a60_0 .var "t_reg", 31 0;
L_0x7ffb4fe14060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f5e529b40_0 .net "w_enable", 0 0, L_0x7ffb4fe14060;  1 drivers
E_0x561f5e529240 .event edge, v0x561f5e4bf460_0, v0x561f5e529b40_0;
S_0x561f5e529d20 .scope module, "reg_file" "reg_file" 2 118, 7 1 0, S_0x561f5e4ae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "addr_rs1"
    .port_info 2 /INPUT 5 "addr_rs2"
    .port_info 3 /INPUT 5 "addr_rd"
    .port_info 4 /INPUT 32 "data_rd"
    .port_info 5 /INPUT 1 "write_enable"
    .port_info 6 /OUTPUT 32 "data_rs1"
    .port_info 7 /OUTPUT 32 "data_rs2"
L_0x561f5e45ee30 .functor BUFZ 32, L_0x561f5e53d500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f5e4f9c90 .functor BUFZ 32, L_0x561f5e53d780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f5e529fc0_0 .net *"_s0", 31 0, L_0x561f5e53d500;  1 drivers
v0x561f5e52a0c0_0 .net *"_s10", 6 0, L_0x561f5e53d820;  1 drivers
L_0x7ffb4fe14180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f5e52a1a0_0 .net *"_s13", 1 0, L_0x7ffb4fe14180;  1 drivers
v0x561f5e52a260_0 .net *"_s2", 6 0, L_0x561f5e53d5a0;  1 drivers
L_0x7ffb4fe14138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f5e52a340_0 .net *"_s5", 1 0, L_0x7ffb4fe14138;  1 drivers
v0x561f5e52a470_0 .net *"_s8", 31 0, L_0x561f5e53d780;  1 drivers
v0x561f5e52a550_0 .net "addr_rd", 4 0, L_0x561f5e53dca0;  alias, 1 drivers
v0x561f5e52a610_0 .net "addr_rs1", 4 0, L_0x561f5e53dde0;  alias, 1 drivers
v0x561f5e52a6e0_0 .net "addr_rs2", 4 0, L_0x561f5e53df10;  alias, 1 drivers
v0x561f5e52a840_0 .net "clk", 0 0, v0x561f5e52c5f0_0;  alias, 1 drivers
v0x561f5e52a8e0_0 .net "data_rd", 31 0, v0x561f5e5234e0_0;  alias, 1 drivers
v0x561f5e52a9b0_0 .net "data_rs1", 31 0, L_0x561f5e45ee30;  alias, 1 drivers
v0x561f5e52aa80_0 .net "data_rs2", 31 0, L_0x561f5e4f9c90;  alias, 1 drivers
v0x561f5e52ab50_0 .var/i "i", 31 0;
v0x561f5e52ac10 .array "user_reg", 31 0, 31 0;
v0x561f5e52b0d0_0 .net "write_enable", 0 0, v0x561f5e5278d0_0;  alias, 1 drivers
L_0x561f5e53d500 .array/port v0x561f5e52ac10, L_0x561f5e53d5a0;
L_0x561f5e53d5a0 .concat [ 5 2 0 0], L_0x561f5e53dde0, L_0x7ffb4fe14138;
L_0x561f5e53d780 .array/port v0x561f5e52ac10, L_0x561f5e53d820;
L_0x561f5e53d820 .concat [ 5 2 0 0], L_0x561f5e53df10, L_0x7ffb4fe14180;
    .scope S_0x561f5e528da0;
T_6 ;
    %pushi/vec4 16777284, 0, 32;
    %store/vec4 v0x561f5e5298c0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x561f5e528da0;
T_7 ;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x561f5e529720_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x561f5e529720_0;
    %cmpi/u 17825792, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x561f5e529720_0;
    %subi 16777216, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x561f5e529800, 4, 0;
    %load/vec4 v0x561f5e529720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f5e529720_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e529720_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x561f5e529720_0;
    %cmpi/u 1048576, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561f5e529720_0;
    %store/vec4a v0x561f5e5299a0, 4, 0;
    %load/vec4 v0x561f5e529720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f5e529720_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 3 45 "$readmemh", "temp.x", v0x561f5e5299a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e529720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e529720_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x561f5e529720_0;
    %cmpi/u 1048576, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.5, 5;
    %ix/getv/s 4, v0x561f5e529720_0;
    %load/vec4a v0x561f5e5299a0, 4;
    %store/vec4 v0x561f5e529a60_0, 0, 32;
    %load/vec4 v0x561f5e529a60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e529720_0;
    %pad/u 65;
    %muli 4, 0, 65;
    %addi 16777216, 0, 65;
    %subi 16777216, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x561f5e529800, 4, 0;
    %load/vec4 v0x561f5e529a60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e529720_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777217, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x561f5e529800, 4, 0;
    %load/vec4 v0x561f5e529a60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561f5e529720_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777218, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x561f5e529800, 4, 0;
    %load/vec4 v0x561f5e529a60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561f5e529720_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777219, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x561f5e529800, 4, 0;
    %load/vec4 v0x561f5e529720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f5e529720_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %end;
    .thread T_7;
    .scope S_0x561f5e528da0;
T_8 ;
    %wait E_0x561f5e529240;
    %pushi/vec4 16777216, 0, 32;
    %load/vec4 v0x561f5e5293e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5e5293e0_0;
    %cmpi/u 17825792, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x561f5e529300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %vpi_call 3 101 "$display", "Issue with access_size in read defaulting to  word" {0 0 0};
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x561f5e5261b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
T_8.8 ;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x561f5e5261b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
T_8.10 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e529800, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e529640_0, 4, 5;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 3134959103, 0, 32;
    %assign/vec4 v0x561f5e529640_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561f5e528da0;
T_9 ;
    %wait E_0x561f5e4440a0;
    %load/vec4 v0x561f5e529b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x561f5e529300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %vpi_call 3 137 "$display", "Issue with access_size in write defaulting to word" {0 0 0};
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e5293e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %load/vec4 v0x561f5e529580_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561f5e5293e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e529800, 0, 4;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561f5e4d81f0;
T_10 ;
    %pushi/vec4 16777212, 0, 32;
    %store/vec4 v0x561f5e504fe0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x561f5e4d81f0;
T_11 ;
    %wait E_0x561f5e4440a0;
    %load/vec4 v0x561f5e4bf460_0;
    %assign/vec4 v0x561f5e504fe0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561f5e4d81f0;
T_12 ;
    %wait E_0x561f5e4439c0;
    %load/vec4 v0x561f5e4d6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x561f5e504fe0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561f5e4bf460_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561f5e501680_0;
    %assign/vec4 v0x561f5e4bf460_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x561f5e524a50;
T_13 ;
    %wait E_0x561f5e4438b0;
    %load/vec4 v0x561f5e524c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %vpi_call 5 35 "$display", "Error in ALU mux" {0 0 0};
    %jmp T_13.13;
T_13.0 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %add;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.1 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %and;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.2 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %or;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.3 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.4 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %cmp/s;
    %jmp/0xz  T_13.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
T_13.15 ;
    %jmp T_13.13;
T_13.5 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %cmp/u;
    %jmp/0xz  T_13.16, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
T_13.17 ;
    %jmp T_13.13;
T_13.6 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.7 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.8 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %sub;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.9 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %xor;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.10 ;
    %load/vec4 v0x561f5e524f00_0;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.11 ;
    %load/vec4 v0x561f5e524e40_0;
    %load/vec4 v0x561f5e524f00_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x561f5e524d80_0, 0, 32;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x561f5e523870;
T_14 ;
    %pushi/vec4 16777284, 0, 32;
    %store/vec4 v0x561f5e524330_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x561f5e523870;
T_15 ;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x561f5e5241b0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x561f5e5241b0_0;
    %cmpi/u 17825792, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x561f5e5241b0_0;
    %subi 16777216, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x561f5e524270, 4, 0;
    %load/vec4 v0x561f5e5241b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f5e5241b0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e5241b0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x561f5e5241b0_0;
    %cmpi/u 1048576, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561f5e5241b0_0;
    %store/vec4a v0x561f5e524410, 4, 0;
    %load/vec4 v0x561f5e5241b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f5e5241b0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call 3 45 "$readmemh", "temp.x", v0x561f5e524410 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e5241b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e5241b0_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x561f5e5241b0_0;
    %cmpi/u 1048576, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_15.5, 5;
    %ix/getv/s 4, v0x561f5e5241b0_0;
    %load/vec4a v0x561f5e524410, 4;
    %store/vec4 v0x561f5e5244d0_0, 0, 32;
    %load/vec4 v0x561f5e5244d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e5241b0_0;
    %pad/u 65;
    %muli 4, 0, 65;
    %addi 16777216, 0, 65;
    %subi 16777216, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x561f5e524270, 4, 0;
    %load/vec4 v0x561f5e5244d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e5241b0_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777217, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x561f5e524270, 4, 0;
    %load/vec4 v0x561f5e5244d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561f5e5241b0_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777218, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x561f5e524270, 4, 0;
    %load/vec4 v0x561f5e5244d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561f5e5241b0_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777219, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x561f5e524270, 4, 0;
    %load/vec4 v0x561f5e5241b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f5e5241b0_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %end;
    .thread T_15;
    .scope S_0x561f5e523870;
T_16 ;
    %wait E_0x561f5e523b90;
    %pushi/vec4 16777216, 0, 32;
    %load/vec4 v0x561f5e523db0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561f5e523db0_0;
    %cmpi/u 17825792, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x561f5e523cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %vpi_call 3 101 "$display", "Issue with access_size in read defaulting to  word" {0 0 0};
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x561f5e523bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
T_16.8 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x561f5e523bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
T_16.10 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561f5e524270, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f5e5240f0_0, 4, 5;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 3134959103, 0, 32;
    %assign/vec4 v0x561f5e5240f0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x561f5e523870;
T_17 ;
    %wait E_0x561f5e4440a0;
    %load/vec4 v0x561f5e5245b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x561f5e523cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %vpi_call 3 137 "$display", "Issue with access_size in write defaulting to word" {0 0 0};
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561f5e523db0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %load/vec4 v0x561f5e523fc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561f5e523db0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e524270, 0, 4;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561f5e529d20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e52ab50_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x561f5e52ab50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561f5e52ab50_0;
    %store/vec4a v0x561f5e52ac10, 4, 0;
    %load/vec4 v0x561f5e52ab50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561f5e52ab50_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16847121, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f5e52ac10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f5e52ac10, 4, 0;
    %vpi_call 7 26 "$display", "Initial Contents of regfile: " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e52ab50_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x561f5e52ab50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call 7 28 "$display", "r%0d = %0x", v0x561f5e52ab50_0, &A<v0x561f5e52ac10, v0x561f5e52ab50_0 > {0 0 0};
    %load/vec4 v0x561f5e52ab50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561f5e52ab50_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .thread T_18;
    .scope S_0x561f5e529d20;
T_19 ;
    %wait E_0x561f5e4440a0;
    %load/vec4 v0x561f5e52b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x561f5e52a550_0;
    %nor/r;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x561f5e52a8e0_0;
    %load/vec4 v0x561f5e52a550_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f5e52ac10, 0, 4;
T_19.2 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561f5e5230a0;
T_20 ;
    %wait E_0x561f5e503720;
    %load/vec4 v0x561f5e5236d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %vpi_call 2 287 "$display", "Error in the WB MUX" {0 0 0};
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x561f5e523440_0;
    %assign/vec4 v0x561f5e5234e0_0, 0;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x561f5e5232c0_0;
    %assign/vec4 v0x561f5e5234e0_0, 0;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x561f5e5235a0_0;
    %assign/vec4 v0x561f5e5234e0_0, 0;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x561f5e525fe0;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f5e528240_0, 0, 2;
    %end;
    .thread T_21;
    .scope S_0x561f5e525fe0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f5e527800_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x561f5e525fe0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f5e527760_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x561f5e525fe0;
T_24 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f5e527970_0, 0, 2;
    %end;
    .thread T_24;
    .scope S_0x561f5e525fe0;
T_25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561f5e527090_0, 0, 4;
    %end;
    .thread T_25;
    .scope S_0x561f5e525fe0;
T_26 ;
    %wait E_0x561f5e5264a0;
    %load/vec4 v0x561f5e5289c0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %vpi_call 6 337 "$write", "\000" {0 0 0};
    %jmp T_26.12;
T_26.0 ;
    %fork TD_dut.fd1.decode_uType, S_0x561f5e526ec0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %jmp T_26.12;
T_26.1 ;
    %fork TD_dut.fd1.decode_uType, S_0x561f5e526ec0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %jmp T_26.12;
T_26.2 ;
    %fork TD_dut.fd1.decode_jType, S_0x561f5e526900;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %jmp T_26.12;
T_26.3 ;
    %load/vec4 v0x561f5e528650_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_26.13, 4;
    %fork TD_dut.fd1.decode_iType, S_0x561f5e526710;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %jmp T_26.14;
T_26.13 ;
    %vpi_call 6 120 "$display", "Detected Unknown funct3: %0b of Type JALR at PC=%x", v0x561f5e528650_0, v0x561f5e527670_0 {0 0 0};
T_26.14 ;
    %jmp T_26.12;
T_26.4 ;
    %fork TD_dut.fd1.decode_bType, S_0x561f5e526520;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.20, 6;
    %vpi_call 6 162 "$display", "Error in the BCC Decode" {0 0 0};
    %jmp T_26.22;
T_26.15 ;
    %load/vec4 v0x561f5e527310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %jmp T_26.24;
T_26.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
T_26.24 ;
    %jmp T_26.22;
T_26.16 ;
    %load/vec4 v0x561f5e527310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %jmp T_26.26;
T_26.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
T_26.26 ;
    %jmp T_26.22;
T_26.17 ;
    %load/vec4 v0x561f5e5273e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %jmp T_26.28;
T_26.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
T_26.28 ;
    %jmp T_26.22;
T_26.18 ;
    %load/vec4 v0x561f5e5273e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %jmp T_26.30;
T_26.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
T_26.30 ;
    %jmp T_26.22;
T_26.19 ;
    %load/vec4 v0x561f5e5273e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.31, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %jmp T_26.32;
T_26.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
T_26.32 ;
    %jmp T_26.22;
T_26.20 ;
    %load/vec4 v0x561f5e5273e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %jmp T_26.34;
T_26.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
T_26.34 ;
    %jmp T_26.22;
T_26.22 ;
    %pop/vec4 1;
    %jmp T_26.12;
T_26.5 ;
    %fork TD_dut.fd1.decode_iType, S_0x561f5e526710;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.39, 6;
    %vpi_call 6 199 "$display", "Error in the LCC Decode" {0 0 0};
    %jmp T_26.41;
T_26.35 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527800_0, 0;
    %jmp T_26.41;
T_26.36 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527800_0, 0;
    %jmp T_26.41;
T_26.37 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527800_0, 0;
    %jmp T_26.41;
T_26.38 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527800_0, 0;
    %jmp T_26.41;
T_26.39 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527800_0, 0;
    %jmp T_26.41;
T_26.41 ;
    %pop/vec4 1;
    %jmp T_26.12;
T_26.6 ;
    %fork TD_dut.fd1.decode_sType, S_0x561f5e526ca0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.44, 6;
    %vpi_call 6 219 "$display", "Error in the SCC Decode" {0 0 0};
    %jmp T_26.46;
T_26.42 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %jmp T_26.46;
T_26.43 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %jmp T_26.46;
T_26.44 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f5e528240_0, 0;
    %jmp T_26.46;
T_26.46 ;
    %pop/vec4 1;
    %jmp T_26.12;
T_26.7 ;
    %fork TD_dut.fd1.decode_iType, S_0x561f5e526710;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.52, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.54, 6;
    %vpi_call 6 272 "$display", "Unknown MCC opcode: %b", v0x561f5e5289c0_0 {0 0 0};
    %jmp T_26.56;
T_26.47 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.56;
T_26.48 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.56;
T_26.49 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.56;
T_26.50 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.56;
T_26.51 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.56;
T_26.52 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.56;
T_26.53 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.56;
T_26.54 ;
    %load/vec4 v0x561f5e528730_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_26.57, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.58;
T_26.57 ;
    %load/vec4 v0x561f5e528730_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_26.59, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.60;
T_26.59 ;
    %vpi_call 6 270 "$display", "funct7 is malformed" {0 0 0};
T_26.60 ;
T_26.58 ;
    %jmp T_26.56;
T_26.56 ;
    %pop/vec4 1;
    %jmp T_26.12;
T_26.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.64, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.65, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.66, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.67, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.68, 6;
    %vpi_call 6 312 "$display", "Error in RCC decode" {0 0 0};
    %jmp T_26.70;
T_26.61 ;
    %load/vec4 v0x561f5e528730_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_26.71, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.72;
T_26.71 ;
    %load/vec4 v0x561f5e528730_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_26.73, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
T_26.73 ;
T_26.72 ;
    %jmp T_26.70;
T_26.62 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.70;
T_26.63 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.70;
T_26.64 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.70;
T_26.65 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.70;
T_26.66 ;
    %load/vec4 v0x561f5e528730_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_26.75, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.76;
T_26.75 ;
    %load/vec4 v0x561f5e528730_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_26.77, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
T_26.77 ;
T_26.76 ;
    %jmp T_26.70;
T_26.67 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.70;
T_26.68 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561f5e527090_0, 0;
    %jmp T_26.70;
T_26.70 ;
    %pop/vec4 1;
    %jmp T_26.12;
T_26.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f5e527240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5275a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f5e5278d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f5e527970_0, 0;
    %jmp T_26.12;
T_26.10 ;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 25, 7, 4;
    %cmpi/ne 0, 0, 25;
    %jmp/0xz  T_26.79, 4;
    %vpi_call 6 329 "$display", "Looks like ECALL but the bits are wrong: %b", v0x561f5e528900_0 {0 0 0};
T_26.79 ;
    %jmp T_26.12;
T_26.12 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x561f5e525fe0;
T_27 ;
    %wait E_0x561f5e526420;
    %vpi_call 6 415 "$write", "%x:  \011%8x    \011", v0x561f5e527670_0, v0x561f5e528900_0 {0 0 0};
    %load/vec4 v0x561f5e5289c0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %vpi_call 6 520 "$display", " error" {0 0 0};
    %jmp T_27.12;
T_27.0 ;
    %vpi_call 6 419 "$display", "LUI    x%0d, 0x%0x", v0x561f5e528330_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.12;
T_27.1 ;
    %vpi_call 6 422 "$display", "AUIPC  x%0d, 0x%0x", v0x561f5e528330_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.12;
T_27.2 ;
    %load/vec4 v0x561f5e527670_0;
    %load/vec4 v0x561f5e528810_0;
    %add;
    %vpi_call 6 426 "$display", "JAL    x%0d, %0x", v0x561f5e528330_0, S<0,vec4,u32> {1 0 0};
    %jmp T_27.12;
T_27.3 ;
    %load/vec4 v0x561f5e528650_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_27.13, 4;
    %vpi_call 6 430 "$display", "JALR   x%0d, %0d(x%0d)", v0x561f5e528330_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.14;
T_27.13 ;
    %vpi_call 6 432 "$display", "Unknown function:%0b of Type JALR" {0 0 0};
T_27.14 ;
    %jmp T_27.12;
T_27.4 ;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.20, 6;
    %vpi_call 6 442 "$display", "Unknown BCC Type: %0b", v0x561f5e528650_0 {0 0 0};
    %jmp T_27.22;
T_27.15 ;
    %load/vec4 v0x561f5e527670_0;
    %load/vec4 v0x561f5e528810_0;
    %add;
    %vpi_call 6 436 "$display", "BEQ    x%0d, x%0d, %0x", v0x561f5e5283f0_0, v0x561f5e5284d0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_27.22;
T_27.16 ;
    %load/vec4 v0x561f5e527670_0;
    %load/vec4 v0x561f5e528810_0;
    %add;
    %vpi_call 6 437 "$display", "BNE    x%0d, x%0d, %0x", v0x561f5e5283f0_0, v0x561f5e5284d0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_27.22;
T_27.17 ;
    %load/vec4 v0x561f5e527670_0;
    %load/vec4 v0x561f5e528810_0;
    %add;
    %vpi_call 6 438 "$display", "BLT    x%0d, x%0d, %0x", v0x561f5e5283f0_0, v0x561f5e5284d0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_27.22;
T_27.18 ;
    %load/vec4 v0x561f5e527670_0;
    %load/vec4 v0x561f5e528810_0;
    %add;
    %vpi_call 6 439 "$display", "BGE    x%0d, x%0d, %0x", v0x561f5e5283f0_0, v0x561f5e5284d0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_27.22;
T_27.19 ;
    %load/vec4 v0x561f5e527670_0;
    %load/vec4 v0x561f5e528810_0;
    %add;
    %vpi_call 6 440 "$display", "BLTU   x%0d, x%0d, %0x", v0x561f5e5283f0_0, v0x561f5e5284d0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_27.22;
T_27.20 ;
    %load/vec4 v0x561f5e527670_0;
    %load/vec4 v0x561f5e528810_0;
    %add;
    %vpi_call 6 441 "$display", "BGEU    x%0d, x%0d, %0x", v0x561f5e5283f0_0, v0x561f5e5284d0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_27.22;
T_27.22 ;
    %pop/vec4 1;
    %jmp T_27.12;
T_27.5 ;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.27, 6;
    %vpi_call 6 452 "$display", "Unknown LCC Type: %0b", v0x561f5e528650_0 {0 0 0};
    %jmp T_27.29;
T_27.23 ;
    %vpi_call 6 447 "$display", "LB     %0d(x%0d)", v0x561f5e528330_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.29;
T_27.24 ;
    %vpi_call 6 448 "$display", "LH     x%0d, %0d(x%0d)", v0x561f5e528330_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.29;
T_27.25 ;
    %vpi_call 6 449 "$display", "LW     x%0d, %0d(x%0d)", v0x561f5e528330_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.29;
T_27.26 ;
    %vpi_call 6 450 "$display", "LBU    x%0d, %0d(x%0d)", v0x561f5e528330_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.29;
T_27.27 ;
    %vpi_call 6 451 "$display", "LHU    x%0d, %0d(x%0d)", v0x561f5e528330_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.29;
T_27.29 ;
    %pop/vec4 1;
    %jmp T_27.12;
T_27.6 ;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.32, 6;
    %vpi_call 6 460 "$display", "Unknown SCC Type: %0b", v0x561f5e528650_0 {0 0 0};
    %jmp T_27.34;
T_27.30 ;
    %vpi_call 6 457 "$display", "SB     x%0d, %0d(x%0d)", v0x561f5e5284d0_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.34;
T_27.31 ;
    %vpi_call 6 458 "$display", "SH     x%0d, %0d(x%0d)", v0x561f5e5284d0_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.34;
T_27.32 ;
    %vpi_call 6 459 "$display", "SW     x%0d, %0d(x%0d)", v0x561f5e5284d0_0, v0x561f5e528810_0, v0x561f5e5283f0_0 {0 0 0};
    %jmp T_27.34;
T_27.34 ;
    %pop/vec4 1;
    %jmp T_27.12;
T_27.7 ;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.42, 6;
    %vpi_call 6 482 "$display", "Unknown MCC opcode: %b", v0x561f5e5289c0_0 {0 0 0};
    %jmp T_27.44;
T_27.35 ;
    %vpi_call 6 467 "$display", "ADDI   x%0d, x%0d, %0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.44;
T_27.36 ;
    %vpi_call 6 468 "$display", "SLTI   x%0d, x%0d, %0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.44;
T_27.37 ;
    %vpi_call 6 469 "$display", "SLTIU  x%0d, x%0d, %0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.44;
T_27.38 ;
    %vpi_call 6 470 "$display", "XORI   x%0d, x%0d, %0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.44;
T_27.39 ;
    %vpi_call 6 471 "$display", "ORI    x%0d, x%0d, %0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.44;
T_27.40 ;
    %vpi_call 6 472 "$display", "ANDI   x%0d, x%0d, %0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e528810_0 {0 0 0};
    %jmp T_27.44;
T_27.41 ;
    %vpi_call 6 474 "$display", "SLLI   x%0d, x%0d, 0x%0x", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.44;
T_27.42 ;
    %load/vec4 v0x561f5e528730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_27.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_27.46, 6;
    %vpi_call 6 479 "$display", "Unknown MCC shift variant (%b) under funt3=101", v0x561f5e528730_0 {0 0 0};
    %jmp T_27.48;
T_27.45 ;
    %vpi_call 6 477 "$display", "SRLI     x%0d,, %0d ,%0d)", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.48;
T_27.46 ;
    %vpi_call 6 478 "$display", "SRAI     x%0d, %0d ,x%0d)", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.48;
T_27.48 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.44 ;
    %pop/vec4 1;
    %jmp T_27.12;
T_27.8 ;
    %load/vec4 v0x561f5e528650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.54, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.55, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.56, 6;
    %jmp T_27.57;
T_27.49 ;
    %load/vec4 v0x561f5e528730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_27.58, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_27.59, 6;
    %vpi_call 6 492 "$display", "Unknown RCC shift variant (%b) under funt3=000", v0x561f5e528730_0 {0 0 0};
    %jmp T_27.61;
T_27.58 ;
    %vpi_call 6 490 "$display", "ADD    x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.61;
T_27.59 ;
    %vpi_call 6 491 "$display", "SUB    x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.61;
T_27.61 ;
    %pop/vec4 1;
    %jmp T_27.57;
T_27.50 ;
    %vpi_call 6 495 "$display", "SLL    x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.57;
T_27.51 ;
    %vpi_call 6 496 "$display", "SLT    x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.57;
T_27.52 ;
    %vpi_call 6 497 "$display", "SLTU   x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.57;
T_27.53 ;
    %vpi_call 6 498 "$display", "XOR    x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.57;
T_27.54 ;
    %load/vec4 v0x561f5e528730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_27.62, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_27.63, 6;
    %vpi_call 6 503 "$display", "Unknown RCC shift variant (%b) under funct3=101", v0x561f5e528730_0 {0 0 0};
    %jmp T_27.65;
T_27.62 ;
    %vpi_call 6 501 "$display", "SRL     x%0d,, %0d ,%0d)", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.65;
T_27.63 ;
    %vpi_call 6 502 "$display", "SRA     x%0d, %0d ,%0d)", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.65;
T_27.65 ;
    %pop/vec4 1;
    %jmp T_27.57;
T_27.55 ;
    %vpi_call 6 506 "$display", "OR     x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.57;
T_27.56 ;
    %vpi_call 6 507 "$display", "AND    x%0d, x%0d, x%0d", v0x561f5e528330_0, v0x561f5e5283f0_0, v0x561f5e5284d0_0 {0 0 0};
    %jmp T_27.57;
T_27.57 ;
    %pop/vec4 1;
    %jmp T_27.12;
T_27.9 ;
    %vpi_call 6 511 "$display", "NOP (fence)" {0 0 0};
    %jmp T_27.12;
T_27.10 ;
    %load/vec4 v0x561f5e528900_0;
    %parti/s 25, 7, 4;
    %cmpi/e 0, 0, 25;
    %jmp/0xz  T_27.66, 4;
    %vpi_call 6 516 "$display", "ECALL  " {0 0 0};
    %jmp T_27.67;
T_27.66 ;
    %vpi_call 6 517 "$display", "Looks an ECALL but doesn't match what I expected: %b", v0x561f5e528900_0 {0 0 0};
T_27.67 ;
    %jmp T_27.12;
T_27.12 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x561f5e4ae540;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f5e52c5f0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x561f5e4ae540;
T_29 ;
    %vpi_call 2 59 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561f5e4ae540 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x561f5e4ae540;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f5e52cd10_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x561f5e4ae540;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e52c9c0_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x561f5e4ae540;
T_32 ;
    %wait E_0x561f5e443e60;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f5e52ac10, 4;
    %pushi/vec4 16847121, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f5e5289c0_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_call 2 73 "$display", "Returning to SP at end of memory, terminating simulation. \012Contents of regfile: " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f5e52c9c0_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x561f5e52c9c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_32.3, 5;
    %vpi_call 2 77 "$display", "r%0d = %0x", v0x561f5e52c9c0_0, &A<v0x561f5e52ac10, v0x561f5e52c9c0_0 > {0 0 0};
    %load/vec4 v0x561f5e52c9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561f5e52c9c0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %vpi_call 2 79 "$finish" {0 0 0};
T_32.0 ;
    %load/vec4 v0x561f5e5289c0_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_32.4, 4;
    %vpi_call 2 84 "$display", "ECALL detected, ending sim" {0 0 0};
    %vpi_call 2 84 "$finish" {0 0 0};
T_32.4 ;
    %load/vec4 v0x561f5e52cc50_0;
    %cmpi/e 3134959103, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %vpi_call 2 92 "$display", "Exiting: Instruction memory returned out of range" {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
T_32.6 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x561f5e4ae540;
T_33 ;
    %wait E_0x561f5e4440a0;
    %load/vec4 v0x561f5e52caa0_0;
    %assign/vec4 v0x561f5e52cc50_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x561f5e4ae540;
T_34 ;
    %delay 5, 0;
    %load/vec4 v0x561f5e52c5f0_0;
    %inv;
    %assign/vec4 v0x561f5e52c5f0_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x561f5e4ae540;
T_35 ;
    %wait E_0x561f5e4440a0;
    %vpi_call 2 239 "$write", "\012--------------------------------------\012" {0 0 0};
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "components/memory.v";
    "components/execute.v";
    "components/alu.v";
    "components/fetch_decode.v";
    "components/reg_file.v";
