and r0, r1, r0, ror 3
bic r2, r2, r1
rsb r3, r1, r2
eor r2, r3, r0, lsl 2
mvn r0, r2
