###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-06.ucsd.edu)
#  Generated on:      Fri Mar 21 09:05:31 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin memory5_reg_102_/CP 
Endpoint:   memory5_reg_102_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.862
- Arrival Time                  1.021
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.041 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.117 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.243 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.396 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.501 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.626 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.793 | 
     | memory5_reg_102_ | E ^          | EDFQD1 | 0.069 |   1.021 |    0.862 | 
     +-----------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin memory5_reg_105_/CP 
Endpoint:   memory5_reg_105_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.862
- Arrival Time                  1.021
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.041 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.117 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.243 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.396 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.501 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.626 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.793 | 
     | memory5_reg_105_ | E ^          | EDFQD1 | 0.069 |   1.021 |    0.862 | 
     +-----------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin memory5_reg_120_/CP 
Endpoint:   memory5_reg_120_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.862
- Arrival Time                  1.021
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.041 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.117 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.243 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.396 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.501 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.626 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.793 | 
     | memory5_reg_120_ | E ^          | EDFQD1 | 0.069 |   1.021 |    0.862 | 
     +-----------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin memory5_reg_121_/CP 
Endpoint:   memory5_reg_121_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.862
- Arrival Time                  1.021
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.041 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.117 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.243 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.396 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.501 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.626 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.793 | 
     | memory5_reg_121_ | E ^          | EDFQD1 | 0.069 |   1.021 |    0.862 | 
     +-----------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin memory5_reg_122_/CP 
Endpoint:   memory5_reg_122_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.862
- Arrival Time                  1.021
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[1] v       |        |       |   0.200 |    0.041 | 
     | U688             | A1 v -> ZN v | IND2D0 | 0.076 |   0.276 |    0.117 | 
     | U667             | A1 v -> ZN ^ | NR2XD0 | 0.126 |   0.402 |    0.243 | 
     | FE_OFC60_n944    | I ^ -> Z ^   | CKBD2  | 0.153 |   0.555 |    0.396 | 
     | U685             | A1 ^ -> ZN ^ | INR2D0 | 0.105 |   0.660 |    0.501 | 
     | FE_OFC43_N206    | I ^ -> ZN v  | CKND0  | 0.125 |   0.785 |    0.626 | 
     | FE_OFC44_N206    | I v -> ZN ^  | CKND12 | 0.166 |   0.952 |    0.793 | 
     | memory5_reg_122_ | E ^          | EDFQD1 | 0.069 |   1.021 |    0.862 | 
     +-----------------------------------------------------------------------+ 

