
OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fcc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001134  080091a0  080091a0  000191a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2d4  0800a2d4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2d4  0800a2d4  0001a2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2dc  0800a2dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2dc  0800a2dc  0001a2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2e0  0800a2e0  0001a2e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a2e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000464c  200001e0  0800a4c4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000482c  0800a4c4  0002482c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 13 .debug_info   000157ca  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032fb  00000000  00000000  00035a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014a0  00000000  00000000  00038d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000102d  00000000  00000000  0003a1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000261a0  00000000  00000000  0003b1e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a413  00000000  00000000  00061385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8475  00000000  00000000  0007b798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006844  00000000  00000000  00163c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0016a454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009184 	.word	0x08009184

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08009184 	.word	0x08009184

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	4a07      	ldr	r2, [pc, #28]	; (8000fb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	4a06      	ldr	r2, [pc, #24]	; (8000fb4 <vApplicationGetIdleTaskMemory+0x30>)
 8000f9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000fa2:	bf00      	nop
 8000fa4:	3714      	adds	r7, #20
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200001fc 	.word	0x200001fc
 8000fb4:	20000250 	.word	0x20000250

08000fb8 <uart2_write>:

uint32_t sensorValue = 0;
float fvoltage = 0;

int uart2_write(int ch)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & USART_SR_TXE)){}
 8000fc0:	bf00      	nop
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <uart2_write+0x2c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0f9      	beq.n	8000fc2 <uart2_write+0xa>

	 /*Write to transmit data register*/
	USART2->DR	=  (ch & 0xFF);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <uart2_write+0x2c>)
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	6053      	str	r3, [r2, #4]
	return ch;
 8000fd6:	687b      	ldr	r3, [r7, #4]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	40004400 	.word	0x40004400

08000fe8 <__io_putchar>:

int __io_putchar(int ch)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff ffe1 	bl	8000fb8 <uart2_write>
	return ch;
 8000ff6:	687b      	ldr	r3, [r7, #4]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <introTask>:

void introTask(void *argument) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  SSD1306_GotoXY (0,0);
 8001008:	2100      	movs	r1, #0
 800100a:	2000      	movs	r0, #0
 800100c:	f000 fbd8 	bl	80017c0 <SSD1306_GotoXY>
  SSD1306_Puts ("Team", &Font_11x18, 1);
 8001010:	2201      	movs	r2, #1
 8001012:	4909      	ldr	r1, [pc, #36]	; (8001038 <introTask+0x38>)
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <introTask+0x3c>)
 8001016:	f000 fc69 	bl	80018ec <SSD1306_Puts>
  SSD1306_GotoXY (0, 30);
 800101a:	211e      	movs	r1, #30
 800101c:	2000      	movs	r0, #0
 800101e:	f000 fbcf 	bl	80017c0 <SSD1306_GotoXY>
  SSD1306_Puts ("5", &Font_11x18, 1);
 8001022:	2201      	movs	r2, #1
 8001024:	4904      	ldr	r1, [pc, #16]	; (8001038 <introTask+0x38>)
 8001026:	4806      	ldr	r0, [pc, #24]	; (8001040 <introTask+0x40>)
 8001028:	f000 fc60 	bl	80018ec <SSD1306_Puts>
  SSD1306_UpdateScreen();
 800102c:	f000 fb22 	bl	8001674 <SSD1306_UpdateScreen>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000000 	.word	0x20000000
 800103c:	080091a0 	.word	0x080091a0
 8001040:	080091a8 	.word	0x080091a8
 8001044:	00000000 	.word	0x00000000

08001048 <potentiometerTask>:

void potentiometerTask(void *argument) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b09e      	sub	sp, #120	; 0x78
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  char msg[100];
  uint32_t sensorValue = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	677b      	str	r3, [r7, #116]	; 0x74
  float fvoltage = 0;
 8001054:	f04f 0300 	mov.w	r3, #0
 8001058:	673b      	str	r3, [r7, #112]	; 0x70
  HAL_ADC_Start(&hadc1);
 800105a:	4825      	ldr	r0, [pc, #148]	; (80010f0 <potentiometerTask+0xa8>)
 800105c:	f001 f856 	bl	800210c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1,1);
 8001060:	2101      	movs	r1, #1
 8001062:	4823      	ldr	r0, [pc, #140]	; (80010f0 <potentiometerTask+0xa8>)
 8001064:	f001 f924 	bl	80022b0 <HAL_ADC_PollForConversion>

  for(;;) {
    sensorValue = HAL_ADC_GetValue(&hadc1);
 8001068:	4821      	ldr	r0, [pc, #132]	; (80010f0 <potentiometerTask+0xa8>)
 800106a:	f001 f9ac 	bl	80023c6 <HAL_ADC_GetValue>
 800106e:	6778      	str	r0, [r7, #116]	; 0x74
    fvoltage = (float)sensorValue * (3.3/4095.0);
 8001070:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001072:	ee07 3a90 	vmov	s15, r3
 8001076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800107a:	ee17 0a90 	vmov	r0, s15
 800107e:	f7ff fa83 	bl	8000588 <__aeabi_f2d>
 8001082:	a319      	add	r3, pc, #100	; (adr r3, 80010e8 <potentiometerTask+0xa0>)
 8001084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001088:	f7ff fad6 	bl	8000638 <__aeabi_dmul>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fda8 	bl	8000be8 <__aeabi_d2f>
 8001098:	4603      	mov	r3, r0
 800109a:	673b      	str	r3, [r7, #112]	; 0x70
    sprintf(msg, "%f", fvoltage);
 800109c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800109e:	f7ff fa73 	bl	8000588 <__aeabi_f2d>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	f107 000c 	add.w	r0, r7, #12
 80010aa:	4912      	ldr	r1, [pc, #72]	; (80010f4 <potentiometerTask+0xac>)
 80010ac:	f005 ff0e 	bl	8006ecc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f8fb 	bl	80002b0 <strlen>
 80010ba:	4603      	mov	r3, r0
 80010bc:	b29a      	uxth	r2, r3
 80010be:	f107 010c 	add.w	r1, r7, #12
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	480c      	ldr	r0, [pc, #48]	; (80010f8 <potentiometerTask+0xb0>)
 80010c8:	f003 fd20 	bl	8004b0c <HAL_UART_Transmit>
    SSD1306_GotoXY (0,0);
 80010cc:	2100      	movs	r1, #0
 80010ce:	2000      	movs	r0, #0
 80010d0:	f000 fb76 	bl	80017c0 <SSD1306_GotoXY>
    SSD1306_Puts (msg, &Font_11x18, 1);
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	2201      	movs	r2, #1
 80010da:	4908      	ldr	r1, [pc, #32]	; (80010fc <potentiometerTask+0xb4>)
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 fc05 	bl	80018ec <SSD1306_Puts>
    SSD1306_UpdateScreen();
 80010e2:	f000 fac7 	bl	8001674 <SSD1306_UpdateScreen>
    sensorValue = HAL_ADC_GetValue(&hadc1);
 80010e6:	e7bf      	b.n	8001068 <potentiometerTask+0x20>
 80010e8:	e734d9b4 	.word	0xe734d9b4
 80010ec:	3f4a680c 	.word	0x3f4a680c
 80010f0:	20000450 	.word	0x20000450
 80010f4:	080091ac 	.word	0x080091ac
 80010f8:	200004ec 	.word	0x200004ec
 80010fc:	20000000 	.word	0x20000000

08001100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001106:	f000 ff57 	bl	8001fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110a:	f000 f851 	bl	80011b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110e:	f000 f967 	bl	80013e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001112:	f000 f93b 	bl	800138c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001116:	f000 f90b 	bl	8001330 <MX_I2C1_Init>
  MX_ADC1_Init();
 800111a:	f000 f8b7 	bl	800128c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 800111e:	481c      	ldr	r0, [pc, #112]	; (8001190 <main+0x90>)
 8001120:	f000 fff4 	bl	800210c <HAL_ADC_Start>
  SSD1306_Init();
 8001124:	f000 f9e2 	bl	80014ec <SSD1306_Init>

  SSD1306_GotoXY (0,0);
 8001128:	2100      	movs	r1, #0
 800112a:	2000      	movs	r0, #0
 800112c:	f000 fb48 	bl	80017c0 <SSD1306_GotoXY>
  SSD1306_Puts ("Team", &Font_11x18, 1);
 8001130:	2201      	movs	r2, #1
 8001132:	4918      	ldr	r1, [pc, #96]	; (8001194 <main+0x94>)
 8001134:	4818      	ldr	r0, [pc, #96]	; (8001198 <main+0x98>)
 8001136:	f000 fbd9 	bl	80018ec <SSD1306_Puts>
  SSD1306_GotoXY (0, 30);
 800113a:	211e      	movs	r1, #30
 800113c:	2000      	movs	r0, #0
 800113e:	f000 fb3f 	bl	80017c0 <SSD1306_GotoXY>
  SSD1306_Puts ("5", &Font_11x18, 1);
 8001142:	2201      	movs	r2, #1
 8001144:	4913      	ldr	r1, [pc, #76]	; (8001194 <main+0x94>)
 8001146:	4815      	ldr	r0, [pc, #84]	; (800119c <main+0x9c>)
 8001148:	f000 fbd0 	bl	80018ec <SSD1306_Puts>
  SSD1306_UpdateScreen();
 800114c:	f000 fa92 	bl	8001674 <SSD1306_UpdateScreen>
  HAL_Delay (1000);
 8001150:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001154:	f000 ff72 	bl	800203c <HAL_Delay>
  SSD1306_Clear();
 8001158:	f000 fbed 	bl	8001936 <SSD1306_Clear>

  // Create introTask
  xTaskCreate(introTask, "Intro Task reading potentiometer", 128, NULL, 2, NULL);
 800115c:	2300      	movs	r3, #0
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	2302      	movs	r3, #2
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2300      	movs	r3, #0
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	490d      	ldr	r1, [pc, #52]	; (80011a0 <main+0xa0>)
 800116a:	480e      	ldr	r0, [pc, #56]	; (80011a4 <main+0xa4>)
 800116c:	f004 f962 	bl	8005434 <xTaskCreate>

  // Create potentiometerTask
  xTaskCreate(potentiometerTask, "Potentiometer Task", 128, NULL, 2, NULL);
 8001170:	2300      	movs	r3, #0
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	2302      	movs	r3, #2
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2300      	movs	r3, #0
 800117a:	2280      	movs	r2, #128	; 0x80
 800117c:	490a      	ldr	r1, [pc, #40]	; (80011a8 <main+0xa8>)
 800117e:	480b      	ldr	r0, [pc, #44]	; (80011ac <main+0xac>)
 8001180:	f004 f958 	bl	8005434 <xTaskCreate>

  // Start the scheduler
  vTaskStartScheduler();
 8001184:	f004 fa8c 	bl	80056a0 <vTaskStartScheduler>
 8001188:	2300      	movs	r3, #0
//		 SSD1306_UpdateScreen();
////
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 800118a:	4618      	mov	r0, r3
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000450 	.word	0x20000450
 8001194:	20000000 	.word	0x20000000
 8001198:	080091a0 	.word	0x080091a0
 800119c:	080091a8 	.word	0x080091a8
 80011a0:	080091b0 	.word	0x080091b0
 80011a4:	08001001 	.word	0x08001001
 80011a8:	080091d4 	.word	0x080091d4
 80011ac:	08001049 	.word	0x08001049

080011b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b094      	sub	sp, #80	; 0x50
 80011b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	2234      	movs	r2, #52	; 0x34
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f005 fee7 	bl	8006f92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c4:	f107 0308 	add.w	r3, r7, #8
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	4b2a      	ldr	r3, [pc, #168]	; (8001284 <SystemClock_Config+0xd4>)
 80011da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011dc:	4a29      	ldr	r2, [pc, #164]	; (8001284 <SystemClock_Config+0xd4>)
 80011de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e2:	6413      	str	r3, [r2, #64]	; 0x40
 80011e4:	4b27      	ldr	r3, [pc, #156]	; (8001284 <SystemClock_Config+0xd4>)
 80011e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011f0:	2300      	movs	r3, #0
 80011f2:	603b      	str	r3, [r7, #0]
 80011f4:	4b24      	ldr	r3, [pc, #144]	; (8001288 <SystemClock_Config+0xd8>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011fc:	4a22      	ldr	r2, [pc, #136]	; (8001288 <SystemClock_Config+0xd8>)
 80011fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b20      	ldr	r3, [pc, #128]	; (8001288 <SystemClock_Config+0xd8>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001210:	2302      	movs	r3, #2
 8001212:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001214:	2301      	movs	r3, #1
 8001216:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001218:	2310      	movs	r3, #16
 800121a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121c:	2302      	movs	r3, #2
 800121e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001220:	2300      	movs	r3, #0
 8001222:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001224:	2310      	movs	r3, #16
 8001226:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001228:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800122c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800122e:	2304      	movs	r3, #4
 8001230:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001232:	2302      	movs	r3, #2
 8001234:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001236:	2302      	movs	r3, #2
 8001238:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123a:	f107 031c 	add.w	r3, r7, #28
 800123e:	4618      	mov	r0, r3
 8001240:	f002 fed4 	bl	8003fec <HAL_RCC_OscConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800124a:	f000 f949 	bl	80014e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124e:	230f      	movs	r3, #15
 8001250:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001252:	2302      	movs	r3, #2
 8001254:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800125e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001260:	2300      	movs	r3, #0
 8001262:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001264:	f107 0308 	add.w	r3, r7, #8
 8001268:	2102      	movs	r1, #2
 800126a:	4618      	mov	r0, r3
 800126c:	f002 fb42 	bl	80038f4 <HAL_RCC_ClockConfig>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001276:	f000 f933 	bl	80014e0 <Error_Handler>
  }
}
 800127a:	bf00      	nop
 800127c:	3750      	adds	r7, #80	; 0x50
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001292:	463b      	mov	r3, r7
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800129e:	4b21      	ldr	r3, [pc, #132]	; (8001324 <MX_ADC1_Init+0x98>)
 80012a0:	4a21      	ldr	r2, [pc, #132]	; (8001328 <MX_ADC1_Init+0x9c>)
 80012a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012a4:	4b1f      	ldr	r3, [pc, #124]	; (8001324 <MX_ADC1_Init+0x98>)
 80012a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <MX_ADC1_Init+0x98>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012b2:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <MX_ADC1_Init+0x98>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <MX_ADC1_Init+0x98>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <MX_ADC1_Init+0x98>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <MX_ADC1_Init+0x98>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012cc:	4b15      	ldr	r3, [pc, #84]	; (8001324 <MX_ADC1_Init+0x98>)
 80012ce:	4a17      	ldr	r2, [pc, #92]	; (800132c <MX_ADC1_Init+0xa0>)
 80012d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d2:	4b14      	ldr	r3, [pc, #80]	; (8001324 <MX_ADC1_Init+0x98>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <MX_ADC1_Init+0x98>)
 80012da:	2201      	movs	r2, #1
 80012dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <MX_ADC1_Init+0x98>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012e6:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <MX_ADC1_Init+0x98>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012ec:	480d      	ldr	r0, [pc, #52]	; (8001324 <MX_ADC1_Init+0x98>)
 80012ee:	f000 fec9 	bl	8002084 <HAL_ADC_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012f8:	f000 f8f2 	bl	80014e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001300:	2301      	movs	r3, #1
 8001302:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001308:	463b      	mov	r3, r7
 800130a:	4619      	mov	r1, r3
 800130c:	4805      	ldr	r0, [pc, #20]	; (8001324 <MX_ADC1_Init+0x98>)
 800130e:	f001 f867 	bl	80023e0 <HAL_ADC_ConfigChannel>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001318:	f000 f8e2 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000450 	.word	0x20000450
 8001328:	40012000 	.word	0x40012000
 800132c:	0f000001 	.word	0x0f000001

08001330 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001334:	4b12      	ldr	r3, [pc, #72]	; (8001380 <MX_I2C1_Init+0x50>)
 8001336:	4a13      	ldr	r2, [pc, #76]	; (8001384 <MX_I2C1_Init+0x54>)
 8001338:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800133a:	4b11      	ldr	r3, [pc, #68]	; (8001380 <MX_I2C1_Init+0x50>)
 800133c:	4a12      	ldr	r2, [pc, #72]	; (8001388 <MX_I2C1_Init+0x58>)
 800133e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001340:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <MX_I2C1_Init+0x50>)
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001346:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <MX_I2C1_Init+0x50>)
 8001348:	2200      	movs	r2, #0
 800134a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800134c:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <MX_I2C1_Init+0x50>)
 800134e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001352:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001354:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <MX_I2C1_Init+0x50>)
 8001356:	2200      	movs	r2, #0
 8001358:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <MX_I2C1_Init+0x50>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001360:	4b07      	ldr	r3, [pc, #28]	; (8001380 <MX_I2C1_Init+0x50>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <MX_I2C1_Init+0x50>)
 8001368:	2200      	movs	r2, #0
 800136a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800136c:	4804      	ldr	r0, [pc, #16]	; (8001380 <MX_I2C1_Init+0x50>)
 800136e:	f001 fcf5 	bl	8002d5c <HAL_I2C_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001378:	f000 f8b2 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000498 	.word	0x20000498
 8001384:	40005400 	.word	0x40005400
 8001388:	00061a80 	.word	0x00061a80

0800138c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001390:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 8001392:	4a12      	ldr	r2, [pc, #72]	; (80013dc <MX_USART2_UART_Init+0x50>)
 8001394:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 8001398:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800139c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800139e:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013b2:	220c      	movs	r2, #12
 80013b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b6:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013c2:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013c4:	f003 fb52 	bl	8004a6c <HAL_UART_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ce:	f000 f887 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200004ec 	.word	0x200004ec
 80013dc:	40004400 	.word	0x40004400

080013e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	4b2d      	ldr	r3, [pc, #180]	; (80014b0 <MX_GPIO_Init+0xd0>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	4a2c      	ldr	r2, [pc, #176]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	6313      	str	r3, [r2, #48]	; 0x30
 8001406:	4b2a      	ldr	r3, [pc, #168]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	4b26      	ldr	r3, [pc, #152]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	4a25      	ldr	r2, [pc, #148]	; (80014b0 <MX_GPIO_Init+0xd0>)
 800141c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001420:	6313      	str	r3, [r2, #48]	; 0x30
 8001422:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	4b1f      	ldr	r3, [pc, #124]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	4a1e      	ldr	r2, [pc, #120]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6313      	str	r3, [r2, #48]	; 0x30
 800143e:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a17      	ldr	r2, [pc, #92]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001454:	f043 0302 	orr.w	r3, r3, #2
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <MX_GPIO_Init+0xd0>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2120      	movs	r1, #32
 800146a:	4812      	ldr	r0, [pc, #72]	; (80014b4 <MX_GPIO_Init+0xd4>)
 800146c:	f001 fc5c 	bl	8002d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001470:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001476:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	480c      	ldr	r0, [pc, #48]	; (80014b8 <MX_GPIO_Init+0xd8>)
 8001488:	f001 faba 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800148c:	2320      	movs	r3, #32
 800148e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001490:	2301      	movs	r3, #1
 8001492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2300      	movs	r3, #0
 800149a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4619      	mov	r1, r3
 80014a2:	4804      	ldr	r0, [pc, #16]	; (80014b4 <MX_GPIO_Init+0xd4>)
 80014a4:	f001 faac 	bl	8002a00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014a8:	bf00      	nop
 80014aa:	3728      	adds	r7, #40	; 0x28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40020000 	.word	0x40020000
 80014b8:	40020800 	.word	0x40020800

080014bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a04      	ldr	r2, [pc, #16]	; (80014dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d101      	bne.n	80014d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014ce:	f000 fd95 	bl	8001ffc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40001000 	.word	0x40001000

080014e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e4:	b672      	cpsid	i
}
 80014e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <Error_Handler+0x8>
	...

080014ec <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80014f2:	f000 fa29 	bl	8001948 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80014f6:	f644 6320 	movw	r3, #20000	; 0x4e20
 80014fa:	2201      	movs	r2, #1
 80014fc:	2178      	movs	r1, #120	; 0x78
 80014fe:	485b      	ldr	r0, [pc, #364]	; (800166c <SSD1306_Init+0x180>)
 8001500:	f001 fe6e 	bl	80031e0 <HAL_I2C_IsDeviceReady>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800150a:	2300      	movs	r3, #0
 800150c:	e0a9      	b.n	8001662 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800150e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001512:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001514:	e002      	b.n	800151c <SSD1306_Init+0x30>
		p--;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	3b01      	subs	r3, #1
 800151a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1f9      	bne.n	8001516 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001522:	22ae      	movs	r2, #174	; 0xae
 8001524:	2100      	movs	r1, #0
 8001526:	2078      	movs	r0, #120	; 0x78
 8001528:	f000 fa8a 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 800152c:	2220      	movs	r2, #32
 800152e:	2100      	movs	r1, #0
 8001530:	2078      	movs	r0, #120	; 0x78
 8001532:	f000 fa85 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001536:	2210      	movs	r2, #16
 8001538:	2100      	movs	r1, #0
 800153a:	2078      	movs	r0, #120	; 0x78
 800153c:	f000 fa80 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001540:	22b0      	movs	r2, #176	; 0xb0
 8001542:	2100      	movs	r1, #0
 8001544:	2078      	movs	r0, #120	; 0x78
 8001546:	f000 fa7b 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800154a:	22c8      	movs	r2, #200	; 0xc8
 800154c:	2100      	movs	r1, #0
 800154e:	2078      	movs	r0, #120	; 0x78
 8001550:	f000 fa76 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001554:	2200      	movs	r2, #0
 8001556:	2100      	movs	r1, #0
 8001558:	2078      	movs	r0, #120	; 0x78
 800155a:	f000 fa71 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800155e:	2210      	movs	r2, #16
 8001560:	2100      	movs	r1, #0
 8001562:	2078      	movs	r0, #120	; 0x78
 8001564:	f000 fa6c 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001568:	2240      	movs	r2, #64	; 0x40
 800156a:	2100      	movs	r1, #0
 800156c:	2078      	movs	r0, #120	; 0x78
 800156e:	f000 fa67 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001572:	2281      	movs	r2, #129	; 0x81
 8001574:	2100      	movs	r1, #0
 8001576:	2078      	movs	r0, #120	; 0x78
 8001578:	f000 fa62 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800157c:	22ff      	movs	r2, #255	; 0xff
 800157e:	2100      	movs	r1, #0
 8001580:	2078      	movs	r0, #120	; 0x78
 8001582:	f000 fa5d 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001586:	22a1      	movs	r2, #161	; 0xa1
 8001588:	2100      	movs	r1, #0
 800158a:	2078      	movs	r0, #120	; 0x78
 800158c:	f000 fa58 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001590:	22a6      	movs	r2, #166	; 0xa6
 8001592:	2100      	movs	r1, #0
 8001594:	2078      	movs	r0, #120	; 0x78
 8001596:	f000 fa53 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800159a:	22a8      	movs	r2, #168	; 0xa8
 800159c:	2100      	movs	r1, #0
 800159e:	2078      	movs	r0, #120	; 0x78
 80015a0:	f000 fa4e 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80015a4:	223f      	movs	r2, #63	; 0x3f
 80015a6:	2100      	movs	r1, #0
 80015a8:	2078      	movs	r0, #120	; 0x78
 80015aa:	f000 fa49 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80015ae:	22a4      	movs	r2, #164	; 0xa4
 80015b0:	2100      	movs	r1, #0
 80015b2:	2078      	movs	r0, #120	; 0x78
 80015b4:	f000 fa44 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80015b8:	22d3      	movs	r2, #211	; 0xd3
 80015ba:	2100      	movs	r1, #0
 80015bc:	2078      	movs	r0, #120	; 0x78
 80015be:	f000 fa3f 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	2078      	movs	r0, #120	; 0x78
 80015c8:	f000 fa3a 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80015cc:	22d5      	movs	r2, #213	; 0xd5
 80015ce:	2100      	movs	r1, #0
 80015d0:	2078      	movs	r0, #120	; 0x78
 80015d2:	f000 fa35 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80015d6:	22f0      	movs	r2, #240	; 0xf0
 80015d8:	2100      	movs	r1, #0
 80015da:	2078      	movs	r0, #120	; 0x78
 80015dc:	f000 fa30 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80015e0:	22d9      	movs	r2, #217	; 0xd9
 80015e2:	2100      	movs	r1, #0
 80015e4:	2078      	movs	r0, #120	; 0x78
 80015e6:	f000 fa2b 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80015ea:	2222      	movs	r2, #34	; 0x22
 80015ec:	2100      	movs	r1, #0
 80015ee:	2078      	movs	r0, #120	; 0x78
 80015f0:	f000 fa26 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80015f4:	22da      	movs	r2, #218	; 0xda
 80015f6:	2100      	movs	r1, #0
 80015f8:	2078      	movs	r0, #120	; 0x78
 80015fa:	f000 fa21 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80015fe:	2212      	movs	r2, #18
 8001600:	2100      	movs	r1, #0
 8001602:	2078      	movs	r0, #120	; 0x78
 8001604:	f000 fa1c 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001608:	22db      	movs	r2, #219	; 0xdb
 800160a:	2100      	movs	r1, #0
 800160c:	2078      	movs	r0, #120	; 0x78
 800160e:	f000 fa17 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001612:	2220      	movs	r2, #32
 8001614:	2100      	movs	r1, #0
 8001616:	2078      	movs	r0, #120	; 0x78
 8001618:	f000 fa12 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800161c:	228d      	movs	r2, #141	; 0x8d
 800161e:	2100      	movs	r1, #0
 8001620:	2078      	movs	r0, #120	; 0x78
 8001622:	f000 fa0d 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001626:	2214      	movs	r2, #20
 8001628:	2100      	movs	r1, #0
 800162a:	2078      	movs	r0, #120	; 0x78
 800162c:	f000 fa08 	bl	8001a40 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001630:	22af      	movs	r2, #175	; 0xaf
 8001632:	2100      	movs	r1, #0
 8001634:	2078      	movs	r0, #120	; 0x78
 8001636:	f000 fa03 	bl	8001a40 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800163a:	222e      	movs	r2, #46	; 0x2e
 800163c:	2100      	movs	r1, #0
 800163e:	2078      	movs	r0, #120	; 0x78
 8001640:	f000 f9fe 	bl	8001a40 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001644:	2000      	movs	r0, #0
 8001646:	f000 f843 	bl	80016d0 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800164a:	f000 f813 	bl	8001674 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800164e:	4b08      	ldr	r3, [pc, #32]	; (8001670 <SSD1306_Init+0x184>)
 8001650:	2200      	movs	r2, #0
 8001652:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <SSD1306_Init+0x184>)
 8001656:	2200      	movs	r2, #0
 8001658:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800165a:	4b05      	ldr	r3, [pc, #20]	; (8001670 <SSD1306_Init+0x184>)
 800165c:	2201      	movs	r2, #1
 800165e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001660:	2301      	movs	r3, #1
}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000498 	.word	0x20000498
 8001670:	20000934 	.word	0x20000934

08001674 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800167a:	2300      	movs	r3, #0
 800167c:	71fb      	strb	r3, [r7, #7]
 800167e:	e01d      	b.n	80016bc <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	3b50      	subs	r3, #80	; 0x50
 8001684:	b2db      	uxtb	r3, r3
 8001686:	461a      	mov	r2, r3
 8001688:	2100      	movs	r1, #0
 800168a:	2078      	movs	r0, #120	; 0x78
 800168c:	f000 f9d8 	bl	8001a40 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001690:	2200      	movs	r2, #0
 8001692:	2100      	movs	r1, #0
 8001694:	2078      	movs	r0, #120	; 0x78
 8001696:	f000 f9d3 	bl	8001a40 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800169a:	2210      	movs	r2, #16
 800169c:	2100      	movs	r1, #0
 800169e:	2078      	movs	r0, #120	; 0x78
 80016a0:	f000 f9ce 	bl	8001a40 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	01db      	lsls	r3, r3, #7
 80016a8:	4a08      	ldr	r2, [pc, #32]	; (80016cc <SSD1306_UpdateScreen+0x58>)
 80016aa:	441a      	add	r2, r3
 80016ac:	2380      	movs	r3, #128	; 0x80
 80016ae:	2140      	movs	r1, #64	; 0x40
 80016b0:	2078      	movs	r0, #120	; 0x78
 80016b2:	f000 f95f 	bl	8001974 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	3301      	adds	r3, #1
 80016ba:	71fb      	strb	r3, [r7, #7]
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	2b07      	cmp	r3, #7
 80016c0:	d9de      	bls.n	8001680 <SSD1306_UpdateScreen+0xc>
	}
}
 80016c2:	bf00      	nop
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000534 	.word	0x20000534

080016d0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d101      	bne.n	80016e4 <SSD1306_Fill+0x14>
 80016e0:	2300      	movs	r3, #0
 80016e2:	e000      	b.n	80016e6 <SSD1306_Fill+0x16>
 80016e4:	23ff      	movs	r3, #255	; 0xff
 80016e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016ea:	4619      	mov	r1, r3
 80016ec:	4803      	ldr	r0, [pc, #12]	; (80016fc <SSD1306_Fill+0x2c>)
 80016ee:	f005 fc50 	bl	8006f92 <memset>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000534 	.word	0x20000534

08001700 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	80fb      	strh	r3, [r7, #6]
 800170a:	460b      	mov	r3, r1
 800170c:	80bb      	strh	r3, [r7, #4]
 800170e:	4613      	mov	r3, r2
 8001710:	70fb      	strb	r3, [r7, #3]
	if (
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	2b7f      	cmp	r3, #127	; 0x7f
 8001716:	d848      	bhi.n	80017aa <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001718:	88bb      	ldrh	r3, [r7, #4]
 800171a:	2b3f      	cmp	r3, #63	; 0x3f
 800171c:	d845      	bhi.n	80017aa <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800171e:	4b26      	ldr	r3, [pc, #152]	; (80017b8 <SSD1306_DrawPixel+0xb8>)
 8001720:	791b      	ldrb	r3, [r3, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d006      	beq.n	8001734 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001726:	78fb      	ldrb	r3, [r7, #3]
 8001728:	2b00      	cmp	r3, #0
 800172a:	bf0c      	ite	eq
 800172c:	2301      	moveq	r3, #1
 800172e:	2300      	movne	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001734:	78fb      	ldrb	r3, [r7, #3]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d11a      	bne.n	8001770 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800173a:	88fa      	ldrh	r2, [r7, #6]
 800173c:	88bb      	ldrh	r3, [r7, #4]
 800173e:	08db      	lsrs	r3, r3, #3
 8001740:	b298      	uxth	r0, r3
 8001742:	4603      	mov	r3, r0
 8001744:	01db      	lsls	r3, r3, #7
 8001746:	4413      	add	r3, r2
 8001748:	4a1c      	ldr	r2, [pc, #112]	; (80017bc <SSD1306_DrawPixel+0xbc>)
 800174a:	5cd3      	ldrb	r3, [r2, r3]
 800174c:	b25a      	sxtb	r2, r3
 800174e:	88bb      	ldrh	r3, [r7, #4]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	2101      	movs	r1, #1
 8001756:	fa01 f303 	lsl.w	r3, r1, r3
 800175a:	b25b      	sxtb	r3, r3
 800175c:	4313      	orrs	r3, r2
 800175e:	b259      	sxtb	r1, r3
 8001760:	88fa      	ldrh	r2, [r7, #6]
 8001762:	4603      	mov	r3, r0
 8001764:	01db      	lsls	r3, r3, #7
 8001766:	4413      	add	r3, r2
 8001768:	b2c9      	uxtb	r1, r1
 800176a:	4a14      	ldr	r2, [pc, #80]	; (80017bc <SSD1306_DrawPixel+0xbc>)
 800176c:	54d1      	strb	r1, [r2, r3]
 800176e:	e01d      	b.n	80017ac <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001770:	88fa      	ldrh	r2, [r7, #6]
 8001772:	88bb      	ldrh	r3, [r7, #4]
 8001774:	08db      	lsrs	r3, r3, #3
 8001776:	b298      	uxth	r0, r3
 8001778:	4603      	mov	r3, r0
 800177a:	01db      	lsls	r3, r3, #7
 800177c:	4413      	add	r3, r2
 800177e:	4a0f      	ldr	r2, [pc, #60]	; (80017bc <SSD1306_DrawPixel+0xbc>)
 8001780:	5cd3      	ldrb	r3, [r2, r3]
 8001782:	b25a      	sxtb	r2, r3
 8001784:	88bb      	ldrh	r3, [r7, #4]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	2101      	movs	r1, #1
 800178c:	fa01 f303 	lsl.w	r3, r1, r3
 8001790:	b25b      	sxtb	r3, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	b25b      	sxtb	r3, r3
 8001796:	4013      	ands	r3, r2
 8001798:	b259      	sxtb	r1, r3
 800179a:	88fa      	ldrh	r2, [r7, #6]
 800179c:	4603      	mov	r3, r0
 800179e:	01db      	lsls	r3, r3, #7
 80017a0:	4413      	add	r3, r2
 80017a2:	b2c9      	uxtb	r1, r1
 80017a4:	4a05      	ldr	r2, [pc, #20]	; (80017bc <SSD1306_DrawPixel+0xbc>)
 80017a6:	54d1      	strb	r1, [r2, r3]
 80017a8:	e000      	b.n	80017ac <SSD1306_DrawPixel+0xac>
		return;
 80017aa:	bf00      	nop
	}
}
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	20000934 	.word	0x20000934
 80017bc:	20000534 	.word	0x20000534

080017c0 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	460a      	mov	r2, r1
 80017ca:	80fb      	strh	r3, [r7, #6]
 80017cc:	4613      	mov	r3, r2
 80017ce:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80017d0:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <SSD1306_GotoXY+0x28>)
 80017d2:	88fb      	ldrh	r3, [r7, #6]
 80017d4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80017d6:	4a04      	ldr	r2, [pc, #16]	; (80017e8 <SSD1306_GotoXY+0x28>)
 80017d8:	88bb      	ldrh	r3, [r7, #4]
 80017da:	8053      	strh	r3, [r2, #2]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	20000934 	.word	0x20000934

080017ec <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	6039      	str	r1, [r7, #0]
 80017f6:	71fb      	strb	r3, [r7, #7]
 80017f8:	4613      	mov	r3, r2
 80017fa:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80017fc:	4b3a      	ldr	r3, [pc, #232]	; (80018e8 <SSD1306_Putc+0xfc>)
 80017fe:	881b      	ldrh	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	4413      	add	r3, r2
	if (
 8001808:	2b7f      	cmp	r3, #127	; 0x7f
 800180a:	dc07      	bgt.n	800181c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800180c:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <SSD1306_Putc+0xfc>)
 800180e:	885b      	ldrh	r3, [r3, #2]
 8001810:	461a      	mov	r2, r3
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	785b      	ldrb	r3, [r3, #1]
 8001816:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001818:	2b3f      	cmp	r3, #63	; 0x3f
 800181a:	dd01      	ble.n	8001820 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800181c:	2300      	movs	r3, #0
 800181e:	e05e      	b.n	80018de <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	e04b      	b.n	80018be <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685a      	ldr	r2, [r3, #4]
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	3b20      	subs	r3, #32
 800182e:	6839      	ldr	r1, [r7, #0]
 8001830:	7849      	ldrb	r1, [r1, #1]
 8001832:	fb01 f303 	mul.w	r3, r1, r3
 8001836:	4619      	mov	r1, r3
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	440b      	add	r3, r1
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4413      	add	r3, r2
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	e030      	b.n	80018ac <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d010      	beq.n	800187c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800185a:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <SSD1306_Putc+0xfc>)
 800185c:	881a      	ldrh	r2, [r3, #0]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	b29b      	uxth	r3, r3
 8001862:	4413      	add	r3, r2
 8001864:	b298      	uxth	r0, r3
 8001866:	4b20      	ldr	r3, [pc, #128]	; (80018e8 <SSD1306_Putc+0xfc>)
 8001868:	885a      	ldrh	r2, [r3, #2]
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	b29b      	uxth	r3, r3
 800186e:	4413      	add	r3, r2
 8001870:	b29b      	uxth	r3, r3
 8001872:	79ba      	ldrb	r2, [r7, #6]
 8001874:	4619      	mov	r1, r3
 8001876:	f7ff ff43 	bl	8001700 <SSD1306_DrawPixel>
 800187a:	e014      	b.n	80018a6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800187c:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <SSD1306_Putc+0xfc>)
 800187e:	881a      	ldrh	r2, [r3, #0]
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	b29b      	uxth	r3, r3
 8001884:	4413      	add	r3, r2
 8001886:	b298      	uxth	r0, r3
 8001888:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <SSD1306_Putc+0xfc>)
 800188a:	885a      	ldrh	r2, [r3, #2]
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	b29b      	uxth	r3, r3
 8001890:	4413      	add	r3, r2
 8001892:	b299      	uxth	r1, r3
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	2b00      	cmp	r3, #0
 8001898:	bf0c      	ite	eq
 800189a:	2301      	moveq	r3, #1
 800189c:	2300      	movne	r3, #0
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	461a      	mov	r2, r3
 80018a2:	f7ff ff2d 	bl	8001700 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	3301      	adds	r3, #1
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	461a      	mov	r2, r3
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d3c8      	bcc.n	800184a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	3301      	adds	r3, #1
 80018bc:	617b      	str	r3, [r7, #20]
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	785b      	ldrb	r3, [r3, #1]
 80018c2:	461a      	mov	r2, r3
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d3ad      	bcc.n	8001826 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <SSD1306_Putc+0xfc>)
 80018cc:	881a      	ldrh	r2, [r3, #0]
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	4413      	add	r3, r2
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <SSD1306_Putc+0xfc>)
 80018da:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80018dc:	79fb      	ldrb	r3, [r7, #7]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000934 	.word	0x20000934

080018ec <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	4613      	mov	r3, r2
 80018f8:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80018fa:	e012      	b.n	8001922 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	79fa      	ldrb	r2, [r7, #7]
 8001902:	68b9      	ldr	r1, [r7, #8]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff71 	bl	80017ec <SSD1306_Putc>
 800190a:	4603      	mov	r3, r0
 800190c:	461a      	mov	r2, r3
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	429a      	cmp	r2, r3
 8001914:	d002      	beq.n	800191c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	e008      	b.n	800192e <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	3301      	adds	r3, #1
 8001920:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1e8      	bne.n	80018fc <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	781b      	ldrb	r3, [r3, #0]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800193a:	2000      	movs	r0, #0
 800193c:	f7ff fec8 	bl	80016d0 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001940:	f7ff fe98 	bl	8001674 <SSD1306_UpdateScreen>
}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}

08001948 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800194e:	4b08      	ldr	r3, [pc, #32]	; (8001970 <ssd1306_I2C_Init+0x28>)
 8001950:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001952:	e002      	b.n	800195a <ssd1306_I2C_Init+0x12>
		p--;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	607b      	str	r3, [r7, #4]
	while(p>0)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1f9      	bne.n	8001954 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001960:	bf00      	nop
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	0003d090 	.word	0x0003d090

08001974 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001974:	b590      	push	{r4, r7, lr}
 8001976:	b0c7      	sub	sp, #284	; 0x11c
 8001978:	af02      	add	r7, sp, #8
 800197a:	4604      	mov	r4, r0
 800197c:	4608      	mov	r0, r1
 800197e:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001982:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8001986:	600a      	str	r2, [r1, #0]
 8001988:	4619      	mov	r1, r3
 800198a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800198e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001992:	4622      	mov	r2, r4
 8001994:	701a      	strb	r2, [r3, #0]
 8001996:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800199a:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 800199e:	4602      	mov	r2, r0
 80019a0:	701a      	strb	r2, [r3, #0]
 80019a2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80019a6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80019aa:	460a      	mov	r2, r1
 80019ac:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80019ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80019b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80019b6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019ba:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 80019be:	7812      	ldrb	r2, [r2, #0]
 80019c0:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80019c8:	e015      	b.n	80019f6 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80019ca:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80019ce:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019d2:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	441a      	add	r2, r3
 80019da:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80019de:	3301      	adds	r3, #1
 80019e0:	7811      	ldrb	r1, [r2, #0]
 80019e2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019e6:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 80019ea:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80019ec:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80019f0:	3301      	adds	r3, #1
 80019f2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80019f6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001a00:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001a04:	8812      	ldrh	r2, [r2, #0]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d8df      	bhi.n	80019ca <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001a0a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001a0e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	b299      	uxth	r1, r3
 8001a16:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001a1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	3301      	adds	r3, #1
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	f107 020c 	add.w	r2, r7, #12
 8001a28:	200a      	movs	r0, #10
 8001a2a:	9000      	str	r0, [sp, #0]
 8001a2c:	4803      	ldr	r0, [pc, #12]	; (8001a3c <ssd1306_I2C_WriteMulti+0xc8>)
 8001a2e:	f001 fad9 	bl	8002fe4 <HAL_I2C_Master_Transmit>
}
 8001a32:	bf00      	nop
 8001a34:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd90      	pop	{r4, r7, pc}
 8001a3c:	20000498 	.word	0x20000498

08001a40 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af02      	add	r7, sp, #8
 8001a46:	4603      	mov	r3, r0
 8001a48:	71fb      	strb	r3, [r7, #7]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	71bb      	strb	r3, [r7, #6]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001a52:	79bb      	ldrb	r3, [r7, #6]
 8001a54:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001a56:	797b      	ldrb	r3, [r7, #5]
 8001a58:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	b299      	uxth	r1, r3
 8001a5e:	f107 020c 	add.w	r2, r7, #12
 8001a62:	230a      	movs	r3, #10
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	2302      	movs	r3, #2
 8001a68:	4803      	ldr	r0, [pc, #12]	; (8001a78 <ssd1306_I2C_Write+0x38>)
 8001a6a:	f001 fabb 	bl	8002fe4 <HAL_I2C_Master_Transmit>
}
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000498 	.word	0x20000498

08001a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_MspInit+0x54>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	4a11      	ldr	r2, [pc, #68]	; (8001ad0 <HAL_MspInit+0x54>)
 8001a8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a90:	6453      	str	r3, [r2, #68]	; 0x44
 8001a92:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <HAL_MspInit+0x54>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_MspInit+0x54>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	4a0a      	ldr	r2, [pc, #40]	; (8001ad0 <HAL_MspInit+0x54>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aac:	6413      	str	r3, [r2, #64]	; 0x40
 8001aae:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <HAL_MspInit+0x54>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	210f      	movs	r1, #15
 8001abe:	f06f 0001 	mvn.w	r0, #1
 8001ac2:	f000 ff73 	bl	80029ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800

08001ad4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	; 0x28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a17      	ldr	r2, [pc, #92]	; (8001b50 <HAL_ADC_MspInit+0x7c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d127      	bne.n	8001b46 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <HAL_ADC_MspInit+0x80>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afe:	4a15      	ldr	r2, [pc, #84]	; (8001b54 <HAL_ADC_MspInit+0x80>)
 8001b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b04:	6453      	str	r3, [r2, #68]	; 0x44
 8001b06:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <HAL_ADC_MspInit+0x80>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <HAL_ADC_MspInit+0x80>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a0e      	ldr	r2, [pc, #56]	; (8001b54 <HAL_ADC_MspInit+0x80>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <HAL_ADC_MspInit+0x80>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b32:	2303      	movs	r3, #3
 8001b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3a:	f107 0314 	add.w	r3, r7, #20
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4805      	ldr	r0, [pc, #20]	; (8001b58 <HAL_ADC_MspInit+0x84>)
 8001b42:	f000 ff5d 	bl	8002a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b46:	bf00      	nop
 8001b48:	3728      	adds	r7, #40	; 0x28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40012000 	.word	0x40012000
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40020000 	.word	0x40020000

08001b5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08a      	sub	sp, #40	; 0x28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a19      	ldr	r2, [pc, #100]	; (8001be0 <HAL_I2C_MspInit+0x84>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d12b      	bne.n	8001bd6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	613b      	str	r3, [r7, #16]
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <HAL_I2C_MspInit+0x88>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	4a17      	ldr	r2, [pc, #92]	; (8001be4 <HAL_I2C_MspInit+0x88>)
 8001b88:	f043 0302 	orr.w	r3, r3, #2
 8001b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8e:	4b15      	ldr	r3, [pc, #84]	; (8001be4 <HAL_I2C_MspInit+0x88>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b9a:	23c0      	movs	r3, #192	; 0xc0
 8001b9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b9e:	2312      	movs	r3, #18
 8001ba0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001baa:	2304      	movs	r3, #4
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	480c      	ldr	r0, [pc, #48]	; (8001be8 <HAL_I2C_MspInit+0x8c>)
 8001bb6:	f000 ff23 	bl	8002a00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <HAL_I2C_MspInit+0x88>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc2:	4a08      	ldr	r2, [pc, #32]	; (8001be4 <HAL_I2C_MspInit+0x88>)
 8001bc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <HAL_I2C_MspInit+0x88>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bd6:	bf00      	nop
 8001bd8:	3728      	adds	r7, #40	; 0x28
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40005400 	.word	0x40005400
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020400 	.word	0x40020400

08001bec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	; 0x28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a19      	ldr	r2, [pc, #100]	; (8001c70 <HAL_UART_MspInit+0x84>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d12b      	bne.n	8001c66 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	613b      	str	r3, [r7, #16]
 8001c12:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <HAL_UART_MspInit+0x88>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	4a17      	ldr	r2, [pc, #92]	; (8001c74 <HAL_UART_MspInit+0x88>)
 8001c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1e:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <HAL_UART_MspInit+0x88>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <HAL_UART_MspInit+0x88>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	4a10      	ldr	r2, [pc, #64]	; (8001c74 <HAL_UART_MspInit+0x88>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <HAL_UART_MspInit+0x88>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c46:	230c      	movs	r3, #12
 8001c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c52:	2303      	movs	r3, #3
 8001c54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c56:	2307      	movs	r3, #7
 8001c58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4805      	ldr	r0, [pc, #20]	; (8001c78 <HAL_UART_MspInit+0x8c>)
 8001c62:	f000 fecd 	bl	8002a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c66:	bf00      	nop
 8001c68:	3728      	adds	r7, #40	; 0x28
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40004400 	.word	0x40004400
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40020000 	.word	0x40020000

08001c7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b08e      	sub	sp, #56	; 0x38
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	4b33      	ldr	r3, [pc, #204]	; (8001d60 <HAL_InitTick+0xe4>)
 8001c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c94:	4a32      	ldr	r2, [pc, #200]	; (8001d60 <HAL_InitTick+0xe4>)
 8001c96:	f043 0310 	orr.w	r3, r3, #16
 8001c9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9c:	4b30      	ldr	r3, [pc, #192]	; (8001d60 <HAL_InitTick+0xe4>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca0:	f003 0310 	and.w	r3, r3, #16
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ca8:	f107 0210 	add.w	r2, r7, #16
 8001cac:	f107 0314 	add.w	r3, r7, #20
 8001cb0:	4611      	mov	r1, r2
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f001 ff38 	bl	8003b28 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
 8001cba:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d103      	bne.n	8001cca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001cc2:	f001 ff09 	bl	8003ad8 <HAL_RCC_GetPCLK1Freq>
 8001cc6:	6378      	str	r0, [r7, #52]	; 0x34
 8001cc8:	e004      	b.n	8001cd4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001cca:	f001 ff05 	bl	8003ad8 <HAL_RCC_GetPCLK1Freq>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cd6:	4a23      	ldr	r2, [pc, #140]	; (8001d64 <HAL_InitTick+0xe8>)
 8001cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cdc:	0c9b      	lsrs	r3, r3, #18
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ce2:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <HAL_InitTick+0xec>)
 8001ce4:	4a21      	ldr	r2, [pc, #132]	; (8001d6c <HAL_InitTick+0xf0>)
 8001ce6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <HAL_InitTick+0xec>)
 8001cea:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cee:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001cf0:	4a1d      	ldr	r2, [pc, #116]	; (8001d68 <HAL_InitTick+0xec>)
 8001cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001cf6:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <HAL_InitTick+0xec>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfc:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <HAL_InitTick+0xec>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d02:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <HAL_InitTick+0xec>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001d08:	4817      	ldr	r0, [pc, #92]	; (8001d68 <HAL_InitTick+0xec>)
 8001d0a:	f002 fc0d 	bl	8004528 <HAL_TIM_Base_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001d14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d11b      	bne.n	8001d54 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001d1c:	4812      	ldr	r0, [pc, #72]	; (8001d68 <HAL_InitTick+0xec>)
 8001d1e:	f002 fc5d 	bl	80045dc <HAL_TIM_Base_Start_IT>
 8001d22:	4603      	mov	r3, r0
 8001d24:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001d28:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d111      	bne.n	8001d54 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d30:	2036      	movs	r0, #54	; 0x36
 8001d32:	f000 fe57 	bl	80029e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b0f      	cmp	r3, #15
 8001d3a:	d808      	bhi.n	8001d4e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	6879      	ldr	r1, [r7, #4]
 8001d40:	2036      	movs	r0, #54	; 0x36
 8001d42:	f000 fe33 	bl	80029ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d46:	4a0a      	ldr	r2, [pc, #40]	; (8001d70 <HAL_InitTick+0xf4>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	e002      	b.n	8001d54 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d54:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3738      	adds	r7, #56	; 0x38
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40023800 	.word	0x40023800
 8001d64:	431bde83 	.word	0x431bde83
 8001d68:	2000093c 	.word	0x2000093c
 8001d6c:	40001000 	.word	0x40001000
 8001d70:	2000000c 	.word	0x2000000c

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d78:	e7fe      	b.n	8001d78 <NMI_Handler+0x4>

08001d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <HardFault_Handler+0x4>

08001d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <MemManage_Handler+0x4>

08001d86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8a:	e7fe      	b.n	8001d8a <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d92:	b480      	push	{r7}
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001da4:	4802      	ldr	r0, [pc, #8]	; (8001db0 <TIM6_DAC_IRQHandler+0x10>)
 8001da6:	f002 fc89 	bl	80046bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	2000093c 	.word	0x2000093c

08001db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return 1;
 8001db8:	2301      	movs	r3, #1
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <_kill>:

int _kill(int pid, int sig)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dce:	f005 f933 	bl	8007038 <__errno>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2216      	movs	r2, #22
 8001dd6:	601a      	str	r2, [r3, #0]
  return -1;
 8001dd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_exit>:

void _exit (int status)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dec:	f04f 31ff 	mov.w	r1, #4294967295
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ffe7 	bl	8001dc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001df6:	e7fe      	b.n	8001df6 <_exit+0x12>

08001df8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	e00a      	b.n	8001e20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e0a:	f3af 8000 	nop.w
 8001e0e:	4601      	mov	r1, r0
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	1c5a      	adds	r2, r3, #1
 8001e14:	60ba      	str	r2, [r7, #8]
 8001e16:	b2ca      	uxtb	r2, r1
 8001e18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbf0      	blt.n	8001e0a <_read+0x12>
  }

  return len;
 8001e28:	687b      	ldr	r3, [r7, #4]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b086      	sub	sp, #24
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	60f8      	str	r0, [r7, #12]
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	e009      	b.n	8001e58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	1c5a      	adds	r2, r3, #1
 8001e48:	60ba      	str	r2, [r7, #8]
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff f8cb 	bl	8000fe8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	3301      	adds	r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	dbf1      	blt.n	8001e44 <_write+0x12>
  }
  return len;
 8001e60:	687b      	ldr	r3, [r7, #4]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <_close>:

int _close(int file)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e92:	605a      	str	r2, [r3, #4]
  return 0;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <_isatty>:

int _isatty(int file)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eaa:	2301      	movs	r3, #1
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001edc:	4a14      	ldr	r2, [pc, #80]	; (8001f30 <_sbrk+0x5c>)
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <_sbrk+0x60>)
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ee8:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <_sbrk+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d102      	bne.n	8001ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <_sbrk+0x64>)
 8001ef2:	4a12      	ldr	r2, [pc, #72]	; (8001f3c <_sbrk+0x68>)
 8001ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ef6:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <_sbrk+0x64>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d207      	bcs.n	8001f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f04:	f005 f898 	bl	8007038 <__errno>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f12:	e009      	b.n	8001f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f14:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <_sbrk+0x64>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4413      	add	r3, r2
 8001f22:	4a05      	ldr	r2, [pc, #20]	; (8001f38 <_sbrk+0x64>)
 8001f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f26:	68fb      	ldr	r3, [r7, #12]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20020000 	.word	0x20020000
 8001f34:	00000400 	.word	0x00000400
 8001f38:	20000984 	.word	0x20000984
 8001f3c:	20004830 	.word	0x20004830

08001f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <SystemInit+0x20>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4a:	4a05      	ldr	r2, [pc, #20]	; (8001f60 <SystemInit+0x20>)
 8001f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f68:	f7ff ffea 	bl	8001f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f6c:	480c      	ldr	r0, [pc, #48]	; (8001fa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f6e:	490d      	ldr	r1, [pc, #52]	; (8001fa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f70:	4a0d      	ldr	r2, [pc, #52]	; (8001fa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f84:	4c0a      	ldr	r4, [pc, #40]	; (8001fb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f92:	f005 f857 	bl	8007044 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f96:	f7ff f8b3 	bl	8001100 <main>
  bx  lr    
 8001f9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001fa8:	0800a2e4 	.word	0x0800a2e4
  ldr r2, =_sbss
 8001fac:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fb0:	2000482c 	.word	0x2000482c

08001fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC_IRQHandler>
	...

08001fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fbc:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <HAL_Init+0x40>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	; (8001ff8 <HAL_Init+0x40>)
 8001fc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <HAL_Init+0x40>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a0a      	ldr	r2, [pc, #40]	; (8001ff8 <HAL_Init+0x40>)
 8001fce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <HAL_Init+0x40>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a07      	ldr	r2, [pc, #28]	; (8001ff8 <HAL_Init+0x40>)
 8001fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	f000 fcd8 	bl	8002996 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe6:	200f      	movs	r0, #15
 8001fe8:	f7ff fe48 	bl	8001c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fec:	f7ff fd46 	bl	8001a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023c00 	.word	0x40023c00

08001ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <HAL_IncTick+0x20>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	4b06      	ldr	r3, [pc, #24]	; (8002020 <HAL_IncTick+0x24>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4413      	add	r3, r2
 800200c:	4a04      	ldr	r2, [pc, #16]	; (8002020 <HAL_IncTick+0x24>)
 800200e:	6013      	str	r3, [r2, #0]
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000010 	.word	0x20000010
 8002020:	20000988 	.word	0x20000988

08002024 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return uwTick;
 8002028:	4b03      	ldr	r3, [pc, #12]	; (8002038 <HAL_GetTick+0x14>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	20000988 	.word	0x20000988

0800203c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002044:	f7ff ffee 	bl	8002024 <HAL_GetTick>
 8002048:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002054:	d005      	beq.n	8002062 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002056:	4b0a      	ldr	r3, [pc, #40]	; (8002080 <HAL_Delay+0x44>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	461a      	mov	r2, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4413      	add	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002062:	bf00      	nop
 8002064:	f7ff ffde 	bl	8002024 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	429a      	cmp	r2, r3
 8002072:	d8f7      	bhi.n	8002064 <HAL_Delay+0x28>
  {
  }
}
 8002074:	bf00      	nop
 8002076:	bf00      	nop
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000010 	.word	0x20000010

08002084 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e033      	b.n	8002102 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d109      	bne.n	80020b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff fd16 	bl	8001ad4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f003 0310 	and.w	r3, r3, #16
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d118      	bne.n	80020f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020ca:	f023 0302 	bic.w	r3, r3, #2
 80020ce:	f043 0202 	orr.w	r2, r3, #2
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 fab4 	bl	8002644 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	f023 0303 	bic.w	r3, r3, #3
 80020ea:	f043 0201 	orr.w	r2, r3, #1
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	641a      	str	r2, [r3, #64]	; 0x40
 80020f2:	e001      	b.n	80020f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002100:	7bfb      	ldrb	r3, [r7, #15]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800211e:	2b01      	cmp	r3, #1
 8002120:	d101      	bne.n	8002126 <HAL_ADC_Start+0x1a>
 8002122:	2302      	movs	r3, #2
 8002124:	e0b2      	b.n	800228c <HAL_ADC_Start+0x180>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b01      	cmp	r3, #1
 800213a:	d018      	beq.n	800216e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0201 	orr.w	r2, r2, #1
 800214a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800214c:	4b52      	ldr	r3, [pc, #328]	; (8002298 <HAL_ADC_Start+0x18c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a52      	ldr	r2, [pc, #328]	; (800229c <HAL_ADC_Start+0x190>)
 8002152:	fba2 2303 	umull	r2, r3, r2, r3
 8002156:	0c9a      	lsrs	r2, r3, #18
 8002158:	4613      	mov	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	4413      	add	r3, r2
 800215e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002160:	e002      	b.n	8002168 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	3b01      	subs	r3, #1
 8002166:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1f9      	bne.n	8002162 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b01      	cmp	r3, #1
 800217a:	d17a      	bne.n	8002272 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002184:	f023 0301 	bic.w	r3, r3, #1
 8002188:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800219a:	2b00      	cmp	r3, #0
 800219c:	d007      	beq.n	80021ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ba:	d106      	bne.n	80021ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c0:	f023 0206 	bic.w	r2, r3, #6
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	645a      	str	r2, [r3, #68]	; 0x44
 80021c8:	e002      	b.n	80021d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021d8:	4b31      	ldr	r3, [pc, #196]	; (80022a0 <HAL_ADC_Start+0x194>)
 80021da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80021e4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f003 031f 	and.w	r3, r3, #31
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d12a      	bne.n	8002248 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a2b      	ldr	r2, [pc, #172]	; (80022a4 <HAL_ADC_Start+0x198>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d015      	beq.n	8002228 <HAL_ADC_Start+0x11c>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a29      	ldr	r2, [pc, #164]	; (80022a8 <HAL_ADC_Start+0x19c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d105      	bne.n	8002212 <HAL_ADC_Start+0x106>
 8002206:	4b26      	ldr	r3, [pc, #152]	; (80022a0 <HAL_ADC_Start+0x194>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 031f 	and.w	r3, r3, #31
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00a      	beq.n	8002228 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a25      	ldr	r2, [pc, #148]	; (80022ac <HAL_ADC_Start+0x1a0>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d136      	bne.n	800228a <HAL_ADC_Start+0x17e>
 800221c:	4b20      	ldr	r3, [pc, #128]	; (80022a0 <HAL_ADC_Start+0x194>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0310 	and.w	r3, r3, #16
 8002224:	2b00      	cmp	r3, #0
 8002226:	d130      	bne.n	800228a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d129      	bne.n	800228a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002244:	609a      	str	r2, [r3, #8]
 8002246:	e020      	b.n	800228a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a15      	ldr	r2, [pc, #84]	; (80022a4 <HAL_ADC_Start+0x198>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d11b      	bne.n	800228a <HAL_ADC_Start+0x17e>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d114      	bne.n	800228a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	e00b      	b.n	800228a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	f043 0210 	orr.w	r2, r3, #16
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	f043 0201 	orr.w	r2, r3, #1
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	20000008 	.word	0x20000008
 800229c:	431bde83 	.word	0x431bde83
 80022a0:	40012300 	.word	0x40012300
 80022a4:	40012000 	.word	0x40012000
 80022a8:	40012100 	.word	0x40012100
 80022ac:	40012200 	.word	0x40012200

080022b0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022ba:	2300      	movs	r3, #0
 80022bc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022cc:	d113      	bne.n	80022f6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022dc:	d10b      	bne.n	80022f6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	f043 0220 	orr.w	r2, r3, #32
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e063      	b.n	80023be <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80022f6:	f7ff fe95 	bl	8002024 <HAL_GetTick>
 80022fa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022fc:	e021      	b.n	8002342 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002304:	d01d      	beq.n	8002342 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d007      	beq.n	800231c <HAL_ADC_PollForConversion+0x6c>
 800230c:	f7ff fe8a 	bl	8002024 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d212      	bcs.n	8002342 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b02      	cmp	r3, #2
 8002328:	d00b      	beq.n	8002342 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	f043 0204 	orr.w	r2, r3, #4
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e03d      	b.n	80023be <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b02      	cmp	r3, #2
 800234e:	d1d6      	bne.n	80022fe <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f06f 0212 	mvn.w	r2, #18
 8002358:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d123      	bne.n	80023bc <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002378:	2b00      	cmp	r3, #0
 800237a:	d11f      	bne.n	80023bc <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002382:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002386:	2b00      	cmp	r3, #0
 8002388:	d006      	beq.n	8002398 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002394:	2b00      	cmp	r3, #0
 8002396:	d111      	bne.n	80023bc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d105      	bne.n	80023bc <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	f043 0201 	orr.w	r2, r3, #1
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d101      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x1c>
 80023f8:	2302      	movs	r3, #2
 80023fa:	e113      	b.n	8002624 <HAL_ADC_ConfigChannel+0x244>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b09      	cmp	r3, #9
 800240a:	d925      	bls.n	8002458 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68d9      	ldr	r1, [r3, #12]
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	b29b      	uxth	r3, r3
 8002418:	461a      	mov	r2, r3
 800241a:	4613      	mov	r3, r2
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	4413      	add	r3, r2
 8002420:	3b1e      	subs	r3, #30
 8002422:	2207      	movs	r2, #7
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43da      	mvns	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	400a      	ands	r2, r1
 8002430:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68d9      	ldr	r1, [r3, #12]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	b29b      	uxth	r3, r3
 8002442:	4618      	mov	r0, r3
 8002444:	4603      	mov	r3, r0
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	4403      	add	r3, r0
 800244a:	3b1e      	subs	r3, #30
 800244c:	409a      	lsls	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	430a      	orrs	r2, r1
 8002454:	60da      	str	r2, [r3, #12]
 8002456:	e022      	b.n	800249e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6919      	ldr	r1, [r3, #16]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	b29b      	uxth	r3, r3
 8002464:	461a      	mov	r2, r3
 8002466:	4613      	mov	r3, r2
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	4413      	add	r3, r2
 800246c:	2207      	movs	r2, #7
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43da      	mvns	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	400a      	ands	r2, r1
 800247a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6919      	ldr	r1, [r3, #16]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	b29b      	uxth	r3, r3
 800248c:	4618      	mov	r0, r3
 800248e:	4603      	mov	r3, r0
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	4403      	add	r3, r0
 8002494:	409a      	lsls	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b06      	cmp	r3, #6
 80024a4:	d824      	bhi.n	80024f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	4613      	mov	r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	4413      	add	r3, r2
 80024b6:	3b05      	subs	r3, #5
 80024b8:	221f      	movs	r2, #31
 80024ba:	fa02 f303 	lsl.w	r3, r2, r3
 80024be:	43da      	mvns	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	400a      	ands	r2, r1
 80024c6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	4618      	mov	r0, r3
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	3b05      	subs	r3, #5
 80024e2:	fa00 f203 	lsl.w	r2, r0, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	635a      	str	r2, [r3, #52]	; 0x34
 80024ee:	e04c      	b.n	800258a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b0c      	cmp	r3, #12
 80024f6:	d824      	bhi.n	8002542 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b23      	subs	r3, #35	; 0x23
 800250a:	221f      	movs	r2, #31
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43da      	mvns	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	400a      	ands	r2, r1
 8002518:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	b29b      	uxth	r3, r3
 8002526:	4618      	mov	r0, r3
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	3b23      	subs	r3, #35	; 0x23
 8002534:	fa00 f203 	lsl.w	r2, r0, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	631a      	str	r2, [r3, #48]	; 0x30
 8002540:	e023      	b.n	800258a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	4613      	mov	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	3b41      	subs	r3, #65	; 0x41
 8002554:	221f      	movs	r2, #31
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	43da      	mvns	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	400a      	ands	r2, r1
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	b29b      	uxth	r3, r3
 8002570:	4618      	mov	r0, r3
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685a      	ldr	r2, [r3, #4]
 8002576:	4613      	mov	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4413      	add	r3, r2
 800257c:	3b41      	subs	r3, #65	; 0x41
 800257e:	fa00 f203 	lsl.w	r2, r0, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800258a:	4b29      	ldr	r3, [pc, #164]	; (8002630 <HAL_ADC_ConfigChannel+0x250>)
 800258c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a28      	ldr	r2, [pc, #160]	; (8002634 <HAL_ADC_ConfigChannel+0x254>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d10f      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x1d8>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2b12      	cmp	r3, #18
 800259e:	d10b      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a1d      	ldr	r2, [pc, #116]	; (8002634 <HAL_ADC_ConfigChannel+0x254>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d12b      	bne.n	800261a <HAL_ADC_ConfigChannel+0x23a>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <HAL_ADC_ConfigChannel+0x258>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d003      	beq.n	80025d4 <HAL_ADC_ConfigChannel+0x1f4>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2b11      	cmp	r3, #17
 80025d2:	d122      	bne.n	800261a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a11      	ldr	r2, [pc, #68]	; (8002638 <HAL_ADC_ConfigChannel+0x258>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d111      	bne.n	800261a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025f6:	4b11      	ldr	r3, [pc, #68]	; (800263c <HAL_ADC_ConfigChannel+0x25c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a11      	ldr	r2, [pc, #68]	; (8002640 <HAL_ADC_ConfigChannel+0x260>)
 80025fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002600:	0c9a      	lsrs	r2, r3, #18
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800260c:	e002      	b.n	8002614 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	3b01      	subs	r3, #1
 8002612:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f9      	bne.n	800260e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	40012300 	.word	0x40012300
 8002634:	40012000 	.word	0x40012000
 8002638:	10000012 	.word	0x10000012
 800263c:	20000008 	.word	0x20000008
 8002640:	431bde83 	.word	0x431bde83

08002644 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800264c:	4b79      	ldr	r3, [pc, #484]	; (8002834 <ADC_Init+0x1f0>)
 800264e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	431a      	orrs	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002678:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6859      	ldr	r1, [r3, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	021a      	lsls	r2, r3, #8
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800269c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	430a      	orrs	r2, r1
 80026ae:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6899      	ldr	r1, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d6:	4a58      	ldr	r2, [pc, #352]	; (8002838 <ADC_Init+0x1f4>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d022      	beq.n	8002722 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6899      	ldr	r1, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800270c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6899      	ldr	r1, [r3, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	e00f      	b.n	8002742 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002730:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002740:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0202 	bic.w	r2, r2, #2
 8002750:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6899      	ldr	r1, [r3, #8]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7e1b      	ldrb	r3, [r3, #24]
 800275c:	005a      	lsls	r2, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 3020 	ldrb.w	r3, [r3, #32]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d01b      	beq.n	80027a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800277e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800278e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6859      	ldr	r1, [r3, #4]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279a:	3b01      	subs	r3, #1
 800279c:	035a      	lsls	r2, r3, #13
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]
 80027a6:	e007      	b.n	80027b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027b6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80027c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	051a      	lsls	r2, r3, #20
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80027ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6899      	ldr	r1, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027fa:	025a      	lsls	r2, r3, #9
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689a      	ldr	r2, [r3, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002812:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6899      	ldr	r1, [r3, #8]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	029a      	lsls	r2, r3, #10
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	609a      	str	r2, [r3, #8]
}
 8002828:	bf00      	nop
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	40012300 	.word	0x40012300
 8002838:	0f000001 	.word	0x0f000001

0800283c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286e:	4a04      	ldr	r2, [pc, #16]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	60d3      	str	r3, [r2, #12]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b04      	ldr	r3, [pc, #16]	; (800289c <__NVIC_GetPriorityGrouping+0x18>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	f003 0307 	and.w	r3, r3, #7
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	db0b      	blt.n	80028ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	f003 021f 	and.w	r2, r3, #31
 80028b8:	4907      	ldr	r1, [pc, #28]	; (80028d8 <__NVIC_EnableIRQ+0x38>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2001      	movs	r0, #1
 80028c2:	fa00 f202 	lsl.w	r2, r0, r2
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000e100 	.word	0xe000e100

080028dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	db0a      	blt.n	8002906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	490c      	ldr	r1, [pc, #48]	; (8002928 <__NVIC_SetPriority+0x4c>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	440b      	add	r3, r1
 8002900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002904:	e00a      	b.n	800291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	b2da      	uxtb	r2, r3
 800290a:	4908      	ldr	r1, [pc, #32]	; (800292c <__NVIC_SetPriority+0x50>)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	3b04      	subs	r3, #4
 8002914:	0112      	lsls	r2, r2, #4
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	440b      	add	r3, r1
 800291a:	761a      	strb	r2, [r3, #24]
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000e100 	.word	0xe000e100
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	; 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f1c3 0307 	rsb	r3, r3, #7
 800294a:	2b04      	cmp	r3, #4
 800294c:	bf28      	it	cs
 800294e:	2304      	movcs	r3, #4
 8002950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3304      	adds	r3, #4
 8002956:	2b06      	cmp	r3, #6
 8002958:	d902      	bls.n	8002960 <NVIC_EncodePriority+0x30>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3b03      	subs	r3, #3
 800295e:	e000      	b.n	8002962 <NVIC_EncodePriority+0x32>
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	f04f 32ff 	mov.w	r2, #4294967295
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43da      	mvns	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	401a      	ands	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002978:	f04f 31ff 	mov.w	r1, #4294967295
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	43d9      	mvns	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	4313      	orrs	r3, r2
         );
}
 800298a:	4618      	mov	r0, r3
 800298c:	3724      	adds	r7, #36	; 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff ff4c 	bl	800283c <__NVIC_SetPriorityGrouping>
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029be:	f7ff ff61 	bl	8002884 <__NVIC_GetPriorityGrouping>
 80029c2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	6978      	ldr	r0, [r7, #20]
 80029ca:	f7ff ffb1 	bl	8002930 <NVIC_EncodePriority>
 80029ce:	4602      	mov	r2, r0
 80029d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d4:	4611      	mov	r1, r2
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff ff80 	bl	80028dc <__NVIC_SetPriority>
}
 80029dc:	bf00      	nop
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff ff54 	bl	80028a0 <__NVIC_EnableIRQ>
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	; 0x24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
 8002a1a:	e165      	b.n	8002ce8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	f040 8154 	bne.w	8002ce2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d005      	beq.n	8002a52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d130      	bne.n	8002ab4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	2203      	movs	r2, #3
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	68da      	ldr	r2, [r3, #12]
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a88:	2201      	movs	r2, #1
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 0201 	and.w	r2, r3, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f003 0303 	and.w	r3, r3, #3
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d017      	beq.n	8002af0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	2203      	movs	r2, #3
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 0303 	and.w	r3, r3, #3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d123      	bne.n	8002b44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	08da      	lsrs	r2, r3, #3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3208      	adds	r2, #8
 8002b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	220f      	movs	r2, #15
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	691a      	ldr	r2, [r3, #16]
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	08da      	lsrs	r2, r3, #3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3208      	adds	r2, #8
 8002b3e:	69b9      	ldr	r1, [r7, #24]
 8002b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 0203 	and.w	r2, r3, #3
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 80ae 	beq.w	8002ce2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	4b5d      	ldr	r3, [pc, #372]	; (8002d00 <HAL_GPIO_Init+0x300>)
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8e:	4a5c      	ldr	r2, [pc, #368]	; (8002d00 <HAL_GPIO_Init+0x300>)
 8002b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b94:	6453      	str	r3, [r2, #68]	; 0x44
 8002b96:	4b5a      	ldr	r3, [pc, #360]	; (8002d00 <HAL_GPIO_Init+0x300>)
 8002b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ba2:	4a58      	ldr	r2, [pc, #352]	; (8002d04 <HAL_GPIO_Init+0x304>)
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	089b      	lsrs	r3, r3, #2
 8002ba8:	3302      	adds	r3, #2
 8002baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	220f      	movs	r2, #15
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a4f      	ldr	r2, [pc, #316]	; (8002d08 <HAL_GPIO_Init+0x308>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d025      	beq.n	8002c1a <HAL_GPIO_Init+0x21a>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a4e      	ldr	r2, [pc, #312]	; (8002d0c <HAL_GPIO_Init+0x30c>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d01f      	beq.n	8002c16 <HAL_GPIO_Init+0x216>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a4d      	ldr	r2, [pc, #308]	; (8002d10 <HAL_GPIO_Init+0x310>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d019      	beq.n	8002c12 <HAL_GPIO_Init+0x212>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a4c      	ldr	r2, [pc, #304]	; (8002d14 <HAL_GPIO_Init+0x314>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d013      	beq.n	8002c0e <HAL_GPIO_Init+0x20e>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a4b      	ldr	r2, [pc, #300]	; (8002d18 <HAL_GPIO_Init+0x318>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00d      	beq.n	8002c0a <HAL_GPIO_Init+0x20a>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a4a      	ldr	r2, [pc, #296]	; (8002d1c <HAL_GPIO_Init+0x31c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d007      	beq.n	8002c06 <HAL_GPIO_Init+0x206>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a49      	ldr	r2, [pc, #292]	; (8002d20 <HAL_GPIO_Init+0x320>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d101      	bne.n	8002c02 <HAL_GPIO_Init+0x202>
 8002bfe:	2306      	movs	r3, #6
 8002c00:	e00c      	b.n	8002c1c <HAL_GPIO_Init+0x21c>
 8002c02:	2307      	movs	r3, #7
 8002c04:	e00a      	b.n	8002c1c <HAL_GPIO_Init+0x21c>
 8002c06:	2305      	movs	r3, #5
 8002c08:	e008      	b.n	8002c1c <HAL_GPIO_Init+0x21c>
 8002c0a:	2304      	movs	r3, #4
 8002c0c:	e006      	b.n	8002c1c <HAL_GPIO_Init+0x21c>
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e004      	b.n	8002c1c <HAL_GPIO_Init+0x21c>
 8002c12:	2302      	movs	r3, #2
 8002c14:	e002      	b.n	8002c1c <HAL_GPIO_Init+0x21c>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <HAL_GPIO_Init+0x21c>
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	69fa      	ldr	r2, [r7, #28]
 8002c1e:	f002 0203 	and.w	r2, r2, #3
 8002c22:	0092      	lsls	r2, r2, #2
 8002c24:	4093      	lsls	r3, r2
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c2c:	4935      	ldr	r1, [pc, #212]	; (8002d04 <HAL_GPIO_Init+0x304>)
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	089b      	lsrs	r3, r3, #2
 8002c32:	3302      	adds	r3, #2
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c3a:	4b3a      	ldr	r3, [pc, #232]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c5e:	4a31      	ldr	r2, [pc, #196]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c64:	4b2f      	ldr	r3, [pc, #188]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c88:	4a26      	ldr	r2, [pc, #152]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c8e:	4b25      	ldr	r3, [pc, #148]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cb2:	4a1c      	ldr	r2, [pc, #112]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cb8:	4b1a      	ldr	r3, [pc, #104]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cdc:	4a11      	ldr	r2, [pc, #68]	; (8002d24 <HAL_GPIO_Init+0x324>)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	61fb      	str	r3, [r7, #28]
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	2b0f      	cmp	r3, #15
 8002cec:	f67f ae96 	bls.w	8002a1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	3724      	adds	r7, #36	; 0x24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40023800 	.word	0x40023800
 8002d04:	40013800 	.word	0x40013800
 8002d08:	40020000 	.word	0x40020000
 8002d0c:	40020400 	.word	0x40020400
 8002d10:	40020800 	.word	0x40020800
 8002d14:	40020c00 	.word	0x40020c00
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	40021400 	.word	0x40021400
 8002d20:	40021800 	.word	0x40021800
 8002d24:	40013c00 	.word	0x40013c00

08002d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	460b      	mov	r3, r1
 8002d32:	807b      	strh	r3, [r7, #2]
 8002d34:	4613      	mov	r3, r2
 8002d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d38:	787b      	ldrb	r3, [r7, #1]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d3e:	887a      	ldrh	r2, [r7, #2]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d44:	e003      	b.n	8002d4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d46:	887b      	ldrh	r3, [r7, #2]
 8002d48:	041a      	lsls	r2, r3, #16
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	619a      	str	r2, [r3, #24]
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
	...

08002d5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e12b      	b.n	8002fc6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d106      	bne.n	8002d88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fe feea 	bl	8001b5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2224      	movs	r2, #36	; 0x24
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0201 	bic.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dbe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dc0:	f000 fe8a 	bl	8003ad8 <HAL_RCC_GetPCLK1Freq>
 8002dc4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	4a81      	ldr	r2, [pc, #516]	; (8002fd0 <HAL_I2C_Init+0x274>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d807      	bhi.n	8002de0 <HAL_I2C_Init+0x84>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	4a80      	ldr	r2, [pc, #512]	; (8002fd4 <HAL_I2C_Init+0x278>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	bf94      	ite	ls
 8002dd8:	2301      	movls	r3, #1
 8002dda:	2300      	movhi	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	e006      	b.n	8002dee <HAL_I2C_Init+0x92>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4a7d      	ldr	r2, [pc, #500]	; (8002fd8 <HAL_I2C_Init+0x27c>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	bf94      	ite	ls
 8002de8:	2301      	movls	r3, #1
 8002dea:	2300      	movhi	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e0e7      	b.n	8002fc6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4a78      	ldr	r2, [pc, #480]	; (8002fdc <HAL_I2C_Init+0x280>)
 8002dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfe:	0c9b      	lsrs	r3, r3, #18
 8002e00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	4a6a      	ldr	r2, [pc, #424]	; (8002fd0 <HAL_I2C_Init+0x274>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d802      	bhi.n	8002e30 <HAL_I2C_Init+0xd4>
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	e009      	b.n	8002e44 <HAL_I2C_Init+0xe8>
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e36:	fb02 f303 	mul.w	r3, r2, r3
 8002e3a:	4a69      	ldr	r2, [pc, #420]	; (8002fe0 <HAL_I2C_Init+0x284>)
 8002e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e40:	099b      	lsrs	r3, r3, #6
 8002e42:	3301      	adds	r3, #1
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6812      	ldr	r2, [r2, #0]
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e56:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	495c      	ldr	r1, [pc, #368]	; (8002fd0 <HAL_I2C_Init+0x274>)
 8002e60:	428b      	cmp	r3, r1
 8002e62:	d819      	bhi.n	8002e98 <HAL_I2C_Init+0x13c>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	1e59      	subs	r1, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e72:	1c59      	adds	r1, r3, #1
 8002e74:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e78:	400b      	ands	r3, r1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00a      	beq.n	8002e94 <HAL_I2C_Init+0x138>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	1e59      	subs	r1, r3, #1
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e92:	e051      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002e94:	2304      	movs	r3, #4
 8002e96:	e04f      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d111      	bne.n	8002ec4 <HAL_I2C_Init+0x168>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	1e58      	subs	r0, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6859      	ldr	r1, [r3, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	440b      	add	r3, r1
 8002eae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	e012      	b.n	8002eea <HAL_I2C_Init+0x18e>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1e58      	subs	r0, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	0099      	lsls	r1, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eda:	3301      	adds	r3, #1
 8002edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf0c      	ite	eq
 8002ee4:	2301      	moveq	r3, #1
 8002ee6:	2300      	movne	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <HAL_I2C_Init+0x196>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e022      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10e      	bne.n	8002f18 <HAL_I2C_Init+0x1bc>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	1e58      	subs	r0, r3, #1
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6859      	ldr	r1, [r3, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	440b      	add	r3, r1
 8002f08:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f16:	e00f      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1e58      	subs	r0, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6859      	ldr	r1, [r3, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	0099      	lsls	r1, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f2e:	3301      	adds	r3, #1
 8002f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f34:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	6809      	ldr	r1, [r1, #0]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69da      	ldr	r2, [r3, #28]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f66:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6911      	ldr	r1, [r2, #16]
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	68d2      	ldr	r2, [r2, #12]
 8002f72:	4311      	orrs	r1, r2
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	695a      	ldr	r2, [r3, #20]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0201 	orr.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	000186a0 	.word	0x000186a0
 8002fd4:	001e847f 	.word	0x001e847f
 8002fd8:	003d08ff 	.word	0x003d08ff
 8002fdc:	431bde83 	.word	0x431bde83
 8002fe0:	10624dd3 	.word	0x10624dd3

08002fe4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	607a      	str	r2, [r7, #4]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	817b      	strh	r3, [r7, #10]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ff8:	f7ff f814 	bl	8002024 <HAL_GetTick>
 8002ffc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b20      	cmp	r3, #32
 8003008:	f040 80e0 	bne.w	80031cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	9300      	str	r3, [sp, #0]
 8003010:	2319      	movs	r3, #25
 8003012:	2201      	movs	r2, #1
 8003014:	4970      	ldr	r1, [pc, #448]	; (80031d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 fa92 	bl	8003540 <I2C_WaitOnFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003022:	2302      	movs	r3, #2
 8003024:	e0d3      	b.n	80031ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800302c:	2b01      	cmp	r3, #1
 800302e:	d101      	bne.n	8003034 <HAL_I2C_Master_Transmit+0x50>
 8003030:	2302      	movs	r3, #2
 8003032:	e0cc      	b.n	80031ce <HAL_I2C_Master_Transmit+0x1ea>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	2b01      	cmp	r3, #1
 8003048:	d007      	beq.n	800305a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f042 0201 	orr.w	r2, r2, #1
 8003058:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003068:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2221      	movs	r2, #33	; 0x21
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2210      	movs	r2, #16
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	893a      	ldrh	r2, [r7, #8]
 800308a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003090:	b29a      	uxth	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4a50      	ldr	r2, [pc, #320]	; (80031dc <HAL_I2C_Master_Transmit+0x1f8>)
 800309a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800309c:	8979      	ldrh	r1, [r7, #10]
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	6a3a      	ldr	r2, [r7, #32]
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 f9ca 	bl	800343c <I2C_MasterRequestWrite>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e08d      	b.n	80031ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030c8:	e066      	b.n	8003198 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	6a39      	ldr	r1, [r7, #32]
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f000 fb50 	bl	8003774 <I2C_WaitOnTXEFlagUntilTimeout>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00d      	beq.n	80030f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d107      	bne.n	80030f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e06b      	b.n	80031ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	781a      	ldrb	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003106:	1c5a      	adds	r2, r3, #1
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003110:	b29b      	uxth	r3, r3
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311e:	3b01      	subs	r3, #1
 8003120:	b29a      	uxth	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b04      	cmp	r3, #4
 8003132:	d11b      	bne.n	800316c <HAL_I2C_Master_Transmit+0x188>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003138:	2b00      	cmp	r3, #0
 800313a:	d017      	beq.n	800316c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	781a      	ldrb	r2, [r3, #0]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003156:	b29b      	uxth	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	b29a      	uxth	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	6a39      	ldr	r1, [r7, #32]
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f000 fb47 	bl	8003804 <I2C_WaitOnBTFFlagUntilTimeout>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00d      	beq.n	8003198 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	2b04      	cmp	r3, #4
 8003182:	d107      	bne.n	8003194 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003192:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e01a      	b.n	80031ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319c:	2b00      	cmp	r3, #0
 800319e:	d194      	bne.n	80030ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2220      	movs	r2, #32
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031c8:	2300      	movs	r3, #0
 80031ca:	e000      	b.n	80031ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031cc:	2302      	movs	r3, #2
  }
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	00100002 	.word	0x00100002
 80031dc:	ffff0000 	.word	0xffff0000

080031e0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b08a      	sub	sp, #40	; 0x28
 80031e4:	af02      	add	r7, sp, #8
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	607a      	str	r2, [r7, #4]
 80031ea:	603b      	str	r3, [r7, #0]
 80031ec:	460b      	mov	r3, r1
 80031ee:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80031f0:	f7fe ff18 	bl	8002024 <HAL_GetTick>
 80031f4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b20      	cmp	r3, #32
 8003204:	f040 8111 	bne.w	800342a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	2319      	movs	r3, #25
 800320e:	2201      	movs	r2, #1
 8003210:	4988      	ldr	r1, [pc, #544]	; (8003434 <HAL_I2C_IsDeviceReady+0x254>)
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 f994 	bl	8003540 <I2C_WaitOnFlagUntilTimeout>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800321e:	2302      	movs	r3, #2
 8003220:	e104      	b.n	800342c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003228:	2b01      	cmp	r3, #1
 800322a:	d101      	bne.n	8003230 <HAL_I2C_IsDeviceReady+0x50>
 800322c:	2302      	movs	r3, #2
 800322e:	e0fd      	b.n	800342c <HAL_I2C_IsDeviceReady+0x24c>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b01      	cmp	r3, #1
 8003244:	d007      	beq.n	8003256 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f042 0201 	orr.w	r2, r2, #1
 8003254:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003264:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2224      	movs	r2, #36	; 0x24
 800326a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4a70      	ldr	r2, [pc, #448]	; (8003438 <HAL_I2C_IsDeviceReady+0x258>)
 8003278:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003288:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	2200      	movs	r2, #0
 8003292:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 f952 	bl	8003540 <I2C_WaitOnFlagUntilTimeout>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d00d      	beq.n	80032be <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032b0:	d103      	bne.n	80032ba <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032b8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e0b6      	b.n	800342c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032be:	897b      	ldrh	r3, [r7, #10]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	461a      	mov	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032cc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80032ce:	f7fe fea9 	bl	8002024 <HAL_GetTick>
 80032d2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b02      	cmp	r3, #2
 80032e0:	bf0c      	ite	eq
 80032e2:	2301      	moveq	r3, #1
 80032e4:	2300      	movne	r3, #0
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f8:	bf0c      	ite	eq
 80032fa:	2301      	moveq	r3, #1
 80032fc:	2300      	movne	r3, #0
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003302:	e025      	b.n	8003350 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003304:	f7fe fe8e 	bl	8002024 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d302      	bcc.n	800331a <HAL_I2C_IsDeviceReady+0x13a>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d103      	bne.n	8003322 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	22a0      	movs	r2, #160	; 0xa0
 800331e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	695b      	ldr	r3, [r3, #20]
 8003328:	f003 0302 	and.w	r3, r3, #2
 800332c:	2b02      	cmp	r3, #2
 800332e:	bf0c      	ite	eq
 8003330:	2301      	moveq	r3, #1
 8003332:	2300      	movne	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003342:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003346:	bf0c      	ite	eq
 8003348:	2301      	moveq	r3, #1
 800334a:	2300      	movne	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2ba0      	cmp	r3, #160	; 0xa0
 800335a:	d005      	beq.n	8003368 <HAL_I2C_IsDeviceReady+0x188>
 800335c:	7dfb      	ldrb	r3, [r7, #23]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d102      	bne.n	8003368 <HAL_I2C_IsDeviceReady+0x188>
 8003362:	7dbb      	ldrb	r3, [r7, #22]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0cd      	beq.n	8003304 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b02      	cmp	r3, #2
 800337c:	d129      	bne.n	80033d2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800338c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338e:	2300      	movs	r3, #0
 8003390:	613b      	str	r3, [r7, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	613b      	str	r3, [r7, #16]
 80033a2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	2319      	movs	r3, #25
 80033aa:	2201      	movs	r2, #1
 80033ac:	4921      	ldr	r1, [pc, #132]	; (8003434 <HAL_I2C_IsDeviceReady+0x254>)
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 f8c6 	bl	8003540 <I2C_WaitOnFlagUntilTimeout>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e036      	b.n	800342c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2220      	movs	r2, #32
 80033c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	e02c      	b.n	800342c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033ea:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	2319      	movs	r3, #25
 80033f2:	2201      	movs	r2, #1
 80033f4:	490f      	ldr	r1, [pc, #60]	; (8003434 <HAL_I2C_IsDeviceReady+0x254>)
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 f8a2 	bl	8003540 <I2C_WaitOnFlagUntilTimeout>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e012      	b.n	800342c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	3301      	adds	r3, #1
 800340a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	429a      	cmp	r2, r3
 8003412:	f4ff af32 	bcc.w	800327a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2220      	movs	r2, #32
 800341a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e000      	b.n	800342c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800342a:	2302      	movs	r3, #2
  }
}
 800342c:	4618      	mov	r0, r3
 800342e:	3720      	adds	r7, #32
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	00100002 	.word	0x00100002
 8003438:	ffff0000 	.word	0xffff0000

0800343c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b088      	sub	sp, #32
 8003440:	af02      	add	r7, sp, #8
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	607a      	str	r2, [r7, #4]
 8003446:	603b      	str	r3, [r7, #0]
 8003448:	460b      	mov	r3, r1
 800344a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003450:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2b08      	cmp	r3, #8
 8003456:	d006      	beq.n	8003466 <I2C_MasterRequestWrite+0x2a>
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d003      	beq.n	8003466 <I2C_MasterRequestWrite+0x2a>
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003464:	d108      	bne.n	8003478 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	e00b      	b.n	8003490 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347c:	2b12      	cmp	r3, #18
 800347e:	d107      	bne.n	8003490 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800348e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 f84f 	bl	8003540 <I2C_WaitOnFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00d      	beq.n	80034c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034b6:	d103      	bne.n	80034c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e035      	b.n	8003530 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034cc:	d108      	bne.n	80034e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034ce:	897b      	ldrh	r3, [r7, #10]
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	461a      	mov	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034dc:	611a      	str	r2, [r3, #16]
 80034de:	e01b      	b.n	8003518 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034e0:	897b      	ldrh	r3, [r7, #10]
 80034e2:	11db      	asrs	r3, r3, #7
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	f003 0306 	and.w	r3, r3, #6
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f063 030f 	orn	r3, r3, #15
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	490e      	ldr	r1, [pc, #56]	; (8003538 <I2C_MasterRequestWrite+0xfc>)
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 f898 	bl	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e010      	b.n	8003530 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800350e:	897b      	ldrh	r3, [r7, #10]
 8003510:	b2da      	uxtb	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	4907      	ldr	r1, [pc, #28]	; (800353c <I2C_MasterRequestWrite+0x100>)
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 f888 	bl	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e000      	b.n	8003530 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	00010008 	.word	0x00010008
 800353c:	00010002 	.word	0x00010002

08003540 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	603b      	str	r3, [r7, #0]
 800354c:	4613      	mov	r3, r2
 800354e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003550:	e048      	b.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003558:	d044      	beq.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355a:	f7fe fd63 	bl	8002024 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	429a      	cmp	r2, r3
 8003568:	d302      	bcc.n	8003570 <I2C_WaitOnFlagUntilTimeout+0x30>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d139      	bne.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	0c1b      	lsrs	r3, r3, #16
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b01      	cmp	r3, #1
 8003578:	d10d      	bne.n	8003596 <I2C_WaitOnFlagUntilTimeout+0x56>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	43da      	mvns	r2, r3
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	4013      	ands	r3, r2
 8003586:	b29b      	uxth	r3, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	bf0c      	ite	eq
 800358c:	2301      	moveq	r3, #1
 800358e:	2300      	movne	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	461a      	mov	r2, r3
 8003594:	e00c      	b.n	80035b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	43da      	mvns	r2, r3
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	4013      	ands	r3, r2
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	bf0c      	ite	eq
 80035a8:	2301      	moveq	r3, #1
 80035aa:	2300      	movne	r3, #0
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	461a      	mov	r2, r3
 80035b0:	79fb      	ldrb	r3, [r7, #7]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d116      	bne.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e023      	b.n	800362c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	0c1b      	lsrs	r3, r3, #16
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d10d      	bne.n	800360a <I2C_WaitOnFlagUntilTimeout+0xca>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	43da      	mvns	r2, r3
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	4013      	ands	r3, r2
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	bf0c      	ite	eq
 8003600:	2301      	moveq	r3, #1
 8003602:	2300      	movne	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	461a      	mov	r2, r3
 8003608:	e00c      	b.n	8003624 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	43da      	mvns	r2, r3
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	4013      	ands	r3, r2
 8003616:	b29b      	uxth	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	bf0c      	ite	eq
 800361c:	2301      	moveq	r3, #1
 800361e:	2300      	movne	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	461a      	mov	r2, r3
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	429a      	cmp	r2, r3
 8003628:	d093      	beq.n	8003552 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003642:	e071      	b.n	8003728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800364e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003652:	d123      	bne.n	800369c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003662:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800366c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2220      	movs	r2, #32
 8003678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003688:	f043 0204 	orr.w	r2, r3, #4
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e067      	b.n	800376c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a2:	d041      	beq.n	8003728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a4:	f7fe fcbe 	bl	8002024 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d302      	bcc.n	80036ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d136      	bne.n	8003728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	0c1b      	lsrs	r3, r3, #16
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d10c      	bne.n	80036de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	43da      	mvns	r2, r3
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	4013      	ands	r3, r2
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	bf14      	ite	ne
 80036d6:	2301      	movne	r3, #1
 80036d8:	2300      	moveq	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	e00b      	b.n	80036f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	43da      	mvns	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	4013      	ands	r3, r2
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf14      	ite	ne
 80036f0:	2301      	movne	r3, #1
 80036f2:	2300      	moveq	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d016      	beq.n	8003728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2220      	movs	r2, #32
 8003704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003714:	f043 0220 	orr.w	r2, r3, #32
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e021      	b.n	800376c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	0c1b      	lsrs	r3, r3, #16
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b01      	cmp	r3, #1
 8003730:	d10c      	bne.n	800374c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	43da      	mvns	r2, r3
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	4013      	ands	r3, r2
 800373e:	b29b      	uxth	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	bf14      	ite	ne
 8003744:	2301      	movne	r3, #1
 8003746:	2300      	moveq	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	e00b      	b.n	8003764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	43da      	mvns	r2, r3
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	4013      	ands	r3, r2
 8003758:	b29b      	uxth	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	bf14      	ite	ne
 800375e:	2301      	movne	r3, #1
 8003760:	2300      	moveq	r3, #0
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	f47f af6d 	bne.w	8003644 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003780:	e034      	b.n	80037ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 f886 	bl	8003894 <I2C_IsAcknowledgeFailed>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e034      	b.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003798:	d028      	beq.n	80037ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800379a:	f7fe fc43 	bl	8002024 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	68ba      	ldr	r2, [r7, #8]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d302      	bcc.n	80037b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d11d      	bne.n	80037ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ba:	2b80      	cmp	r3, #128	; 0x80
 80037bc:	d016      	beq.n	80037ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d8:	f043 0220 	orr.w	r2, r3, #32
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e007      	b.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037f6:	2b80      	cmp	r3, #128	; 0x80
 80037f8:	d1c3      	bne.n	8003782 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003810:	e034      	b.n	800387c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	f000 f83e 	bl	8003894 <I2C_IsAcknowledgeFailed>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e034      	b.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003828:	d028      	beq.n	800387c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800382a:	f7fe fbfb 	bl	8002024 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	429a      	cmp	r2, r3
 8003838:	d302      	bcc.n	8003840 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d11d      	bne.n	800387c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	f003 0304 	and.w	r3, r3, #4
 800384a:	2b04      	cmp	r3, #4
 800384c:	d016      	beq.n	800387c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	f043 0220 	orr.w	r2, r3, #32
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e007      	b.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	f003 0304 	and.w	r3, r3, #4
 8003886:	2b04      	cmp	r3, #4
 8003888:	d1c3      	bne.n	8003812 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038aa:	d11b      	bne.n	80038e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d0:	f043 0204 	orr.w	r2, r3, #4
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e000      	b.n	80038e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e0cc      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003908:	4b68      	ldr	r3, [pc, #416]	; (8003aac <HAL_RCC_ClockConfig+0x1b8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 030f 	and.w	r3, r3, #15
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	429a      	cmp	r2, r3
 8003914:	d90c      	bls.n	8003930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003916:	4b65      	ldr	r3, [pc, #404]	; (8003aac <HAL_RCC_ClockConfig+0x1b8>)
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	b2d2      	uxtb	r2, r2
 800391c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800391e:	4b63      	ldr	r3, [pc, #396]	; (8003aac <HAL_RCC_ClockConfig+0x1b8>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	429a      	cmp	r2, r3
 800392a:	d001      	beq.n	8003930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e0b8      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d020      	beq.n	800397e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0304 	and.w	r3, r3, #4
 8003944:	2b00      	cmp	r3, #0
 8003946:	d005      	beq.n	8003954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003948:	4b59      	ldr	r3, [pc, #356]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	4a58      	ldr	r2, [pc, #352]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800394e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003952:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0308 	and.w	r3, r3, #8
 800395c:	2b00      	cmp	r3, #0
 800395e:	d005      	beq.n	800396c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003960:	4b53      	ldr	r3, [pc, #332]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	4a52      	ldr	r2, [pc, #328]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800396a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800396c:	4b50      	ldr	r3, [pc, #320]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	494d      	ldr	r1, [pc, #308]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800397a:	4313      	orrs	r3, r2
 800397c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d044      	beq.n	8003a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d107      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003992:	4b47      	ldr	r3, [pc, #284]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d119      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e07f      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d003      	beq.n	80039b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039ae:	2b03      	cmp	r3, #3
 80039b0:	d107      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039b2:	4b3f      	ldr	r3, [pc, #252]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d109      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e06f      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c2:	4b3b      	ldr	r3, [pc, #236]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e067      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039d2:	4b37      	ldr	r3, [pc, #220]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f023 0203 	bic.w	r2, r3, #3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	4934      	ldr	r1, [pc, #208]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039e4:	f7fe fb1e 	bl	8002024 <HAL_GetTick>
 80039e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ea:	e00a      	b.n	8003a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039ec:	f7fe fb1a 	bl	8002024 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e04f      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a02:	4b2b      	ldr	r3, [pc, #172]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f003 020c 	and.w	r2, r3, #12
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d1eb      	bne.n	80039ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a14:	4b25      	ldr	r3, [pc, #148]	; (8003aac <HAL_RCC_ClockConfig+0x1b8>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 030f 	and.w	r3, r3, #15
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d20c      	bcs.n	8003a3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a22:	4b22      	ldr	r3, [pc, #136]	; (8003aac <HAL_RCC_ClockConfig+0x1b8>)
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2a:	4b20      	ldr	r3, [pc, #128]	; (8003aac <HAL_RCC_ClockConfig+0x1b8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e032      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d008      	beq.n	8003a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a48:	4b19      	ldr	r3, [pc, #100]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	4916      	ldr	r1, [pc, #88]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0308 	and.w	r3, r3, #8
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d009      	beq.n	8003a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a66:	4b12      	ldr	r3, [pc, #72]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	490e      	ldr	r1, [pc, #56]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a7a:	f000 f887 	bl	8003b8c <HAL_RCC_GetSysClockFreq>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	4b0b      	ldr	r3, [pc, #44]	; (8003ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	490a      	ldr	r1, [pc, #40]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a8c:	5ccb      	ldrb	r3, [r1, r3]
 8003a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a92:	4a09      	ldr	r2, [pc, #36]	; (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a96:	4b09      	ldr	r3, [pc, #36]	; (8003abc <HAL_RCC_ClockConfig+0x1c8>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fe f8ee 	bl	8001c7c <HAL_InitTick>

  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40023c00 	.word	0x40023c00
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	08009f4c 	.word	0x08009f4c
 8003ab8:	20000008 	.word	0x20000008
 8003abc:	2000000c 	.word	0x2000000c

08003ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ac4:	4b03      	ldr	r3, [pc, #12]	; (8003ad4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	20000008 	.word	0x20000008

08003ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003adc:	f7ff fff0 	bl	8003ac0 <HAL_RCC_GetHCLKFreq>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	4b05      	ldr	r3, [pc, #20]	; (8003af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	0a9b      	lsrs	r3, r3, #10
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	4903      	ldr	r1, [pc, #12]	; (8003afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003aee:	5ccb      	ldrb	r3, [r1, r3]
 8003af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40023800 	.word	0x40023800
 8003afc:	08009f5c 	.word	0x08009f5c

08003b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b04:	f7ff ffdc 	bl	8003ac0 <HAL_RCC_GetHCLKFreq>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	0b5b      	lsrs	r3, r3, #13
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	4903      	ldr	r1, [pc, #12]	; (8003b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b16:	5ccb      	ldrb	r3, [r1, r3]
 8003b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40023800 	.word	0x40023800
 8003b24:	08009f5c 	.word	0x08009f5c

08003b28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	220f      	movs	r2, #15
 8003b36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b38:	4b12      	ldr	r3, [pc, #72]	; (8003b84 <HAL_RCC_GetClockConfig+0x5c>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 0203 	and.w	r2, r3, #3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b44:	4b0f      	ldr	r3, [pc, #60]	; (8003b84 <HAL_RCC_GetClockConfig+0x5c>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b50:	4b0c      	ldr	r3, [pc, #48]	; (8003b84 <HAL_RCC_GetClockConfig+0x5c>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003b5c:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <HAL_RCC_GetClockConfig+0x5c>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	08db      	lsrs	r3, r3, #3
 8003b62:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b6a:	4b07      	ldr	r3, [pc, #28]	; (8003b88 <HAL_RCC_GetClockConfig+0x60>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 020f 	and.w	r2, r3, #15
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	601a      	str	r2, [r3, #0]
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40023c00 	.word	0x40023c00

08003b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b90:	b0ae      	sub	sp, #184	; 0xb8
 8003b92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bb2:	4bcb      	ldr	r3, [pc, #812]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	2b0c      	cmp	r3, #12
 8003bbc:	f200 8206 	bhi.w	8003fcc <HAL_RCC_GetSysClockFreq+0x440>
 8003bc0:	a201      	add	r2, pc, #4	; (adr r2, 8003bc8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc6:	bf00      	nop
 8003bc8:	08003bfd 	.word	0x08003bfd
 8003bcc:	08003fcd 	.word	0x08003fcd
 8003bd0:	08003fcd 	.word	0x08003fcd
 8003bd4:	08003fcd 	.word	0x08003fcd
 8003bd8:	08003c05 	.word	0x08003c05
 8003bdc:	08003fcd 	.word	0x08003fcd
 8003be0:	08003fcd 	.word	0x08003fcd
 8003be4:	08003fcd 	.word	0x08003fcd
 8003be8:	08003c0d 	.word	0x08003c0d
 8003bec:	08003fcd 	.word	0x08003fcd
 8003bf0:	08003fcd 	.word	0x08003fcd
 8003bf4:	08003fcd 	.word	0x08003fcd
 8003bf8:	08003dfd 	.word	0x08003dfd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bfc:	4bb9      	ldr	r3, [pc, #740]	; (8003ee4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003bfe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003c02:	e1e7      	b.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c04:	4bb8      	ldr	r3, [pc, #736]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c0a:	e1e3      	b.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c0c:	4bb4      	ldr	r3, [pc, #720]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c18:	4bb1      	ldr	r3, [pc, #708]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d071      	beq.n	8003d08 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c24:	4bae      	ldr	r3, [pc, #696]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	099b      	lsrs	r3, r3, #6
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003c30:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003c34:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c3c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003c40:	2300      	movs	r3, #0
 8003c42:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003c46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003c4a:	4622      	mov	r2, r4
 8003c4c:	462b      	mov	r3, r5
 8003c4e:	f04f 0000 	mov.w	r0, #0
 8003c52:	f04f 0100 	mov.w	r1, #0
 8003c56:	0159      	lsls	r1, r3, #5
 8003c58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c5c:	0150      	lsls	r0, r2, #5
 8003c5e:	4602      	mov	r2, r0
 8003c60:	460b      	mov	r3, r1
 8003c62:	4621      	mov	r1, r4
 8003c64:	1a51      	subs	r1, r2, r1
 8003c66:	6439      	str	r1, [r7, #64]	; 0x40
 8003c68:	4629      	mov	r1, r5
 8003c6a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c6e:	647b      	str	r3, [r7, #68]	; 0x44
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003c7c:	4649      	mov	r1, r9
 8003c7e:	018b      	lsls	r3, r1, #6
 8003c80:	4641      	mov	r1, r8
 8003c82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c86:	4641      	mov	r1, r8
 8003c88:	018a      	lsls	r2, r1, #6
 8003c8a:	4641      	mov	r1, r8
 8003c8c:	1a51      	subs	r1, r2, r1
 8003c8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c90:	4649      	mov	r1, r9
 8003c92:	eb63 0301 	sbc.w	r3, r3, r1
 8003c96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003ca4:	4649      	mov	r1, r9
 8003ca6:	00cb      	lsls	r3, r1, #3
 8003ca8:	4641      	mov	r1, r8
 8003caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cae:	4641      	mov	r1, r8
 8003cb0:	00ca      	lsls	r2, r1, #3
 8003cb2:	4610      	mov	r0, r2
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	4622      	mov	r2, r4
 8003cba:	189b      	adds	r3, r3, r2
 8003cbc:	633b      	str	r3, [r7, #48]	; 0x30
 8003cbe:	462b      	mov	r3, r5
 8003cc0:	460a      	mov	r2, r1
 8003cc2:	eb42 0303 	adc.w	r3, r2, r3
 8003cc6:	637b      	str	r3, [r7, #52]	; 0x34
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003cd4:	4629      	mov	r1, r5
 8003cd6:	024b      	lsls	r3, r1, #9
 8003cd8:	4621      	mov	r1, r4
 8003cda:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cde:	4621      	mov	r1, r4
 8003ce0:	024a      	lsls	r2, r1, #9
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cea:	2200      	movs	r2, #0
 8003cec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003cf0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003cf4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003cf8:	f7fc ffc6 	bl	8000c88 <__aeabi_uldivmod>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4613      	mov	r3, r2
 8003d02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d06:	e067      	b.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d08:	4b75      	ldr	r3, [pc, #468]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	099b      	lsrs	r3, r3, #6
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003d14:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003d18:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003d1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d20:	67bb      	str	r3, [r7, #120]	; 0x78
 8003d22:	2300      	movs	r3, #0
 8003d24:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003d26:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003d2a:	4622      	mov	r2, r4
 8003d2c:	462b      	mov	r3, r5
 8003d2e:	f04f 0000 	mov.w	r0, #0
 8003d32:	f04f 0100 	mov.w	r1, #0
 8003d36:	0159      	lsls	r1, r3, #5
 8003d38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d3c:	0150      	lsls	r0, r2, #5
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	4621      	mov	r1, r4
 8003d44:	1a51      	subs	r1, r2, r1
 8003d46:	62b9      	str	r1, [r7, #40]	; 0x28
 8003d48:	4629      	mov	r1, r5
 8003d4a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003d5c:	4649      	mov	r1, r9
 8003d5e:	018b      	lsls	r3, r1, #6
 8003d60:	4641      	mov	r1, r8
 8003d62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d66:	4641      	mov	r1, r8
 8003d68:	018a      	lsls	r2, r1, #6
 8003d6a:	4641      	mov	r1, r8
 8003d6c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d70:	4649      	mov	r1, r9
 8003d72:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d76:	f04f 0200 	mov.w	r2, #0
 8003d7a:	f04f 0300 	mov.w	r3, #0
 8003d7e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d82:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d8a:	4692      	mov	sl, r2
 8003d8c:	469b      	mov	fp, r3
 8003d8e:	4623      	mov	r3, r4
 8003d90:	eb1a 0303 	adds.w	r3, sl, r3
 8003d94:	623b      	str	r3, [r7, #32]
 8003d96:	462b      	mov	r3, r5
 8003d98:	eb4b 0303 	adc.w	r3, fp, r3
 8003d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003daa:	4629      	mov	r1, r5
 8003dac:	028b      	lsls	r3, r1, #10
 8003dae:	4621      	mov	r1, r4
 8003db0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003db4:	4621      	mov	r1, r4
 8003db6:	028a      	lsls	r2, r1, #10
 8003db8:	4610      	mov	r0, r2
 8003dba:	4619      	mov	r1, r3
 8003dbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	673b      	str	r3, [r7, #112]	; 0x70
 8003dc4:	677a      	str	r2, [r7, #116]	; 0x74
 8003dc6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003dca:	f7fc ff5d 	bl	8000c88 <__aeabi_uldivmod>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003dd8:	4b41      	ldr	r3, [pc, #260]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	0c1b      	lsrs	r3, r3, #16
 8003dde:	f003 0303 	and.w	r3, r3, #3
 8003de2:	3301      	adds	r3, #1
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003dea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003dee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003dfa:	e0eb      	b.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dfc:	4b38      	ldr	r3, [pc, #224]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e08:	4b35      	ldr	r3, [pc, #212]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d06b      	beq.n	8003eec <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e14:	4b32      	ldr	r3, [pc, #200]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	099b      	lsrs	r3, r3, #6
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e1e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003e20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e26:	663b      	str	r3, [r7, #96]	; 0x60
 8003e28:	2300      	movs	r3, #0
 8003e2a:	667b      	str	r3, [r7, #100]	; 0x64
 8003e2c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003e30:	4622      	mov	r2, r4
 8003e32:	462b      	mov	r3, r5
 8003e34:	f04f 0000 	mov.w	r0, #0
 8003e38:	f04f 0100 	mov.w	r1, #0
 8003e3c:	0159      	lsls	r1, r3, #5
 8003e3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e42:	0150      	lsls	r0, r2, #5
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4621      	mov	r1, r4
 8003e4a:	1a51      	subs	r1, r2, r1
 8003e4c:	61b9      	str	r1, [r7, #24]
 8003e4e:	4629      	mov	r1, r5
 8003e50:	eb63 0301 	sbc.w	r3, r3, r1
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	f04f 0200 	mov.w	r2, #0
 8003e5a:	f04f 0300 	mov.w	r3, #0
 8003e5e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003e62:	4659      	mov	r1, fp
 8003e64:	018b      	lsls	r3, r1, #6
 8003e66:	4651      	mov	r1, sl
 8003e68:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e6c:	4651      	mov	r1, sl
 8003e6e:	018a      	lsls	r2, r1, #6
 8003e70:	4651      	mov	r1, sl
 8003e72:	ebb2 0801 	subs.w	r8, r2, r1
 8003e76:	4659      	mov	r1, fp
 8003e78:	eb63 0901 	sbc.w	r9, r3, r1
 8003e7c:	f04f 0200 	mov.w	r2, #0
 8003e80:	f04f 0300 	mov.w	r3, #0
 8003e84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e90:	4690      	mov	r8, r2
 8003e92:	4699      	mov	r9, r3
 8003e94:	4623      	mov	r3, r4
 8003e96:	eb18 0303 	adds.w	r3, r8, r3
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	462b      	mov	r3, r5
 8003e9e:	eb49 0303 	adc.w	r3, r9, r3
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	f04f 0200 	mov.w	r2, #0
 8003ea8:	f04f 0300 	mov.w	r3, #0
 8003eac:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003eb0:	4629      	mov	r1, r5
 8003eb2:	024b      	lsls	r3, r1, #9
 8003eb4:	4621      	mov	r1, r4
 8003eb6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003eba:	4621      	mov	r1, r4
 8003ebc:	024a      	lsls	r2, r1, #9
 8003ebe:	4610      	mov	r0, r2
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	65bb      	str	r3, [r7, #88]	; 0x58
 8003eca:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003ecc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003ed0:	f7fc feda 	bl	8000c88 <__aeabi_uldivmod>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4613      	mov	r3, r2
 8003eda:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ede:	e065      	b.n	8003fac <HAL_RCC_GetSysClockFreq+0x420>
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	00f42400 	.word	0x00f42400
 8003ee8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eec:	4b3d      	ldr	r3, [pc, #244]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	099b      	lsrs	r3, r3, #6
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	4611      	mov	r1, r2
 8003ef8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003efc:	653b      	str	r3, [r7, #80]	; 0x50
 8003efe:	2300      	movs	r3, #0
 8003f00:	657b      	str	r3, [r7, #84]	; 0x54
 8003f02:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003f06:	4642      	mov	r2, r8
 8003f08:	464b      	mov	r3, r9
 8003f0a:	f04f 0000 	mov.w	r0, #0
 8003f0e:	f04f 0100 	mov.w	r1, #0
 8003f12:	0159      	lsls	r1, r3, #5
 8003f14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f18:	0150      	lsls	r0, r2, #5
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4641      	mov	r1, r8
 8003f20:	1a51      	subs	r1, r2, r1
 8003f22:	60b9      	str	r1, [r7, #8]
 8003f24:	4649      	mov	r1, r9
 8003f26:	eb63 0301 	sbc.w	r3, r3, r1
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003f38:	4659      	mov	r1, fp
 8003f3a:	018b      	lsls	r3, r1, #6
 8003f3c:	4651      	mov	r1, sl
 8003f3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f42:	4651      	mov	r1, sl
 8003f44:	018a      	lsls	r2, r1, #6
 8003f46:	4651      	mov	r1, sl
 8003f48:	1a54      	subs	r4, r2, r1
 8003f4a:	4659      	mov	r1, fp
 8003f4c:	eb63 0501 	sbc.w	r5, r3, r1
 8003f50:	f04f 0200 	mov.w	r2, #0
 8003f54:	f04f 0300 	mov.w	r3, #0
 8003f58:	00eb      	lsls	r3, r5, #3
 8003f5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f5e:	00e2      	lsls	r2, r4, #3
 8003f60:	4614      	mov	r4, r2
 8003f62:	461d      	mov	r5, r3
 8003f64:	4643      	mov	r3, r8
 8003f66:	18e3      	adds	r3, r4, r3
 8003f68:	603b      	str	r3, [r7, #0]
 8003f6a:	464b      	mov	r3, r9
 8003f6c:	eb45 0303 	adc.w	r3, r5, r3
 8003f70:	607b      	str	r3, [r7, #4]
 8003f72:	f04f 0200 	mov.w	r2, #0
 8003f76:	f04f 0300 	mov.w	r3, #0
 8003f7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f7e:	4629      	mov	r1, r5
 8003f80:	028b      	lsls	r3, r1, #10
 8003f82:	4621      	mov	r1, r4
 8003f84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f88:	4621      	mov	r1, r4
 8003f8a:	028a      	lsls	r2, r1, #10
 8003f8c:	4610      	mov	r0, r2
 8003f8e:	4619      	mov	r1, r3
 8003f90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003f94:	2200      	movs	r2, #0
 8003f96:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f98:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003f9a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f9e:	f7fc fe73 	bl	8000c88 <__aeabi_uldivmod>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003fac:	4b0d      	ldr	r3, [pc, #52]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	0f1b      	lsrs	r3, r3, #28
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003fba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003fbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003fca:	e003      	b.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fcc:	4b06      	ldr	r3, [pc, #24]	; (8003fe8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003fce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003fd2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	37b8      	adds	r7, #184	; 0xb8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	00f42400 	.word	0x00f42400

08003fec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e28d      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b00      	cmp	r3, #0
 8004008:	f000 8083 	beq.w	8004112 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800400c:	4b94      	ldr	r3, [pc, #592]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f003 030c 	and.w	r3, r3, #12
 8004014:	2b04      	cmp	r3, #4
 8004016:	d019      	beq.n	800404c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004018:	4b91      	ldr	r3, [pc, #580]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004020:	2b08      	cmp	r3, #8
 8004022:	d106      	bne.n	8004032 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004024:	4b8e      	ldr	r3, [pc, #568]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800402c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004030:	d00c      	beq.n	800404c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004032:	4b8b      	ldr	r3, [pc, #556]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800403a:	2b0c      	cmp	r3, #12
 800403c:	d112      	bne.n	8004064 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800403e:	4b88      	ldr	r3, [pc, #544]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004046:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800404a:	d10b      	bne.n	8004064 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800404c:	4b84      	ldr	r3, [pc, #528]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d05b      	beq.n	8004110 <HAL_RCC_OscConfig+0x124>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d157      	bne.n	8004110 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e25a      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800406c:	d106      	bne.n	800407c <HAL_RCC_OscConfig+0x90>
 800406e:	4b7c      	ldr	r3, [pc, #496]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a7b      	ldr	r2, [pc, #492]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	e01d      	b.n	80040b8 <HAL_RCC_OscConfig+0xcc>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004084:	d10c      	bne.n	80040a0 <HAL_RCC_OscConfig+0xb4>
 8004086:	4b76      	ldr	r3, [pc, #472]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a75      	ldr	r2, [pc, #468]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 800408c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	4b73      	ldr	r3, [pc, #460]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a72      	ldr	r2, [pc, #456]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800409c:	6013      	str	r3, [r2, #0]
 800409e:	e00b      	b.n	80040b8 <HAL_RCC_OscConfig+0xcc>
 80040a0:	4b6f      	ldr	r3, [pc, #444]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a6e      	ldr	r2, [pc, #440]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80040a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040aa:	6013      	str	r3, [r2, #0]
 80040ac:	4b6c      	ldr	r3, [pc, #432]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a6b      	ldr	r2, [pc, #428]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80040b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d013      	beq.n	80040e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c0:	f7fd ffb0 	bl	8002024 <HAL_GetTick>
 80040c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c6:	e008      	b.n	80040da <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040c8:	f7fd ffac 	bl	8002024 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b64      	cmp	r3, #100	; 0x64
 80040d4:	d901      	bls.n	80040da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e21f      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040da:	4b61      	ldr	r3, [pc, #388]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d0f0      	beq.n	80040c8 <HAL_RCC_OscConfig+0xdc>
 80040e6:	e014      	b.n	8004112 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e8:	f7fd ff9c 	bl	8002024 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040f0:	f7fd ff98 	bl	8002024 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b64      	cmp	r3, #100	; 0x64
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e20b      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004102:	4b57      	ldr	r3, [pc, #348]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0x104>
 800410e:	e000      	b.n	8004112 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d06f      	beq.n	80041fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800411e:	4b50      	ldr	r3, [pc, #320]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 030c 	and.w	r3, r3, #12
 8004126:	2b00      	cmp	r3, #0
 8004128:	d017      	beq.n	800415a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800412a:	4b4d      	ldr	r3, [pc, #308]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004132:	2b08      	cmp	r3, #8
 8004134:	d105      	bne.n	8004142 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004136:	4b4a      	ldr	r3, [pc, #296]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00b      	beq.n	800415a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004142:	4b47      	ldr	r3, [pc, #284]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800414a:	2b0c      	cmp	r3, #12
 800414c:	d11c      	bne.n	8004188 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800414e:	4b44      	ldr	r3, [pc, #272]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d116      	bne.n	8004188 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415a:	4b41      	ldr	r3, [pc, #260]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_RCC_OscConfig+0x186>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d001      	beq.n	8004172 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e1d3      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004172:	4b3b      	ldr	r3, [pc, #236]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4937      	ldr	r1, [pc, #220]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004182:	4313      	orrs	r3, r2
 8004184:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004186:	e03a      	b.n	80041fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d020      	beq.n	80041d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004190:	4b34      	ldr	r3, [pc, #208]	; (8004264 <HAL_RCC_OscConfig+0x278>)
 8004192:	2201      	movs	r2, #1
 8004194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004196:	f7fd ff45 	bl	8002024 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800419e:	f7fd ff41 	bl	8002024 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e1b4      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b0:	4b2b      	ldr	r3, [pc, #172]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041bc:	4b28      	ldr	r3, [pc, #160]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	4925      	ldr	r1, [pc, #148]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	600b      	str	r3, [r1, #0]
 80041d0:	e015      	b.n	80041fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d2:	4b24      	ldr	r3, [pc, #144]	; (8004264 <HAL_RCC_OscConfig+0x278>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7fd ff24 	bl	8002024 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e0:	f7fd ff20 	bl	8002024 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e193      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f2:	4b1b      	ldr	r3, [pc, #108]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d036      	beq.n	8004278 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d016      	beq.n	8004240 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004212:	4b15      	ldr	r3, [pc, #84]	; (8004268 <HAL_RCC_OscConfig+0x27c>)
 8004214:	2201      	movs	r2, #1
 8004216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004218:	f7fd ff04 	bl	8002024 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004220:	f7fd ff00 	bl	8002024 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e173      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004232:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <HAL_RCC_OscConfig+0x274>)
 8004234:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0f0      	beq.n	8004220 <HAL_RCC_OscConfig+0x234>
 800423e:	e01b      	b.n	8004278 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004240:	4b09      	ldr	r3, [pc, #36]	; (8004268 <HAL_RCC_OscConfig+0x27c>)
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004246:	f7fd feed 	bl	8002024 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800424c:	e00e      	b.n	800426c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800424e:	f7fd fee9 	bl	8002024 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d907      	bls.n	800426c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e15c      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
 8004260:	40023800 	.word	0x40023800
 8004264:	42470000 	.word	0x42470000
 8004268:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800426c:	4b8a      	ldr	r3, [pc, #552]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800426e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ea      	bne.n	800424e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8097 	beq.w	80043b4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004286:	2300      	movs	r3, #0
 8004288:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800428a:	4b83      	ldr	r3, [pc, #524]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800428c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d10f      	bne.n	80042b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004296:	2300      	movs	r3, #0
 8004298:	60bb      	str	r3, [r7, #8]
 800429a:	4b7f      	ldr	r3, [pc, #508]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	4a7e      	ldr	r2, [pc, #504]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 80042a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a4:	6413      	str	r3, [r2, #64]	; 0x40
 80042a6:	4b7c      	ldr	r3, [pc, #496]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 80042a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ae:	60bb      	str	r3, [r7, #8]
 80042b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042b2:	2301      	movs	r3, #1
 80042b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b6:	4b79      	ldr	r3, [pc, #484]	; (800449c <HAL_RCC_OscConfig+0x4b0>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d118      	bne.n	80042f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042c2:	4b76      	ldr	r3, [pc, #472]	; (800449c <HAL_RCC_OscConfig+0x4b0>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a75      	ldr	r2, [pc, #468]	; (800449c <HAL_RCC_OscConfig+0x4b0>)
 80042c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042ce:	f7fd fea9 	bl	8002024 <HAL_GetTick>
 80042d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d4:	e008      	b.n	80042e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042d6:	f7fd fea5 	bl	8002024 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e118      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e8:	4b6c      	ldr	r3, [pc, #432]	; (800449c <HAL_RCC_OscConfig+0x4b0>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0f0      	beq.n	80042d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d106      	bne.n	800430a <HAL_RCC_OscConfig+0x31e>
 80042fc:	4b66      	ldr	r3, [pc, #408]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 80042fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004300:	4a65      	ldr	r2, [pc, #404]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004302:	f043 0301 	orr.w	r3, r3, #1
 8004306:	6713      	str	r3, [r2, #112]	; 0x70
 8004308:	e01c      	b.n	8004344 <HAL_RCC_OscConfig+0x358>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	2b05      	cmp	r3, #5
 8004310:	d10c      	bne.n	800432c <HAL_RCC_OscConfig+0x340>
 8004312:	4b61      	ldr	r3, [pc, #388]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	4a60      	ldr	r2, [pc, #384]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004318:	f043 0304 	orr.w	r3, r3, #4
 800431c:	6713      	str	r3, [r2, #112]	; 0x70
 800431e:	4b5e      	ldr	r3, [pc, #376]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004322:	4a5d      	ldr	r2, [pc, #372]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	6713      	str	r3, [r2, #112]	; 0x70
 800432a:	e00b      	b.n	8004344 <HAL_RCC_OscConfig+0x358>
 800432c:	4b5a      	ldr	r3, [pc, #360]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800432e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004330:	4a59      	ldr	r2, [pc, #356]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004332:	f023 0301 	bic.w	r3, r3, #1
 8004336:	6713      	str	r3, [r2, #112]	; 0x70
 8004338:	4b57      	ldr	r3, [pc, #348]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800433a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800433c:	4a56      	ldr	r2, [pc, #344]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800433e:	f023 0304 	bic.w	r3, r3, #4
 8004342:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d015      	beq.n	8004378 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800434c:	f7fd fe6a 	bl	8002024 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004352:	e00a      	b.n	800436a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004354:	f7fd fe66 	bl	8002024 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004362:	4293      	cmp	r3, r2
 8004364:	d901      	bls.n	800436a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e0d7      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436a:	4b4b      	ldr	r3, [pc, #300]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800436c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d0ee      	beq.n	8004354 <HAL_RCC_OscConfig+0x368>
 8004376:	e014      	b.n	80043a2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004378:	f7fd fe54 	bl	8002024 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800437e:	e00a      	b.n	8004396 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004380:	f7fd fe50 	bl	8002024 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	f241 3288 	movw	r2, #5000	; 0x1388
 800438e:	4293      	cmp	r3, r2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e0c1      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004396:	4b40      	ldr	r3, [pc, #256]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1ee      	bne.n	8004380 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043a2:	7dfb      	ldrb	r3, [r7, #23]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d105      	bne.n	80043b4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a8:	4b3b      	ldr	r3, [pc, #236]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	4a3a      	ldr	r2, [pc, #232]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 80043ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 80ad 	beq.w	8004518 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043be:	4b36      	ldr	r3, [pc, #216]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 030c 	and.w	r3, r3, #12
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d060      	beq.n	800448c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d145      	bne.n	800445e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d2:	4b33      	ldr	r3, [pc, #204]	; (80044a0 <HAL_RCC_OscConfig+0x4b4>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d8:	f7fd fe24 	bl	8002024 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e0:	f7fd fe20 	bl	8002024 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e093      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f2:	4b29      	ldr	r3, [pc, #164]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	69da      	ldr	r2, [r3, #28]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	431a      	orrs	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440c:	019b      	lsls	r3, r3, #6
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004414:	085b      	lsrs	r3, r3, #1
 8004416:	3b01      	subs	r3, #1
 8004418:	041b      	lsls	r3, r3, #16
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004420:	061b      	lsls	r3, r3, #24
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004428:	071b      	lsls	r3, r3, #28
 800442a:	491b      	ldr	r1, [pc, #108]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 800442c:	4313      	orrs	r3, r2
 800442e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004430:	4b1b      	ldr	r3, [pc, #108]	; (80044a0 <HAL_RCC_OscConfig+0x4b4>)
 8004432:	2201      	movs	r2, #1
 8004434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004436:	f7fd fdf5 	bl	8002024 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443c:	e008      	b.n	8004450 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800443e:	f7fd fdf1 	bl	8002024 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d901      	bls.n	8004450 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e064      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004450:	4b11      	ldr	r3, [pc, #68]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0f0      	beq.n	800443e <HAL_RCC_OscConfig+0x452>
 800445c:	e05c      	b.n	8004518 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445e:	4b10      	ldr	r3, [pc, #64]	; (80044a0 <HAL_RCC_OscConfig+0x4b4>)
 8004460:	2200      	movs	r2, #0
 8004462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004464:	f7fd fdde 	bl	8002024 <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800446c:	f7fd fdda 	bl	8002024 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e04d      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447e:	4b06      	ldr	r3, [pc, #24]	; (8004498 <HAL_RCC_OscConfig+0x4ac>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f0      	bne.n	800446c <HAL_RCC_OscConfig+0x480>
 800448a:	e045      	b.n	8004518 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d107      	bne.n	80044a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e040      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
 8004498:	40023800 	.word	0x40023800
 800449c:	40007000 	.word	0x40007000
 80044a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044a4:	4b1f      	ldr	r3, [pc, #124]	; (8004524 <HAL_RCC_OscConfig+0x538>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d030      	beq.n	8004514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044bc:	429a      	cmp	r2, r3
 80044be:	d129      	bne.n	8004514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d122      	bne.n	8004514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044d4:	4013      	ands	r3, r2
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044dc:	4293      	cmp	r3, r2
 80044de:	d119      	bne.n	8004514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ea:	085b      	lsrs	r3, r3, #1
 80044ec:	3b01      	subs	r3, #1
 80044ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d10f      	bne.n	8004514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004500:	429a      	cmp	r2, r3
 8004502:	d107      	bne.n	8004514 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004510:	429a      	cmp	r2, r3
 8004512:	d001      	beq.n	8004518 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e000      	b.n	800451a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3718      	adds	r7, #24
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	40023800 	.word	0x40023800

08004528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e041      	b.n	80045be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d106      	bne.n	8004554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f839 	bl	80045c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2202      	movs	r2, #2
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3304      	adds	r3, #4
 8004564:	4619      	mov	r1, r3
 8004566:	4610      	mov	r0, r2
 8004568:	f000 f9c0 	bl	80048ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3708      	adds	r7, #8
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b083      	sub	sp, #12
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80045ce:	bf00      	nop
 80045d0:	370c      	adds	r7, #12
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
	...

080045dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d001      	beq.n	80045f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e04e      	b.n	8004692 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0201 	orr.w	r2, r2, #1
 800460a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a23      	ldr	r2, [pc, #140]	; (80046a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d022      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800461e:	d01d      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a1f      	ldr	r2, [pc, #124]	; (80046a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d018      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a1e      	ldr	r2, [pc, #120]	; (80046a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d013      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a1c      	ldr	r2, [pc, #112]	; (80046ac <HAL_TIM_Base_Start_IT+0xd0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d00e      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a1b      	ldr	r2, [pc, #108]	; (80046b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d009      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a19      	ldr	r2, [pc, #100]	; (80046b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d004      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a18      	ldr	r2, [pc, #96]	; (80046b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d111      	bne.n	8004680 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 0307 	and.w	r3, r3, #7
 8004666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2b06      	cmp	r3, #6
 800466c:	d010      	beq.n	8004690 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f042 0201 	orr.w	r2, r2, #1
 800467c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800467e:	e007      	b.n	8004690 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0201 	orr.w	r2, r2, #1
 800468e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40010000 	.word	0x40010000
 80046a4:	40000400 	.word	0x40000400
 80046a8:	40000800 	.word	0x40000800
 80046ac:	40000c00 	.word	0x40000c00
 80046b0:	40010400 	.word	0x40010400
 80046b4:	40014000 	.word	0x40014000
 80046b8:	40001800 	.word	0x40001800

080046bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d020      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d01b      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f06f 0202 	mvn.w	r2, #2
 80046f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 f8d2 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 800470c:	e005      	b.n	800471a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f8c4 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f8d5 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 0304 	and.w	r3, r3, #4
 8004726:	2b00      	cmp	r3, #0
 8004728:	d020      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d01b      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0204 	mvn.w	r2, #4
 800473c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2202      	movs	r2, #2
 8004742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f8ac 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 8004758:	e005      	b.n	8004766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f89e 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 f8af 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d020      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d01b      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f06f 0208 	mvn.w	r2, #8
 8004788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2204      	movs	r2, #4
 800478e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 f886 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 80047a4:	e005      	b.n	80047b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f878 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f889 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	f003 0310 	and.w	r3, r3, #16
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d020      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01b      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f06f 0210 	mvn.w	r2, #16
 80047d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2208      	movs	r2, #8
 80047da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f860 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 80047f0:	e005      	b.n	80047fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f852 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f863 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00c      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d007      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0201 	mvn.w	r2, #1
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fc fe4a 	bl	80014bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00c      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f906 	bl	8004a58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00c      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800485c:	2b00      	cmp	r3, #0
 800485e:	d007      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f834 	bl	80048d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00c      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b00      	cmp	r3, #0
 8004882:	d007      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f06f 0220 	mvn.w	r2, #32
 800488c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f8d8 	bl	8004a44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004894:	bf00      	nop
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048a4:	bf00      	nop
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a46      	ldr	r2, [pc, #280]	; (8004a18 <TIM_Base_SetConfig+0x12c>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d013      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800490a:	d00f      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a43      	ldr	r2, [pc, #268]	; (8004a1c <TIM_Base_SetConfig+0x130>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d00b      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a42      	ldr	r2, [pc, #264]	; (8004a20 <TIM_Base_SetConfig+0x134>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d007      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a41      	ldr	r2, [pc, #260]	; (8004a24 <TIM_Base_SetConfig+0x138>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d003      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a40      	ldr	r2, [pc, #256]	; (8004a28 <TIM_Base_SetConfig+0x13c>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d108      	bne.n	800493e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	4313      	orrs	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a35      	ldr	r2, [pc, #212]	; (8004a18 <TIM_Base_SetConfig+0x12c>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d02b      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494c:	d027      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a32      	ldr	r2, [pc, #200]	; (8004a1c <TIM_Base_SetConfig+0x130>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d023      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a31      	ldr	r2, [pc, #196]	; (8004a20 <TIM_Base_SetConfig+0x134>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d01f      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a30      	ldr	r2, [pc, #192]	; (8004a24 <TIM_Base_SetConfig+0x138>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d01b      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2f      	ldr	r2, [pc, #188]	; (8004a28 <TIM_Base_SetConfig+0x13c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d017      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a2e      	ldr	r2, [pc, #184]	; (8004a2c <TIM_Base_SetConfig+0x140>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d013      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a2d      	ldr	r2, [pc, #180]	; (8004a30 <TIM_Base_SetConfig+0x144>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00f      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a2c      	ldr	r2, [pc, #176]	; (8004a34 <TIM_Base_SetConfig+0x148>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00b      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a2b      	ldr	r2, [pc, #172]	; (8004a38 <TIM_Base_SetConfig+0x14c>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d007      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a2a      	ldr	r2, [pc, #168]	; (8004a3c <TIM_Base_SetConfig+0x150>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d003      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a29      	ldr	r2, [pc, #164]	; (8004a40 <TIM_Base_SetConfig+0x154>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d108      	bne.n	80049b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a10      	ldr	r2, [pc, #64]	; (8004a18 <TIM_Base_SetConfig+0x12c>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d003      	beq.n	80049e4 <TIM_Base_SetConfig+0xf8>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a12      	ldr	r2, [pc, #72]	; (8004a28 <TIM_Base_SetConfig+0x13c>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d103      	bne.n	80049ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d105      	bne.n	8004a0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	f023 0201 	bic.w	r2, r3, #1
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	611a      	str	r2, [r3, #16]
  }
}
 8004a0a:	bf00      	nop
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40000c00 	.word	0x40000c00
 8004a28:	40010400 	.word	0x40010400
 8004a2c:	40014000 	.word	0x40014000
 8004a30:	40014400 	.word	0x40014400
 8004a34:	40014800 	.word	0x40014800
 8004a38:	40001800 	.word	0x40001800
 8004a3c:	40001c00 	.word	0x40001c00
 8004a40:	40002000 	.word	0x40002000

08004a44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e042      	b.n	8004b04 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d106      	bne.n	8004a98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7fd f8aa 	bl	8001bec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2224      	movs	r2, #36	; 0x24
 8004a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f000 f973 	bl	8004d9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	691a      	ldr	r2, [r3, #16]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ac4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695a      	ldr	r2, [r3, #20]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ad4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68da      	ldr	r2, [r3, #12]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ae4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2220      	movs	r2, #32
 8004af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2220      	movs	r2, #32
 8004af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3708      	adds	r7, #8
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08a      	sub	sp, #40	; 0x28
 8004b10:	af02      	add	r7, sp, #8
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b20      	cmp	r3, #32
 8004b2a:	d175      	bne.n	8004c18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <HAL_UART_Transmit+0x2c>
 8004b32:	88fb      	ldrh	r3, [r7, #6]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e06e      	b.n	8004c1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2221      	movs	r2, #33	; 0x21
 8004b46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b4a:	f7fd fa6b 	bl	8002024 <HAL_GetTick>
 8004b4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	88fa      	ldrh	r2, [r7, #6]
 8004b54:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	88fa      	ldrh	r2, [r7, #6]
 8004b5a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b64:	d108      	bne.n	8004b78 <HAL_UART_Transmit+0x6c>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d104      	bne.n	8004b78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	61bb      	str	r3, [r7, #24]
 8004b76:	e003      	b.n	8004b80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b80:	e02e      	b.n	8004be0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	2180      	movs	r1, #128	; 0x80
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 f848 	bl	8004c22 <UART_WaitOnFlagUntilTimeout>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d005      	beq.n	8004ba4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e03a      	b.n	8004c1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d10b      	bne.n	8004bc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	881b      	ldrh	r3, [r3, #0]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	3302      	adds	r3, #2
 8004bbe:	61bb      	str	r3, [r7, #24]
 8004bc0:	e007      	b.n	8004bd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	781a      	ldrb	r2, [r3, #0]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1cb      	bne.n	8004b82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	2140      	movs	r1, #64	; 0x40
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 f814 	bl	8004c22 <UART_WaitOnFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d005      	beq.n	8004c0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e006      	b.n	8004c1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004c14:	2300      	movs	r3, #0
 8004c16:	e000      	b.n	8004c1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004c18:	2302      	movs	r3, #2
  }
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3720      	adds	r7, #32
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	603b      	str	r3, [r7, #0]
 8004c2e:	4613      	mov	r3, r2
 8004c30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c32:	e03b      	b.n	8004cac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3a:	d037      	beq.n	8004cac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3c:	f7fd f9f2 	bl	8002024 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	6a3a      	ldr	r2, [r7, #32]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d302      	bcc.n	8004c52 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c4c:	6a3b      	ldr	r3, [r7, #32]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e03a      	b.n	8004ccc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d023      	beq.n	8004cac <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b80      	cmp	r3, #128	; 0x80
 8004c68:	d020      	beq.n	8004cac <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2b40      	cmp	r3, #64	; 0x40
 8004c6e:	d01d      	beq.n	8004cac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0308 	and.w	r3, r3, #8
 8004c7a:	2b08      	cmp	r3, #8
 8004c7c:	d116      	bne.n	8004cac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c7e:	2300      	movs	r3, #0
 8004c80:	617b      	str	r3, [r7, #20]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	617b      	str	r3, [r7, #20]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	617b      	str	r3, [r7, #20]
 8004c92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f000 f81d 	bl	8004cd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2208      	movs	r2, #8
 8004c9e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e00f      	b.n	8004ccc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d0b4      	beq.n	8004c34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3718      	adds	r7, #24
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b095      	sub	sp, #84	; 0x54
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	330c      	adds	r3, #12
 8004ce2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce6:	e853 3f00 	ldrex	r3, [r3]
 8004cea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	330c      	adds	r3, #12
 8004cfa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cfc:	643a      	str	r2, [r7, #64]	; 0x40
 8004cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004d02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004d04:	e841 2300 	strex	r3, r2, [r1]
 8004d08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1e5      	bne.n	8004cdc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	3314      	adds	r3, #20
 8004d16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d18:	6a3b      	ldr	r3, [r7, #32]
 8004d1a:	e853 3f00 	ldrex	r3, [r3]
 8004d1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	f023 0301 	bic.w	r3, r3, #1
 8004d26:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	3314      	adds	r3, #20
 8004d2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d38:	e841 2300 	strex	r3, r2, [r1]
 8004d3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1e5      	bne.n	8004d10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d119      	bne.n	8004d80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	e853 3f00 	ldrex	r3, [r3]
 8004d5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f023 0310 	bic.w	r3, r3, #16
 8004d62:	647b      	str	r3, [r7, #68]	; 0x44
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	330c      	adds	r3, #12
 8004d6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d6c:	61ba      	str	r2, [r7, #24]
 8004d6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d70:	6979      	ldr	r1, [r7, #20]
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	e841 2300 	strex	r3, r2, [r1]
 8004d78:	613b      	str	r3, [r7, #16]
   return(result);
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1e5      	bne.n	8004d4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d8e:	bf00      	nop
 8004d90:	3754      	adds	r7, #84	; 0x54
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
	...

08004d9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004da0:	b0c0      	sub	sp, #256	; 0x100
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004db8:	68d9      	ldr	r1, [r3, #12]
 8004dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	ea40 0301 	orr.w	r3, r0, r1
 8004dc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004de0:	69db      	ldr	r3, [r3, #28]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004df4:	f021 010c 	bic.w	r1, r1, #12
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e02:	430b      	orrs	r3, r1
 8004e04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e16:	6999      	ldr	r1, [r3, #24]
 8004e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	ea40 0301 	orr.w	r3, r0, r1
 8004e22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	4b8f      	ldr	r3, [pc, #572]	; (8005068 <UART_SetConfig+0x2cc>)
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d005      	beq.n	8004e3c <UART_SetConfig+0xa0>
 8004e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b8d      	ldr	r3, [pc, #564]	; (800506c <UART_SetConfig+0x2d0>)
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d104      	bne.n	8004e46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e3c:	f7fe fe60 	bl	8003b00 <HAL_RCC_GetPCLK2Freq>
 8004e40:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004e44:	e003      	b.n	8004e4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e46:	f7fe fe47 	bl	8003ad8 <HAL_RCC_GetPCLK1Freq>
 8004e4a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e52:	69db      	ldr	r3, [r3, #28]
 8004e54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e58:	f040 810c 	bne.w	8005074 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e60:	2200      	movs	r2, #0
 8004e62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004e66:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004e6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004e6e:	4622      	mov	r2, r4
 8004e70:	462b      	mov	r3, r5
 8004e72:	1891      	adds	r1, r2, r2
 8004e74:	65b9      	str	r1, [r7, #88]	; 0x58
 8004e76:	415b      	adcs	r3, r3
 8004e78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004e7e:	4621      	mov	r1, r4
 8004e80:	eb12 0801 	adds.w	r8, r2, r1
 8004e84:	4629      	mov	r1, r5
 8004e86:	eb43 0901 	adc.w	r9, r3, r1
 8004e8a:	f04f 0200 	mov.w	r2, #0
 8004e8e:	f04f 0300 	mov.w	r3, #0
 8004e92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e9e:	4690      	mov	r8, r2
 8004ea0:	4699      	mov	r9, r3
 8004ea2:	4623      	mov	r3, r4
 8004ea4:	eb18 0303 	adds.w	r3, r8, r3
 8004ea8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004eac:	462b      	mov	r3, r5
 8004eae:	eb49 0303 	adc.w	r3, r9, r3
 8004eb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004ec2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004ec6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004eca:	460b      	mov	r3, r1
 8004ecc:	18db      	adds	r3, r3, r3
 8004ece:	653b      	str	r3, [r7, #80]	; 0x50
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	eb42 0303 	adc.w	r3, r2, r3
 8004ed6:	657b      	str	r3, [r7, #84]	; 0x54
 8004ed8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004edc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004ee0:	f7fb fed2 	bl	8000c88 <__aeabi_uldivmod>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4b61      	ldr	r3, [pc, #388]	; (8005070 <UART_SetConfig+0x2d4>)
 8004eea:	fba3 2302 	umull	r2, r3, r3, r2
 8004eee:	095b      	lsrs	r3, r3, #5
 8004ef0:	011c      	lsls	r4, r3, #4
 8004ef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004efc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004f00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004f04:	4642      	mov	r2, r8
 8004f06:	464b      	mov	r3, r9
 8004f08:	1891      	adds	r1, r2, r2
 8004f0a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004f0c:	415b      	adcs	r3, r3
 8004f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004f14:	4641      	mov	r1, r8
 8004f16:	eb12 0a01 	adds.w	sl, r2, r1
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	eb43 0b01 	adc.w	fp, r3, r1
 8004f20:	f04f 0200 	mov.w	r2, #0
 8004f24:	f04f 0300 	mov.w	r3, #0
 8004f28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f34:	4692      	mov	sl, r2
 8004f36:	469b      	mov	fp, r3
 8004f38:	4643      	mov	r3, r8
 8004f3a:	eb1a 0303 	adds.w	r3, sl, r3
 8004f3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f42:	464b      	mov	r3, r9
 8004f44:	eb4b 0303 	adc.w	r3, fp, r3
 8004f48:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f58:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004f5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004f60:	460b      	mov	r3, r1
 8004f62:	18db      	adds	r3, r3, r3
 8004f64:	643b      	str	r3, [r7, #64]	; 0x40
 8004f66:	4613      	mov	r3, r2
 8004f68:	eb42 0303 	adc.w	r3, r2, r3
 8004f6c:	647b      	str	r3, [r7, #68]	; 0x44
 8004f6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004f72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004f76:	f7fb fe87 	bl	8000c88 <__aeabi_uldivmod>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	4611      	mov	r1, r2
 8004f80:	4b3b      	ldr	r3, [pc, #236]	; (8005070 <UART_SetConfig+0x2d4>)
 8004f82:	fba3 2301 	umull	r2, r3, r3, r1
 8004f86:	095b      	lsrs	r3, r3, #5
 8004f88:	2264      	movs	r2, #100	; 0x64
 8004f8a:	fb02 f303 	mul.w	r3, r2, r3
 8004f8e:	1acb      	subs	r3, r1, r3
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004f96:	4b36      	ldr	r3, [pc, #216]	; (8005070 <UART_SetConfig+0x2d4>)
 8004f98:	fba3 2302 	umull	r2, r3, r3, r2
 8004f9c:	095b      	lsrs	r3, r3, #5
 8004f9e:	005b      	lsls	r3, r3, #1
 8004fa0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004fa4:	441c      	add	r4, r3
 8004fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004faa:	2200      	movs	r2, #0
 8004fac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004fb0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004fb4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004fb8:	4642      	mov	r2, r8
 8004fba:	464b      	mov	r3, r9
 8004fbc:	1891      	adds	r1, r2, r2
 8004fbe:	63b9      	str	r1, [r7, #56]	; 0x38
 8004fc0:	415b      	adcs	r3, r3
 8004fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004fc8:	4641      	mov	r1, r8
 8004fca:	1851      	adds	r1, r2, r1
 8004fcc:	6339      	str	r1, [r7, #48]	; 0x30
 8004fce:	4649      	mov	r1, r9
 8004fd0:	414b      	adcs	r3, r1
 8004fd2:	637b      	str	r3, [r7, #52]	; 0x34
 8004fd4:	f04f 0200 	mov.w	r2, #0
 8004fd8:	f04f 0300 	mov.w	r3, #0
 8004fdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004fe0:	4659      	mov	r1, fp
 8004fe2:	00cb      	lsls	r3, r1, #3
 8004fe4:	4651      	mov	r1, sl
 8004fe6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fea:	4651      	mov	r1, sl
 8004fec:	00ca      	lsls	r2, r1, #3
 8004fee:	4610      	mov	r0, r2
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	4642      	mov	r2, r8
 8004ff6:	189b      	adds	r3, r3, r2
 8004ff8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ffc:	464b      	mov	r3, r9
 8004ffe:	460a      	mov	r2, r1
 8005000:	eb42 0303 	adc.w	r3, r2, r3
 8005004:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005014:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005018:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800501c:	460b      	mov	r3, r1
 800501e:	18db      	adds	r3, r3, r3
 8005020:	62bb      	str	r3, [r7, #40]	; 0x28
 8005022:	4613      	mov	r3, r2
 8005024:	eb42 0303 	adc.w	r3, r2, r3
 8005028:	62fb      	str	r3, [r7, #44]	; 0x2c
 800502a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800502e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005032:	f7fb fe29 	bl	8000c88 <__aeabi_uldivmod>
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4b0d      	ldr	r3, [pc, #52]	; (8005070 <UART_SetConfig+0x2d4>)
 800503c:	fba3 1302 	umull	r1, r3, r3, r2
 8005040:	095b      	lsrs	r3, r3, #5
 8005042:	2164      	movs	r1, #100	; 0x64
 8005044:	fb01 f303 	mul.w	r3, r1, r3
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	00db      	lsls	r3, r3, #3
 800504c:	3332      	adds	r3, #50	; 0x32
 800504e:	4a08      	ldr	r2, [pc, #32]	; (8005070 <UART_SetConfig+0x2d4>)
 8005050:	fba2 2303 	umull	r2, r3, r2, r3
 8005054:	095b      	lsrs	r3, r3, #5
 8005056:	f003 0207 	and.w	r2, r3, #7
 800505a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4422      	add	r2, r4
 8005062:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005064:	e106      	b.n	8005274 <UART_SetConfig+0x4d8>
 8005066:	bf00      	nop
 8005068:	40011000 	.word	0x40011000
 800506c:	40011400 	.word	0x40011400
 8005070:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005074:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005078:	2200      	movs	r2, #0
 800507a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800507e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005082:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005086:	4642      	mov	r2, r8
 8005088:	464b      	mov	r3, r9
 800508a:	1891      	adds	r1, r2, r2
 800508c:	6239      	str	r1, [r7, #32]
 800508e:	415b      	adcs	r3, r3
 8005090:	627b      	str	r3, [r7, #36]	; 0x24
 8005092:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005096:	4641      	mov	r1, r8
 8005098:	1854      	adds	r4, r2, r1
 800509a:	4649      	mov	r1, r9
 800509c:	eb43 0501 	adc.w	r5, r3, r1
 80050a0:	f04f 0200 	mov.w	r2, #0
 80050a4:	f04f 0300 	mov.w	r3, #0
 80050a8:	00eb      	lsls	r3, r5, #3
 80050aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050ae:	00e2      	lsls	r2, r4, #3
 80050b0:	4614      	mov	r4, r2
 80050b2:	461d      	mov	r5, r3
 80050b4:	4643      	mov	r3, r8
 80050b6:	18e3      	adds	r3, r4, r3
 80050b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80050bc:	464b      	mov	r3, r9
 80050be:	eb45 0303 	adc.w	r3, r5, r3
 80050c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80050c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80050d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80050d6:	f04f 0200 	mov.w	r2, #0
 80050da:	f04f 0300 	mov.w	r3, #0
 80050de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80050e2:	4629      	mov	r1, r5
 80050e4:	008b      	lsls	r3, r1, #2
 80050e6:	4621      	mov	r1, r4
 80050e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050ec:	4621      	mov	r1, r4
 80050ee:	008a      	lsls	r2, r1, #2
 80050f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80050f4:	f7fb fdc8 	bl	8000c88 <__aeabi_uldivmod>
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	4b60      	ldr	r3, [pc, #384]	; (8005280 <UART_SetConfig+0x4e4>)
 80050fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005102:	095b      	lsrs	r3, r3, #5
 8005104:	011c      	lsls	r4, r3, #4
 8005106:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800510a:	2200      	movs	r2, #0
 800510c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005110:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005114:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005118:	4642      	mov	r2, r8
 800511a:	464b      	mov	r3, r9
 800511c:	1891      	adds	r1, r2, r2
 800511e:	61b9      	str	r1, [r7, #24]
 8005120:	415b      	adcs	r3, r3
 8005122:	61fb      	str	r3, [r7, #28]
 8005124:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005128:	4641      	mov	r1, r8
 800512a:	1851      	adds	r1, r2, r1
 800512c:	6139      	str	r1, [r7, #16]
 800512e:	4649      	mov	r1, r9
 8005130:	414b      	adcs	r3, r1
 8005132:	617b      	str	r3, [r7, #20]
 8005134:	f04f 0200 	mov.w	r2, #0
 8005138:	f04f 0300 	mov.w	r3, #0
 800513c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005140:	4659      	mov	r1, fp
 8005142:	00cb      	lsls	r3, r1, #3
 8005144:	4651      	mov	r1, sl
 8005146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800514a:	4651      	mov	r1, sl
 800514c:	00ca      	lsls	r2, r1, #3
 800514e:	4610      	mov	r0, r2
 8005150:	4619      	mov	r1, r3
 8005152:	4603      	mov	r3, r0
 8005154:	4642      	mov	r2, r8
 8005156:	189b      	adds	r3, r3, r2
 8005158:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800515c:	464b      	mov	r3, r9
 800515e:	460a      	mov	r2, r1
 8005160:	eb42 0303 	adc.w	r3, r2, r3
 8005164:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	67bb      	str	r3, [r7, #120]	; 0x78
 8005172:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005174:	f04f 0200 	mov.w	r2, #0
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005180:	4649      	mov	r1, r9
 8005182:	008b      	lsls	r3, r1, #2
 8005184:	4641      	mov	r1, r8
 8005186:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800518a:	4641      	mov	r1, r8
 800518c:	008a      	lsls	r2, r1, #2
 800518e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005192:	f7fb fd79 	bl	8000c88 <__aeabi_uldivmod>
 8005196:	4602      	mov	r2, r0
 8005198:	460b      	mov	r3, r1
 800519a:	4611      	mov	r1, r2
 800519c:	4b38      	ldr	r3, [pc, #224]	; (8005280 <UART_SetConfig+0x4e4>)
 800519e:	fba3 2301 	umull	r2, r3, r3, r1
 80051a2:	095b      	lsrs	r3, r3, #5
 80051a4:	2264      	movs	r2, #100	; 0x64
 80051a6:	fb02 f303 	mul.w	r3, r2, r3
 80051aa:	1acb      	subs	r3, r1, r3
 80051ac:	011b      	lsls	r3, r3, #4
 80051ae:	3332      	adds	r3, #50	; 0x32
 80051b0:	4a33      	ldr	r2, [pc, #204]	; (8005280 <UART_SetConfig+0x4e4>)
 80051b2:	fba2 2303 	umull	r2, r3, r2, r3
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051bc:	441c      	add	r4, r3
 80051be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051c2:	2200      	movs	r2, #0
 80051c4:	673b      	str	r3, [r7, #112]	; 0x70
 80051c6:	677a      	str	r2, [r7, #116]	; 0x74
 80051c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80051cc:	4642      	mov	r2, r8
 80051ce:	464b      	mov	r3, r9
 80051d0:	1891      	adds	r1, r2, r2
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	415b      	adcs	r3, r3
 80051d6:	60fb      	str	r3, [r7, #12]
 80051d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051dc:	4641      	mov	r1, r8
 80051de:	1851      	adds	r1, r2, r1
 80051e0:	6039      	str	r1, [r7, #0]
 80051e2:	4649      	mov	r1, r9
 80051e4:	414b      	adcs	r3, r1
 80051e6:	607b      	str	r3, [r7, #4]
 80051e8:	f04f 0200 	mov.w	r2, #0
 80051ec:	f04f 0300 	mov.w	r3, #0
 80051f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051f4:	4659      	mov	r1, fp
 80051f6:	00cb      	lsls	r3, r1, #3
 80051f8:	4651      	mov	r1, sl
 80051fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051fe:	4651      	mov	r1, sl
 8005200:	00ca      	lsls	r2, r1, #3
 8005202:	4610      	mov	r0, r2
 8005204:	4619      	mov	r1, r3
 8005206:	4603      	mov	r3, r0
 8005208:	4642      	mov	r2, r8
 800520a:	189b      	adds	r3, r3, r2
 800520c:	66bb      	str	r3, [r7, #104]	; 0x68
 800520e:	464b      	mov	r3, r9
 8005210:	460a      	mov	r2, r1
 8005212:	eb42 0303 	adc.w	r3, r2, r3
 8005216:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	663b      	str	r3, [r7, #96]	; 0x60
 8005222:	667a      	str	r2, [r7, #100]	; 0x64
 8005224:	f04f 0200 	mov.w	r2, #0
 8005228:	f04f 0300 	mov.w	r3, #0
 800522c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005230:	4649      	mov	r1, r9
 8005232:	008b      	lsls	r3, r1, #2
 8005234:	4641      	mov	r1, r8
 8005236:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800523a:	4641      	mov	r1, r8
 800523c:	008a      	lsls	r2, r1, #2
 800523e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005242:	f7fb fd21 	bl	8000c88 <__aeabi_uldivmod>
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	4b0d      	ldr	r3, [pc, #52]	; (8005280 <UART_SetConfig+0x4e4>)
 800524c:	fba3 1302 	umull	r1, r3, r3, r2
 8005250:	095b      	lsrs	r3, r3, #5
 8005252:	2164      	movs	r1, #100	; 0x64
 8005254:	fb01 f303 	mul.w	r3, r1, r3
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	3332      	adds	r3, #50	; 0x32
 800525e:	4a08      	ldr	r2, [pc, #32]	; (8005280 <UART_SetConfig+0x4e4>)
 8005260:	fba2 2303 	umull	r2, r3, r2, r3
 8005264:	095b      	lsrs	r3, r3, #5
 8005266:	f003 020f 	and.w	r2, r3, #15
 800526a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4422      	add	r2, r4
 8005272:	609a      	str	r2, [r3, #8]
}
 8005274:	bf00      	nop
 8005276:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800527a:	46bd      	mov	sp, r7
 800527c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005280:	51eb851f 	.word	0x51eb851f

08005284 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f103 0208 	add.w	r2, r3, #8
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f04f 32ff 	mov.w	r2, #4294967295
 800529c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f103 0208 	add.w	r2, r3, #8
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f103 0208 	add.w	r2, r3, #8
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80052de:	b480      	push	{r7}
 80052e0:	b085      	sub	sp, #20
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	601a      	str	r2, [r3, #0]
}
 800531a:	bf00      	nop
 800531c:	3714      	adds	r7, #20
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005326:	b480      	push	{r7}
 8005328:	b085      	sub	sp, #20
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	6892      	ldr	r2, [r2, #8]
 800533c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	6852      	ldr	r2, [r2, #4]
 8005346:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	429a      	cmp	r2, r3
 8005350:	d103      	bne.n	800535a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	1e5a      	subs	r2, r3, #1
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
}
 800536e:	4618      	mov	r0, r3
 8005370:	3714      	adds	r7, #20
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800537a:	b580      	push	{r7, lr}
 800537c:	b08e      	sub	sp, #56	; 0x38
 800537e:	af04      	add	r7, sp, #16
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	607a      	str	r2, [r7, #4]
 8005386:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10a      	bne.n	80053a4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800538e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005392:	f383 8811 	msr	BASEPRI, r3
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80053a0:	bf00      	nop
 80053a2:	e7fe      	b.n	80053a2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80053a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10a      	bne.n	80053c0 <xTaskCreateStatic+0x46>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	61fb      	str	r3, [r7, #28]
}
 80053bc:	bf00      	nop
 80053be:	e7fe      	b.n	80053be <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80053c0:	2354      	movs	r3, #84	; 0x54
 80053c2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	2b54      	cmp	r3, #84	; 0x54
 80053c8:	d00a      	beq.n	80053e0 <xTaskCreateStatic+0x66>
	__asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	61bb      	str	r3, [r7, #24]
}
 80053dc:	bf00      	nop
 80053de:	e7fe      	b.n	80053de <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80053e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80053e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d01e      	beq.n	8005426 <xTaskCreateStatic+0xac>
 80053e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d01b      	beq.n	8005426 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80053ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053f0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80053f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053f6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80053f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005400:	2300      	movs	r3, #0
 8005402:	9303      	str	r3, [sp, #12]
 8005404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005406:	9302      	str	r3, [sp, #8]
 8005408:	f107 0314 	add.w	r3, r7, #20
 800540c:	9301      	str	r3, [sp, #4]
 800540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	68b9      	ldr	r1, [r7, #8]
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 f850 	bl	80054be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800541e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005420:	f000 f8d4 	bl	80055cc <prvAddNewTaskToReadyList>
 8005424:	e001      	b.n	800542a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005426:	2300      	movs	r3, #0
 8005428:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800542a:	697b      	ldr	r3, [r7, #20]
	}
 800542c:	4618      	mov	r0, r3
 800542e:	3728      	adds	r7, #40	; 0x28
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005434:	b580      	push	{r7, lr}
 8005436:	b08c      	sub	sp, #48	; 0x30
 8005438:	af04      	add	r7, sp, #16
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	603b      	str	r3, [r7, #0]
 8005440:	4613      	mov	r3, r2
 8005442:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005444:	88fb      	ldrh	r3, [r7, #6]
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4618      	mov	r0, r3
 800544a:	f000 fe2d 	bl	80060a8 <pvPortMalloc>
 800544e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00e      	beq.n	8005474 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005456:	2054      	movs	r0, #84	; 0x54
 8005458:	f000 fe26 	bl	80060a8 <pvPortMalloc>
 800545c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d003      	beq.n	800546c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	631a      	str	r2, [r3, #48]	; 0x30
 800546a:	e005      	b.n	8005478 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800546c:	6978      	ldr	r0, [r7, #20]
 800546e:	f000 fee7 	bl	8006240 <vPortFree>
 8005472:	e001      	b.n	8005478 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005474:	2300      	movs	r3, #0
 8005476:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d017      	beq.n	80054ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005486:	88fa      	ldrh	r2, [r7, #6]
 8005488:	2300      	movs	r3, #0
 800548a:	9303      	str	r3, [sp, #12]
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	9302      	str	r3, [sp, #8]
 8005490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005492:	9301      	str	r3, [sp, #4]
 8005494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005496:	9300      	str	r3, [sp, #0]
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	68b9      	ldr	r1, [r7, #8]
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f000 f80e 	bl	80054be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054a2:	69f8      	ldr	r0, [r7, #28]
 80054a4:	f000 f892 	bl	80055cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80054a8:	2301      	movs	r3, #1
 80054aa:	61bb      	str	r3, [r7, #24]
 80054ac:	e002      	b.n	80054b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80054ae:	f04f 33ff 	mov.w	r3, #4294967295
 80054b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80054b4:	69bb      	ldr	r3, [r7, #24]
	}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3720      	adds	r7, #32
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}

080054be <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80054be:	b580      	push	{r7, lr}
 80054c0:	b088      	sub	sp, #32
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	60f8      	str	r0, [r7, #12]
 80054c6:	60b9      	str	r1, [r7, #8]
 80054c8:	607a      	str	r2, [r7, #4]
 80054ca:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80054cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80054d6:	3b01      	subs	r3, #1
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4413      	add	r3, r2
 80054dc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	f023 0307 	bic.w	r3, r3, #7
 80054e4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	f003 0307 	and.w	r3, r3, #7
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00a      	beq.n	8005506 <prvInitialiseNewTask+0x48>
	__asm volatile
 80054f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f4:	f383 8811 	msr	BASEPRI, r3
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	617b      	str	r3, [r7, #20]
}
 8005502:	bf00      	nop
 8005504:	e7fe      	b.n	8005504 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d01f      	beq.n	800554c <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800550c:	2300      	movs	r3, #0
 800550e:	61fb      	str	r3, [r7, #28]
 8005510:	e012      	b.n	8005538 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	4413      	add	r3, r2
 8005518:	7819      	ldrb	r1, [r3, #0]
 800551a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	4413      	add	r3, r2
 8005520:	3334      	adds	r3, #52	; 0x34
 8005522:	460a      	mov	r2, r1
 8005524:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	4413      	add	r3, r2
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d006      	beq.n	8005540 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	3301      	adds	r3, #1
 8005536:	61fb      	str	r3, [r7, #28]
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	2b0f      	cmp	r3, #15
 800553c:	d9e9      	bls.n	8005512 <prvInitialiseNewTask+0x54>
 800553e:	e000      	b.n	8005542 <prvInitialiseNewTask+0x84>
			{
				break;
 8005540:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800554a:	e003      	b.n	8005554 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800554c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800554e:	2200      	movs	r2, #0
 8005550:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005556:	2b06      	cmp	r3, #6
 8005558:	d901      	bls.n	800555e <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800555a:	2306      	movs	r3, #6
 800555c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800555e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005560:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005562:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005566:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005568:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800556a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800556c:	2200      	movs	r2, #0
 800556e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005572:	3304      	adds	r3, #4
 8005574:	4618      	mov	r0, r3
 8005576:	f7ff fea5 	bl	80052c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800557a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800557c:	3318      	adds	r3, #24
 800557e:	4618      	mov	r0, r3
 8005580:	f7ff fea0 	bl	80052c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005586:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005588:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800558a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558c:	f1c3 0207 	rsb	r2, r3, #7
 8005590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005592:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005596:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005598:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800559a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559c:	2200      	movs	r2, #0
 800559e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80055a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80055a8:	683a      	ldr	r2, [r7, #0]
 80055aa:	68f9      	ldr	r1, [r7, #12]
 80055ac:	69b8      	ldr	r0, [r7, #24]
 80055ae:	f000 fb6b 	bl	8005c88 <pxPortInitialiseStack>
 80055b2:	4602      	mov	r2, r0
 80055b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80055b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d002      	beq.n	80055c4 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80055be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055c4:	bf00      	nop
 80055c6:	3720      	adds	r7, #32
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80055d4:	f000 fc86 	bl	8005ee4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80055d8:	4b2a      	ldr	r3, [pc, #168]	; (8005684 <prvAddNewTaskToReadyList+0xb8>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	3301      	adds	r3, #1
 80055de:	4a29      	ldr	r2, [pc, #164]	; (8005684 <prvAddNewTaskToReadyList+0xb8>)
 80055e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80055e2:	4b29      	ldr	r3, [pc, #164]	; (8005688 <prvAddNewTaskToReadyList+0xbc>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80055ea:	4a27      	ldr	r2, [pc, #156]	; (8005688 <prvAddNewTaskToReadyList+0xbc>)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80055f0:	4b24      	ldr	r3, [pc, #144]	; (8005684 <prvAddNewTaskToReadyList+0xb8>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d110      	bne.n	800561a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80055f8:	f000 fa88 	bl	8005b0c <prvInitialiseTaskLists>
 80055fc:	e00d      	b.n	800561a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80055fe:	4b23      	ldr	r3, [pc, #140]	; (800568c <prvAddNewTaskToReadyList+0xc0>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d109      	bne.n	800561a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005606:	4b20      	ldr	r3, [pc, #128]	; (8005688 <prvAddNewTaskToReadyList+0xbc>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005610:	429a      	cmp	r2, r3
 8005612:	d802      	bhi.n	800561a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005614:	4a1c      	ldr	r2, [pc, #112]	; (8005688 <prvAddNewTaskToReadyList+0xbc>)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800561a:	4b1d      	ldr	r3, [pc, #116]	; (8005690 <prvAddNewTaskToReadyList+0xc4>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	3301      	adds	r3, #1
 8005620:	4a1b      	ldr	r2, [pc, #108]	; (8005690 <prvAddNewTaskToReadyList+0xc4>)
 8005622:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005628:	2201      	movs	r2, #1
 800562a:	409a      	lsls	r2, r3
 800562c:	4b19      	ldr	r3, [pc, #100]	; (8005694 <prvAddNewTaskToReadyList+0xc8>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4313      	orrs	r3, r2
 8005632:	4a18      	ldr	r2, [pc, #96]	; (8005694 <prvAddNewTaskToReadyList+0xc8>)
 8005634:	6013      	str	r3, [r2, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800563a:	4613      	mov	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4413      	add	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4a15      	ldr	r2, [pc, #84]	; (8005698 <prvAddNewTaskToReadyList+0xcc>)
 8005644:	441a      	add	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	3304      	adds	r3, #4
 800564a:	4619      	mov	r1, r3
 800564c:	4610      	mov	r0, r2
 800564e:	f7ff fe46 	bl	80052de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005652:	f000 fc77 	bl	8005f44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005656:	4b0d      	ldr	r3, [pc, #52]	; (800568c <prvAddNewTaskToReadyList+0xc0>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00e      	beq.n	800567c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800565e:	4b0a      	ldr	r3, [pc, #40]	; (8005688 <prvAddNewTaskToReadyList+0xbc>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005668:	429a      	cmp	r2, r3
 800566a:	d207      	bcs.n	800567c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800566c:	4b0b      	ldr	r3, [pc, #44]	; (800569c <prvAddNewTaskToReadyList+0xd0>)
 800566e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800567c:	bf00      	nop
 800567e:	3708      	adds	r7, #8
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	20000a8c 	.word	0x20000a8c
 8005688:	2000098c 	.word	0x2000098c
 800568c:	20000a98 	.word	0x20000a98
 8005690:	20000aa8 	.word	0x20000aa8
 8005694:	20000a94 	.word	0x20000a94
 8005698:	20000990 	.word	0x20000990
 800569c:	e000ed04 	.word	0xe000ed04

080056a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b08a      	sub	sp, #40	; 0x28
 80056a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80056a6:	2300      	movs	r3, #0
 80056a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80056ae:	463a      	mov	r2, r7
 80056b0:	1d39      	adds	r1, r7, #4
 80056b2:	f107 0308 	add.w	r3, r7, #8
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7fb fc64 	bl	8000f84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80056bc:	6839      	ldr	r1, [r7, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	9202      	str	r2, [sp, #8]
 80056c4:	9301      	str	r3, [sp, #4]
 80056c6:	2300      	movs	r3, #0
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	2300      	movs	r3, #0
 80056cc:	460a      	mov	r2, r1
 80056ce:	491e      	ldr	r1, [pc, #120]	; (8005748 <vTaskStartScheduler+0xa8>)
 80056d0:	481e      	ldr	r0, [pc, #120]	; (800574c <vTaskStartScheduler+0xac>)
 80056d2:	f7ff fe52 	bl	800537a <xTaskCreateStatic>
 80056d6:	4603      	mov	r3, r0
 80056d8:	4a1d      	ldr	r2, [pc, #116]	; (8005750 <vTaskStartScheduler+0xb0>)
 80056da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80056dc:	4b1c      	ldr	r3, [pc, #112]	; (8005750 <vTaskStartScheduler+0xb0>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80056e4:	2301      	movs	r3, #1
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	e001      	b.n	80056ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80056ea:	2300      	movs	r3, #0
 80056ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d116      	bne.n	8005722 <vTaskStartScheduler+0x82>
	__asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	613b      	str	r3, [r7, #16]
}
 8005706:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005708:	4b12      	ldr	r3, [pc, #72]	; (8005754 <vTaskStartScheduler+0xb4>)
 800570a:	f04f 32ff 	mov.w	r2, #4294967295
 800570e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005710:	4b11      	ldr	r3, [pc, #68]	; (8005758 <vTaskStartScheduler+0xb8>)
 8005712:	2201      	movs	r2, #1
 8005714:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005716:	4b11      	ldr	r3, [pc, #68]	; (800575c <vTaskStartScheduler+0xbc>)
 8005718:	2200      	movs	r2, #0
 800571a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800571c:	f000 fb40 	bl	8005da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005720:	e00e      	b.n	8005740 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005728:	d10a      	bne.n	8005740 <vTaskStartScheduler+0xa0>
	__asm volatile
 800572a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800572e:	f383 8811 	msr	BASEPRI, r3
 8005732:	f3bf 8f6f 	isb	sy
 8005736:	f3bf 8f4f 	dsb	sy
 800573a:	60fb      	str	r3, [r7, #12]
}
 800573c:	bf00      	nop
 800573e:	e7fe      	b.n	800573e <vTaskStartScheduler+0x9e>
}
 8005740:	bf00      	nop
 8005742:	3718      	adds	r7, #24
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	080091e8 	.word	0x080091e8
 800574c:	08005add 	.word	0x08005add
 8005750:	20000ab0 	.word	0x20000ab0
 8005754:	20000aac 	.word	0x20000aac
 8005758:	20000a98 	.word	0x20000a98
 800575c:	20000a90 	.word	0x20000a90

08005760 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005760:	b480      	push	{r7}
 8005762:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005764:	4b04      	ldr	r3, [pc, #16]	; (8005778 <vTaskSuspendAll+0x18>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3301      	adds	r3, #1
 800576a:	4a03      	ldr	r2, [pc, #12]	; (8005778 <vTaskSuspendAll+0x18>)
 800576c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800576e:	bf00      	nop
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	20000ab4 	.word	0x20000ab4

0800577c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005782:	2300      	movs	r3, #0
 8005784:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005786:	2300      	movs	r3, #0
 8005788:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800578a:	4b41      	ldr	r3, [pc, #260]	; (8005890 <xTaskResumeAll+0x114>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10a      	bne.n	80057a8 <xTaskResumeAll+0x2c>
	__asm volatile
 8005792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005796:	f383 8811 	msr	BASEPRI, r3
 800579a:	f3bf 8f6f 	isb	sy
 800579e:	f3bf 8f4f 	dsb	sy
 80057a2:	603b      	str	r3, [r7, #0]
}
 80057a4:	bf00      	nop
 80057a6:	e7fe      	b.n	80057a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80057a8:	f000 fb9c 	bl	8005ee4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80057ac:	4b38      	ldr	r3, [pc, #224]	; (8005890 <xTaskResumeAll+0x114>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3b01      	subs	r3, #1
 80057b2:	4a37      	ldr	r2, [pc, #220]	; (8005890 <xTaskResumeAll+0x114>)
 80057b4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057b6:	4b36      	ldr	r3, [pc, #216]	; (8005890 <xTaskResumeAll+0x114>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d161      	bne.n	8005882 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80057be:	4b35      	ldr	r3, [pc, #212]	; (8005894 <xTaskResumeAll+0x118>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d05d      	beq.n	8005882 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057c6:	e02e      	b.n	8005826 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057c8:	4b33      	ldr	r3, [pc, #204]	; (8005898 <xTaskResumeAll+0x11c>)
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	3318      	adds	r3, #24
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7ff fda6 	bl	8005326 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	3304      	adds	r3, #4
 80057de:	4618      	mov	r0, r3
 80057e0:	f7ff fda1 	bl	8005326 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e8:	2201      	movs	r2, #1
 80057ea:	409a      	lsls	r2, r3
 80057ec:	4b2b      	ldr	r3, [pc, #172]	; (800589c <xTaskResumeAll+0x120>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	4a2a      	ldr	r2, [pc, #168]	; (800589c <xTaskResumeAll+0x120>)
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057fa:	4613      	mov	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4413      	add	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4a27      	ldr	r2, [pc, #156]	; (80058a0 <xTaskResumeAll+0x124>)
 8005804:	441a      	add	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	3304      	adds	r3, #4
 800580a:	4619      	mov	r1, r3
 800580c:	4610      	mov	r0, r2
 800580e:	f7ff fd66 	bl	80052de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005816:	4b23      	ldr	r3, [pc, #140]	; (80058a4 <xTaskResumeAll+0x128>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800581c:	429a      	cmp	r2, r3
 800581e:	d302      	bcc.n	8005826 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005820:	4b21      	ldr	r3, [pc, #132]	; (80058a8 <xTaskResumeAll+0x12c>)
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005826:	4b1c      	ldr	r3, [pc, #112]	; (8005898 <xTaskResumeAll+0x11c>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1cc      	bne.n	80057c8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005834:	f000 fa08 	bl	8005c48 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005838:	4b1c      	ldr	r3, [pc, #112]	; (80058ac <xTaskResumeAll+0x130>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d010      	beq.n	8005866 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005844:	f000 f836 	bl	80058b4 <xTaskIncrementTick>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d002      	beq.n	8005854 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800584e:	4b16      	ldr	r3, [pc, #88]	; (80058a8 <xTaskResumeAll+0x12c>)
 8005850:	2201      	movs	r2, #1
 8005852:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	3b01      	subs	r3, #1
 8005858:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1f1      	bne.n	8005844 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005860:	4b12      	ldr	r3, [pc, #72]	; (80058ac <xTaskResumeAll+0x130>)
 8005862:	2200      	movs	r2, #0
 8005864:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005866:	4b10      	ldr	r3, [pc, #64]	; (80058a8 <xTaskResumeAll+0x12c>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d009      	beq.n	8005882 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800586e:	2301      	movs	r3, #1
 8005870:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005872:	4b0f      	ldr	r3, [pc, #60]	; (80058b0 <xTaskResumeAll+0x134>)
 8005874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	f3bf 8f4f 	dsb	sy
 800587e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005882:	f000 fb5f 	bl	8005f44 <vPortExitCritical>

	return xAlreadyYielded;
 8005886:	68bb      	ldr	r3, [r7, #8]
}
 8005888:	4618      	mov	r0, r3
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	20000ab4 	.word	0x20000ab4
 8005894:	20000a8c 	.word	0x20000a8c
 8005898:	20000a4c 	.word	0x20000a4c
 800589c:	20000a94 	.word	0x20000a94
 80058a0:	20000990 	.word	0x20000990
 80058a4:	2000098c 	.word	0x2000098c
 80058a8:	20000aa0 	.word	0x20000aa0
 80058ac:	20000a9c 	.word	0x20000a9c
 80058b0:	e000ed04 	.word	0xe000ed04

080058b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80058ba:	2300      	movs	r3, #0
 80058bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058be:	4b4e      	ldr	r3, [pc, #312]	; (80059f8 <xTaskIncrementTick+0x144>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f040 808e 	bne.w	80059e4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80058c8:	4b4c      	ldr	r3, [pc, #304]	; (80059fc <xTaskIncrementTick+0x148>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3301      	adds	r3, #1
 80058ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80058d0:	4a4a      	ldr	r2, [pc, #296]	; (80059fc <xTaskIncrementTick+0x148>)
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d120      	bne.n	800591e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80058dc:	4b48      	ldr	r3, [pc, #288]	; (8005a00 <xTaskIncrementTick+0x14c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00a      	beq.n	80058fc <xTaskIncrementTick+0x48>
	__asm volatile
 80058e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	603b      	str	r3, [r7, #0]
}
 80058f8:	bf00      	nop
 80058fa:	e7fe      	b.n	80058fa <xTaskIncrementTick+0x46>
 80058fc:	4b40      	ldr	r3, [pc, #256]	; (8005a00 <xTaskIncrementTick+0x14c>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	60fb      	str	r3, [r7, #12]
 8005902:	4b40      	ldr	r3, [pc, #256]	; (8005a04 <xTaskIncrementTick+0x150>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a3e      	ldr	r2, [pc, #248]	; (8005a00 <xTaskIncrementTick+0x14c>)
 8005908:	6013      	str	r3, [r2, #0]
 800590a:	4a3e      	ldr	r2, [pc, #248]	; (8005a04 <xTaskIncrementTick+0x150>)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6013      	str	r3, [r2, #0]
 8005910:	4b3d      	ldr	r3, [pc, #244]	; (8005a08 <xTaskIncrementTick+0x154>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	3301      	adds	r3, #1
 8005916:	4a3c      	ldr	r2, [pc, #240]	; (8005a08 <xTaskIncrementTick+0x154>)
 8005918:	6013      	str	r3, [r2, #0]
 800591a:	f000 f995 	bl	8005c48 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800591e:	4b3b      	ldr	r3, [pc, #236]	; (8005a0c <xTaskIncrementTick+0x158>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	429a      	cmp	r2, r3
 8005926:	d348      	bcc.n	80059ba <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005928:	4b35      	ldr	r3, [pc, #212]	; (8005a00 <xTaskIncrementTick+0x14c>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d104      	bne.n	800593c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005932:	4b36      	ldr	r3, [pc, #216]	; (8005a0c <xTaskIncrementTick+0x158>)
 8005934:	f04f 32ff 	mov.w	r2, #4294967295
 8005938:	601a      	str	r2, [r3, #0]
					break;
 800593a:	e03e      	b.n	80059ba <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800593c:	4b30      	ldr	r3, [pc, #192]	; (8005a00 <xTaskIncrementTick+0x14c>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	429a      	cmp	r2, r3
 8005952:	d203      	bcs.n	800595c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005954:	4a2d      	ldr	r2, [pc, #180]	; (8005a0c <xTaskIncrementTick+0x158>)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800595a:	e02e      	b.n	80059ba <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	3304      	adds	r3, #4
 8005960:	4618      	mov	r0, r3
 8005962:	f7ff fce0 	bl	8005326 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800596a:	2b00      	cmp	r3, #0
 800596c:	d004      	beq.n	8005978 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	3318      	adds	r3, #24
 8005972:	4618      	mov	r0, r3
 8005974:	f7ff fcd7 	bl	8005326 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597c:	2201      	movs	r2, #1
 800597e:	409a      	lsls	r2, r3
 8005980:	4b23      	ldr	r3, [pc, #140]	; (8005a10 <xTaskIncrementTick+0x15c>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4313      	orrs	r3, r2
 8005986:	4a22      	ldr	r2, [pc, #136]	; (8005a10 <xTaskIncrementTick+0x15c>)
 8005988:	6013      	str	r3, [r2, #0]
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800598e:	4613      	mov	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	4413      	add	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4a1f      	ldr	r2, [pc, #124]	; (8005a14 <xTaskIncrementTick+0x160>)
 8005998:	441a      	add	r2, r3
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	3304      	adds	r3, #4
 800599e:	4619      	mov	r1, r3
 80059a0:	4610      	mov	r0, r2
 80059a2:	f7ff fc9c 	bl	80052de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059aa:	4b1b      	ldr	r3, [pc, #108]	; (8005a18 <xTaskIncrementTick+0x164>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d3b9      	bcc.n	8005928 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80059b4:	2301      	movs	r3, #1
 80059b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059b8:	e7b6      	b.n	8005928 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80059ba:	4b17      	ldr	r3, [pc, #92]	; (8005a18 <xTaskIncrementTick+0x164>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059c0:	4914      	ldr	r1, [pc, #80]	; (8005a14 <xTaskIncrementTick+0x160>)
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	440b      	add	r3, r1
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d901      	bls.n	80059d6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80059d2:	2301      	movs	r3, #1
 80059d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80059d6:	4b11      	ldr	r3, [pc, #68]	; (8005a1c <xTaskIncrementTick+0x168>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d007      	beq.n	80059ee <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80059de:	2301      	movs	r3, #1
 80059e0:	617b      	str	r3, [r7, #20]
 80059e2:	e004      	b.n	80059ee <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80059e4:	4b0e      	ldr	r3, [pc, #56]	; (8005a20 <xTaskIncrementTick+0x16c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3301      	adds	r3, #1
 80059ea:	4a0d      	ldr	r2, [pc, #52]	; (8005a20 <xTaskIncrementTick+0x16c>)
 80059ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80059ee:	697b      	ldr	r3, [r7, #20]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	20000ab4 	.word	0x20000ab4
 80059fc:	20000a90 	.word	0x20000a90
 8005a00:	20000a44 	.word	0x20000a44
 8005a04:	20000a48 	.word	0x20000a48
 8005a08:	20000aa4 	.word	0x20000aa4
 8005a0c:	20000aac 	.word	0x20000aac
 8005a10:	20000a94 	.word	0x20000a94
 8005a14:	20000990 	.word	0x20000990
 8005a18:	2000098c 	.word	0x2000098c
 8005a1c:	20000aa0 	.word	0x20000aa0
 8005a20:	20000a9c 	.word	0x20000a9c

08005a24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005a24:	b480      	push	{r7}
 8005a26:	b087      	sub	sp, #28
 8005a28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005a2a:	4b27      	ldr	r3, [pc, #156]	; (8005ac8 <vTaskSwitchContext+0xa4>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005a32:	4b26      	ldr	r3, [pc, #152]	; (8005acc <vTaskSwitchContext+0xa8>)
 8005a34:	2201      	movs	r2, #1
 8005a36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005a38:	e03f      	b.n	8005aba <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8005a3a:	4b24      	ldr	r3, [pc, #144]	; (8005acc <vTaskSwitchContext+0xa8>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a40:	4b23      	ldr	r3, [pc, #140]	; (8005ad0 <vTaskSwitchContext+0xac>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	fab3 f383 	clz	r3, r3
 8005a4c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005a4e:	7afb      	ldrb	r3, [r7, #11]
 8005a50:	f1c3 031f 	rsb	r3, r3, #31
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	491f      	ldr	r1, [pc, #124]	; (8005ad4 <vTaskSwitchContext+0xb0>)
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	440b      	add	r3, r1
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10a      	bne.n	8005a80 <vTaskSwitchContext+0x5c>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	607b      	str	r3, [r7, #4]
}
 8005a7c:	bf00      	nop
 8005a7e:	e7fe      	b.n	8005a7e <vTaskSwitchContext+0x5a>
 8005a80:	697a      	ldr	r2, [r7, #20]
 8005a82:	4613      	mov	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4413      	add	r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	4a12      	ldr	r2, [pc, #72]	; (8005ad4 <vTaskSwitchContext+0xb0>)
 8005a8c:	4413      	add	r3, r2
 8005a8e:	613b      	str	r3, [r7, #16]
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	605a      	str	r2, [r3, #4]
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	3308      	adds	r3, #8
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d104      	bne.n	8005ab0 <vTaskSwitchContext+0x8c>
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	605a      	str	r2, [r3, #4]
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	4a08      	ldr	r2, [pc, #32]	; (8005ad8 <vTaskSwitchContext+0xb4>)
 8005ab8:	6013      	str	r3, [r2, #0]
}
 8005aba:	bf00      	nop
 8005abc:	371c      	adds	r7, #28
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	20000ab4 	.word	0x20000ab4
 8005acc:	20000aa0 	.word	0x20000aa0
 8005ad0:	20000a94 	.word	0x20000a94
 8005ad4:	20000990 	.word	0x20000990
 8005ad8:	2000098c 	.word	0x2000098c

08005adc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ae4:	f000 f852 	bl	8005b8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ae8:	4b06      	ldr	r3, [pc, #24]	; (8005b04 <prvIdleTask+0x28>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d9f9      	bls.n	8005ae4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005af0:	4b05      	ldr	r3, [pc, #20]	; (8005b08 <prvIdleTask+0x2c>)
 8005af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005af6:	601a      	str	r2, [r3, #0]
 8005af8:	f3bf 8f4f 	dsb	sy
 8005afc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b00:	e7f0      	b.n	8005ae4 <prvIdleTask+0x8>
 8005b02:	bf00      	nop
 8005b04:	20000990 	.word	0x20000990
 8005b08:	e000ed04 	.word	0xe000ed04

08005b0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b12:	2300      	movs	r3, #0
 8005b14:	607b      	str	r3, [r7, #4]
 8005b16:	e00c      	b.n	8005b32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4a12      	ldr	r2, [pc, #72]	; (8005b6c <prvInitialiseTaskLists+0x60>)
 8005b24:	4413      	add	r3, r2
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7ff fbac 	bl	8005284 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	607b      	str	r3, [r7, #4]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b06      	cmp	r3, #6
 8005b36:	d9ef      	bls.n	8005b18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b38:	480d      	ldr	r0, [pc, #52]	; (8005b70 <prvInitialiseTaskLists+0x64>)
 8005b3a:	f7ff fba3 	bl	8005284 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b3e:	480d      	ldr	r0, [pc, #52]	; (8005b74 <prvInitialiseTaskLists+0x68>)
 8005b40:	f7ff fba0 	bl	8005284 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b44:	480c      	ldr	r0, [pc, #48]	; (8005b78 <prvInitialiseTaskLists+0x6c>)
 8005b46:	f7ff fb9d 	bl	8005284 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b4a:	480c      	ldr	r0, [pc, #48]	; (8005b7c <prvInitialiseTaskLists+0x70>)
 8005b4c:	f7ff fb9a 	bl	8005284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b50:	480b      	ldr	r0, [pc, #44]	; (8005b80 <prvInitialiseTaskLists+0x74>)
 8005b52:	f7ff fb97 	bl	8005284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b56:	4b0b      	ldr	r3, [pc, #44]	; (8005b84 <prvInitialiseTaskLists+0x78>)
 8005b58:	4a05      	ldr	r2, [pc, #20]	; (8005b70 <prvInitialiseTaskLists+0x64>)
 8005b5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b5c:	4b0a      	ldr	r3, [pc, #40]	; (8005b88 <prvInitialiseTaskLists+0x7c>)
 8005b5e:	4a05      	ldr	r2, [pc, #20]	; (8005b74 <prvInitialiseTaskLists+0x68>)
 8005b60:	601a      	str	r2, [r3, #0]
}
 8005b62:	bf00      	nop
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20000990 	.word	0x20000990
 8005b70:	20000a1c 	.word	0x20000a1c
 8005b74:	20000a30 	.word	0x20000a30
 8005b78:	20000a4c 	.word	0x20000a4c
 8005b7c:	20000a60 	.word	0x20000a60
 8005b80:	20000a78 	.word	0x20000a78
 8005b84:	20000a44 	.word	0x20000a44
 8005b88:	20000a48 	.word	0x20000a48

08005b8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b92:	e019      	b.n	8005bc8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005b94:	f000 f9a6 	bl	8005ee4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b98:	4b10      	ldr	r3, [pc, #64]	; (8005bdc <prvCheckTasksWaitingTermination+0x50>)
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7ff fbbe 	bl	8005326 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005baa:	4b0d      	ldr	r3, [pc, #52]	; (8005be0 <prvCheckTasksWaitingTermination+0x54>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	4a0b      	ldr	r2, [pc, #44]	; (8005be0 <prvCheckTasksWaitingTermination+0x54>)
 8005bb2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005bb4:	4b0b      	ldr	r3, [pc, #44]	; (8005be4 <prvCheckTasksWaitingTermination+0x58>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	4a0a      	ldr	r2, [pc, #40]	; (8005be4 <prvCheckTasksWaitingTermination+0x58>)
 8005bbc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bbe:	f000 f9c1 	bl	8005f44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f810 	bl	8005be8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bc8:	4b06      	ldr	r3, [pc, #24]	; (8005be4 <prvCheckTasksWaitingTermination+0x58>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1e1      	bne.n	8005b94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	20000a60 	.word	0x20000a60
 8005be0:	20000a8c 	.word	0x20000a8c
 8005be4:	20000a74 	.word	0x20000a74

08005be8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d108      	bne.n	8005c0c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 fb1e 	bl	8006240 <vPortFree>
				vPortFree( pxTCB );
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 fb1b 	bl	8006240 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c0a:	e018      	b.n	8005c3e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d103      	bne.n	8005c1e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 fb12 	bl	8006240 <vPortFree>
	}
 8005c1c:	e00f      	b.n	8005c3e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d00a      	beq.n	8005c3e <prvDeleteTCB+0x56>
	__asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	60fb      	str	r3, [r7, #12]
}
 8005c3a:	bf00      	nop
 8005c3c:	e7fe      	b.n	8005c3c <prvDeleteTCB+0x54>
	}
 8005c3e:	bf00      	nop
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
	...

08005c48 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c4e:	4b0c      	ldr	r3, [pc, #48]	; (8005c80 <prvResetNextTaskUnblockTime+0x38>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d104      	bne.n	8005c62 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c58:	4b0a      	ldr	r3, [pc, #40]	; (8005c84 <prvResetNextTaskUnblockTime+0x3c>)
 8005c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c5e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c60:	e008      	b.n	8005c74 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c62:	4b07      	ldr	r3, [pc, #28]	; (8005c80 <prvResetNextTaskUnblockTime+0x38>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	4a04      	ldr	r2, [pc, #16]	; (8005c84 <prvResetNextTaskUnblockTime+0x3c>)
 8005c72:	6013      	str	r3, [r2, #0]
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	20000a44 	.word	0x20000a44
 8005c84:	20000aac 	.word	0x20000aac

08005c88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	3b04      	subs	r3, #4
 8005c98:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005ca0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	3b04      	subs	r3, #4
 8005ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	f023 0201 	bic.w	r2, r3, #1
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	3b04      	subs	r3, #4
 8005cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cb8:	4a0c      	ldr	r2, [pc, #48]	; (8005cec <pxPortInitialiseStack+0x64>)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	3b14      	subs	r3, #20
 8005cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	3b04      	subs	r3, #4
 8005cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f06f 0202 	mvn.w	r2, #2
 8005cd6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	3b20      	subs	r3, #32
 8005cdc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cde:	68fb      	ldr	r3, [r7, #12]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	08005cf1 	.word	0x08005cf1

08005cf0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005cfa:	4b12      	ldr	r3, [pc, #72]	; (8005d44 <prvTaskExitError+0x54>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d02:	d00a      	beq.n	8005d1a <prvTaskExitError+0x2a>
	__asm volatile
 8005d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d08:	f383 8811 	msr	BASEPRI, r3
 8005d0c:	f3bf 8f6f 	isb	sy
 8005d10:	f3bf 8f4f 	dsb	sy
 8005d14:	60fb      	str	r3, [r7, #12]
}
 8005d16:	bf00      	nop
 8005d18:	e7fe      	b.n	8005d18 <prvTaskExitError+0x28>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	60bb      	str	r3, [r7, #8]
}
 8005d2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d2e:	bf00      	nop
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d0fc      	beq.n	8005d30 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d36:	bf00      	nop
 8005d38:	bf00      	nop
 8005d3a:	3714      	adds	r7, #20
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr
 8005d44:	20000014 	.word	0x20000014
	...

08005d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d50:	4b07      	ldr	r3, [pc, #28]	; (8005d70 <pxCurrentTCBConst2>)
 8005d52:	6819      	ldr	r1, [r3, #0]
 8005d54:	6808      	ldr	r0, [r1, #0]
 8005d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d5a:	f380 8809 	msr	PSP, r0
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f04f 0000 	mov.w	r0, #0
 8005d66:	f380 8811 	msr	BASEPRI, r0
 8005d6a:	4770      	bx	lr
 8005d6c:	f3af 8000 	nop.w

08005d70 <pxCurrentTCBConst2>:
 8005d70:	2000098c 	.word	0x2000098c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d74:	bf00      	nop
 8005d76:	bf00      	nop

08005d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d78:	4808      	ldr	r0, [pc, #32]	; (8005d9c <prvPortStartFirstTask+0x24>)
 8005d7a:	6800      	ldr	r0, [r0, #0]
 8005d7c:	6800      	ldr	r0, [r0, #0]
 8005d7e:	f380 8808 	msr	MSP, r0
 8005d82:	f04f 0000 	mov.w	r0, #0
 8005d86:	f380 8814 	msr	CONTROL, r0
 8005d8a:	b662      	cpsie	i
 8005d8c:	b661      	cpsie	f
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	df00      	svc	0
 8005d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005d9a:	bf00      	nop
 8005d9c:	e000ed08 	.word	0xe000ed08

08005da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005da6:	4b46      	ldr	r3, [pc, #280]	; (8005ec0 <xPortStartScheduler+0x120>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a46      	ldr	r2, [pc, #280]	; (8005ec4 <xPortStartScheduler+0x124>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d10a      	bne.n	8005dc6 <xPortStartScheduler+0x26>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	613b      	str	r3, [r7, #16]
}
 8005dc2:	bf00      	nop
 8005dc4:	e7fe      	b.n	8005dc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005dc6:	4b3e      	ldr	r3, [pc, #248]	; (8005ec0 <xPortStartScheduler+0x120>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a3f      	ldr	r2, [pc, #252]	; (8005ec8 <xPortStartScheduler+0x128>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d10a      	bne.n	8005de6 <xPortStartScheduler+0x46>
	__asm volatile
 8005dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd4:	f383 8811 	msr	BASEPRI, r3
 8005dd8:	f3bf 8f6f 	isb	sy
 8005ddc:	f3bf 8f4f 	dsb	sy
 8005de0:	60fb      	str	r3, [r7, #12]
}
 8005de2:	bf00      	nop
 8005de4:	e7fe      	b.n	8005de4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005de6:	4b39      	ldr	r3, [pc, #228]	; (8005ecc <xPortStartScheduler+0x12c>)
 8005de8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	22ff      	movs	r2, #255	; 0xff
 8005df6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	4b31      	ldr	r3, [pc, #196]	; (8005ed0 <xPortStartScheduler+0x130>)
 8005e0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e0e:	4b31      	ldr	r3, [pc, #196]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e10:	2207      	movs	r2, #7
 8005e12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e14:	e009      	b.n	8005e2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005e16:	4b2f      	ldr	r3, [pc, #188]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	4a2d      	ldr	r2, [pc, #180]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e20:	78fb      	ldrb	r3, [r7, #3]
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	005b      	lsls	r3, r3, #1
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e2a:	78fb      	ldrb	r3, [r7, #3]
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e32:	2b80      	cmp	r3, #128	; 0x80
 8005e34:	d0ef      	beq.n	8005e16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e36:	4b27      	ldr	r3, [pc, #156]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f1c3 0307 	rsb	r3, r3, #7
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	d00a      	beq.n	8005e58 <xPortStartScheduler+0xb8>
	__asm volatile
 8005e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e46:	f383 8811 	msr	BASEPRI, r3
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	f3bf 8f4f 	dsb	sy
 8005e52:	60bb      	str	r3, [r7, #8]
}
 8005e54:	bf00      	nop
 8005e56:	e7fe      	b.n	8005e56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e58:	4b1e      	ldr	r3, [pc, #120]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	021b      	lsls	r3, r3, #8
 8005e5e:	4a1d      	ldr	r2, [pc, #116]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e62:	4b1c      	ldr	r3, [pc, #112]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e6a:	4a1a      	ldr	r2, [pc, #104]	; (8005ed4 <xPortStartScheduler+0x134>)
 8005e6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e76:	4b18      	ldr	r3, [pc, #96]	; (8005ed8 <xPortStartScheduler+0x138>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a17      	ldr	r2, [pc, #92]	; (8005ed8 <xPortStartScheduler+0x138>)
 8005e7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e82:	4b15      	ldr	r3, [pc, #84]	; (8005ed8 <xPortStartScheduler+0x138>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a14      	ldr	r2, [pc, #80]	; (8005ed8 <xPortStartScheduler+0x138>)
 8005e88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005e8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e8e:	f000 f8dd 	bl	800604c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e92:	4b12      	ldr	r3, [pc, #72]	; (8005edc <xPortStartScheduler+0x13c>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005e98:	f000 f8fc 	bl	8006094 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e9c:	4b10      	ldr	r3, [pc, #64]	; (8005ee0 <xPortStartScheduler+0x140>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a0f      	ldr	r2, [pc, #60]	; (8005ee0 <xPortStartScheduler+0x140>)
 8005ea2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005ea6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005ea8:	f7ff ff66 	bl	8005d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005eac:	f7ff fdba 	bl	8005a24 <vTaskSwitchContext>
	prvTaskExitError();
 8005eb0:	f7ff ff1e 	bl	8005cf0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3718      	adds	r7, #24
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	e000ed00 	.word	0xe000ed00
 8005ec4:	410fc271 	.word	0x410fc271
 8005ec8:	410fc270 	.word	0x410fc270
 8005ecc:	e000e400 	.word	0xe000e400
 8005ed0:	20000ab8 	.word	0x20000ab8
 8005ed4:	20000abc 	.word	0x20000abc
 8005ed8:	e000ed20 	.word	0xe000ed20
 8005edc:	20000014 	.word	0x20000014
 8005ee0:	e000ef34 	.word	0xe000ef34

08005ee4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
	__asm volatile
 8005eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eee:	f383 8811 	msr	BASEPRI, r3
 8005ef2:	f3bf 8f6f 	isb	sy
 8005ef6:	f3bf 8f4f 	dsb	sy
 8005efa:	607b      	str	r3, [r7, #4]
}
 8005efc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005efe:	4b0f      	ldr	r3, [pc, #60]	; (8005f3c <vPortEnterCritical+0x58>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3301      	adds	r3, #1
 8005f04:	4a0d      	ldr	r2, [pc, #52]	; (8005f3c <vPortEnterCritical+0x58>)
 8005f06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f08:	4b0c      	ldr	r3, [pc, #48]	; (8005f3c <vPortEnterCritical+0x58>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d10f      	bne.n	8005f30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f10:	4b0b      	ldr	r3, [pc, #44]	; (8005f40 <vPortEnterCritical+0x5c>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00a      	beq.n	8005f30 <vPortEnterCritical+0x4c>
	__asm volatile
 8005f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f1e:	f383 8811 	msr	BASEPRI, r3
 8005f22:	f3bf 8f6f 	isb	sy
 8005f26:	f3bf 8f4f 	dsb	sy
 8005f2a:	603b      	str	r3, [r7, #0]
}
 8005f2c:	bf00      	nop
 8005f2e:	e7fe      	b.n	8005f2e <vPortEnterCritical+0x4a>
	}
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	20000014 	.word	0x20000014
 8005f40:	e000ed04 	.word	0xe000ed04

08005f44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f4a:	4b12      	ldr	r3, [pc, #72]	; (8005f94 <vPortExitCritical+0x50>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d10a      	bne.n	8005f68 <vPortExitCritical+0x24>
	__asm volatile
 8005f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f56:	f383 8811 	msr	BASEPRI, r3
 8005f5a:	f3bf 8f6f 	isb	sy
 8005f5e:	f3bf 8f4f 	dsb	sy
 8005f62:	607b      	str	r3, [r7, #4]
}
 8005f64:	bf00      	nop
 8005f66:	e7fe      	b.n	8005f66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f68:	4b0a      	ldr	r3, [pc, #40]	; (8005f94 <vPortExitCritical+0x50>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	4a09      	ldr	r2, [pc, #36]	; (8005f94 <vPortExitCritical+0x50>)
 8005f70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f72:	4b08      	ldr	r3, [pc, #32]	; (8005f94 <vPortExitCritical+0x50>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d105      	bne.n	8005f86 <vPortExitCritical+0x42>
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f86:	bf00      	nop
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	20000014 	.word	0x20000014
	...

08005fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005fa0:	f3ef 8009 	mrs	r0, PSP
 8005fa4:	f3bf 8f6f 	isb	sy
 8005fa8:	4b15      	ldr	r3, [pc, #84]	; (8006000 <pxCurrentTCBConst>)
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	f01e 0f10 	tst.w	lr, #16
 8005fb0:	bf08      	it	eq
 8005fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fba:	6010      	str	r0, [r2, #0]
 8005fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005fc4:	f380 8811 	msr	BASEPRI, r0
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f7ff fd28 	bl	8005a24 <vTaskSwitchContext>
 8005fd4:	f04f 0000 	mov.w	r0, #0
 8005fd8:	f380 8811 	msr	BASEPRI, r0
 8005fdc:	bc09      	pop	{r0, r3}
 8005fde:	6819      	ldr	r1, [r3, #0]
 8005fe0:	6808      	ldr	r0, [r1, #0]
 8005fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe6:	f01e 0f10 	tst.w	lr, #16
 8005fea:	bf08      	it	eq
 8005fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005ff0:	f380 8809 	msr	PSP, r0
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	f3af 8000 	nop.w

08006000 <pxCurrentTCBConst>:
 8006000:	2000098c 	.word	0x2000098c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop

08006008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	607b      	str	r3, [r7, #4]
}
 8006020:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006022:	f7ff fc47 	bl	80058b4 <xTaskIncrementTick>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d003      	beq.n	8006034 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800602c:	4b06      	ldr	r3, [pc, #24]	; (8006048 <SysTick_Handler+0x40>)
 800602e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006032:	601a      	str	r2, [r3, #0]
 8006034:	2300      	movs	r3, #0
 8006036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	f383 8811 	msr	BASEPRI, r3
}
 800603e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006040:	bf00      	nop
 8006042:	3708      	adds	r7, #8
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	e000ed04 	.word	0xe000ed04

0800604c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800604c:	b480      	push	{r7}
 800604e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006050:	4b0b      	ldr	r3, [pc, #44]	; (8006080 <vPortSetupTimerInterrupt+0x34>)
 8006052:	2200      	movs	r2, #0
 8006054:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006056:	4b0b      	ldr	r3, [pc, #44]	; (8006084 <vPortSetupTimerInterrupt+0x38>)
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800605c:	4b0a      	ldr	r3, [pc, #40]	; (8006088 <vPortSetupTimerInterrupt+0x3c>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a0a      	ldr	r2, [pc, #40]	; (800608c <vPortSetupTimerInterrupt+0x40>)
 8006062:	fba2 2303 	umull	r2, r3, r2, r3
 8006066:	099b      	lsrs	r3, r3, #6
 8006068:	4a09      	ldr	r2, [pc, #36]	; (8006090 <vPortSetupTimerInterrupt+0x44>)
 800606a:	3b01      	subs	r3, #1
 800606c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800606e:	4b04      	ldr	r3, [pc, #16]	; (8006080 <vPortSetupTimerInterrupt+0x34>)
 8006070:	2207      	movs	r2, #7
 8006072:	601a      	str	r2, [r3, #0]
}
 8006074:	bf00      	nop
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	e000e010 	.word	0xe000e010
 8006084:	e000e018 	.word	0xe000e018
 8006088:	20000008 	.word	0x20000008
 800608c:	10624dd3 	.word	0x10624dd3
 8006090:	e000e014 	.word	0xe000e014

08006094 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006094:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80060a4 <vPortEnableVFP+0x10>
 8006098:	6801      	ldr	r1, [r0, #0]
 800609a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800609e:	6001      	str	r1, [r0, #0]
 80060a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80060a2:	bf00      	nop
 80060a4:	e000ed88 	.word	0xe000ed88

080060a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b08a      	sub	sp, #40	; 0x28
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80060b0:	2300      	movs	r3, #0
 80060b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80060b4:	f7ff fb54 	bl	8005760 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80060b8:	4b5b      	ldr	r3, [pc, #364]	; (8006228 <pvPortMalloc+0x180>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80060c0:	f000 f920 	bl	8006304 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80060c4:	4b59      	ldr	r3, [pc, #356]	; (800622c <pvPortMalloc+0x184>)
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	4013      	ands	r3, r2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f040 8093 	bne.w	80061f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d01d      	beq.n	8006114 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80060d8:	2208      	movs	r2, #8
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4413      	add	r3, r2
 80060de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d014      	beq.n	8006114 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f023 0307 	bic.w	r3, r3, #7
 80060f0:	3308      	adds	r3, #8
 80060f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f003 0307 	and.w	r3, r3, #7
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <pvPortMalloc+0x6c>
	__asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	617b      	str	r3, [r7, #20]
}
 8006110:	bf00      	nop
 8006112:	e7fe      	b.n	8006112 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d06e      	beq.n	80061f8 <pvPortMalloc+0x150>
 800611a:	4b45      	ldr	r3, [pc, #276]	; (8006230 <pvPortMalloc+0x188>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	429a      	cmp	r2, r3
 8006122:	d869      	bhi.n	80061f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006124:	4b43      	ldr	r3, [pc, #268]	; (8006234 <pvPortMalloc+0x18c>)
 8006126:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006128:	4b42      	ldr	r3, [pc, #264]	; (8006234 <pvPortMalloc+0x18c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800612e:	e004      	b.n	800613a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800613a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	429a      	cmp	r2, r3
 8006142:	d903      	bls.n	800614c <pvPortMalloc+0xa4>
 8006144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d1f1      	bne.n	8006130 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800614c:	4b36      	ldr	r3, [pc, #216]	; (8006228 <pvPortMalloc+0x180>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006152:	429a      	cmp	r2, r3
 8006154:	d050      	beq.n	80061f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2208      	movs	r2, #8
 800615c:	4413      	add	r3, r2
 800615e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	6a3b      	ldr	r3, [r7, #32]
 8006166:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	1ad2      	subs	r2, r2, r3
 8006170:	2308      	movs	r3, #8
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	429a      	cmp	r2, r3
 8006176:	d91f      	bls.n	80061b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4413      	add	r3, r2
 800617e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	f003 0307 	and.w	r3, r3, #7
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00a      	beq.n	80061a0 <pvPortMalloc+0xf8>
	__asm volatile
 800618a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800618e:	f383 8811 	msr	BASEPRI, r3
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	f3bf 8f4f 	dsb	sy
 800619a:	613b      	str	r3, [r7, #16]
}
 800619c:	bf00      	nop
 800619e:	e7fe      	b.n	800619e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	685a      	ldr	r2, [r3, #4]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	1ad2      	subs	r2, r2, r3
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80061ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80061b2:	69b8      	ldr	r0, [r7, #24]
 80061b4:	f000 f908 	bl	80063c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80061b8:	4b1d      	ldr	r3, [pc, #116]	; (8006230 <pvPortMalloc+0x188>)
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	4a1b      	ldr	r2, [pc, #108]	; (8006230 <pvPortMalloc+0x188>)
 80061c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80061c6:	4b1a      	ldr	r3, [pc, #104]	; (8006230 <pvPortMalloc+0x188>)
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	4b1b      	ldr	r3, [pc, #108]	; (8006238 <pvPortMalloc+0x190>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d203      	bcs.n	80061da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80061d2:	4b17      	ldr	r3, [pc, #92]	; (8006230 <pvPortMalloc+0x188>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a18      	ldr	r2, [pc, #96]	; (8006238 <pvPortMalloc+0x190>)
 80061d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80061da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	4b13      	ldr	r3, [pc, #76]	; (800622c <pvPortMalloc+0x184>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80061e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ea:	2200      	movs	r2, #0
 80061ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80061ee:	4b13      	ldr	r3, [pc, #76]	; (800623c <pvPortMalloc+0x194>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3301      	adds	r3, #1
 80061f4:	4a11      	ldr	r2, [pc, #68]	; (800623c <pvPortMalloc+0x194>)
 80061f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80061f8:	f7ff fac0 	bl	800577c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	f003 0307 	and.w	r3, r3, #7
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00a      	beq.n	800621c <pvPortMalloc+0x174>
	__asm volatile
 8006206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800620a:	f383 8811 	msr	BASEPRI, r3
 800620e:	f3bf 8f6f 	isb	sy
 8006212:	f3bf 8f4f 	dsb	sy
 8006216:	60fb      	str	r3, [r7, #12]
}
 8006218:	bf00      	nop
 800621a:	e7fe      	b.n	800621a <pvPortMalloc+0x172>
	return pvReturn;
 800621c:	69fb      	ldr	r3, [r7, #28]
}
 800621e:	4618      	mov	r0, r3
 8006220:	3728      	adds	r7, #40	; 0x28
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	200046c8 	.word	0x200046c8
 800622c:	200046dc 	.word	0x200046dc
 8006230:	200046cc 	.word	0x200046cc
 8006234:	200046c0 	.word	0x200046c0
 8006238:	200046d0 	.word	0x200046d0
 800623c:	200046d4 	.word	0x200046d4

08006240 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d04d      	beq.n	80062ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006252:	2308      	movs	r3, #8
 8006254:	425b      	negs	r3, r3
 8006256:	697a      	ldr	r2, [r7, #20]
 8006258:	4413      	add	r3, r2
 800625a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	4b24      	ldr	r3, [pc, #144]	; (80062f8 <vPortFree+0xb8>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4013      	ands	r3, r2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d10a      	bne.n	8006284 <vPortFree+0x44>
	__asm volatile
 800626e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	60fb      	str	r3, [r7, #12]
}
 8006280:	bf00      	nop
 8006282:	e7fe      	b.n	8006282 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00a      	beq.n	80062a2 <vPortFree+0x62>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	60bb      	str	r3, [r7, #8]
}
 800629e:	bf00      	nop
 80062a0:	e7fe      	b.n	80062a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	685a      	ldr	r2, [r3, #4]
 80062a6:	4b14      	ldr	r3, [pc, #80]	; (80062f8 <vPortFree+0xb8>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4013      	ands	r3, r2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d01e      	beq.n	80062ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d11a      	bne.n	80062ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	4b0e      	ldr	r3, [pc, #56]	; (80062f8 <vPortFree+0xb8>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	43db      	mvns	r3, r3
 80062c2:	401a      	ands	r2, r3
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80062c8:	f7ff fa4a 	bl	8005760 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	685a      	ldr	r2, [r3, #4]
 80062d0:	4b0a      	ldr	r3, [pc, #40]	; (80062fc <vPortFree+0xbc>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4413      	add	r3, r2
 80062d6:	4a09      	ldr	r2, [pc, #36]	; (80062fc <vPortFree+0xbc>)
 80062d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80062da:	6938      	ldr	r0, [r7, #16]
 80062dc:	f000 f874 	bl	80063c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80062e0:	4b07      	ldr	r3, [pc, #28]	; (8006300 <vPortFree+0xc0>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3301      	adds	r3, #1
 80062e6:	4a06      	ldr	r2, [pc, #24]	; (8006300 <vPortFree+0xc0>)
 80062e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80062ea:	f7ff fa47 	bl	800577c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80062ee:	bf00      	nop
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	200046dc 	.word	0x200046dc
 80062fc:	200046cc 	.word	0x200046cc
 8006300:	200046d8 	.word	0x200046d8

08006304 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006304:	b480      	push	{r7}
 8006306:	b085      	sub	sp, #20
 8006308:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800630a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800630e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006310:	4b27      	ldr	r3, [pc, #156]	; (80063b0 <prvHeapInit+0xac>)
 8006312:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f003 0307 	and.w	r3, r3, #7
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00c      	beq.n	8006338 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	3307      	adds	r3, #7
 8006322:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 0307 	bic.w	r3, r3, #7
 800632a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800632c:	68ba      	ldr	r2, [r7, #8]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	4a1f      	ldr	r2, [pc, #124]	; (80063b0 <prvHeapInit+0xac>)
 8006334:	4413      	add	r3, r2
 8006336:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800633c:	4a1d      	ldr	r2, [pc, #116]	; (80063b4 <prvHeapInit+0xb0>)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006342:	4b1c      	ldr	r3, [pc, #112]	; (80063b4 <prvHeapInit+0xb0>)
 8006344:	2200      	movs	r2, #0
 8006346:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	4413      	add	r3, r2
 800634e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006350:	2208      	movs	r2, #8
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	1a9b      	subs	r3, r3, r2
 8006356:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f023 0307 	bic.w	r3, r3, #7
 800635e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4a15      	ldr	r2, [pc, #84]	; (80063b8 <prvHeapInit+0xb4>)
 8006364:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006366:	4b14      	ldr	r3, [pc, #80]	; (80063b8 <prvHeapInit+0xb4>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2200      	movs	r2, #0
 800636c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800636e:	4b12      	ldr	r3, [pc, #72]	; (80063b8 <prvHeapInit+0xb4>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2200      	movs	r2, #0
 8006374:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	1ad2      	subs	r2, r2, r3
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006384:	4b0c      	ldr	r3, [pc, #48]	; (80063b8 <prvHeapInit+0xb4>)
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	4a0a      	ldr	r2, [pc, #40]	; (80063bc <prvHeapInit+0xb8>)
 8006392:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	4a09      	ldr	r2, [pc, #36]	; (80063c0 <prvHeapInit+0xbc>)
 800639a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800639c:	4b09      	ldr	r3, [pc, #36]	; (80063c4 <prvHeapInit+0xc0>)
 800639e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80063a2:	601a      	str	r2, [r3, #0]
}
 80063a4:	bf00      	nop
 80063a6:	3714      	adds	r7, #20
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr
 80063b0:	20000ac0 	.word	0x20000ac0
 80063b4:	200046c0 	.word	0x200046c0
 80063b8:	200046c8 	.word	0x200046c8
 80063bc:	200046d0 	.word	0x200046d0
 80063c0:	200046cc 	.word	0x200046cc
 80063c4:	200046dc 	.word	0x200046dc

080063c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80063d0:	4b28      	ldr	r3, [pc, #160]	; (8006474 <prvInsertBlockIntoFreeList+0xac>)
 80063d2:	60fb      	str	r3, [r7, #12]
 80063d4:	e002      	b.n	80063dc <prvInsertBlockIntoFreeList+0x14>
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60fb      	str	r3, [r7, #12]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d8f7      	bhi.n	80063d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	4413      	add	r3, r2
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d108      	bne.n	800640a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	685a      	ldr	r2, [r3, #4]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	441a      	add	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	441a      	add	r2, r3
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	429a      	cmp	r2, r3
 800641c:	d118      	bne.n	8006450 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	4b15      	ldr	r3, [pc, #84]	; (8006478 <prvInsertBlockIntoFreeList+0xb0>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	429a      	cmp	r2, r3
 8006428:	d00d      	beq.n	8006446 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	441a      	add	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	601a      	str	r2, [r3, #0]
 8006444:	e008      	b.n	8006458 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006446:	4b0c      	ldr	r3, [pc, #48]	; (8006478 <prvInsertBlockIntoFreeList+0xb0>)
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	601a      	str	r2, [r3, #0]
 800644e:	e003      	b.n	8006458 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	429a      	cmp	r2, r3
 800645e:	d002      	beq.n	8006466 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006466:	bf00      	nop
 8006468:	3714      	adds	r7, #20
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	200046c0 	.word	0x200046c0
 8006478:	200046c8 	.word	0x200046c8

0800647c <__cvt>:
 800647c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006480:	ec55 4b10 	vmov	r4, r5, d0
 8006484:	2d00      	cmp	r5, #0
 8006486:	460e      	mov	r6, r1
 8006488:	4619      	mov	r1, r3
 800648a:	462b      	mov	r3, r5
 800648c:	bfbb      	ittet	lt
 800648e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006492:	461d      	movlt	r5, r3
 8006494:	2300      	movge	r3, #0
 8006496:	232d      	movlt	r3, #45	; 0x2d
 8006498:	700b      	strb	r3, [r1, #0]
 800649a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800649c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80064a0:	4691      	mov	r9, r2
 80064a2:	f023 0820 	bic.w	r8, r3, #32
 80064a6:	bfbc      	itt	lt
 80064a8:	4622      	movlt	r2, r4
 80064aa:	4614      	movlt	r4, r2
 80064ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80064b0:	d005      	beq.n	80064be <__cvt+0x42>
 80064b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80064b6:	d100      	bne.n	80064ba <__cvt+0x3e>
 80064b8:	3601      	adds	r6, #1
 80064ba:	2102      	movs	r1, #2
 80064bc:	e000      	b.n	80064c0 <__cvt+0x44>
 80064be:	2103      	movs	r1, #3
 80064c0:	ab03      	add	r3, sp, #12
 80064c2:	9301      	str	r3, [sp, #4]
 80064c4:	ab02      	add	r3, sp, #8
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	ec45 4b10 	vmov	d0, r4, r5
 80064cc:	4653      	mov	r3, sl
 80064ce:	4632      	mov	r2, r6
 80064d0:	f000 fe76 	bl	80071c0 <_dtoa_r>
 80064d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80064d8:	4607      	mov	r7, r0
 80064da:	d102      	bne.n	80064e2 <__cvt+0x66>
 80064dc:	f019 0f01 	tst.w	r9, #1
 80064e0:	d022      	beq.n	8006528 <__cvt+0xac>
 80064e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80064e6:	eb07 0906 	add.w	r9, r7, r6
 80064ea:	d110      	bne.n	800650e <__cvt+0x92>
 80064ec:	783b      	ldrb	r3, [r7, #0]
 80064ee:	2b30      	cmp	r3, #48	; 0x30
 80064f0:	d10a      	bne.n	8006508 <__cvt+0x8c>
 80064f2:	2200      	movs	r2, #0
 80064f4:	2300      	movs	r3, #0
 80064f6:	4620      	mov	r0, r4
 80064f8:	4629      	mov	r1, r5
 80064fa:	f7fa fb05 	bl	8000b08 <__aeabi_dcmpeq>
 80064fe:	b918      	cbnz	r0, 8006508 <__cvt+0x8c>
 8006500:	f1c6 0601 	rsb	r6, r6, #1
 8006504:	f8ca 6000 	str.w	r6, [sl]
 8006508:	f8da 3000 	ldr.w	r3, [sl]
 800650c:	4499      	add	r9, r3
 800650e:	2200      	movs	r2, #0
 8006510:	2300      	movs	r3, #0
 8006512:	4620      	mov	r0, r4
 8006514:	4629      	mov	r1, r5
 8006516:	f7fa faf7 	bl	8000b08 <__aeabi_dcmpeq>
 800651a:	b108      	cbz	r0, 8006520 <__cvt+0xa4>
 800651c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006520:	2230      	movs	r2, #48	; 0x30
 8006522:	9b03      	ldr	r3, [sp, #12]
 8006524:	454b      	cmp	r3, r9
 8006526:	d307      	bcc.n	8006538 <__cvt+0xbc>
 8006528:	9b03      	ldr	r3, [sp, #12]
 800652a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800652c:	1bdb      	subs	r3, r3, r7
 800652e:	4638      	mov	r0, r7
 8006530:	6013      	str	r3, [r2, #0]
 8006532:	b004      	add	sp, #16
 8006534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006538:	1c59      	adds	r1, r3, #1
 800653a:	9103      	str	r1, [sp, #12]
 800653c:	701a      	strb	r2, [r3, #0]
 800653e:	e7f0      	b.n	8006522 <__cvt+0xa6>

08006540 <__exponent>:
 8006540:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006542:	4603      	mov	r3, r0
 8006544:	2900      	cmp	r1, #0
 8006546:	bfb8      	it	lt
 8006548:	4249      	neglt	r1, r1
 800654a:	f803 2b02 	strb.w	r2, [r3], #2
 800654e:	bfb4      	ite	lt
 8006550:	222d      	movlt	r2, #45	; 0x2d
 8006552:	222b      	movge	r2, #43	; 0x2b
 8006554:	2909      	cmp	r1, #9
 8006556:	7042      	strb	r2, [r0, #1]
 8006558:	dd2a      	ble.n	80065b0 <__exponent+0x70>
 800655a:	f10d 0207 	add.w	r2, sp, #7
 800655e:	4617      	mov	r7, r2
 8006560:	260a      	movs	r6, #10
 8006562:	4694      	mov	ip, r2
 8006564:	fb91 f5f6 	sdiv	r5, r1, r6
 8006568:	fb06 1415 	mls	r4, r6, r5, r1
 800656c:	3430      	adds	r4, #48	; 0x30
 800656e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006572:	460c      	mov	r4, r1
 8006574:	2c63      	cmp	r4, #99	; 0x63
 8006576:	f102 32ff 	add.w	r2, r2, #4294967295
 800657a:	4629      	mov	r1, r5
 800657c:	dcf1      	bgt.n	8006562 <__exponent+0x22>
 800657e:	3130      	adds	r1, #48	; 0x30
 8006580:	f1ac 0402 	sub.w	r4, ip, #2
 8006584:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006588:	1c41      	adds	r1, r0, #1
 800658a:	4622      	mov	r2, r4
 800658c:	42ba      	cmp	r2, r7
 800658e:	d30a      	bcc.n	80065a6 <__exponent+0x66>
 8006590:	f10d 0209 	add.w	r2, sp, #9
 8006594:	eba2 020c 	sub.w	r2, r2, ip
 8006598:	42bc      	cmp	r4, r7
 800659a:	bf88      	it	hi
 800659c:	2200      	movhi	r2, #0
 800659e:	4413      	add	r3, r2
 80065a0:	1a18      	subs	r0, r3, r0
 80065a2:	b003      	add	sp, #12
 80065a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065a6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80065aa:	f801 5f01 	strb.w	r5, [r1, #1]!
 80065ae:	e7ed      	b.n	800658c <__exponent+0x4c>
 80065b0:	2330      	movs	r3, #48	; 0x30
 80065b2:	3130      	adds	r1, #48	; 0x30
 80065b4:	7083      	strb	r3, [r0, #2]
 80065b6:	70c1      	strb	r1, [r0, #3]
 80065b8:	1d03      	adds	r3, r0, #4
 80065ba:	e7f1      	b.n	80065a0 <__exponent+0x60>

080065bc <_printf_float>:
 80065bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c0:	ed2d 8b02 	vpush	{d8}
 80065c4:	b08d      	sub	sp, #52	; 0x34
 80065c6:	460c      	mov	r4, r1
 80065c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80065cc:	4616      	mov	r6, r2
 80065ce:	461f      	mov	r7, r3
 80065d0:	4605      	mov	r5, r0
 80065d2:	f000 fce7 	bl	8006fa4 <_localeconv_r>
 80065d6:	f8d0 a000 	ldr.w	sl, [r0]
 80065da:	4650      	mov	r0, sl
 80065dc:	f7f9 fe68 	bl	80002b0 <strlen>
 80065e0:	2300      	movs	r3, #0
 80065e2:	930a      	str	r3, [sp, #40]	; 0x28
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	9305      	str	r3, [sp, #20]
 80065e8:	f8d8 3000 	ldr.w	r3, [r8]
 80065ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80065f0:	3307      	adds	r3, #7
 80065f2:	f023 0307 	bic.w	r3, r3, #7
 80065f6:	f103 0208 	add.w	r2, r3, #8
 80065fa:	f8c8 2000 	str.w	r2, [r8]
 80065fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006602:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006606:	9307      	str	r3, [sp, #28]
 8006608:	f8cd 8018 	str.w	r8, [sp, #24]
 800660c:	ee08 0a10 	vmov	s16, r0
 8006610:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006614:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006618:	4b9e      	ldr	r3, [pc, #632]	; (8006894 <_printf_float+0x2d8>)
 800661a:	f04f 32ff 	mov.w	r2, #4294967295
 800661e:	f7fa faa5 	bl	8000b6c <__aeabi_dcmpun>
 8006622:	bb88      	cbnz	r0, 8006688 <_printf_float+0xcc>
 8006624:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006628:	4b9a      	ldr	r3, [pc, #616]	; (8006894 <_printf_float+0x2d8>)
 800662a:	f04f 32ff 	mov.w	r2, #4294967295
 800662e:	f7fa fa7f 	bl	8000b30 <__aeabi_dcmple>
 8006632:	bb48      	cbnz	r0, 8006688 <_printf_float+0xcc>
 8006634:	2200      	movs	r2, #0
 8006636:	2300      	movs	r3, #0
 8006638:	4640      	mov	r0, r8
 800663a:	4649      	mov	r1, r9
 800663c:	f7fa fa6e 	bl	8000b1c <__aeabi_dcmplt>
 8006640:	b110      	cbz	r0, 8006648 <_printf_float+0x8c>
 8006642:	232d      	movs	r3, #45	; 0x2d
 8006644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006648:	4a93      	ldr	r2, [pc, #588]	; (8006898 <_printf_float+0x2dc>)
 800664a:	4b94      	ldr	r3, [pc, #592]	; (800689c <_printf_float+0x2e0>)
 800664c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006650:	bf94      	ite	ls
 8006652:	4690      	movls	r8, r2
 8006654:	4698      	movhi	r8, r3
 8006656:	2303      	movs	r3, #3
 8006658:	6123      	str	r3, [r4, #16]
 800665a:	9b05      	ldr	r3, [sp, #20]
 800665c:	f023 0304 	bic.w	r3, r3, #4
 8006660:	6023      	str	r3, [r4, #0]
 8006662:	f04f 0900 	mov.w	r9, #0
 8006666:	9700      	str	r7, [sp, #0]
 8006668:	4633      	mov	r3, r6
 800666a:	aa0b      	add	r2, sp, #44	; 0x2c
 800666c:	4621      	mov	r1, r4
 800666e:	4628      	mov	r0, r5
 8006670:	f000 f9da 	bl	8006a28 <_printf_common>
 8006674:	3001      	adds	r0, #1
 8006676:	f040 8090 	bne.w	800679a <_printf_float+0x1de>
 800667a:	f04f 30ff 	mov.w	r0, #4294967295
 800667e:	b00d      	add	sp, #52	; 0x34
 8006680:	ecbd 8b02 	vpop	{d8}
 8006684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006688:	4642      	mov	r2, r8
 800668a:	464b      	mov	r3, r9
 800668c:	4640      	mov	r0, r8
 800668e:	4649      	mov	r1, r9
 8006690:	f7fa fa6c 	bl	8000b6c <__aeabi_dcmpun>
 8006694:	b140      	cbz	r0, 80066a8 <_printf_float+0xec>
 8006696:	464b      	mov	r3, r9
 8006698:	2b00      	cmp	r3, #0
 800669a:	bfbc      	itt	lt
 800669c:	232d      	movlt	r3, #45	; 0x2d
 800669e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80066a2:	4a7f      	ldr	r2, [pc, #508]	; (80068a0 <_printf_float+0x2e4>)
 80066a4:	4b7f      	ldr	r3, [pc, #508]	; (80068a4 <_printf_float+0x2e8>)
 80066a6:	e7d1      	b.n	800664c <_printf_float+0x90>
 80066a8:	6863      	ldr	r3, [r4, #4]
 80066aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80066ae:	9206      	str	r2, [sp, #24]
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	d13f      	bne.n	8006734 <_printf_float+0x178>
 80066b4:	2306      	movs	r3, #6
 80066b6:	6063      	str	r3, [r4, #4]
 80066b8:	9b05      	ldr	r3, [sp, #20]
 80066ba:	6861      	ldr	r1, [r4, #4]
 80066bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80066c0:	2300      	movs	r3, #0
 80066c2:	9303      	str	r3, [sp, #12]
 80066c4:	ab0a      	add	r3, sp, #40	; 0x28
 80066c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80066ca:	ab09      	add	r3, sp, #36	; 0x24
 80066cc:	ec49 8b10 	vmov	d0, r8, r9
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	6022      	str	r2, [r4, #0]
 80066d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80066d8:	4628      	mov	r0, r5
 80066da:	f7ff fecf 	bl	800647c <__cvt>
 80066de:	9b06      	ldr	r3, [sp, #24]
 80066e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066e2:	2b47      	cmp	r3, #71	; 0x47
 80066e4:	4680      	mov	r8, r0
 80066e6:	d108      	bne.n	80066fa <_printf_float+0x13e>
 80066e8:	1cc8      	adds	r0, r1, #3
 80066ea:	db02      	blt.n	80066f2 <_printf_float+0x136>
 80066ec:	6863      	ldr	r3, [r4, #4]
 80066ee:	4299      	cmp	r1, r3
 80066f0:	dd41      	ble.n	8006776 <_printf_float+0x1ba>
 80066f2:	f1ab 0302 	sub.w	r3, fp, #2
 80066f6:	fa5f fb83 	uxtb.w	fp, r3
 80066fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066fe:	d820      	bhi.n	8006742 <_printf_float+0x186>
 8006700:	3901      	subs	r1, #1
 8006702:	465a      	mov	r2, fp
 8006704:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006708:	9109      	str	r1, [sp, #36]	; 0x24
 800670a:	f7ff ff19 	bl	8006540 <__exponent>
 800670e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006710:	1813      	adds	r3, r2, r0
 8006712:	2a01      	cmp	r2, #1
 8006714:	4681      	mov	r9, r0
 8006716:	6123      	str	r3, [r4, #16]
 8006718:	dc02      	bgt.n	8006720 <_printf_float+0x164>
 800671a:	6822      	ldr	r2, [r4, #0]
 800671c:	07d2      	lsls	r2, r2, #31
 800671e:	d501      	bpl.n	8006724 <_printf_float+0x168>
 8006720:	3301      	adds	r3, #1
 8006722:	6123      	str	r3, [r4, #16]
 8006724:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006728:	2b00      	cmp	r3, #0
 800672a:	d09c      	beq.n	8006666 <_printf_float+0xaa>
 800672c:	232d      	movs	r3, #45	; 0x2d
 800672e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006732:	e798      	b.n	8006666 <_printf_float+0xaa>
 8006734:	9a06      	ldr	r2, [sp, #24]
 8006736:	2a47      	cmp	r2, #71	; 0x47
 8006738:	d1be      	bne.n	80066b8 <_printf_float+0xfc>
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1bc      	bne.n	80066b8 <_printf_float+0xfc>
 800673e:	2301      	movs	r3, #1
 8006740:	e7b9      	b.n	80066b6 <_printf_float+0xfa>
 8006742:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006746:	d118      	bne.n	800677a <_printf_float+0x1be>
 8006748:	2900      	cmp	r1, #0
 800674a:	6863      	ldr	r3, [r4, #4]
 800674c:	dd0b      	ble.n	8006766 <_printf_float+0x1aa>
 800674e:	6121      	str	r1, [r4, #16]
 8006750:	b913      	cbnz	r3, 8006758 <_printf_float+0x19c>
 8006752:	6822      	ldr	r2, [r4, #0]
 8006754:	07d0      	lsls	r0, r2, #31
 8006756:	d502      	bpl.n	800675e <_printf_float+0x1a2>
 8006758:	3301      	adds	r3, #1
 800675a:	440b      	add	r3, r1
 800675c:	6123      	str	r3, [r4, #16]
 800675e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006760:	f04f 0900 	mov.w	r9, #0
 8006764:	e7de      	b.n	8006724 <_printf_float+0x168>
 8006766:	b913      	cbnz	r3, 800676e <_printf_float+0x1b2>
 8006768:	6822      	ldr	r2, [r4, #0]
 800676a:	07d2      	lsls	r2, r2, #31
 800676c:	d501      	bpl.n	8006772 <_printf_float+0x1b6>
 800676e:	3302      	adds	r3, #2
 8006770:	e7f4      	b.n	800675c <_printf_float+0x1a0>
 8006772:	2301      	movs	r3, #1
 8006774:	e7f2      	b.n	800675c <_printf_float+0x1a0>
 8006776:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800677a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800677c:	4299      	cmp	r1, r3
 800677e:	db05      	blt.n	800678c <_printf_float+0x1d0>
 8006780:	6823      	ldr	r3, [r4, #0]
 8006782:	6121      	str	r1, [r4, #16]
 8006784:	07d8      	lsls	r0, r3, #31
 8006786:	d5ea      	bpl.n	800675e <_printf_float+0x1a2>
 8006788:	1c4b      	adds	r3, r1, #1
 800678a:	e7e7      	b.n	800675c <_printf_float+0x1a0>
 800678c:	2900      	cmp	r1, #0
 800678e:	bfd4      	ite	le
 8006790:	f1c1 0202 	rsble	r2, r1, #2
 8006794:	2201      	movgt	r2, #1
 8006796:	4413      	add	r3, r2
 8006798:	e7e0      	b.n	800675c <_printf_float+0x1a0>
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	055a      	lsls	r2, r3, #21
 800679e:	d407      	bmi.n	80067b0 <_printf_float+0x1f4>
 80067a0:	6923      	ldr	r3, [r4, #16]
 80067a2:	4642      	mov	r2, r8
 80067a4:	4631      	mov	r1, r6
 80067a6:	4628      	mov	r0, r5
 80067a8:	47b8      	blx	r7
 80067aa:	3001      	adds	r0, #1
 80067ac:	d12c      	bne.n	8006808 <_printf_float+0x24c>
 80067ae:	e764      	b.n	800667a <_printf_float+0xbe>
 80067b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067b4:	f240 80e0 	bls.w	8006978 <_printf_float+0x3bc>
 80067b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067bc:	2200      	movs	r2, #0
 80067be:	2300      	movs	r3, #0
 80067c0:	f7fa f9a2 	bl	8000b08 <__aeabi_dcmpeq>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	d034      	beq.n	8006832 <_printf_float+0x276>
 80067c8:	4a37      	ldr	r2, [pc, #220]	; (80068a8 <_printf_float+0x2ec>)
 80067ca:	2301      	movs	r3, #1
 80067cc:	4631      	mov	r1, r6
 80067ce:	4628      	mov	r0, r5
 80067d0:	47b8      	blx	r7
 80067d2:	3001      	adds	r0, #1
 80067d4:	f43f af51 	beq.w	800667a <_printf_float+0xbe>
 80067d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067dc:	429a      	cmp	r2, r3
 80067de:	db02      	blt.n	80067e6 <_printf_float+0x22a>
 80067e0:	6823      	ldr	r3, [r4, #0]
 80067e2:	07d8      	lsls	r0, r3, #31
 80067e4:	d510      	bpl.n	8006808 <_printf_float+0x24c>
 80067e6:	ee18 3a10 	vmov	r3, s16
 80067ea:	4652      	mov	r2, sl
 80067ec:	4631      	mov	r1, r6
 80067ee:	4628      	mov	r0, r5
 80067f0:	47b8      	blx	r7
 80067f2:	3001      	adds	r0, #1
 80067f4:	f43f af41 	beq.w	800667a <_printf_float+0xbe>
 80067f8:	f04f 0800 	mov.w	r8, #0
 80067fc:	f104 091a 	add.w	r9, r4, #26
 8006800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006802:	3b01      	subs	r3, #1
 8006804:	4543      	cmp	r3, r8
 8006806:	dc09      	bgt.n	800681c <_printf_float+0x260>
 8006808:	6823      	ldr	r3, [r4, #0]
 800680a:	079b      	lsls	r3, r3, #30
 800680c:	f100 8107 	bmi.w	8006a1e <_printf_float+0x462>
 8006810:	68e0      	ldr	r0, [r4, #12]
 8006812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006814:	4298      	cmp	r0, r3
 8006816:	bfb8      	it	lt
 8006818:	4618      	movlt	r0, r3
 800681a:	e730      	b.n	800667e <_printf_float+0xc2>
 800681c:	2301      	movs	r3, #1
 800681e:	464a      	mov	r2, r9
 8006820:	4631      	mov	r1, r6
 8006822:	4628      	mov	r0, r5
 8006824:	47b8      	blx	r7
 8006826:	3001      	adds	r0, #1
 8006828:	f43f af27 	beq.w	800667a <_printf_float+0xbe>
 800682c:	f108 0801 	add.w	r8, r8, #1
 8006830:	e7e6      	b.n	8006800 <_printf_float+0x244>
 8006832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006834:	2b00      	cmp	r3, #0
 8006836:	dc39      	bgt.n	80068ac <_printf_float+0x2f0>
 8006838:	4a1b      	ldr	r2, [pc, #108]	; (80068a8 <_printf_float+0x2ec>)
 800683a:	2301      	movs	r3, #1
 800683c:	4631      	mov	r1, r6
 800683e:	4628      	mov	r0, r5
 8006840:	47b8      	blx	r7
 8006842:	3001      	adds	r0, #1
 8006844:	f43f af19 	beq.w	800667a <_printf_float+0xbe>
 8006848:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800684c:	4313      	orrs	r3, r2
 800684e:	d102      	bne.n	8006856 <_printf_float+0x29a>
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	07d9      	lsls	r1, r3, #31
 8006854:	d5d8      	bpl.n	8006808 <_printf_float+0x24c>
 8006856:	ee18 3a10 	vmov	r3, s16
 800685a:	4652      	mov	r2, sl
 800685c:	4631      	mov	r1, r6
 800685e:	4628      	mov	r0, r5
 8006860:	47b8      	blx	r7
 8006862:	3001      	adds	r0, #1
 8006864:	f43f af09 	beq.w	800667a <_printf_float+0xbe>
 8006868:	f04f 0900 	mov.w	r9, #0
 800686c:	f104 0a1a 	add.w	sl, r4, #26
 8006870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006872:	425b      	negs	r3, r3
 8006874:	454b      	cmp	r3, r9
 8006876:	dc01      	bgt.n	800687c <_printf_float+0x2c0>
 8006878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800687a:	e792      	b.n	80067a2 <_printf_float+0x1e6>
 800687c:	2301      	movs	r3, #1
 800687e:	4652      	mov	r2, sl
 8006880:	4631      	mov	r1, r6
 8006882:	4628      	mov	r0, r5
 8006884:	47b8      	blx	r7
 8006886:	3001      	adds	r0, #1
 8006888:	f43f aef7 	beq.w	800667a <_printf_float+0xbe>
 800688c:	f109 0901 	add.w	r9, r9, #1
 8006890:	e7ee      	b.n	8006870 <_printf_float+0x2b4>
 8006892:	bf00      	nop
 8006894:	7fefffff 	.word	0x7fefffff
 8006898:	08009f64 	.word	0x08009f64
 800689c:	08009f68 	.word	0x08009f68
 80068a0:	08009f6c 	.word	0x08009f6c
 80068a4:	08009f70 	.word	0x08009f70
 80068a8:	08009f74 	.word	0x08009f74
 80068ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068b0:	429a      	cmp	r2, r3
 80068b2:	bfa8      	it	ge
 80068b4:	461a      	movge	r2, r3
 80068b6:	2a00      	cmp	r2, #0
 80068b8:	4691      	mov	r9, r2
 80068ba:	dc37      	bgt.n	800692c <_printf_float+0x370>
 80068bc:	f04f 0b00 	mov.w	fp, #0
 80068c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068c4:	f104 021a 	add.w	r2, r4, #26
 80068c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068ca:	9305      	str	r3, [sp, #20]
 80068cc:	eba3 0309 	sub.w	r3, r3, r9
 80068d0:	455b      	cmp	r3, fp
 80068d2:	dc33      	bgt.n	800693c <_printf_float+0x380>
 80068d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068d8:	429a      	cmp	r2, r3
 80068da:	db3b      	blt.n	8006954 <_printf_float+0x398>
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	07da      	lsls	r2, r3, #31
 80068e0:	d438      	bmi.n	8006954 <_printf_float+0x398>
 80068e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80068e6:	eba2 0903 	sub.w	r9, r2, r3
 80068ea:	9b05      	ldr	r3, [sp, #20]
 80068ec:	1ad2      	subs	r2, r2, r3
 80068ee:	4591      	cmp	r9, r2
 80068f0:	bfa8      	it	ge
 80068f2:	4691      	movge	r9, r2
 80068f4:	f1b9 0f00 	cmp.w	r9, #0
 80068f8:	dc35      	bgt.n	8006966 <_printf_float+0x3aa>
 80068fa:	f04f 0800 	mov.w	r8, #0
 80068fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006902:	f104 0a1a 	add.w	sl, r4, #26
 8006906:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800690a:	1a9b      	subs	r3, r3, r2
 800690c:	eba3 0309 	sub.w	r3, r3, r9
 8006910:	4543      	cmp	r3, r8
 8006912:	f77f af79 	ble.w	8006808 <_printf_float+0x24c>
 8006916:	2301      	movs	r3, #1
 8006918:	4652      	mov	r2, sl
 800691a:	4631      	mov	r1, r6
 800691c:	4628      	mov	r0, r5
 800691e:	47b8      	blx	r7
 8006920:	3001      	adds	r0, #1
 8006922:	f43f aeaa 	beq.w	800667a <_printf_float+0xbe>
 8006926:	f108 0801 	add.w	r8, r8, #1
 800692a:	e7ec      	b.n	8006906 <_printf_float+0x34a>
 800692c:	4613      	mov	r3, r2
 800692e:	4631      	mov	r1, r6
 8006930:	4642      	mov	r2, r8
 8006932:	4628      	mov	r0, r5
 8006934:	47b8      	blx	r7
 8006936:	3001      	adds	r0, #1
 8006938:	d1c0      	bne.n	80068bc <_printf_float+0x300>
 800693a:	e69e      	b.n	800667a <_printf_float+0xbe>
 800693c:	2301      	movs	r3, #1
 800693e:	4631      	mov	r1, r6
 8006940:	4628      	mov	r0, r5
 8006942:	9205      	str	r2, [sp, #20]
 8006944:	47b8      	blx	r7
 8006946:	3001      	adds	r0, #1
 8006948:	f43f ae97 	beq.w	800667a <_printf_float+0xbe>
 800694c:	9a05      	ldr	r2, [sp, #20]
 800694e:	f10b 0b01 	add.w	fp, fp, #1
 8006952:	e7b9      	b.n	80068c8 <_printf_float+0x30c>
 8006954:	ee18 3a10 	vmov	r3, s16
 8006958:	4652      	mov	r2, sl
 800695a:	4631      	mov	r1, r6
 800695c:	4628      	mov	r0, r5
 800695e:	47b8      	blx	r7
 8006960:	3001      	adds	r0, #1
 8006962:	d1be      	bne.n	80068e2 <_printf_float+0x326>
 8006964:	e689      	b.n	800667a <_printf_float+0xbe>
 8006966:	9a05      	ldr	r2, [sp, #20]
 8006968:	464b      	mov	r3, r9
 800696a:	4442      	add	r2, r8
 800696c:	4631      	mov	r1, r6
 800696e:	4628      	mov	r0, r5
 8006970:	47b8      	blx	r7
 8006972:	3001      	adds	r0, #1
 8006974:	d1c1      	bne.n	80068fa <_printf_float+0x33e>
 8006976:	e680      	b.n	800667a <_printf_float+0xbe>
 8006978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800697a:	2a01      	cmp	r2, #1
 800697c:	dc01      	bgt.n	8006982 <_printf_float+0x3c6>
 800697e:	07db      	lsls	r3, r3, #31
 8006980:	d53a      	bpl.n	80069f8 <_printf_float+0x43c>
 8006982:	2301      	movs	r3, #1
 8006984:	4642      	mov	r2, r8
 8006986:	4631      	mov	r1, r6
 8006988:	4628      	mov	r0, r5
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	f43f ae74 	beq.w	800667a <_printf_float+0xbe>
 8006992:	ee18 3a10 	vmov	r3, s16
 8006996:	4652      	mov	r2, sl
 8006998:	4631      	mov	r1, r6
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	f43f ae6b 	beq.w	800667a <_printf_float+0xbe>
 80069a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069a8:	2200      	movs	r2, #0
 80069aa:	2300      	movs	r3, #0
 80069ac:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80069b0:	f7fa f8aa 	bl	8000b08 <__aeabi_dcmpeq>
 80069b4:	b9d8      	cbnz	r0, 80069ee <_printf_float+0x432>
 80069b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80069ba:	f108 0201 	add.w	r2, r8, #1
 80069be:	4631      	mov	r1, r6
 80069c0:	4628      	mov	r0, r5
 80069c2:	47b8      	blx	r7
 80069c4:	3001      	adds	r0, #1
 80069c6:	d10e      	bne.n	80069e6 <_printf_float+0x42a>
 80069c8:	e657      	b.n	800667a <_printf_float+0xbe>
 80069ca:	2301      	movs	r3, #1
 80069cc:	4652      	mov	r2, sl
 80069ce:	4631      	mov	r1, r6
 80069d0:	4628      	mov	r0, r5
 80069d2:	47b8      	blx	r7
 80069d4:	3001      	adds	r0, #1
 80069d6:	f43f ae50 	beq.w	800667a <_printf_float+0xbe>
 80069da:	f108 0801 	add.w	r8, r8, #1
 80069de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069e0:	3b01      	subs	r3, #1
 80069e2:	4543      	cmp	r3, r8
 80069e4:	dcf1      	bgt.n	80069ca <_printf_float+0x40e>
 80069e6:	464b      	mov	r3, r9
 80069e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80069ec:	e6da      	b.n	80067a4 <_printf_float+0x1e8>
 80069ee:	f04f 0800 	mov.w	r8, #0
 80069f2:	f104 0a1a 	add.w	sl, r4, #26
 80069f6:	e7f2      	b.n	80069de <_printf_float+0x422>
 80069f8:	2301      	movs	r3, #1
 80069fa:	4642      	mov	r2, r8
 80069fc:	e7df      	b.n	80069be <_printf_float+0x402>
 80069fe:	2301      	movs	r3, #1
 8006a00:	464a      	mov	r2, r9
 8006a02:	4631      	mov	r1, r6
 8006a04:	4628      	mov	r0, r5
 8006a06:	47b8      	blx	r7
 8006a08:	3001      	adds	r0, #1
 8006a0a:	f43f ae36 	beq.w	800667a <_printf_float+0xbe>
 8006a0e:	f108 0801 	add.w	r8, r8, #1
 8006a12:	68e3      	ldr	r3, [r4, #12]
 8006a14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a16:	1a5b      	subs	r3, r3, r1
 8006a18:	4543      	cmp	r3, r8
 8006a1a:	dcf0      	bgt.n	80069fe <_printf_float+0x442>
 8006a1c:	e6f8      	b.n	8006810 <_printf_float+0x254>
 8006a1e:	f04f 0800 	mov.w	r8, #0
 8006a22:	f104 0919 	add.w	r9, r4, #25
 8006a26:	e7f4      	b.n	8006a12 <_printf_float+0x456>

08006a28 <_printf_common>:
 8006a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a2c:	4616      	mov	r6, r2
 8006a2e:	4699      	mov	r9, r3
 8006a30:	688a      	ldr	r2, [r1, #8]
 8006a32:	690b      	ldr	r3, [r1, #16]
 8006a34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	bfb8      	it	lt
 8006a3c:	4613      	movlt	r3, r2
 8006a3e:	6033      	str	r3, [r6, #0]
 8006a40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a44:	4607      	mov	r7, r0
 8006a46:	460c      	mov	r4, r1
 8006a48:	b10a      	cbz	r2, 8006a4e <_printf_common+0x26>
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	6033      	str	r3, [r6, #0]
 8006a4e:	6823      	ldr	r3, [r4, #0]
 8006a50:	0699      	lsls	r1, r3, #26
 8006a52:	bf42      	ittt	mi
 8006a54:	6833      	ldrmi	r3, [r6, #0]
 8006a56:	3302      	addmi	r3, #2
 8006a58:	6033      	strmi	r3, [r6, #0]
 8006a5a:	6825      	ldr	r5, [r4, #0]
 8006a5c:	f015 0506 	ands.w	r5, r5, #6
 8006a60:	d106      	bne.n	8006a70 <_printf_common+0x48>
 8006a62:	f104 0a19 	add.w	sl, r4, #25
 8006a66:	68e3      	ldr	r3, [r4, #12]
 8006a68:	6832      	ldr	r2, [r6, #0]
 8006a6a:	1a9b      	subs	r3, r3, r2
 8006a6c:	42ab      	cmp	r3, r5
 8006a6e:	dc26      	bgt.n	8006abe <_printf_common+0x96>
 8006a70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a74:	1e13      	subs	r3, r2, #0
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	bf18      	it	ne
 8006a7a:	2301      	movne	r3, #1
 8006a7c:	0692      	lsls	r2, r2, #26
 8006a7e:	d42b      	bmi.n	8006ad8 <_printf_common+0xb0>
 8006a80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a84:	4649      	mov	r1, r9
 8006a86:	4638      	mov	r0, r7
 8006a88:	47c0      	blx	r8
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	d01e      	beq.n	8006acc <_printf_common+0xa4>
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	6922      	ldr	r2, [r4, #16]
 8006a92:	f003 0306 	and.w	r3, r3, #6
 8006a96:	2b04      	cmp	r3, #4
 8006a98:	bf02      	ittt	eq
 8006a9a:	68e5      	ldreq	r5, [r4, #12]
 8006a9c:	6833      	ldreq	r3, [r6, #0]
 8006a9e:	1aed      	subeq	r5, r5, r3
 8006aa0:	68a3      	ldr	r3, [r4, #8]
 8006aa2:	bf0c      	ite	eq
 8006aa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006aa8:	2500      	movne	r5, #0
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	bfc4      	itt	gt
 8006aae:	1a9b      	subgt	r3, r3, r2
 8006ab0:	18ed      	addgt	r5, r5, r3
 8006ab2:	2600      	movs	r6, #0
 8006ab4:	341a      	adds	r4, #26
 8006ab6:	42b5      	cmp	r5, r6
 8006ab8:	d11a      	bne.n	8006af0 <_printf_common+0xc8>
 8006aba:	2000      	movs	r0, #0
 8006abc:	e008      	b.n	8006ad0 <_printf_common+0xa8>
 8006abe:	2301      	movs	r3, #1
 8006ac0:	4652      	mov	r2, sl
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	47c0      	blx	r8
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d103      	bne.n	8006ad4 <_printf_common+0xac>
 8006acc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ad4:	3501      	adds	r5, #1
 8006ad6:	e7c6      	b.n	8006a66 <_printf_common+0x3e>
 8006ad8:	18e1      	adds	r1, r4, r3
 8006ada:	1c5a      	adds	r2, r3, #1
 8006adc:	2030      	movs	r0, #48	; 0x30
 8006ade:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ae2:	4422      	add	r2, r4
 8006ae4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ae8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006aec:	3302      	adds	r3, #2
 8006aee:	e7c7      	b.n	8006a80 <_printf_common+0x58>
 8006af0:	2301      	movs	r3, #1
 8006af2:	4622      	mov	r2, r4
 8006af4:	4649      	mov	r1, r9
 8006af6:	4638      	mov	r0, r7
 8006af8:	47c0      	blx	r8
 8006afa:	3001      	adds	r0, #1
 8006afc:	d0e6      	beq.n	8006acc <_printf_common+0xa4>
 8006afe:	3601      	adds	r6, #1
 8006b00:	e7d9      	b.n	8006ab6 <_printf_common+0x8e>
	...

08006b04 <_printf_i>:
 8006b04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b08:	7e0f      	ldrb	r7, [r1, #24]
 8006b0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b0c:	2f78      	cmp	r7, #120	; 0x78
 8006b0e:	4691      	mov	r9, r2
 8006b10:	4680      	mov	r8, r0
 8006b12:	460c      	mov	r4, r1
 8006b14:	469a      	mov	sl, r3
 8006b16:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b1a:	d807      	bhi.n	8006b2c <_printf_i+0x28>
 8006b1c:	2f62      	cmp	r7, #98	; 0x62
 8006b1e:	d80a      	bhi.n	8006b36 <_printf_i+0x32>
 8006b20:	2f00      	cmp	r7, #0
 8006b22:	f000 80d4 	beq.w	8006cce <_printf_i+0x1ca>
 8006b26:	2f58      	cmp	r7, #88	; 0x58
 8006b28:	f000 80c0 	beq.w	8006cac <_printf_i+0x1a8>
 8006b2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b34:	e03a      	b.n	8006bac <_printf_i+0xa8>
 8006b36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b3a:	2b15      	cmp	r3, #21
 8006b3c:	d8f6      	bhi.n	8006b2c <_printf_i+0x28>
 8006b3e:	a101      	add	r1, pc, #4	; (adr r1, 8006b44 <_printf_i+0x40>)
 8006b40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b44:	08006b9d 	.word	0x08006b9d
 8006b48:	08006bb1 	.word	0x08006bb1
 8006b4c:	08006b2d 	.word	0x08006b2d
 8006b50:	08006b2d 	.word	0x08006b2d
 8006b54:	08006b2d 	.word	0x08006b2d
 8006b58:	08006b2d 	.word	0x08006b2d
 8006b5c:	08006bb1 	.word	0x08006bb1
 8006b60:	08006b2d 	.word	0x08006b2d
 8006b64:	08006b2d 	.word	0x08006b2d
 8006b68:	08006b2d 	.word	0x08006b2d
 8006b6c:	08006b2d 	.word	0x08006b2d
 8006b70:	08006cb5 	.word	0x08006cb5
 8006b74:	08006bdd 	.word	0x08006bdd
 8006b78:	08006c6f 	.word	0x08006c6f
 8006b7c:	08006b2d 	.word	0x08006b2d
 8006b80:	08006b2d 	.word	0x08006b2d
 8006b84:	08006cd7 	.word	0x08006cd7
 8006b88:	08006b2d 	.word	0x08006b2d
 8006b8c:	08006bdd 	.word	0x08006bdd
 8006b90:	08006b2d 	.word	0x08006b2d
 8006b94:	08006b2d 	.word	0x08006b2d
 8006b98:	08006c77 	.word	0x08006c77
 8006b9c:	682b      	ldr	r3, [r5, #0]
 8006b9e:	1d1a      	adds	r2, r3, #4
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	602a      	str	r2, [r5, #0]
 8006ba4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ba8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bac:	2301      	movs	r3, #1
 8006bae:	e09f      	b.n	8006cf0 <_printf_i+0x1ec>
 8006bb0:	6820      	ldr	r0, [r4, #0]
 8006bb2:	682b      	ldr	r3, [r5, #0]
 8006bb4:	0607      	lsls	r7, r0, #24
 8006bb6:	f103 0104 	add.w	r1, r3, #4
 8006bba:	6029      	str	r1, [r5, #0]
 8006bbc:	d501      	bpl.n	8006bc2 <_printf_i+0xbe>
 8006bbe:	681e      	ldr	r6, [r3, #0]
 8006bc0:	e003      	b.n	8006bca <_printf_i+0xc6>
 8006bc2:	0646      	lsls	r6, r0, #25
 8006bc4:	d5fb      	bpl.n	8006bbe <_printf_i+0xba>
 8006bc6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006bca:	2e00      	cmp	r6, #0
 8006bcc:	da03      	bge.n	8006bd6 <_printf_i+0xd2>
 8006bce:	232d      	movs	r3, #45	; 0x2d
 8006bd0:	4276      	negs	r6, r6
 8006bd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bd6:	485a      	ldr	r0, [pc, #360]	; (8006d40 <_printf_i+0x23c>)
 8006bd8:	230a      	movs	r3, #10
 8006bda:	e012      	b.n	8006c02 <_printf_i+0xfe>
 8006bdc:	682b      	ldr	r3, [r5, #0]
 8006bde:	6820      	ldr	r0, [r4, #0]
 8006be0:	1d19      	adds	r1, r3, #4
 8006be2:	6029      	str	r1, [r5, #0]
 8006be4:	0605      	lsls	r5, r0, #24
 8006be6:	d501      	bpl.n	8006bec <_printf_i+0xe8>
 8006be8:	681e      	ldr	r6, [r3, #0]
 8006bea:	e002      	b.n	8006bf2 <_printf_i+0xee>
 8006bec:	0641      	lsls	r1, r0, #25
 8006bee:	d5fb      	bpl.n	8006be8 <_printf_i+0xe4>
 8006bf0:	881e      	ldrh	r6, [r3, #0]
 8006bf2:	4853      	ldr	r0, [pc, #332]	; (8006d40 <_printf_i+0x23c>)
 8006bf4:	2f6f      	cmp	r7, #111	; 0x6f
 8006bf6:	bf0c      	ite	eq
 8006bf8:	2308      	moveq	r3, #8
 8006bfa:	230a      	movne	r3, #10
 8006bfc:	2100      	movs	r1, #0
 8006bfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c02:	6865      	ldr	r5, [r4, #4]
 8006c04:	60a5      	str	r5, [r4, #8]
 8006c06:	2d00      	cmp	r5, #0
 8006c08:	bfa2      	ittt	ge
 8006c0a:	6821      	ldrge	r1, [r4, #0]
 8006c0c:	f021 0104 	bicge.w	r1, r1, #4
 8006c10:	6021      	strge	r1, [r4, #0]
 8006c12:	b90e      	cbnz	r6, 8006c18 <_printf_i+0x114>
 8006c14:	2d00      	cmp	r5, #0
 8006c16:	d04b      	beq.n	8006cb0 <_printf_i+0x1ac>
 8006c18:	4615      	mov	r5, r2
 8006c1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c1e:	fb03 6711 	mls	r7, r3, r1, r6
 8006c22:	5dc7      	ldrb	r7, [r0, r7]
 8006c24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c28:	4637      	mov	r7, r6
 8006c2a:	42bb      	cmp	r3, r7
 8006c2c:	460e      	mov	r6, r1
 8006c2e:	d9f4      	bls.n	8006c1a <_printf_i+0x116>
 8006c30:	2b08      	cmp	r3, #8
 8006c32:	d10b      	bne.n	8006c4c <_printf_i+0x148>
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	07de      	lsls	r6, r3, #31
 8006c38:	d508      	bpl.n	8006c4c <_printf_i+0x148>
 8006c3a:	6923      	ldr	r3, [r4, #16]
 8006c3c:	6861      	ldr	r1, [r4, #4]
 8006c3e:	4299      	cmp	r1, r3
 8006c40:	bfde      	ittt	le
 8006c42:	2330      	movle	r3, #48	; 0x30
 8006c44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006c4c:	1b52      	subs	r2, r2, r5
 8006c4e:	6122      	str	r2, [r4, #16]
 8006c50:	f8cd a000 	str.w	sl, [sp]
 8006c54:	464b      	mov	r3, r9
 8006c56:	aa03      	add	r2, sp, #12
 8006c58:	4621      	mov	r1, r4
 8006c5a:	4640      	mov	r0, r8
 8006c5c:	f7ff fee4 	bl	8006a28 <_printf_common>
 8006c60:	3001      	adds	r0, #1
 8006c62:	d14a      	bne.n	8006cfa <_printf_i+0x1f6>
 8006c64:	f04f 30ff 	mov.w	r0, #4294967295
 8006c68:	b004      	add	sp, #16
 8006c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	f043 0320 	orr.w	r3, r3, #32
 8006c74:	6023      	str	r3, [r4, #0]
 8006c76:	4833      	ldr	r0, [pc, #204]	; (8006d44 <_printf_i+0x240>)
 8006c78:	2778      	movs	r7, #120	; 0x78
 8006c7a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	6829      	ldr	r1, [r5, #0]
 8006c82:	061f      	lsls	r7, r3, #24
 8006c84:	f851 6b04 	ldr.w	r6, [r1], #4
 8006c88:	d402      	bmi.n	8006c90 <_printf_i+0x18c>
 8006c8a:	065f      	lsls	r7, r3, #25
 8006c8c:	bf48      	it	mi
 8006c8e:	b2b6      	uxthmi	r6, r6
 8006c90:	07df      	lsls	r7, r3, #31
 8006c92:	bf48      	it	mi
 8006c94:	f043 0320 	orrmi.w	r3, r3, #32
 8006c98:	6029      	str	r1, [r5, #0]
 8006c9a:	bf48      	it	mi
 8006c9c:	6023      	strmi	r3, [r4, #0]
 8006c9e:	b91e      	cbnz	r6, 8006ca8 <_printf_i+0x1a4>
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	f023 0320 	bic.w	r3, r3, #32
 8006ca6:	6023      	str	r3, [r4, #0]
 8006ca8:	2310      	movs	r3, #16
 8006caa:	e7a7      	b.n	8006bfc <_printf_i+0xf8>
 8006cac:	4824      	ldr	r0, [pc, #144]	; (8006d40 <_printf_i+0x23c>)
 8006cae:	e7e4      	b.n	8006c7a <_printf_i+0x176>
 8006cb0:	4615      	mov	r5, r2
 8006cb2:	e7bd      	b.n	8006c30 <_printf_i+0x12c>
 8006cb4:	682b      	ldr	r3, [r5, #0]
 8006cb6:	6826      	ldr	r6, [r4, #0]
 8006cb8:	6961      	ldr	r1, [r4, #20]
 8006cba:	1d18      	adds	r0, r3, #4
 8006cbc:	6028      	str	r0, [r5, #0]
 8006cbe:	0635      	lsls	r5, r6, #24
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	d501      	bpl.n	8006cc8 <_printf_i+0x1c4>
 8006cc4:	6019      	str	r1, [r3, #0]
 8006cc6:	e002      	b.n	8006cce <_printf_i+0x1ca>
 8006cc8:	0670      	lsls	r0, r6, #25
 8006cca:	d5fb      	bpl.n	8006cc4 <_printf_i+0x1c0>
 8006ccc:	8019      	strh	r1, [r3, #0]
 8006cce:	2300      	movs	r3, #0
 8006cd0:	6123      	str	r3, [r4, #16]
 8006cd2:	4615      	mov	r5, r2
 8006cd4:	e7bc      	b.n	8006c50 <_printf_i+0x14c>
 8006cd6:	682b      	ldr	r3, [r5, #0]
 8006cd8:	1d1a      	adds	r2, r3, #4
 8006cda:	602a      	str	r2, [r5, #0]
 8006cdc:	681d      	ldr	r5, [r3, #0]
 8006cde:	6862      	ldr	r2, [r4, #4]
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	f7f9 fa94 	bl	8000210 <memchr>
 8006ce8:	b108      	cbz	r0, 8006cee <_printf_i+0x1ea>
 8006cea:	1b40      	subs	r0, r0, r5
 8006cec:	6060      	str	r0, [r4, #4]
 8006cee:	6863      	ldr	r3, [r4, #4]
 8006cf0:	6123      	str	r3, [r4, #16]
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cf8:	e7aa      	b.n	8006c50 <_printf_i+0x14c>
 8006cfa:	6923      	ldr	r3, [r4, #16]
 8006cfc:	462a      	mov	r2, r5
 8006cfe:	4649      	mov	r1, r9
 8006d00:	4640      	mov	r0, r8
 8006d02:	47d0      	blx	sl
 8006d04:	3001      	adds	r0, #1
 8006d06:	d0ad      	beq.n	8006c64 <_printf_i+0x160>
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	079b      	lsls	r3, r3, #30
 8006d0c:	d413      	bmi.n	8006d36 <_printf_i+0x232>
 8006d0e:	68e0      	ldr	r0, [r4, #12]
 8006d10:	9b03      	ldr	r3, [sp, #12]
 8006d12:	4298      	cmp	r0, r3
 8006d14:	bfb8      	it	lt
 8006d16:	4618      	movlt	r0, r3
 8006d18:	e7a6      	b.n	8006c68 <_printf_i+0x164>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	4632      	mov	r2, r6
 8006d1e:	4649      	mov	r1, r9
 8006d20:	4640      	mov	r0, r8
 8006d22:	47d0      	blx	sl
 8006d24:	3001      	adds	r0, #1
 8006d26:	d09d      	beq.n	8006c64 <_printf_i+0x160>
 8006d28:	3501      	adds	r5, #1
 8006d2a:	68e3      	ldr	r3, [r4, #12]
 8006d2c:	9903      	ldr	r1, [sp, #12]
 8006d2e:	1a5b      	subs	r3, r3, r1
 8006d30:	42ab      	cmp	r3, r5
 8006d32:	dcf2      	bgt.n	8006d1a <_printf_i+0x216>
 8006d34:	e7eb      	b.n	8006d0e <_printf_i+0x20a>
 8006d36:	2500      	movs	r5, #0
 8006d38:	f104 0619 	add.w	r6, r4, #25
 8006d3c:	e7f5      	b.n	8006d2a <_printf_i+0x226>
 8006d3e:	bf00      	nop
 8006d40:	08009f76 	.word	0x08009f76
 8006d44:	08009f87 	.word	0x08009f87

08006d48 <std>:
 8006d48:	2300      	movs	r3, #0
 8006d4a:	b510      	push	{r4, lr}
 8006d4c:	4604      	mov	r4, r0
 8006d4e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d56:	6083      	str	r3, [r0, #8]
 8006d58:	8181      	strh	r1, [r0, #12]
 8006d5a:	6643      	str	r3, [r0, #100]	; 0x64
 8006d5c:	81c2      	strh	r2, [r0, #14]
 8006d5e:	6183      	str	r3, [r0, #24]
 8006d60:	4619      	mov	r1, r3
 8006d62:	2208      	movs	r2, #8
 8006d64:	305c      	adds	r0, #92	; 0x5c
 8006d66:	f000 f914 	bl	8006f92 <memset>
 8006d6a:	4b0d      	ldr	r3, [pc, #52]	; (8006da0 <std+0x58>)
 8006d6c:	6263      	str	r3, [r4, #36]	; 0x24
 8006d6e:	4b0d      	ldr	r3, [pc, #52]	; (8006da4 <std+0x5c>)
 8006d70:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d72:	4b0d      	ldr	r3, [pc, #52]	; (8006da8 <std+0x60>)
 8006d74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d76:	4b0d      	ldr	r3, [pc, #52]	; (8006dac <std+0x64>)
 8006d78:	6323      	str	r3, [r4, #48]	; 0x30
 8006d7a:	4b0d      	ldr	r3, [pc, #52]	; (8006db0 <std+0x68>)
 8006d7c:	6224      	str	r4, [r4, #32]
 8006d7e:	429c      	cmp	r4, r3
 8006d80:	d006      	beq.n	8006d90 <std+0x48>
 8006d82:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006d86:	4294      	cmp	r4, r2
 8006d88:	d002      	beq.n	8006d90 <std+0x48>
 8006d8a:	33d0      	adds	r3, #208	; 0xd0
 8006d8c:	429c      	cmp	r4, r3
 8006d8e:	d105      	bne.n	8006d9c <std+0x54>
 8006d90:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d98:	f000 b978 	b.w	800708c <__retarget_lock_init_recursive>
 8006d9c:	bd10      	pop	{r4, pc}
 8006d9e:	bf00      	nop
 8006da0:	08006f0d 	.word	0x08006f0d
 8006da4:	08006f2f 	.word	0x08006f2f
 8006da8:	08006f67 	.word	0x08006f67
 8006dac:	08006f8b 	.word	0x08006f8b
 8006db0:	200046e0 	.word	0x200046e0

08006db4 <stdio_exit_handler>:
 8006db4:	4a02      	ldr	r2, [pc, #8]	; (8006dc0 <stdio_exit_handler+0xc>)
 8006db6:	4903      	ldr	r1, [pc, #12]	; (8006dc4 <stdio_exit_handler+0x10>)
 8006db8:	4803      	ldr	r0, [pc, #12]	; (8006dc8 <stdio_exit_handler+0x14>)
 8006dba:	f000 b869 	b.w	8006e90 <_fwalk_sglue>
 8006dbe:	bf00      	nop
 8006dc0:	20000018 	.word	0x20000018
 8006dc4:	08008a59 	.word	0x08008a59
 8006dc8:	20000024 	.word	0x20000024

08006dcc <cleanup_stdio>:
 8006dcc:	6841      	ldr	r1, [r0, #4]
 8006dce:	4b0c      	ldr	r3, [pc, #48]	; (8006e00 <cleanup_stdio+0x34>)
 8006dd0:	4299      	cmp	r1, r3
 8006dd2:	b510      	push	{r4, lr}
 8006dd4:	4604      	mov	r4, r0
 8006dd6:	d001      	beq.n	8006ddc <cleanup_stdio+0x10>
 8006dd8:	f001 fe3e 	bl	8008a58 <_fflush_r>
 8006ddc:	68a1      	ldr	r1, [r4, #8]
 8006dde:	4b09      	ldr	r3, [pc, #36]	; (8006e04 <cleanup_stdio+0x38>)
 8006de0:	4299      	cmp	r1, r3
 8006de2:	d002      	beq.n	8006dea <cleanup_stdio+0x1e>
 8006de4:	4620      	mov	r0, r4
 8006de6:	f001 fe37 	bl	8008a58 <_fflush_r>
 8006dea:	68e1      	ldr	r1, [r4, #12]
 8006dec:	4b06      	ldr	r3, [pc, #24]	; (8006e08 <cleanup_stdio+0x3c>)
 8006dee:	4299      	cmp	r1, r3
 8006df0:	d004      	beq.n	8006dfc <cleanup_stdio+0x30>
 8006df2:	4620      	mov	r0, r4
 8006df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006df8:	f001 be2e 	b.w	8008a58 <_fflush_r>
 8006dfc:	bd10      	pop	{r4, pc}
 8006dfe:	bf00      	nop
 8006e00:	200046e0 	.word	0x200046e0
 8006e04:	20004748 	.word	0x20004748
 8006e08:	200047b0 	.word	0x200047b0

08006e0c <global_stdio_init.part.0>:
 8006e0c:	b510      	push	{r4, lr}
 8006e0e:	4b0b      	ldr	r3, [pc, #44]	; (8006e3c <global_stdio_init.part.0+0x30>)
 8006e10:	4c0b      	ldr	r4, [pc, #44]	; (8006e40 <global_stdio_init.part.0+0x34>)
 8006e12:	4a0c      	ldr	r2, [pc, #48]	; (8006e44 <global_stdio_init.part.0+0x38>)
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	4620      	mov	r0, r4
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2104      	movs	r1, #4
 8006e1c:	f7ff ff94 	bl	8006d48 <std>
 8006e20:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006e24:	2201      	movs	r2, #1
 8006e26:	2109      	movs	r1, #9
 8006e28:	f7ff ff8e 	bl	8006d48 <std>
 8006e2c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006e30:	2202      	movs	r2, #2
 8006e32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e36:	2112      	movs	r1, #18
 8006e38:	f7ff bf86 	b.w	8006d48 <std>
 8006e3c:	20004818 	.word	0x20004818
 8006e40:	200046e0 	.word	0x200046e0
 8006e44:	08006db5 	.word	0x08006db5

08006e48 <__sfp_lock_acquire>:
 8006e48:	4801      	ldr	r0, [pc, #4]	; (8006e50 <__sfp_lock_acquire+0x8>)
 8006e4a:	f000 b920 	b.w	800708e <__retarget_lock_acquire_recursive>
 8006e4e:	bf00      	nop
 8006e50:	20004821 	.word	0x20004821

08006e54 <__sfp_lock_release>:
 8006e54:	4801      	ldr	r0, [pc, #4]	; (8006e5c <__sfp_lock_release+0x8>)
 8006e56:	f000 b91b 	b.w	8007090 <__retarget_lock_release_recursive>
 8006e5a:	bf00      	nop
 8006e5c:	20004821 	.word	0x20004821

08006e60 <__sinit>:
 8006e60:	b510      	push	{r4, lr}
 8006e62:	4604      	mov	r4, r0
 8006e64:	f7ff fff0 	bl	8006e48 <__sfp_lock_acquire>
 8006e68:	6a23      	ldr	r3, [r4, #32]
 8006e6a:	b11b      	cbz	r3, 8006e74 <__sinit+0x14>
 8006e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e70:	f7ff bff0 	b.w	8006e54 <__sfp_lock_release>
 8006e74:	4b04      	ldr	r3, [pc, #16]	; (8006e88 <__sinit+0x28>)
 8006e76:	6223      	str	r3, [r4, #32]
 8006e78:	4b04      	ldr	r3, [pc, #16]	; (8006e8c <__sinit+0x2c>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1f5      	bne.n	8006e6c <__sinit+0xc>
 8006e80:	f7ff ffc4 	bl	8006e0c <global_stdio_init.part.0>
 8006e84:	e7f2      	b.n	8006e6c <__sinit+0xc>
 8006e86:	bf00      	nop
 8006e88:	08006dcd 	.word	0x08006dcd
 8006e8c:	20004818 	.word	0x20004818

08006e90 <_fwalk_sglue>:
 8006e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e94:	4607      	mov	r7, r0
 8006e96:	4688      	mov	r8, r1
 8006e98:	4614      	mov	r4, r2
 8006e9a:	2600      	movs	r6, #0
 8006e9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ea0:	f1b9 0901 	subs.w	r9, r9, #1
 8006ea4:	d505      	bpl.n	8006eb2 <_fwalk_sglue+0x22>
 8006ea6:	6824      	ldr	r4, [r4, #0]
 8006ea8:	2c00      	cmp	r4, #0
 8006eaa:	d1f7      	bne.n	8006e9c <_fwalk_sglue+0xc>
 8006eac:	4630      	mov	r0, r6
 8006eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eb2:	89ab      	ldrh	r3, [r5, #12]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d907      	bls.n	8006ec8 <_fwalk_sglue+0x38>
 8006eb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	d003      	beq.n	8006ec8 <_fwalk_sglue+0x38>
 8006ec0:	4629      	mov	r1, r5
 8006ec2:	4638      	mov	r0, r7
 8006ec4:	47c0      	blx	r8
 8006ec6:	4306      	orrs	r6, r0
 8006ec8:	3568      	adds	r5, #104	; 0x68
 8006eca:	e7e9      	b.n	8006ea0 <_fwalk_sglue+0x10>

08006ecc <siprintf>:
 8006ecc:	b40e      	push	{r1, r2, r3}
 8006ece:	b500      	push	{lr}
 8006ed0:	b09c      	sub	sp, #112	; 0x70
 8006ed2:	ab1d      	add	r3, sp, #116	; 0x74
 8006ed4:	9002      	str	r0, [sp, #8]
 8006ed6:	9006      	str	r0, [sp, #24]
 8006ed8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006edc:	4809      	ldr	r0, [pc, #36]	; (8006f04 <siprintf+0x38>)
 8006ede:	9107      	str	r1, [sp, #28]
 8006ee0:	9104      	str	r1, [sp, #16]
 8006ee2:	4909      	ldr	r1, [pc, #36]	; (8006f08 <siprintf+0x3c>)
 8006ee4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ee8:	9105      	str	r1, [sp, #20]
 8006eea:	6800      	ldr	r0, [r0, #0]
 8006eec:	9301      	str	r3, [sp, #4]
 8006eee:	a902      	add	r1, sp, #8
 8006ef0:	f001 fc2e 	bl	8008750 <_svfiprintf_r>
 8006ef4:	9b02      	ldr	r3, [sp, #8]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	701a      	strb	r2, [r3, #0]
 8006efa:	b01c      	add	sp, #112	; 0x70
 8006efc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f00:	b003      	add	sp, #12
 8006f02:	4770      	bx	lr
 8006f04:	20000070 	.word	0x20000070
 8006f08:	ffff0208 	.word	0xffff0208

08006f0c <__sread>:
 8006f0c:	b510      	push	{r4, lr}
 8006f0e:	460c      	mov	r4, r1
 8006f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f14:	f000 f86c 	bl	8006ff0 <_read_r>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	bfab      	itete	ge
 8006f1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f1e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f20:	181b      	addge	r3, r3, r0
 8006f22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f26:	bfac      	ite	ge
 8006f28:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f2a:	81a3      	strhlt	r3, [r4, #12]
 8006f2c:	bd10      	pop	{r4, pc}

08006f2e <__swrite>:
 8006f2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f32:	461f      	mov	r7, r3
 8006f34:	898b      	ldrh	r3, [r1, #12]
 8006f36:	05db      	lsls	r3, r3, #23
 8006f38:	4605      	mov	r5, r0
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	4616      	mov	r6, r2
 8006f3e:	d505      	bpl.n	8006f4c <__swrite+0x1e>
 8006f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f44:	2302      	movs	r3, #2
 8006f46:	2200      	movs	r2, #0
 8006f48:	f000 f840 	bl	8006fcc <_lseek_r>
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f56:	81a3      	strh	r3, [r4, #12]
 8006f58:	4632      	mov	r2, r6
 8006f5a:	463b      	mov	r3, r7
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f62:	f000 b857 	b.w	8007014 <_write_r>

08006f66 <__sseek>:
 8006f66:	b510      	push	{r4, lr}
 8006f68:	460c      	mov	r4, r1
 8006f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f6e:	f000 f82d 	bl	8006fcc <_lseek_r>
 8006f72:	1c43      	adds	r3, r0, #1
 8006f74:	89a3      	ldrh	r3, [r4, #12]
 8006f76:	bf15      	itete	ne
 8006f78:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f82:	81a3      	strheq	r3, [r4, #12]
 8006f84:	bf18      	it	ne
 8006f86:	81a3      	strhne	r3, [r4, #12]
 8006f88:	bd10      	pop	{r4, pc}

08006f8a <__sclose>:
 8006f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f8e:	f000 b80d 	b.w	8006fac <_close_r>

08006f92 <memset>:
 8006f92:	4402      	add	r2, r0
 8006f94:	4603      	mov	r3, r0
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d100      	bne.n	8006f9c <memset+0xa>
 8006f9a:	4770      	bx	lr
 8006f9c:	f803 1b01 	strb.w	r1, [r3], #1
 8006fa0:	e7f9      	b.n	8006f96 <memset+0x4>
	...

08006fa4 <_localeconv_r>:
 8006fa4:	4800      	ldr	r0, [pc, #0]	; (8006fa8 <_localeconv_r+0x4>)
 8006fa6:	4770      	bx	lr
 8006fa8:	20000164 	.word	0x20000164

08006fac <_close_r>:
 8006fac:	b538      	push	{r3, r4, r5, lr}
 8006fae:	4d06      	ldr	r5, [pc, #24]	; (8006fc8 <_close_r+0x1c>)
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	4608      	mov	r0, r1
 8006fb6:	602b      	str	r3, [r5, #0]
 8006fb8:	f7fa ff57 	bl	8001e6a <_close>
 8006fbc:	1c43      	adds	r3, r0, #1
 8006fbe:	d102      	bne.n	8006fc6 <_close_r+0x1a>
 8006fc0:	682b      	ldr	r3, [r5, #0]
 8006fc2:	b103      	cbz	r3, 8006fc6 <_close_r+0x1a>
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	bd38      	pop	{r3, r4, r5, pc}
 8006fc8:	2000481c 	.word	0x2000481c

08006fcc <_lseek_r>:
 8006fcc:	b538      	push	{r3, r4, r5, lr}
 8006fce:	4d07      	ldr	r5, [pc, #28]	; (8006fec <_lseek_r+0x20>)
 8006fd0:	4604      	mov	r4, r0
 8006fd2:	4608      	mov	r0, r1
 8006fd4:	4611      	mov	r1, r2
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	602a      	str	r2, [r5, #0]
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f7fa ff6c 	bl	8001eb8 <_lseek>
 8006fe0:	1c43      	adds	r3, r0, #1
 8006fe2:	d102      	bne.n	8006fea <_lseek_r+0x1e>
 8006fe4:	682b      	ldr	r3, [r5, #0]
 8006fe6:	b103      	cbz	r3, 8006fea <_lseek_r+0x1e>
 8006fe8:	6023      	str	r3, [r4, #0]
 8006fea:	bd38      	pop	{r3, r4, r5, pc}
 8006fec:	2000481c 	.word	0x2000481c

08006ff0 <_read_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4d07      	ldr	r5, [pc, #28]	; (8007010 <_read_r+0x20>)
 8006ff4:	4604      	mov	r4, r0
 8006ff6:	4608      	mov	r0, r1
 8006ff8:	4611      	mov	r1, r2
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	602a      	str	r2, [r5, #0]
 8006ffe:	461a      	mov	r2, r3
 8007000:	f7fa fefa 	bl	8001df8 <_read>
 8007004:	1c43      	adds	r3, r0, #1
 8007006:	d102      	bne.n	800700e <_read_r+0x1e>
 8007008:	682b      	ldr	r3, [r5, #0]
 800700a:	b103      	cbz	r3, 800700e <_read_r+0x1e>
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	bd38      	pop	{r3, r4, r5, pc}
 8007010:	2000481c 	.word	0x2000481c

08007014 <_write_r>:
 8007014:	b538      	push	{r3, r4, r5, lr}
 8007016:	4d07      	ldr	r5, [pc, #28]	; (8007034 <_write_r+0x20>)
 8007018:	4604      	mov	r4, r0
 800701a:	4608      	mov	r0, r1
 800701c:	4611      	mov	r1, r2
 800701e:	2200      	movs	r2, #0
 8007020:	602a      	str	r2, [r5, #0]
 8007022:	461a      	mov	r2, r3
 8007024:	f7fa ff05 	bl	8001e32 <_write>
 8007028:	1c43      	adds	r3, r0, #1
 800702a:	d102      	bne.n	8007032 <_write_r+0x1e>
 800702c:	682b      	ldr	r3, [r5, #0]
 800702e:	b103      	cbz	r3, 8007032 <_write_r+0x1e>
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	bd38      	pop	{r3, r4, r5, pc}
 8007034:	2000481c 	.word	0x2000481c

08007038 <__errno>:
 8007038:	4b01      	ldr	r3, [pc, #4]	; (8007040 <__errno+0x8>)
 800703a:	6818      	ldr	r0, [r3, #0]
 800703c:	4770      	bx	lr
 800703e:	bf00      	nop
 8007040:	20000070 	.word	0x20000070

08007044 <__libc_init_array>:
 8007044:	b570      	push	{r4, r5, r6, lr}
 8007046:	4d0d      	ldr	r5, [pc, #52]	; (800707c <__libc_init_array+0x38>)
 8007048:	4c0d      	ldr	r4, [pc, #52]	; (8007080 <__libc_init_array+0x3c>)
 800704a:	1b64      	subs	r4, r4, r5
 800704c:	10a4      	asrs	r4, r4, #2
 800704e:	2600      	movs	r6, #0
 8007050:	42a6      	cmp	r6, r4
 8007052:	d109      	bne.n	8007068 <__libc_init_array+0x24>
 8007054:	4d0b      	ldr	r5, [pc, #44]	; (8007084 <__libc_init_array+0x40>)
 8007056:	4c0c      	ldr	r4, [pc, #48]	; (8007088 <__libc_init_array+0x44>)
 8007058:	f002 f894 	bl	8009184 <_init>
 800705c:	1b64      	subs	r4, r4, r5
 800705e:	10a4      	asrs	r4, r4, #2
 8007060:	2600      	movs	r6, #0
 8007062:	42a6      	cmp	r6, r4
 8007064:	d105      	bne.n	8007072 <__libc_init_array+0x2e>
 8007066:	bd70      	pop	{r4, r5, r6, pc}
 8007068:	f855 3b04 	ldr.w	r3, [r5], #4
 800706c:	4798      	blx	r3
 800706e:	3601      	adds	r6, #1
 8007070:	e7ee      	b.n	8007050 <__libc_init_array+0xc>
 8007072:	f855 3b04 	ldr.w	r3, [r5], #4
 8007076:	4798      	blx	r3
 8007078:	3601      	adds	r6, #1
 800707a:	e7f2      	b.n	8007062 <__libc_init_array+0x1e>
 800707c:	0800a2dc 	.word	0x0800a2dc
 8007080:	0800a2dc 	.word	0x0800a2dc
 8007084:	0800a2dc 	.word	0x0800a2dc
 8007088:	0800a2e0 	.word	0x0800a2e0

0800708c <__retarget_lock_init_recursive>:
 800708c:	4770      	bx	lr

0800708e <__retarget_lock_acquire_recursive>:
 800708e:	4770      	bx	lr

08007090 <__retarget_lock_release_recursive>:
 8007090:	4770      	bx	lr

08007092 <memcpy>:
 8007092:	440a      	add	r2, r1
 8007094:	4291      	cmp	r1, r2
 8007096:	f100 33ff 	add.w	r3, r0, #4294967295
 800709a:	d100      	bne.n	800709e <memcpy+0xc>
 800709c:	4770      	bx	lr
 800709e:	b510      	push	{r4, lr}
 80070a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070a8:	4291      	cmp	r1, r2
 80070aa:	d1f9      	bne.n	80070a0 <memcpy+0xe>
 80070ac:	bd10      	pop	{r4, pc}

080070ae <quorem>:
 80070ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b2:	6903      	ldr	r3, [r0, #16]
 80070b4:	690c      	ldr	r4, [r1, #16]
 80070b6:	42a3      	cmp	r3, r4
 80070b8:	4607      	mov	r7, r0
 80070ba:	db7e      	blt.n	80071ba <quorem+0x10c>
 80070bc:	3c01      	subs	r4, #1
 80070be:	f101 0814 	add.w	r8, r1, #20
 80070c2:	f100 0514 	add.w	r5, r0, #20
 80070c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070ca:	9301      	str	r3, [sp, #4]
 80070cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070d4:	3301      	adds	r3, #1
 80070d6:	429a      	cmp	r2, r3
 80070d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80070e4:	d331      	bcc.n	800714a <quorem+0x9c>
 80070e6:	f04f 0e00 	mov.w	lr, #0
 80070ea:	4640      	mov	r0, r8
 80070ec:	46ac      	mov	ip, r5
 80070ee:	46f2      	mov	sl, lr
 80070f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80070f4:	b293      	uxth	r3, r2
 80070f6:	fb06 e303 	mla	r3, r6, r3, lr
 80070fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070fe:	0c1a      	lsrs	r2, r3, #16
 8007100:	b29b      	uxth	r3, r3
 8007102:	ebaa 0303 	sub.w	r3, sl, r3
 8007106:	f8dc a000 	ldr.w	sl, [ip]
 800710a:	fa13 f38a 	uxtah	r3, r3, sl
 800710e:	fb06 220e 	mla	r2, r6, lr, r2
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	9b00      	ldr	r3, [sp, #0]
 8007116:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800711a:	b292      	uxth	r2, r2
 800711c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007120:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007124:	f8bd 3000 	ldrh.w	r3, [sp]
 8007128:	4581      	cmp	r9, r0
 800712a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800712e:	f84c 3b04 	str.w	r3, [ip], #4
 8007132:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007136:	d2db      	bcs.n	80070f0 <quorem+0x42>
 8007138:	f855 300b 	ldr.w	r3, [r5, fp]
 800713c:	b92b      	cbnz	r3, 800714a <quorem+0x9c>
 800713e:	9b01      	ldr	r3, [sp, #4]
 8007140:	3b04      	subs	r3, #4
 8007142:	429d      	cmp	r5, r3
 8007144:	461a      	mov	r2, r3
 8007146:	d32c      	bcc.n	80071a2 <quorem+0xf4>
 8007148:	613c      	str	r4, [r7, #16]
 800714a:	4638      	mov	r0, r7
 800714c:	f001 f9a6 	bl	800849c <__mcmp>
 8007150:	2800      	cmp	r0, #0
 8007152:	db22      	blt.n	800719a <quorem+0xec>
 8007154:	3601      	adds	r6, #1
 8007156:	4629      	mov	r1, r5
 8007158:	2000      	movs	r0, #0
 800715a:	f858 2b04 	ldr.w	r2, [r8], #4
 800715e:	f8d1 c000 	ldr.w	ip, [r1]
 8007162:	b293      	uxth	r3, r2
 8007164:	1ac3      	subs	r3, r0, r3
 8007166:	0c12      	lsrs	r2, r2, #16
 8007168:	fa13 f38c 	uxtah	r3, r3, ip
 800716c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007170:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007174:	b29b      	uxth	r3, r3
 8007176:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800717a:	45c1      	cmp	r9, r8
 800717c:	f841 3b04 	str.w	r3, [r1], #4
 8007180:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007184:	d2e9      	bcs.n	800715a <quorem+0xac>
 8007186:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800718a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800718e:	b922      	cbnz	r2, 800719a <quorem+0xec>
 8007190:	3b04      	subs	r3, #4
 8007192:	429d      	cmp	r5, r3
 8007194:	461a      	mov	r2, r3
 8007196:	d30a      	bcc.n	80071ae <quorem+0x100>
 8007198:	613c      	str	r4, [r7, #16]
 800719a:	4630      	mov	r0, r6
 800719c:	b003      	add	sp, #12
 800719e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a2:	6812      	ldr	r2, [r2, #0]
 80071a4:	3b04      	subs	r3, #4
 80071a6:	2a00      	cmp	r2, #0
 80071a8:	d1ce      	bne.n	8007148 <quorem+0x9a>
 80071aa:	3c01      	subs	r4, #1
 80071ac:	e7c9      	b.n	8007142 <quorem+0x94>
 80071ae:	6812      	ldr	r2, [r2, #0]
 80071b0:	3b04      	subs	r3, #4
 80071b2:	2a00      	cmp	r2, #0
 80071b4:	d1f0      	bne.n	8007198 <quorem+0xea>
 80071b6:	3c01      	subs	r4, #1
 80071b8:	e7eb      	b.n	8007192 <quorem+0xe4>
 80071ba:	2000      	movs	r0, #0
 80071bc:	e7ee      	b.n	800719c <quorem+0xee>
	...

080071c0 <_dtoa_r>:
 80071c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c4:	ed2d 8b04 	vpush	{d8-d9}
 80071c8:	69c5      	ldr	r5, [r0, #28]
 80071ca:	b093      	sub	sp, #76	; 0x4c
 80071cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80071d0:	ec57 6b10 	vmov	r6, r7, d0
 80071d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80071d8:	9107      	str	r1, [sp, #28]
 80071da:	4604      	mov	r4, r0
 80071dc:	920a      	str	r2, [sp, #40]	; 0x28
 80071de:	930d      	str	r3, [sp, #52]	; 0x34
 80071e0:	b975      	cbnz	r5, 8007200 <_dtoa_r+0x40>
 80071e2:	2010      	movs	r0, #16
 80071e4:	f000 fe2a 	bl	8007e3c <malloc>
 80071e8:	4602      	mov	r2, r0
 80071ea:	61e0      	str	r0, [r4, #28]
 80071ec:	b920      	cbnz	r0, 80071f8 <_dtoa_r+0x38>
 80071ee:	4bae      	ldr	r3, [pc, #696]	; (80074a8 <_dtoa_r+0x2e8>)
 80071f0:	21ef      	movs	r1, #239	; 0xef
 80071f2:	48ae      	ldr	r0, [pc, #696]	; (80074ac <_dtoa_r+0x2ec>)
 80071f4:	f001 fc82 	bl	8008afc <__assert_func>
 80071f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071fc:	6005      	str	r5, [r0, #0]
 80071fe:	60c5      	str	r5, [r0, #12]
 8007200:	69e3      	ldr	r3, [r4, #28]
 8007202:	6819      	ldr	r1, [r3, #0]
 8007204:	b151      	cbz	r1, 800721c <_dtoa_r+0x5c>
 8007206:	685a      	ldr	r2, [r3, #4]
 8007208:	604a      	str	r2, [r1, #4]
 800720a:	2301      	movs	r3, #1
 800720c:	4093      	lsls	r3, r2
 800720e:	608b      	str	r3, [r1, #8]
 8007210:	4620      	mov	r0, r4
 8007212:	f000 ff07 	bl	8008024 <_Bfree>
 8007216:	69e3      	ldr	r3, [r4, #28]
 8007218:	2200      	movs	r2, #0
 800721a:	601a      	str	r2, [r3, #0]
 800721c:	1e3b      	subs	r3, r7, #0
 800721e:	bfbb      	ittet	lt
 8007220:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007224:	9303      	strlt	r3, [sp, #12]
 8007226:	2300      	movge	r3, #0
 8007228:	2201      	movlt	r2, #1
 800722a:	bfac      	ite	ge
 800722c:	f8c8 3000 	strge.w	r3, [r8]
 8007230:	f8c8 2000 	strlt.w	r2, [r8]
 8007234:	4b9e      	ldr	r3, [pc, #632]	; (80074b0 <_dtoa_r+0x2f0>)
 8007236:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800723a:	ea33 0308 	bics.w	r3, r3, r8
 800723e:	d11b      	bne.n	8007278 <_dtoa_r+0xb8>
 8007240:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007242:	f242 730f 	movw	r3, #9999	; 0x270f
 8007246:	6013      	str	r3, [r2, #0]
 8007248:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800724c:	4333      	orrs	r3, r6
 800724e:	f000 8593 	beq.w	8007d78 <_dtoa_r+0xbb8>
 8007252:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007254:	b963      	cbnz	r3, 8007270 <_dtoa_r+0xb0>
 8007256:	4b97      	ldr	r3, [pc, #604]	; (80074b4 <_dtoa_r+0x2f4>)
 8007258:	e027      	b.n	80072aa <_dtoa_r+0xea>
 800725a:	4b97      	ldr	r3, [pc, #604]	; (80074b8 <_dtoa_r+0x2f8>)
 800725c:	9300      	str	r3, [sp, #0]
 800725e:	3308      	adds	r3, #8
 8007260:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007262:	6013      	str	r3, [r2, #0]
 8007264:	9800      	ldr	r0, [sp, #0]
 8007266:	b013      	add	sp, #76	; 0x4c
 8007268:	ecbd 8b04 	vpop	{d8-d9}
 800726c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007270:	4b90      	ldr	r3, [pc, #576]	; (80074b4 <_dtoa_r+0x2f4>)
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	3303      	adds	r3, #3
 8007276:	e7f3      	b.n	8007260 <_dtoa_r+0xa0>
 8007278:	ed9d 7b02 	vldr	d7, [sp, #8]
 800727c:	2200      	movs	r2, #0
 800727e:	ec51 0b17 	vmov	r0, r1, d7
 8007282:	eeb0 8a47 	vmov.f32	s16, s14
 8007286:	eef0 8a67 	vmov.f32	s17, s15
 800728a:	2300      	movs	r3, #0
 800728c:	f7f9 fc3c 	bl	8000b08 <__aeabi_dcmpeq>
 8007290:	4681      	mov	r9, r0
 8007292:	b160      	cbz	r0, 80072ae <_dtoa_r+0xee>
 8007294:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007296:	2301      	movs	r3, #1
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 8568 	beq.w	8007d72 <_dtoa_r+0xbb2>
 80072a2:	4b86      	ldr	r3, [pc, #536]	; (80074bc <_dtoa_r+0x2fc>)
 80072a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80072a6:	6013      	str	r3, [r2, #0]
 80072a8:	3b01      	subs	r3, #1
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	e7da      	b.n	8007264 <_dtoa_r+0xa4>
 80072ae:	aa10      	add	r2, sp, #64	; 0x40
 80072b0:	a911      	add	r1, sp, #68	; 0x44
 80072b2:	4620      	mov	r0, r4
 80072b4:	eeb0 0a48 	vmov.f32	s0, s16
 80072b8:	eef0 0a68 	vmov.f32	s1, s17
 80072bc:	f001 f994 	bl	80085e8 <__d2b>
 80072c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80072c4:	4682      	mov	sl, r0
 80072c6:	2d00      	cmp	r5, #0
 80072c8:	d07f      	beq.n	80073ca <_dtoa_r+0x20a>
 80072ca:	ee18 3a90 	vmov	r3, s17
 80072ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80072d6:	ec51 0b18 	vmov	r0, r1, d8
 80072da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80072de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80072e6:	4619      	mov	r1, r3
 80072e8:	2200      	movs	r2, #0
 80072ea:	4b75      	ldr	r3, [pc, #468]	; (80074c0 <_dtoa_r+0x300>)
 80072ec:	f7f8 ffec 	bl	80002c8 <__aeabi_dsub>
 80072f0:	a367      	add	r3, pc, #412	; (adr r3, 8007490 <_dtoa_r+0x2d0>)
 80072f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f6:	f7f9 f99f 	bl	8000638 <__aeabi_dmul>
 80072fa:	a367      	add	r3, pc, #412	; (adr r3, 8007498 <_dtoa_r+0x2d8>)
 80072fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007300:	f7f8 ffe4 	bl	80002cc <__adddf3>
 8007304:	4606      	mov	r6, r0
 8007306:	4628      	mov	r0, r5
 8007308:	460f      	mov	r7, r1
 800730a:	f7f9 f92b 	bl	8000564 <__aeabi_i2d>
 800730e:	a364      	add	r3, pc, #400	; (adr r3, 80074a0 <_dtoa_r+0x2e0>)
 8007310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007314:	f7f9 f990 	bl	8000638 <__aeabi_dmul>
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	4630      	mov	r0, r6
 800731e:	4639      	mov	r1, r7
 8007320:	f7f8 ffd4 	bl	80002cc <__adddf3>
 8007324:	4606      	mov	r6, r0
 8007326:	460f      	mov	r7, r1
 8007328:	f7f9 fc36 	bl	8000b98 <__aeabi_d2iz>
 800732c:	2200      	movs	r2, #0
 800732e:	4683      	mov	fp, r0
 8007330:	2300      	movs	r3, #0
 8007332:	4630      	mov	r0, r6
 8007334:	4639      	mov	r1, r7
 8007336:	f7f9 fbf1 	bl	8000b1c <__aeabi_dcmplt>
 800733a:	b148      	cbz	r0, 8007350 <_dtoa_r+0x190>
 800733c:	4658      	mov	r0, fp
 800733e:	f7f9 f911 	bl	8000564 <__aeabi_i2d>
 8007342:	4632      	mov	r2, r6
 8007344:	463b      	mov	r3, r7
 8007346:	f7f9 fbdf 	bl	8000b08 <__aeabi_dcmpeq>
 800734a:	b908      	cbnz	r0, 8007350 <_dtoa_r+0x190>
 800734c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007350:	f1bb 0f16 	cmp.w	fp, #22
 8007354:	d857      	bhi.n	8007406 <_dtoa_r+0x246>
 8007356:	4b5b      	ldr	r3, [pc, #364]	; (80074c4 <_dtoa_r+0x304>)
 8007358:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800735c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007360:	ec51 0b18 	vmov	r0, r1, d8
 8007364:	f7f9 fbda 	bl	8000b1c <__aeabi_dcmplt>
 8007368:	2800      	cmp	r0, #0
 800736a:	d04e      	beq.n	800740a <_dtoa_r+0x24a>
 800736c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007370:	2300      	movs	r3, #0
 8007372:	930c      	str	r3, [sp, #48]	; 0x30
 8007374:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007376:	1b5b      	subs	r3, r3, r5
 8007378:	1e5a      	subs	r2, r3, #1
 800737a:	bf45      	ittet	mi
 800737c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007380:	9305      	strmi	r3, [sp, #20]
 8007382:	2300      	movpl	r3, #0
 8007384:	2300      	movmi	r3, #0
 8007386:	9206      	str	r2, [sp, #24]
 8007388:	bf54      	ite	pl
 800738a:	9305      	strpl	r3, [sp, #20]
 800738c:	9306      	strmi	r3, [sp, #24]
 800738e:	f1bb 0f00 	cmp.w	fp, #0
 8007392:	db3c      	blt.n	800740e <_dtoa_r+0x24e>
 8007394:	9b06      	ldr	r3, [sp, #24]
 8007396:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800739a:	445b      	add	r3, fp
 800739c:	9306      	str	r3, [sp, #24]
 800739e:	2300      	movs	r3, #0
 80073a0:	9308      	str	r3, [sp, #32]
 80073a2:	9b07      	ldr	r3, [sp, #28]
 80073a4:	2b09      	cmp	r3, #9
 80073a6:	d868      	bhi.n	800747a <_dtoa_r+0x2ba>
 80073a8:	2b05      	cmp	r3, #5
 80073aa:	bfc4      	itt	gt
 80073ac:	3b04      	subgt	r3, #4
 80073ae:	9307      	strgt	r3, [sp, #28]
 80073b0:	9b07      	ldr	r3, [sp, #28]
 80073b2:	f1a3 0302 	sub.w	r3, r3, #2
 80073b6:	bfcc      	ite	gt
 80073b8:	2500      	movgt	r5, #0
 80073ba:	2501      	movle	r5, #1
 80073bc:	2b03      	cmp	r3, #3
 80073be:	f200 8085 	bhi.w	80074cc <_dtoa_r+0x30c>
 80073c2:	e8df f003 	tbb	[pc, r3]
 80073c6:	3b2e      	.short	0x3b2e
 80073c8:	5839      	.short	0x5839
 80073ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80073ce:	441d      	add	r5, r3
 80073d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80073d4:	2b20      	cmp	r3, #32
 80073d6:	bfc1      	itttt	gt
 80073d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80073dc:	fa08 f803 	lslgt.w	r8, r8, r3
 80073e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80073e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80073e8:	bfd6      	itet	le
 80073ea:	f1c3 0320 	rsble	r3, r3, #32
 80073ee:	ea48 0003 	orrgt.w	r0, r8, r3
 80073f2:	fa06 f003 	lslle.w	r0, r6, r3
 80073f6:	f7f9 f8a5 	bl	8000544 <__aeabi_ui2d>
 80073fa:	2201      	movs	r2, #1
 80073fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007400:	3d01      	subs	r5, #1
 8007402:	920e      	str	r2, [sp, #56]	; 0x38
 8007404:	e76f      	b.n	80072e6 <_dtoa_r+0x126>
 8007406:	2301      	movs	r3, #1
 8007408:	e7b3      	b.n	8007372 <_dtoa_r+0x1b2>
 800740a:	900c      	str	r0, [sp, #48]	; 0x30
 800740c:	e7b2      	b.n	8007374 <_dtoa_r+0x1b4>
 800740e:	9b05      	ldr	r3, [sp, #20]
 8007410:	eba3 030b 	sub.w	r3, r3, fp
 8007414:	9305      	str	r3, [sp, #20]
 8007416:	f1cb 0300 	rsb	r3, fp, #0
 800741a:	9308      	str	r3, [sp, #32]
 800741c:	2300      	movs	r3, #0
 800741e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007420:	e7bf      	b.n	80073a2 <_dtoa_r+0x1e2>
 8007422:	2300      	movs	r3, #0
 8007424:	9309      	str	r3, [sp, #36]	; 0x24
 8007426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007428:	2b00      	cmp	r3, #0
 800742a:	dc52      	bgt.n	80074d2 <_dtoa_r+0x312>
 800742c:	2301      	movs	r3, #1
 800742e:	9301      	str	r3, [sp, #4]
 8007430:	9304      	str	r3, [sp, #16]
 8007432:	461a      	mov	r2, r3
 8007434:	920a      	str	r2, [sp, #40]	; 0x28
 8007436:	e00b      	b.n	8007450 <_dtoa_r+0x290>
 8007438:	2301      	movs	r3, #1
 800743a:	e7f3      	b.n	8007424 <_dtoa_r+0x264>
 800743c:	2300      	movs	r3, #0
 800743e:	9309      	str	r3, [sp, #36]	; 0x24
 8007440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007442:	445b      	add	r3, fp
 8007444:	9301      	str	r3, [sp, #4]
 8007446:	3301      	adds	r3, #1
 8007448:	2b01      	cmp	r3, #1
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	bfb8      	it	lt
 800744e:	2301      	movlt	r3, #1
 8007450:	69e0      	ldr	r0, [r4, #28]
 8007452:	2100      	movs	r1, #0
 8007454:	2204      	movs	r2, #4
 8007456:	f102 0614 	add.w	r6, r2, #20
 800745a:	429e      	cmp	r6, r3
 800745c:	d93d      	bls.n	80074da <_dtoa_r+0x31a>
 800745e:	6041      	str	r1, [r0, #4]
 8007460:	4620      	mov	r0, r4
 8007462:	f000 fd9f 	bl	8007fa4 <_Balloc>
 8007466:	9000      	str	r0, [sp, #0]
 8007468:	2800      	cmp	r0, #0
 800746a:	d139      	bne.n	80074e0 <_dtoa_r+0x320>
 800746c:	4b16      	ldr	r3, [pc, #88]	; (80074c8 <_dtoa_r+0x308>)
 800746e:	4602      	mov	r2, r0
 8007470:	f240 11af 	movw	r1, #431	; 0x1af
 8007474:	e6bd      	b.n	80071f2 <_dtoa_r+0x32>
 8007476:	2301      	movs	r3, #1
 8007478:	e7e1      	b.n	800743e <_dtoa_r+0x27e>
 800747a:	2501      	movs	r5, #1
 800747c:	2300      	movs	r3, #0
 800747e:	9307      	str	r3, [sp, #28]
 8007480:	9509      	str	r5, [sp, #36]	; 0x24
 8007482:	f04f 33ff 	mov.w	r3, #4294967295
 8007486:	9301      	str	r3, [sp, #4]
 8007488:	9304      	str	r3, [sp, #16]
 800748a:	2200      	movs	r2, #0
 800748c:	2312      	movs	r3, #18
 800748e:	e7d1      	b.n	8007434 <_dtoa_r+0x274>
 8007490:	636f4361 	.word	0x636f4361
 8007494:	3fd287a7 	.word	0x3fd287a7
 8007498:	8b60c8b3 	.word	0x8b60c8b3
 800749c:	3fc68a28 	.word	0x3fc68a28
 80074a0:	509f79fb 	.word	0x509f79fb
 80074a4:	3fd34413 	.word	0x3fd34413
 80074a8:	08009fa5 	.word	0x08009fa5
 80074ac:	08009fbc 	.word	0x08009fbc
 80074b0:	7ff00000 	.word	0x7ff00000
 80074b4:	08009fa1 	.word	0x08009fa1
 80074b8:	08009f98 	.word	0x08009f98
 80074bc:	08009f75 	.word	0x08009f75
 80074c0:	3ff80000 	.word	0x3ff80000
 80074c4:	0800a0a8 	.word	0x0800a0a8
 80074c8:	0800a014 	.word	0x0800a014
 80074cc:	2301      	movs	r3, #1
 80074ce:	9309      	str	r3, [sp, #36]	; 0x24
 80074d0:	e7d7      	b.n	8007482 <_dtoa_r+0x2c2>
 80074d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074d4:	9301      	str	r3, [sp, #4]
 80074d6:	9304      	str	r3, [sp, #16]
 80074d8:	e7ba      	b.n	8007450 <_dtoa_r+0x290>
 80074da:	3101      	adds	r1, #1
 80074dc:	0052      	lsls	r2, r2, #1
 80074de:	e7ba      	b.n	8007456 <_dtoa_r+0x296>
 80074e0:	69e3      	ldr	r3, [r4, #28]
 80074e2:	9a00      	ldr	r2, [sp, #0]
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	9b04      	ldr	r3, [sp, #16]
 80074e8:	2b0e      	cmp	r3, #14
 80074ea:	f200 80a8 	bhi.w	800763e <_dtoa_r+0x47e>
 80074ee:	2d00      	cmp	r5, #0
 80074f0:	f000 80a5 	beq.w	800763e <_dtoa_r+0x47e>
 80074f4:	f1bb 0f00 	cmp.w	fp, #0
 80074f8:	dd38      	ble.n	800756c <_dtoa_r+0x3ac>
 80074fa:	4bc0      	ldr	r3, [pc, #768]	; (80077fc <_dtoa_r+0x63c>)
 80074fc:	f00b 020f 	and.w	r2, fp, #15
 8007500:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007504:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007508:	e9d3 6700 	ldrd	r6, r7, [r3]
 800750c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007510:	d019      	beq.n	8007546 <_dtoa_r+0x386>
 8007512:	4bbb      	ldr	r3, [pc, #748]	; (8007800 <_dtoa_r+0x640>)
 8007514:	ec51 0b18 	vmov	r0, r1, d8
 8007518:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800751c:	f7f9 f9b6 	bl	800088c <__aeabi_ddiv>
 8007520:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007524:	f008 080f 	and.w	r8, r8, #15
 8007528:	2503      	movs	r5, #3
 800752a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007800 <_dtoa_r+0x640>
 800752e:	f1b8 0f00 	cmp.w	r8, #0
 8007532:	d10a      	bne.n	800754a <_dtoa_r+0x38a>
 8007534:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007538:	4632      	mov	r2, r6
 800753a:	463b      	mov	r3, r7
 800753c:	f7f9 f9a6 	bl	800088c <__aeabi_ddiv>
 8007540:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007544:	e02b      	b.n	800759e <_dtoa_r+0x3de>
 8007546:	2502      	movs	r5, #2
 8007548:	e7ef      	b.n	800752a <_dtoa_r+0x36a>
 800754a:	f018 0f01 	tst.w	r8, #1
 800754e:	d008      	beq.n	8007562 <_dtoa_r+0x3a2>
 8007550:	4630      	mov	r0, r6
 8007552:	4639      	mov	r1, r7
 8007554:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007558:	f7f9 f86e 	bl	8000638 <__aeabi_dmul>
 800755c:	3501      	adds	r5, #1
 800755e:	4606      	mov	r6, r0
 8007560:	460f      	mov	r7, r1
 8007562:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007566:	f109 0908 	add.w	r9, r9, #8
 800756a:	e7e0      	b.n	800752e <_dtoa_r+0x36e>
 800756c:	f000 809f 	beq.w	80076ae <_dtoa_r+0x4ee>
 8007570:	f1cb 0600 	rsb	r6, fp, #0
 8007574:	4ba1      	ldr	r3, [pc, #644]	; (80077fc <_dtoa_r+0x63c>)
 8007576:	4fa2      	ldr	r7, [pc, #648]	; (8007800 <_dtoa_r+0x640>)
 8007578:	f006 020f 	and.w	r2, r6, #15
 800757c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007584:	ec51 0b18 	vmov	r0, r1, d8
 8007588:	f7f9 f856 	bl	8000638 <__aeabi_dmul>
 800758c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007590:	1136      	asrs	r6, r6, #4
 8007592:	2300      	movs	r3, #0
 8007594:	2502      	movs	r5, #2
 8007596:	2e00      	cmp	r6, #0
 8007598:	d17e      	bne.n	8007698 <_dtoa_r+0x4d8>
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1d0      	bne.n	8007540 <_dtoa_r+0x380>
 800759e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f000 8084 	beq.w	80076b2 <_dtoa_r+0x4f2>
 80075aa:	4b96      	ldr	r3, [pc, #600]	; (8007804 <_dtoa_r+0x644>)
 80075ac:	2200      	movs	r2, #0
 80075ae:	4640      	mov	r0, r8
 80075b0:	4649      	mov	r1, r9
 80075b2:	f7f9 fab3 	bl	8000b1c <__aeabi_dcmplt>
 80075b6:	2800      	cmp	r0, #0
 80075b8:	d07b      	beq.n	80076b2 <_dtoa_r+0x4f2>
 80075ba:	9b04      	ldr	r3, [sp, #16]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d078      	beq.n	80076b2 <_dtoa_r+0x4f2>
 80075c0:	9b01      	ldr	r3, [sp, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	dd39      	ble.n	800763a <_dtoa_r+0x47a>
 80075c6:	4b90      	ldr	r3, [pc, #576]	; (8007808 <_dtoa_r+0x648>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	4640      	mov	r0, r8
 80075cc:	4649      	mov	r1, r9
 80075ce:	f7f9 f833 	bl	8000638 <__aeabi_dmul>
 80075d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075d6:	9e01      	ldr	r6, [sp, #4]
 80075d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80075dc:	3501      	adds	r5, #1
 80075de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80075e2:	4628      	mov	r0, r5
 80075e4:	f7f8 ffbe 	bl	8000564 <__aeabi_i2d>
 80075e8:	4642      	mov	r2, r8
 80075ea:	464b      	mov	r3, r9
 80075ec:	f7f9 f824 	bl	8000638 <__aeabi_dmul>
 80075f0:	4b86      	ldr	r3, [pc, #536]	; (800780c <_dtoa_r+0x64c>)
 80075f2:	2200      	movs	r2, #0
 80075f4:	f7f8 fe6a 	bl	80002cc <__adddf3>
 80075f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80075fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007600:	9303      	str	r3, [sp, #12]
 8007602:	2e00      	cmp	r6, #0
 8007604:	d158      	bne.n	80076b8 <_dtoa_r+0x4f8>
 8007606:	4b82      	ldr	r3, [pc, #520]	; (8007810 <_dtoa_r+0x650>)
 8007608:	2200      	movs	r2, #0
 800760a:	4640      	mov	r0, r8
 800760c:	4649      	mov	r1, r9
 800760e:	f7f8 fe5b 	bl	80002c8 <__aeabi_dsub>
 8007612:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007616:	4680      	mov	r8, r0
 8007618:	4689      	mov	r9, r1
 800761a:	f7f9 fa9d 	bl	8000b58 <__aeabi_dcmpgt>
 800761e:	2800      	cmp	r0, #0
 8007620:	f040 8296 	bne.w	8007b50 <_dtoa_r+0x990>
 8007624:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007628:	4640      	mov	r0, r8
 800762a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800762e:	4649      	mov	r1, r9
 8007630:	f7f9 fa74 	bl	8000b1c <__aeabi_dcmplt>
 8007634:	2800      	cmp	r0, #0
 8007636:	f040 8289 	bne.w	8007b4c <_dtoa_r+0x98c>
 800763a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800763e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007640:	2b00      	cmp	r3, #0
 8007642:	f2c0 814e 	blt.w	80078e2 <_dtoa_r+0x722>
 8007646:	f1bb 0f0e 	cmp.w	fp, #14
 800764a:	f300 814a 	bgt.w	80078e2 <_dtoa_r+0x722>
 800764e:	4b6b      	ldr	r3, [pc, #428]	; (80077fc <_dtoa_r+0x63c>)
 8007650:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007654:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800765a:	2b00      	cmp	r3, #0
 800765c:	f280 80dc 	bge.w	8007818 <_dtoa_r+0x658>
 8007660:	9b04      	ldr	r3, [sp, #16]
 8007662:	2b00      	cmp	r3, #0
 8007664:	f300 80d8 	bgt.w	8007818 <_dtoa_r+0x658>
 8007668:	f040 826f 	bne.w	8007b4a <_dtoa_r+0x98a>
 800766c:	4b68      	ldr	r3, [pc, #416]	; (8007810 <_dtoa_r+0x650>)
 800766e:	2200      	movs	r2, #0
 8007670:	4640      	mov	r0, r8
 8007672:	4649      	mov	r1, r9
 8007674:	f7f8 ffe0 	bl	8000638 <__aeabi_dmul>
 8007678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800767c:	f7f9 fa62 	bl	8000b44 <__aeabi_dcmpge>
 8007680:	9e04      	ldr	r6, [sp, #16]
 8007682:	4637      	mov	r7, r6
 8007684:	2800      	cmp	r0, #0
 8007686:	f040 8245 	bne.w	8007b14 <_dtoa_r+0x954>
 800768a:	9d00      	ldr	r5, [sp, #0]
 800768c:	2331      	movs	r3, #49	; 0x31
 800768e:	f805 3b01 	strb.w	r3, [r5], #1
 8007692:	f10b 0b01 	add.w	fp, fp, #1
 8007696:	e241      	b.n	8007b1c <_dtoa_r+0x95c>
 8007698:	07f2      	lsls	r2, r6, #31
 800769a:	d505      	bpl.n	80076a8 <_dtoa_r+0x4e8>
 800769c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076a0:	f7f8 ffca 	bl	8000638 <__aeabi_dmul>
 80076a4:	3501      	adds	r5, #1
 80076a6:	2301      	movs	r3, #1
 80076a8:	1076      	asrs	r6, r6, #1
 80076aa:	3708      	adds	r7, #8
 80076ac:	e773      	b.n	8007596 <_dtoa_r+0x3d6>
 80076ae:	2502      	movs	r5, #2
 80076b0:	e775      	b.n	800759e <_dtoa_r+0x3de>
 80076b2:	9e04      	ldr	r6, [sp, #16]
 80076b4:	465f      	mov	r7, fp
 80076b6:	e792      	b.n	80075de <_dtoa_r+0x41e>
 80076b8:	9900      	ldr	r1, [sp, #0]
 80076ba:	4b50      	ldr	r3, [pc, #320]	; (80077fc <_dtoa_r+0x63c>)
 80076bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076c0:	4431      	add	r1, r6
 80076c2:	9102      	str	r1, [sp, #8]
 80076c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076c6:	eeb0 9a47 	vmov.f32	s18, s14
 80076ca:	eef0 9a67 	vmov.f32	s19, s15
 80076ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80076d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076d6:	2900      	cmp	r1, #0
 80076d8:	d044      	beq.n	8007764 <_dtoa_r+0x5a4>
 80076da:	494e      	ldr	r1, [pc, #312]	; (8007814 <_dtoa_r+0x654>)
 80076dc:	2000      	movs	r0, #0
 80076de:	f7f9 f8d5 	bl	800088c <__aeabi_ddiv>
 80076e2:	ec53 2b19 	vmov	r2, r3, d9
 80076e6:	f7f8 fdef 	bl	80002c8 <__aeabi_dsub>
 80076ea:	9d00      	ldr	r5, [sp, #0]
 80076ec:	ec41 0b19 	vmov	d9, r0, r1
 80076f0:	4649      	mov	r1, r9
 80076f2:	4640      	mov	r0, r8
 80076f4:	f7f9 fa50 	bl	8000b98 <__aeabi_d2iz>
 80076f8:	4606      	mov	r6, r0
 80076fa:	f7f8 ff33 	bl	8000564 <__aeabi_i2d>
 80076fe:	4602      	mov	r2, r0
 8007700:	460b      	mov	r3, r1
 8007702:	4640      	mov	r0, r8
 8007704:	4649      	mov	r1, r9
 8007706:	f7f8 fddf 	bl	80002c8 <__aeabi_dsub>
 800770a:	3630      	adds	r6, #48	; 0x30
 800770c:	f805 6b01 	strb.w	r6, [r5], #1
 8007710:	ec53 2b19 	vmov	r2, r3, d9
 8007714:	4680      	mov	r8, r0
 8007716:	4689      	mov	r9, r1
 8007718:	f7f9 fa00 	bl	8000b1c <__aeabi_dcmplt>
 800771c:	2800      	cmp	r0, #0
 800771e:	d164      	bne.n	80077ea <_dtoa_r+0x62a>
 8007720:	4642      	mov	r2, r8
 8007722:	464b      	mov	r3, r9
 8007724:	4937      	ldr	r1, [pc, #220]	; (8007804 <_dtoa_r+0x644>)
 8007726:	2000      	movs	r0, #0
 8007728:	f7f8 fdce 	bl	80002c8 <__aeabi_dsub>
 800772c:	ec53 2b19 	vmov	r2, r3, d9
 8007730:	f7f9 f9f4 	bl	8000b1c <__aeabi_dcmplt>
 8007734:	2800      	cmp	r0, #0
 8007736:	f040 80b6 	bne.w	80078a6 <_dtoa_r+0x6e6>
 800773a:	9b02      	ldr	r3, [sp, #8]
 800773c:	429d      	cmp	r5, r3
 800773e:	f43f af7c 	beq.w	800763a <_dtoa_r+0x47a>
 8007742:	4b31      	ldr	r3, [pc, #196]	; (8007808 <_dtoa_r+0x648>)
 8007744:	ec51 0b19 	vmov	r0, r1, d9
 8007748:	2200      	movs	r2, #0
 800774a:	f7f8 ff75 	bl	8000638 <__aeabi_dmul>
 800774e:	4b2e      	ldr	r3, [pc, #184]	; (8007808 <_dtoa_r+0x648>)
 8007750:	ec41 0b19 	vmov	d9, r0, r1
 8007754:	2200      	movs	r2, #0
 8007756:	4640      	mov	r0, r8
 8007758:	4649      	mov	r1, r9
 800775a:	f7f8 ff6d 	bl	8000638 <__aeabi_dmul>
 800775e:	4680      	mov	r8, r0
 8007760:	4689      	mov	r9, r1
 8007762:	e7c5      	b.n	80076f0 <_dtoa_r+0x530>
 8007764:	ec51 0b17 	vmov	r0, r1, d7
 8007768:	f7f8 ff66 	bl	8000638 <__aeabi_dmul>
 800776c:	9b02      	ldr	r3, [sp, #8]
 800776e:	9d00      	ldr	r5, [sp, #0]
 8007770:	930f      	str	r3, [sp, #60]	; 0x3c
 8007772:	ec41 0b19 	vmov	d9, r0, r1
 8007776:	4649      	mov	r1, r9
 8007778:	4640      	mov	r0, r8
 800777a:	f7f9 fa0d 	bl	8000b98 <__aeabi_d2iz>
 800777e:	4606      	mov	r6, r0
 8007780:	f7f8 fef0 	bl	8000564 <__aeabi_i2d>
 8007784:	3630      	adds	r6, #48	; 0x30
 8007786:	4602      	mov	r2, r0
 8007788:	460b      	mov	r3, r1
 800778a:	4640      	mov	r0, r8
 800778c:	4649      	mov	r1, r9
 800778e:	f7f8 fd9b 	bl	80002c8 <__aeabi_dsub>
 8007792:	f805 6b01 	strb.w	r6, [r5], #1
 8007796:	9b02      	ldr	r3, [sp, #8]
 8007798:	429d      	cmp	r5, r3
 800779a:	4680      	mov	r8, r0
 800779c:	4689      	mov	r9, r1
 800779e:	f04f 0200 	mov.w	r2, #0
 80077a2:	d124      	bne.n	80077ee <_dtoa_r+0x62e>
 80077a4:	4b1b      	ldr	r3, [pc, #108]	; (8007814 <_dtoa_r+0x654>)
 80077a6:	ec51 0b19 	vmov	r0, r1, d9
 80077aa:	f7f8 fd8f 	bl	80002cc <__adddf3>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4640      	mov	r0, r8
 80077b4:	4649      	mov	r1, r9
 80077b6:	f7f9 f9cf 	bl	8000b58 <__aeabi_dcmpgt>
 80077ba:	2800      	cmp	r0, #0
 80077bc:	d173      	bne.n	80078a6 <_dtoa_r+0x6e6>
 80077be:	ec53 2b19 	vmov	r2, r3, d9
 80077c2:	4914      	ldr	r1, [pc, #80]	; (8007814 <_dtoa_r+0x654>)
 80077c4:	2000      	movs	r0, #0
 80077c6:	f7f8 fd7f 	bl	80002c8 <__aeabi_dsub>
 80077ca:	4602      	mov	r2, r0
 80077cc:	460b      	mov	r3, r1
 80077ce:	4640      	mov	r0, r8
 80077d0:	4649      	mov	r1, r9
 80077d2:	f7f9 f9a3 	bl	8000b1c <__aeabi_dcmplt>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	f43f af2f 	beq.w	800763a <_dtoa_r+0x47a>
 80077dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80077de:	1e6b      	subs	r3, r5, #1
 80077e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80077e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077e6:	2b30      	cmp	r3, #48	; 0x30
 80077e8:	d0f8      	beq.n	80077dc <_dtoa_r+0x61c>
 80077ea:	46bb      	mov	fp, r7
 80077ec:	e04a      	b.n	8007884 <_dtoa_r+0x6c4>
 80077ee:	4b06      	ldr	r3, [pc, #24]	; (8007808 <_dtoa_r+0x648>)
 80077f0:	f7f8 ff22 	bl	8000638 <__aeabi_dmul>
 80077f4:	4680      	mov	r8, r0
 80077f6:	4689      	mov	r9, r1
 80077f8:	e7bd      	b.n	8007776 <_dtoa_r+0x5b6>
 80077fa:	bf00      	nop
 80077fc:	0800a0a8 	.word	0x0800a0a8
 8007800:	0800a080 	.word	0x0800a080
 8007804:	3ff00000 	.word	0x3ff00000
 8007808:	40240000 	.word	0x40240000
 800780c:	401c0000 	.word	0x401c0000
 8007810:	40140000 	.word	0x40140000
 8007814:	3fe00000 	.word	0x3fe00000
 8007818:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800781c:	9d00      	ldr	r5, [sp, #0]
 800781e:	4642      	mov	r2, r8
 8007820:	464b      	mov	r3, r9
 8007822:	4630      	mov	r0, r6
 8007824:	4639      	mov	r1, r7
 8007826:	f7f9 f831 	bl	800088c <__aeabi_ddiv>
 800782a:	f7f9 f9b5 	bl	8000b98 <__aeabi_d2iz>
 800782e:	9001      	str	r0, [sp, #4]
 8007830:	f7f8 fe98 	bl	8000564 <__aeabi_i2d>
 8007834:	4642      	mov	r2, r8
 8007836:	464b      	mov	r3, r9
 8007838:	f7f8 fefe 	bl	8000638 <__aeabi_dmul>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4630      	mov	r0, r6
 8007842:	4639      	mov	r1, r7
 8007844:	f7f8 fd40 	bl	80002c8 <__aeabi_dsub>
 8007848:	9e01      	ldr	r6, [sp, #4]
 800784a:	9f04      	ldr	r7, [sp, #16]
 800784c:	3630      	adds	r6, #48	; 0x30
 800784e:	f805 6b01 	strb.w	r6, [r5], #1
 8007852:	9e00      	ldr	r6, [sp, #0]
 8007854:	1bae      	subs	r6, r5, r6
 8007856:	42b7      	cmp	r7, r6
 8007858:	4602      	mov	r2, r0
 800785a:	460b      	mov	r3, r1
 800785c:	d134      	bne.n	80078c8 <_dtoa_r+0x708>
 800785e:	f7f8 fd35 	bl	80002cc <__adddf3>
 8007862:	4642      	mov	r2, r8
 8007864:	464b      	mov	r3, r9
 8007866:	4606      	mov	r6, r0
 8007868:	460f      	mov	r7, r1
 800786a:	f7f9 f975 	bl	8000b58 <__aeabi_dcmpgt>
 800786e:	b9c8      	cbnz	r0, 80078a4 <_dtoa_r+0x6e4>
 8007870:	4642      	mov	r2, r8
 8007872:	464b      	mov	r3, r9
 8007874:	4630      	mov	r0, r6
 8007876:	4639      	mov	r1, r7
 8007878:	f7f9 f946 	bl	8000b08 <__aeabi_dcmpeq>
 800787c:	b110      	cbz	r0, 8007884 <_dtoa_r+0x6c4>
 800787e:	9b01      	ldr	r3, [sp, #4]
 8007880:	07db      	lsls	r3, r3, #31
 8007882:	d40f      	bmi.n	80078a4 <_dtoa_r+0x6e4>
 8007884:	4651      	mov	r1, sl
 8007886:	4620      	mov	r0, r4
 8007888:	f000 fbcc 	bl	8008024 <_Bfree>
 800788c:	2300      	movs	r3, #0
 800788e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007890:	702b      	strb	r3, [r5, #0]
 8007892:	f10b 0301 	add.w	r3, fp, #1
 8007896:	6013      	str	r3, [r2, #0]
 8007898:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800789a:	2b00      	cmp	r3, #0
 800789c:	f43f ace2 	beq.w	8007264 <_dtoa_r+0xa4>
 80078a0:	601d      	str	r5, [r3, #0]
 80078a2:	e4df      	b.n	8007264 <_dtoa_r+0xa4>
 80078a4:	465f      	mov	r7, fp
 80078a6:	462b      	mov	r3, r5
 80078a8:	461d      	mov	r5, r3
 80078aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078ae:	2a39      	cmp	r2, #57	; 0x39
 80078b0:	d106      	bne.n	80078c0 <_dtoa_r+0x700>
 80078b2:	9a00      	ldr	r2, [sp, #0]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d1f7      	bne.n	80078a8 <_dtoa_r+0x6e8>
 80078b8:	9900      	ldr	r1, [sp, #0]
 80078ba:	2230      	movs	r2, #48	; 0x30
 80078bc:	3701      	adds	r7, #1
 80078be:	700a      	strb	r2, [r1, #0]
 80078c0:	781a      	ldrb	r2, [r3, #0]
 80078c2:	3201      	adds	r2, #1
 80078c4:	701a      	strb	r2, [r3, #0]
 80078c6:	e790      	b.n	80077ea <_dtoa_r+0x62a>
 80078c8:	4ba3      	ldr	r3, [pc, #652]	; (8007b58 <_dtoa_r+0x998>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	f7f8 feb4 	bl	8000638 <__aeabi_dmul>
 80078d0:	2200      	movs	r2, #0
 80078d2:	2300      	movs	r3, #0
 80078d4:	4606      	mov	r6, r0
 80078d6:	460f      	mov	r7, r1
 80078d8:	f7f9 f916 	bl	8000b08 <__aeabi_dcmpeq>
 80078dc:	2800      	cmp	r0, #0
 80078de:	d09e      	beq.n	800781e <_dtoa_r+0x65e>
 80078e0:	e7d0      	b.n	8007884 <_dtoa_r+0x6c4>
 80078e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078e4:	2a00      	cmp	r2, #0
 80078e6:	f000 80ca 	beq.w	8007a7e <_dtoa_r+0x8be>
 80078ea:	9a07      	ldr	r2, [sp, #28]
 80078ec:	2a01      	cmp	r2, #1
 80078ee:	f300 80ad 	bgt.w	8007a4c <_dtoa_r+0x88c>
 80078f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078f4:	2a00      	cmp	r2, #0
 80078f6:	f000 80a5 	beq.w	8007a44 <_dtoa_r+0x884>
 80078fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80078fe:	9e08      	ldr	r6, [sp, #32]
 8007900:	9d05      	ldr	r5, [sp, #20]
 8007902:	9a05      	ldr	r2, [sp, #20]
 8007904:	441a      	add	r2, r3
 8007906:	9205      	str	r2, [sp, #20]
 8007908:	9a06      	ldr	r2, [sp, #24]
 800790a:	2101      	movs	r1, #1
 800790c:	441a      	add	r2, r3
 800790e:	4620      	mov	r0, r4
 8007910:	9206      	str	r2, [sp, #24]
 8007912:	f000 fc3d 	bl	8008190 <__i2b>
 8007916:	4607      	mov	r7, r0
 8007918:	b165      	cbz	r5, 8007934 <_dtoa_r+0x774>
 800791a:	9b06      	ldr	r3, [sp, #24]
 800791c:	2b00      	cmp	r3, #0
 800791e:	dd09      	ble.n	8007934 <_dtoa_r+0x774>
 8007920:	42ab      	cmp	r3, r5
 8007922:	9a05      	ldr	r2, [sp, #20]
 8007924:	bfa8      	it	ge
 8007926:	462b      	movge	r3, r5
 8007928:	1ad2      	subs	r2, r2, r3
 800792a:	9205      	str	r2, [sp, #20]
 800792c:	9a06      	ldr	r2, [sp, #24]
 800792e:	1aed      	subs	r5, r5, r3
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	9306      	str	r3, [sp, #24]
 8007934:	9b08      	ldr	r3, [sp, #32]
 8007936:	b1f3      	cbz	r3, 8007976 <_dtoa_r+0x7b6>
 8007938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800793a:	2b00      	cmp	r3, #0
 800793c:	f000 80a3 	beq.w	8007a86 <_dtoa_r+0x8c6>
 8007940:	2e00      	cmp	r6, #0
 8007942:	dd10      	ble.n	8007966 <_dtoa_r+0x7a6>
 8007944:	4639      	mov	r1, r7
 8007946:	4632      	mov	r2, r6
 8007948:	4620      	mov	r0, r4
 800794a:	f000 fce1 	bl	8008310 <__pow5mult>
 800794e:	4652      	mov	r2, sl
 8007950:	4601      	mov	r1, r0
 8007952:	4607      	mov	r7, r0
 8007954:	4620      	mov	r0, r4
 8007956:	f000 fc31 	bl	80081bc <__multiply>
 800795a:	4651      	mov	r1, sl
 800795c:	4680      	mov	r8, r0
 800795e:	4620      	mov	r0, r4
 8007960:	f000 fb60 	bl	8008024 <_Bfree>
 8007964:	46c2      	mov	sl, r8
 8007966:	9b08      	ldr	r3, [sp, #32]
 8007968:	1b9a      	subs	r2, r3, r6
 800796a:	d004      	beq.n	8007976 <_dtoa_r+0x7b6>
 800796c:	4651      	mov	r1, sl
 800796e:	4620      	mov	r0, r4
 8007970:	f000 fcce 	bl	8008310 <__pow5mult>
 8007974:	4682      	mov	sl, r0
 8007976:	2101      	movs	r1, #1
 8007978:	4620      	mov	r0, r4
 800797a:	f000 fc09 	bl	8008190 <__i2b>
 800797e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007980:	2b00      	cmp	r3, #0
 8007982:	4606      	mov	r6, r0
 8007984:	f340 8081 	ble.w	8007a8a <_dtoa_r+0x8ca>
 8007988:	461a      	mov	r2, r3
 800798a:	4601      	mov	r1, r0
 800798c:	4620      	mov	r0, r4
 800798e:	f000 fcbf 	bl	8008310 <__pow5mult>
 8007992:	9b07      	ldr	r3, [sp, #28]
 8007994:	2b01      	cmp	r3, #1
 8007996:	4606      	mov	r6, r0
 8007998:	dd7a      	ble.n	8007a90 <_dtoa_r+0x8d0>
 800799a:	f04f 0800 	mov.w	r8, #0
 800799e:	6933      	ldr	r3, [r6, #16]
 80079a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80079a4:	6918      	ldr	r0, [r3, #16]
 80079a6:	f000 fba5 	bl	80080f4 <__hi0bits>
 80079aa:	f1c0 0020 	rsb	r0, r0, #32
 80079ae:	9b06      	ldr	r3, [sp, #24]
 80079b0:	4418      	add	r0, r3
 80079b2:	f010 001f 	ands.w	r0, r0, #31
 80079b6:	f000 8094 	beq.w	8007ae2 <_dtoa_r+0x922>
 80079ba:	f1c0 0320 	rsb	r3, r0, #32
 80079be:	2b04      	cmp	r3, #4
 80079c0:	f340 8085 	ble.w	8007ace <_dtoa_r+0x90e>
 80079c4:	9b05      	ldr	r3, [sp, #20]
 80079c6:	f1c0 001c 	rsb	r0, r0, #28
 80079ca:	4403      	add	r3, r0
 80079cc:	9305      	str	r3, [sp, #20]
 80079ce:	9b06      	ldr	r3, [sp, #24]
 80079d0:	4403      	add	r3, r0
 80079d2:	4405      	add	r5, r0
 80079d4:	9306      	str	r3, [sp, #24]
 80079d6:	9b05      	ldr	r3, [sp, #20]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	dd05      	ble.n	80079e8 <_dtoa_r+0x828>
 80079dc:	4651      	mov	r1, sl
 80079de:	461a      	mov	r2, r3
 80079e0:	4620      	mov	r0, r4
 80079e2:	f000 fcef 	bl	80083c4 <__lshift>
 80079e6:	4682      	mov	sl, r0
 80079e8:	9b06      	ldr	r3, [sp, #24]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	dd05      	ble.n	80079fa <_dtoa_r+0x83a>
 80079ee:	4631      	mov	r1, r6
 80079f0:	461a      	mov	r2, r3
 80079f2:	4620      	mov	r0, r4
 80079f4:	f000 fce6 	bl	80083c4 <__lshift>
 80079f8:	4606      	mov	r6, r0
 80079fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d072      	beq.n	8007ae6 <_dtoa_r+0x926>
 8007a00:	4631      	mov	r1, r6
 8007a02:	4650      	mov	r0, sl
 8007a04:	f000 fd4a 	bl	800849c <__mcmp>
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	da6c      	bge.n	8007ae6 <_dtoa_r+0x926>
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	4651      	mov	r1, sl
 8007a10:	220a      	movs	r2, #10
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 fb28 	bl	8008068 <__multadd>
 8007a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a1e:	4682      	mov	sl, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	f000 81b0 	beq.w	8007d86 <_dtoa_r+0xbc6>
 8007a26:	2300      	movs	r3, #0
 8007a28:	4639      	mov	r1, r7
 8007a2a:	220a      	movs	r2, #10
 8007a2c:	4620      	mov	r0, r4
 8007a2e:	f000 fb1b 	bl	8008068 <__multadd>
 8007a32:	9b01      	ldr	r3, [sp, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	4607      	mov	r7, r0
 8007a38:	f300 8096 	bgt.w	8007b68 <_dtoa_r+0x9a8>
 8007a3c:	9b07      	ldr	r3, [sp, #28]
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	dc59      	bgt.n	8007af6 <_dtoa_r+0x936>
 8007a42:	e091      	b.n	8007b68 <_dtoa_r+0x9a8>
 8007a44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a4a:	e758      	b.n	80078fe <_dtoa_r+0x73e>
 8007a4c:	9b04      	ldr	r3, [sp, #16]
 8007a4e:	1e5e      	subs	r6, r3, #1
 8007a50:	9b08      	ldr	r3, [sp, #32]
 8007a52:	42b3      	cmp	r3, r6
 8007a54:	bfbf      	itttt	lt
 8007a56:	9b08      	ldrlt	r3, [sp, #32]
 8007a58:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007a5a:	9608      	strlt	r6, [sp, #32]
 8007a5c:	1af3      	sublt	r3, r6, r3
 8007a5e:	bfb4      	ite	lt
 8007a60:	18d2      	addlt	r2, r2, r3
 8007a62:	1b9e      	subge	r6, r3, r6
 8007a64:	9b04      	ldr	r3, [sp, #16]
 8007a66:	bfbc      	itt	lt
 8007a68:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007a6a:	2600      	movlt	r6, #0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	bfb7      	itett	lt
 8007a70:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007a74:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007a78:	1a9d      	sublt	r5, r3, r2
 8007a7a:	2300      	movlt	r3, #0
 8007a7c:	e741      	b.n	8007902 <_dtoa_r+0x742>
 8007a7e:	9e08      	ldr	r6, [sp, #32]
 8007a80:	9d05      	ldr	r5, [sp, #20]
 8007a82:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007a84:	e748      	b.n	8007918 <_dtoa_r+0x758>
 8007a86:	9a08      	ldr	r2, [sp, #32]
 8007a88:	e770      	b.n	800796c <_dtoa_r+0x7ac>
 8007a8a:	9b07      	ldr	r3, [sp, #28]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	dc19      	bgt.n	8007ac4 <_dtoa_r+0x904>
 8007a90:	9b02      	ldr	r3, [sp, #8]
 8007a92:	b9bb      	cbnz	r3, 8007ac4 <_dtoa_r+0x904>
 8007a94:	9b03      	ldr	r3, [sp, #12]
 8007a96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a9a:	b99b      	cbnz	r3, 8007ac4 <_dtoa_r+0x904>
 8007a9c:	9b03      	ldr	r3, [sp, #12]
 8007a9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007aa2:	0d1b      	lsrs	r3, r3, #20
 8007aa4:	051b      	lsls	r3, r3, #20
 8007aa6:	b183      	cbz	r3, 8007aca <_dtoa_r+0x90a>
 8007aa8:	9b05      	ldr	r3, [sp, #20]
 8007aaa:	3301      	adds	r3, #1
 8007aac:	9305      	str	r3, [sp, #20]
 8007aae:	9b06      	ldr	r3, [sp, #24]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	9306      	str	r3, [sp, #24]
 8007ab4:	f04f 0801 	mov.w	r8, #1
 8007ab8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	f47f af6f 	bne.w	800799e <_dtoa_r+0x7de>
 8007ac0:	2001      	movs	r0, #1
 8007ac2:	e774      	b.n	80079ae <_dtoa_r+0x7ee>
 8007ac4:	f04f 0800 	mov.w	r8, #0
 8007ac8:	e7f6      	b.n	8007ab8 <_dtoa_r+0x8f8>
 8007aca:	4698      	mov	r8, r3
 8007acc:	e7f4      	b.n	8007ab8 <_dtoa_r+0x8f8>
 8007ace:	d082      	beq.n	80079d6 <_dtoa_r+0x816>
 8007ad0:	9a05      	ldr	r2, [sp, #20]
 8007ad2:	331c      	adds	r3, #28
 8007ad4:	441a      	add	r2, r3
 8007ad6:	9205      	str	r2, [sp, #20]
 8007ad8:	9a06      	ldr	r2, [sp, #24]
 8007ada:	441a      	add	r2, r3
 8007adc:	441d      	add	r5, r3
 8007ade:	9206      	str	r2, [sp, #24]
 8007ae0:	e779      	b.n	80079d6 <_dtoa_r+0x816>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	e7f4      	b.n	8007ad0 <_dtoa_r+0x910>
 8007ae6:	9b04      	ldr	r3, [sp, #16]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	dc37      	bgt.n	8007b5c <_dtoa_r+0x99c>
 8007aec:	9b07      	ldr	r3, [sp, #28]
 8007aee:	2b02      	cmp	r3, #2
 8007af0:	dd34      	ble.n	8007b5c <_dtoa_r+0x99c>
 8007af2:	9b04      	ldr	r3, [sp, #16]
 8007af4:	9301      	str	r3, [sp, #4]
 8007af6:	9b01      	ldr	r3, [sp, #4]
 8007af8:	b963      	cbnz	r3, 8007b14 <_dtoa_r+0x954>
 8007afa:	4631      	mov	r1, r6
 8007afc:	2205      	movs	r2, #5
 8007afe:	4620      	mov	r0, r4
 8007b00:	f000 fab2 	bl	8008068 <__multadd>
 8007b04:	4601      	mov	r1, r0
 8007b06:	4606      	mov	r6, r0
 8007b08:	4650      	mov	r0, sl
 8007b0a:	f000 fcc7 	bl	800849c <__mcmp>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	f73f adbb 	bgt.w	800768a <_dtoa_r+0x4ca>
 8007b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b16:	9d00      	ldr	r5, [sp, #0]
 8007b18:	ea6f 0b03 	mvn.w	fp, r3
 8007b1c:	f04f 0800 	mov.w	r8, #0
 8007b20:	4631      	mov	r1, r6
 8007b22:	4620      	mov	r0, r4
 8007b24:	f000 fa7e 	bl	8008024 <_Bfree>
 8007b28:	2f00      	cmp	r7, #0
 8007b2a:	f43f aeab 	beq.w	8007884 <_dtoa_r+0x6c4>
 8007b2e:	f1b8 0f00 	cmp.w	r8, #0
 8007b32:	d005      	beq.n	8007b40 <_dtoa_r+0x980>
 8007b34:	45b8      	cmp	r8, r7
 8007b36:	d003      	beq.n	8007b40 <_dtoa_r+0x980>
 8007b38:	4641      	mov	r1, r8
 8007b3a:	4620      	mov	r0, r4
 8007b3c:	f000 fa72 	bl	8008024 <_Bfree>
 8007b40:	4639      	mov	r1, r7
 8007b42:	4620      	mov	r0, r4
 8007b44:	f000 fa6e 	bl	8008024 <_Bfree>
 8007b48:	e69c      	b.n	8007884 <_dtoa_r+0x6c4>
 8007b4a:	2600      	movs	r6, #0
 8007b4c:	4637      	mov	r7, r6
 8007b4e:	e7e1      	b.n	8007b14 <_dtoa_r+0x954>
 8007b50:	46bb      	mov	fp, r7
 8007b52:	4637      	mov	r7, r6
 8007b54:	e599      	b.n	800768a <_dtoa_r+0x4ca>
 8007b56:	bf00      	nop
 8007b58:	40240000 	.word	0x40240000
 8007b5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f000 80c8 	beq.w	8007cf4 <_dtoa_r+0xb34>
 8007b64:	9b04      	ldr	r3, [sp, #16]
 8007b66:	9301      	str	r3, [sp, #4]
 8007b68:	2d00      	cmp	r5, #0
 8007b6a:	dd05      	ble.n	8007b78 <_dtoa_r+0x9b8>
 8007b6c:	4639      	mov	r1, r7
 8007b6e:	462a      	mov	r2, r5
 8007b70:	4620      	mov	r0, r4
 8007b72:	f000 fc27 	bl	80083c4 <__lshift>
 8007b76:	4607      	mov	r7, r0
 8007b78:	f1b8 0f00 	cmp.w	r8, #0
 8007b7c:	d05b      	beq.n	8007c36 <_dtoa_r+0xa76>
 8007b7e:	6879      	ldr	r1, [r7, #4]
 8007b80:	4620      	mov	r0, r4
 8007b82:	f000 fa0f 	bl	8007fa4 <_Balloc>
 8007b86:	4605      	mov	r5, r0
 8007b88:	b928      	cbnz	r0, 8007b96 <_dtoa_r+0x9d6>
 8007b8a:	4b83      	ldr	r3, [pc, #524]	; (8007d98 <_dtoa_r+0xbd8>)
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007b92:	f7ff bb2e 	b.w	80071f2 <_dtoa_r+0x32>
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	3202      	adds	r2, #2
 8007b9a:	0092      	lsls	r2, r2, #2
 8007b9c:	f107 010c 	add.w	r1, r7, #12
 8007ba0:	300c      	adds	r0, #12
 8007ba2:	f7ff fa76 	bl	8007092 <memcpy>
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	4629      	mov	r1, r5
 8007baa:	4620      	mov	r0, r4
 8007bac:	f000 fc0a 	bl	80083c4 <__lshift>
 8007bb0:	9b00      	ldr	r3, [sp, #0]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	9304      	str	r3, [sp, #16]
 8007bb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bba:	4413      	add	r3, r2
 8007bbc:	9308      	str	r3, [sp, #32]
 8007bbe:	9b02      	ldr	r3, [sp, #8]
 8007bc0:	f003 0301 	and.w	r3, r3, #1
 8007bc4:	46b8      	mov	r8, r7
 8007bc6:	9306      	str	r3, [sp, #24]
 8007bc8:	4607      	mov	r7, r0
 8007bca:	9b04      	ldr	r3, [sp, #16]
 8007bcc:	4631      	mov	r1, r6
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	4650      	mov	r0, sl
 8007bd2:	9301      	str	r3, [sp, #4]
 8007bd4:	f7ff fa6b 	bl	80070ae <quorem>
 8007bd8:	4641      	mov	r1, r8
 8007bda:	9002      	str	r0, [sp, #8]
 8007bdc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007be0:	4650      	mov	r0, sl
 8007be2:	f000 fc5b 	bl	800849c <__mcmp>
 8007be6:	463a      	mov	r2, r7
 8007be8:	9005      	str	r0, [sp, #20]
 8007bea:	4631      	mov	r1, r6
 8007bec:	4620      	mov	r0, r4
 8007bee:	f000 fc71 	bl	80084d4 <__mdiff>
 8007bf2:	68c2      	ldr	r2, [r0, #12]
 8007bf4:	4605      	mov	r5, r0
 8007bf6:	bb02      	cbnz	r2, 8007c3a <_dtoa_r+0xa7a>
 8007bf8:	4601      	mov	r1, r0
 8007bfa:	4650      	mov	r0, sl
 8007bfc:	f000 fc4e 	bl	800849c <__mcmp>
 8007c00:	4602      	mov	r2, r0
 8007c02:	4629      	mov	r1, r5
 8007c04:	4620      	mov	r0, r4
 8007c06:	9209      	str	r2, [sp, #36]	; 0x24
 8007c08:	f000 fa0c 	bl	8008024 <_Bfree>
 8007c0c:	9b07      	ldr	r3, [sp, #28]
 8007c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c10:	9d04      	ldr	r5, [sp, #16]
 8007c12:	ea43 0102 	orr.w	r1, r3, r2
 8007c16:	9b06      	ldr	r3, [sp, #24]
 8007c18:	4319      	orrs	r1, r3
 8007c1a:	d110      	bne.n	8007c3e <_dtoa_r+0xa7e>
 8007c1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c20:	d029      	beq.n	8007c76 <_dtoa_r+0xab6>
 8007c22:	9b05      	ldr	r3, [sp, #20]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	dd02      	ble.n	8007c2e <_dtoa_r+0xa6e>
 8007c28:	9b02      	ldr	r3, [sp, #8]
 8007c2a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007c2e:	9b01      	ldr	r3, [sp, #4]
 8007c30:	f883 9000 	strb.w	r9, [r3]
 8007c34:	e774      	b.n	8007b20 <_dtoa_r+0x960>
 8007c36:	4638      	mov	r0, r7
 8007c38:	e7ba      	b.n	8007bb0 <_dtoa_r+0x9f0>
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	e7e1      	b.n	8007c02 <_dtoa_r+0xa42>
 8007c3e:	9b05      	ldr	r3, [sp, #20]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	db04      	blt.n	8007c4e <_dtoa_r+0xa8e>
 8007c44:	9907      	ldr	r1, [sp, #28]
 8007c46:	430b      	orrs	r3, r1
 8007c48:	9906      	ldr	r1, [sp, #24]
 8007c4a:	430b      	orrs	r3, r1
 8007c4c:	d120      	bne.n	8007c90 <_dtoa_r+0xad0>
 8007c4e:	2a00      	cmp	r2, #0
 8007c50:	dded      	ble.n	8007c2e <_dtoa_r+0xa6e>
 8007c52:	4651      	mov	r1, sl
 8007c54:	2201      	movs	r2, #1
 8007c56:	4620      	mov	r0, r4
 8007c58:	f000 fbb4 	bl	80083c4 <__lshift>
 8007c5c:	4631      	mov	r1, r6
 8007c5e:	4682      	mov	sl, r0
 8007c60:	f000 fc1c 	bl	800849c <__mcmp>
 8007c64:	2800      	cmp	r0, #0
 8007c66:	dc03      	bgt.n	8007c70 <_dtoa_r+0xab0>
 8007c68:	d1e1      	bne.n	8007c2e <_dtoa_r+0xa6e>
 8007c6a:	f019 0f01 	tst.w	r9, #1
 8007c6e:	d0de      	beq.n	8007c2e <_dtoa_r+0xa6e>
 8007c70:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c74:	d1d8      	bne.n	8007c28 <_dtoa_r+0xa68>
 8007c76:	9a01      	ldr	r2, [sp, #4]
 8007c78:	2339      	movs	r3, #57	; 0x39
 8007c7a:	7013      	strb	r3, [r2, #0]
 8007c7c:	462b      	mov	r3, r5
 8007c7e:	461d      	mov	r5, r3
 8007c80:	3b01      	subs	r3, #1
 8007c82:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c86:	2a39      	cmp	r2, #57	; 0x39
 8007c88:	d06c      	beq.n	8007d64 <_dtoa_r+0xba4>
 8007c8a:	3201      	adds	r2, #1
 8007c8c:	701a      	strb	r2, [r3, #0]
 8007c8e:	e747      	b.n	8007b20 <_dtoa_r+0x960>
 8007c90:	2a00      	cmp	r2, #0
 8007c92:	dd07      	ble.n	8007ca4 <_dtoa_r+0xae4>
 8007c94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c98:	d0ed      	beq.n	8007c76 <_dtoa_r+0xab6>
 8007c9a:	9a01      	ldr	r2, [sp, #4]
 8007c9c:	f109 0301 	add.w	r3, r9, #1
 8007ca0:	7013      	strb	r3, [r2, #0]
 8007ca2:	e73d      	b.n	8007b20 <_dtoa_r+0x960>
 8007ca4:	9b04      	ldr	r3, [sp, #16]
 8007ca6:	9a08      	ldr	r2, [sp, #32]
 8007ca8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d043      	beq.n	8007d38 <_dtoa_r+0xb78>
 8007cb0:	4651      	mov	r1, sl
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	220a      	movs	r2, #10
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f000 f9d6 	bl	8008068 <__multadd>
 8007cbc:	45b8      	cmp	r8, r7
 8007cbe:	4682      	mov	sl, r0
 8007cc0:	f04f 0300 	mov.w	r3, #0
 8007cc4:	f04f 020a 	mov.w	r2, #10
 8007cc8:	4641      	mov	r1, r8
 8007cca:	4620      	mov	r0, r4
 8007ccc:	d107      	bne.n	8007cde <_dtoa_r+0xb1e>
 8007cce:	f000 f9cb 	bl	8008068 <__multadd>
 8007cd2:	4680      	mov	r8, r0
 8007cd4:	4607      	mov	r7, r0
 8007cd6:	9b04      	ldr	r3, [sp, #16]
 8007cd8:	3301      	adds	r3, #1
 8007cda:	9304      	str	r3, [sp, #16]
 8007cdc:	e775      	b.n	8007bca <_dtoa_r+0xa0a>
 8007cde:	f000 f9c3 	bl	8008068 <__multadd>
 8007ce2:	4639      	mov	r1, r7
 8007ce4:	4680      	mov	r8, r0
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	220a      	movs	r2, #10
 8007cea:	4620      	mov	r0, r4
 8007cec:	f000 f9bc 	bl	8008068 <__multadd>
 8007cf0:	4607      	mov	r7, r0
 8007cf2:	e7f0      	b.n	8007cd6 <_dtoa_r+0xb16>
 8007cf4:	9b04      	ldr	r3, [sp, #16]
 8007cf6:	9301      	str	r3, [sp, #4]
 8007cf8:	9d00      	ldr	r5, [sp, #0]
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	4650      	mov	r0, sl
 8007cfe:	f7ff f9d6 	bl	80070ae <quorem>
 8007d02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007d06:	9b00      	ldr	r3, [sp, #0]
 8007d08:	f805 9b01 	strb.w	r9, [r5], #1
 8007d0c:	1aea      	subs	r2, r5, r3
 8007d0e:	9b01      	ldr	r3, [sp, #4]
 8007d10:	4293      	cmp	r3, r2
 8007d12:	dd07      	ble.n	8007d24 <_dtoa_r+0xb64>
 8007d14:	4651      	mov	r1, sl
 8007d16:	2300      	movs	r3, #0
 8007d18:	220a      	movs	r2, #10
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f000 f9a4 	bl	8008068 <__multadd>
 8007d20:	4682      	mov	sl, r0
 8007d22:	e7ea      	b.n	8007cfa <_dtoa_r+0xb3a>
 8007d24:	9b01      	ldr	r3, [sp, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	bfc8      	it	gt
 8007d2a:	461d      	movgt	r5, r3
 8007d2c:	9b00      	ldr	r3, [sp, #0]
 8007d2e:	bfd8      	it	le
 8007d30:	2501      	movle	r5, #1
 8007d32:	441d      	add	r5, r3
 8007d34:	f04f 0800 	mov.w	r8, #0
 8007d38:	4651      	mov	r1, sl
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	4620      	mov	r0, r4
 8007d3e:	f000 fb41 	bl	80083c4 <__lshift>
 8007d42:	4631      	mov	r1, r6
 8007d44:	4682      	mov	sl, r0
 8007d46:	f000 fba9 	bl	800849c <__mcmp>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	dc96      	bgt.n	8007c7c <_dtoa_r+0xabc>
 8007d4e:	d102      	bne.n	8007d56 <_dtoa_r+0xb96>
 8007d50:	f019 0f01 	tst.w	r9, #1
 8007d54:	d192      	bne.n	8007c7c <_dtoa_r+0xabc>
 8007d56:	462b      	mov	r3, r5
 8007d58:	461d      	mov	r5, r3
 8007d5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d5e:	2a30      	cmp	r2, #48	; 0x30
 8007d60:	d0fa      	beq.n	8007d58 <_dtoa_r+0xb98>
 8007d62:	e6dd      	b.n	8007b20 <_dtoa_r+0x960>
 8007d64:	9a00      	ldr	r2, [sp, #0]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d189      	bne.n	8007c7e <_dtoa_r+0xabe>
 8007d6a:	f10b 0b01 	add.w	fp, fp, #1
 8007d6e:	2331      	movs	r3, #49	; 0x31
 8007d70:	e796      	b.n	8007ca0 <_dtoa_r+0xae0>
 8007d72:	4b0a      	ldr	r3, [pc, #40]	; (8007d9c <_dtoa_r+0xbdc>)
 8007d74:	f7ff ba99 	b.w	80072aa <_dtoa_r+0xea>
 8007d78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f47f aa6d 	bne.w	800725a <_dtoa_r+0x9a>
 8007d80:	4b07      	ldr	r3, [pc, #28]	; (8007da0 <_dtoa_r+0xbe0>)
 8007d82:	f7ff ba92 	b.w	80072aa <_dtoa_r+0xea>
 8007d86:	9b01      	ldr	r3, [sp, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	dcb5      	bgt.n	8007cf8 <_dtoa_r+0xb38>
 8007d8c:	9b07      	ldr	r3, [sp, #28]
 8007d8e:	2b02      	cmp	r3, #2
 8007d90:	f73f aeb1 	bgt.w	8007af6 <_dtoa_r+0x936>
 8007d94:	e7b0      	b.n	8007cf8 <_dtoa_r+0xb38>
 8007d96:	bf00      	nop
 8007d98:	0800a014 	.word	0x0800a014
 8007d9c:	08009f74 	.word	0x08009f74
 8007da0:	08009f98 	.word	0x08009f98

08007da4 <_free_r>:
 8007da4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007da6:	2900      	cmp	r1, #0
 8007da8:	d044      	beq.n	8007e34 <_free_r+0x90>
 8007daa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dae:	9001      	str	r0, [sp, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f1a1 0404 	sub.w	r4, r1, #4
 8007db6:	bfb8      	it	lt
 8007db8:	18e4      	addlt	r4, r4, r3
 8007dba:	f000 f8e7 	bl	8007f8c <__malloc_lock>
 8007dbe:	4a1e      	ldr	r2, [pc, #120]	; (8007e38 <_free_r+0x94>)
 8007dc0:	9801      	ldr	r0, [sp, #4]
 8007dc2:	6813      	ldr	r3, [r2, #0]
 8007dc4:	b933      	cbnz	r3, 8007dd4 <_free_r+0x30>
 8007dc6:	6063      	str	r3, [r4, #4]
 8007dc8:	6014      	str	r4, [r2, #0]
 8007dca:	b003      	add	sp, #12
 8007dcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007dd0:	f000 b8e2 	b.w	8007f98 <__malloc_unlock>
 8007dd4:	42a3      	cmp	r3, r4
 8007dd6:	d908      	bls.n	8007dea <_free_r+0x46>
 8007dd8:	6825      	ldr	r5, [r4, #0]
 8007dda:	1961      	adds	r1, r4, r5
 8007ddc:	428b      	cmp	r3, r1
 8007dde:	bf01      	itttt	eq
 8007de0:	6819      	ldreq	r1, [r3, #0]
 8007de2:	685b      	ldreq	r3, [r3, #4]
 8007de4:	1949      	addeq	r1, r1, r5
 8007de6:	6021      	streq	r1, [r4, #0]
 8007de8:	e7ed      	b.n	8007dc6 <_free_r+0x22>
 8007dea:	461a      	mov	r2, r3
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	b10b      	cbz	r3, 8007df4 <_free_r+0x50>
 8007df0:	42a3      	cmp	r3, r4
 8007df2:	d9fa      	bls.n	8007dea <_free_r+0x46>
 8007df4:	6811      	ldr	r1, [r2, #0]
 8007df6:	1855      	adds	r5, r2, r1
 8007df8:	42a5      	cmp	r5, r4
 8007dfa:	d10b      	bne.n	8007e14 <_free_r+0x70>
 8007dfc:	6824      	ldr	r4, [r4, #0]
 8007dfe:	4421      	add	r1, r4
 8007e00:	1854      	adds	r4, r2, r1
 8007e02:	42a3      	cmp	r3, r4
 8007e04:	6011      	str	r1, [r2, #0]
 8007e06:	d1e0      	bne.n	8007dca <_free_r+0x26>
 8007e08:	681c      	ldr	r4, [r3, #0]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	6053      	str	r3, [r2, #4]
 8007e0e:	440c      	add	r4, r1
 8007e10:	6014      	str	r4, [r2, #0]
 8007e12:	e7da      	b.n	8007dca <_free_r+0x26>
 8007e14:	d902      	bls.n	8007e1c <_free_r+0x78>
 8007e16:	230c      	movs	r3, #12
 8007e18:	6003      	str	r3, [r0, #0]
 8007e1a:	e7d6      	b.n	8007dca <_free_r+0x26>
 8007e1c:	6825      	ldr	r5, [r4, #0]
 8007e1e:	1961      	adds	r1, r4, r5
 8007e20:	428b      	cmp	r3, r1
 8007e22:	bf04      	itt	eq
 8007e24:	6819      	ldreq	r1, [r3, #0]
 8007e26:	685b      	ldreq	r3, [r3, #4]
 8007e28:	6063      	str	r3, [r4, #4]
 8007e2a:	bf04      	itt	eq
 8007e2c:	1949      	addeq	r1, r1, r5
 8007e2e:	6021      	streq	r1, [r4, #0]
 8007e30:	6054      	str	r4, [r2, #4]
 8007e32:	e7ca      	b.n	8007dca <_free_r+0x26>
 8007e34:	b003      	add	sp, #12
 8007e36:	bd30      	pop	{r4, r5, pc}
 8007e38:	20004824 	.word	0x20004824

08007e3c <malloc>:
 8007e3c:	4b02      	ldr	r3, [pc, #8]	; (8007e48 <malloc+0xc>)
 8007e3e:	4601      	mov	r1, r0
 8007e40:	6818      	ldr	r0, [r3, #0]
 8007e42:	f000 b823 	b.w	8007e8c <_malloc_r>
 8007e46:	bf00      	nop
 8007e48:	20000070 	.word	0x20000070

08007e4c <sbrk_aligned>:
 8007e4c:	b570      	push	{r4, r5, r6, lr}
 8007e4e:	4e0e      	ldr	r6, [pc, #56]	; (8007e88 <sbrk_aligned+0x3c>)
 8007e50:	460c      	mov	r4, r1
 8007e52:	6831      	ldr	r1, [r6, #0]
 8007e54:	4605      	mov	r5, r0
 8007e56:	b911      	cbnz	r1, 8007e5e <sbrk_aligned+0x12>
 8007e58:	f000 fe40 	bl	8008adc <_sbrk_r>
 8007e5c:	6030      	str	r0, [r6, #0]
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4628      	mov	r0, r5
 8007e62:	f000 fe3b 	bl	8008adc <_sbrk_r>
 8007e66:	1c43      	adds	r3, r0, #1
 8007e68:	d00a      	beq.n	8007e80 <sbrk_aligned+0x34>
 8007e6a:	1cc4      	adds	r4, r0, #3
 8007e6c:	f024 0403 	bic.w	r4, r4, #3
 8007e70:	42a0      	cmp	r0, r4
 8007e72:	d007      	beq.n	8007e84 <sbrk_aligned+0x38>
 8007e74:	1a21      	subs	r1, r4, r0
 8007e76:	4628      	mov	r0, r5
 8007e78:	f000 fe30 	bl	8008adc <_sbrk_r>
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d101      	bne.n	8007e84 <sbrk_aligned+0x38>
 8007e80:	f04f 34ff 	mov.w	r4, #4294967295
 8007e84:	4620      	mov	r0, r4
 8007e86:	bd70      	pop	{r4, r5, r6, pc}
 8007e88:	20004828 	.word	0x20004828

08007e8c <_malloc_r>:
 8007e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e90:	1ccd      	adds	r5, r1, #3
 8007e92:	f025 0503 	bic.w	r5, r5, #3
 8007e96:	3508      	adds	r5, #8
 8007e98:	2d0c      	cmp	r5, #12
 8007e9a:	bf38      	it	cc
 8007e9c:	250c      	movcc	r5, #12
 8007e9e:	2d00      	cmp	r5, #0
 8007ea0:	4607      	mov	r7, r0
 8007ea2:	db01      	blt.n	8007ea8 <_malloc_r+0x1c>
 8007ea4:	42a9      	cmp	r1, r5
 8007ea6:	d905      	bls.n	8007eb4 <_malloc_r+0x28>
 8007ea8:	230c      	movs	r3, #12
 8007eaa:	603b      	str	r3, [r7, #0]
 8007eac:	2600      	movs	r6, #0
 8007eae:	4630      	mov	r0, r6
 8007eb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eb4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007f88 <_malloc_r+0xfc>
 8007eb8:	f000 f868 	bl	8007f8c <__malloc_lock>
 8007ebc:	f8d8 3000 	ldr.w	r3, [r8]
 8007ec0:	461c      	mov	r4, r3
 8007ec2:	bb5c      	cbnz	r4, 8007f1c <_malloc_r+0x90>
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	4638      	mov	r0, r7
 8007ec8:	f7ff ffc0 	bl	8007e4c <sbrk_aligned>
 8007ecc:	1c43      	adds	r3, r0, #1
 8007ece:	4604      	mov	r4, r0
 8007ed0:	d155      	bne.n	8007f7e <_malloc_r+0xf2>
 8007ed2:	f8d8 4000 	ldr.w	r4, [r8]
 8007ed6:	4626      	mov	r6, r4
 8007ed8:	2e00      	cmp	r6, #0
 8007eda:	d145      	bne.n	8007f68 <_malloc_r+0xdc>
 8007edc:	2c00      	cmp	r4, #0
 8007ede:	d048      	beq.n	8007f72 <_malloc_r+0xe6>
 8007ee0:	6823      	ldr	r3, [r4, #0]
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	4638      	mov	r0, r7
 8007ee6:	eb04 0903 	add.w	r9, r4, r3
 8007eea:	f000 fdf7 	bl	8008adc <_sbrk_r>
 8007eee:	4581      	cmp	r9, r0
 8007ef0:	d13f      	bne.n	8007f72 <_malloc_r+0xe6>
 8007ef2:	6821      	ldr	r1, [r4, #0]
 8007ef4:	1a6d      	subs	r5, r5, r1
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	4638      	mov	r0, r7
 8007efa:	f7ff ffa7 	bl	8007e4c <sbrk_aligned>
 8007efe:	3001      	adds	r0, #1
 8007f00:	d037      	beq.n	8007f72 <_malloc_r+0xe6>
 8007f02:	6823      	ldr	r3, [r4, #0]
 8007f04:	442b      	add	r3, r5
 8007f06:	6023      	str	r3, [r4, #0]
 8007f08:	f8d8 3000 	ldr.w	r3, [r8]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d038      	beq.n	8007f82 <_malloc_r+0xf6>
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	42a2      	cmp	r2, r4
 8007f14:	d12b      	bne.n	8007f6e <_malloc_r+0xe2>
 8007f16:	2200      	movs	r2, #0
 8007f18:	605a      	str	r2, [r3, #4]
 8007f1a:	e00f      	b.n	8007f3c <_malloc_r+0xb0>
 8007f1c:	6822      	ldr	r2, [r4, #0]
 8007f1e:	1b52      	subs	r2, r2, r5
 8007f20:	d41f      	bmi.n	8007f62 <_malloc_r+0xd6>
 8007f22:	2a0b      	cmp	r2, #11
 8007f24:	d917      	bls.n	8007f56 <_malloc_r+0xca>
 8007f26:	1961      	adds	r1, r4, r5
 8007f28:	42a3      	cmp	r3, r4
 8007f2a:	6025      	str	r5, [r4, #0]
 8007f2c:	bf18      	it	ne
 8007f2e:	6059      	strne	r1, [r3, #4]
 8007f30:	6863      	ldr	r3, [r4, #4]
 8007f32:	bf08      	it	eq
 8007f34:	f8c8 1000 	streq.w	r1, [r8]
 8007f38:	5162      	str	r2, [r4, r5]
 8007f3a:	604b      	str	r3, [r1, #4]
 8007f3c:	4638      	mov	r0, r7
 8007f3e:	f104 060b 	add.w	r6, r4, #11
 8007f42:	f000 f829 	bl	8007f98 <__malloc_unlock>
 8007f46:	f026 0607 	bic.w	r6, r6, #7
 8007f4a:	1d23      	adds	r3, r4, #4
 8007f4c:	1af2      	subs	r2, r6, r3
 8007f4e:	d0ae      	beq.n	8007eae <_malloc_r+0x22>
 8007f50:	1b9b      	subs	r3, r3, r6
 8007f52:	50a3      	str	r3, [r4, r2]
 8007f54:	e7ab      	b.n	8007eae <_malloc_r+0x22>
 8007f56:	42a3      	cmp	r3, r4
 8007f58:	6862      	ldr	r2, [r4, #4]
 8007f5a:	d1dd      	bne.n	8007f18 <_malloc_r+0x8c>
 8007f5c:	f8c8 2000 	str.w	r2, [r8]
 8007f60:	e7ec      	b.n	8007f3c <_malloc_r+0xb0>
 8007f62:	4623      	mov	r3, r4
 8007f64:	6864      	ldr	r4, [r4, #4]
 8007f66:	e7ac      	b.n	8007ec2 <_malloc_r+0x36>
 8007f68:	4634      	mov	r4, r6
 8007f6a:	6876      	ldr	r6, [r6, #4]
 8007f6c:	e7b4      	b.n	8007ed8 <_malloc_r+0x4c>
 8007f6e:	4613      	mov	r3, r2
 8007f70:	e7cc      	b.n	8007f0c <_malloc_r+0x80>
 8007f72:	230c      	movs	r3, #12
 8007f74:	603b      	str	r3, [r7, #0]
 8007f76:	4638      	mov	r0, r7
 8007f78:	f000 f80e 	bl	8007f98 <__malloc_unlock>
 8007f7c:	e797      	b.n	8007eae <_malloc_r+0x22>
 8007f7e:	6025      	str	r5, [r4, #0]
 8007f80:	e7dc      	b.n	8007f3c <_malloc_r+0xb0>
 8007f82:	605b      	str	r3, [r3, #4]
 8007f84:	deff      	udf	#255	; 0xff
 8007f86:	bf00      	nop
 8007f88:	20004824 	.word	0x20004824

08007f8c <__malloc_lock>:
 8007f8c:	4801      	ldr	r0, [pc, #4]	; (8007f94 <__malloc_lock+0x8>)
 8007f8e:	f7ff b87e 	b.w	800708e <__retarget_lock_acquire_recursive>
 8007f92:	bf00      	nop
 8007f94:	20004820 	.word	0x20004820

08007f98 <__malloc_unlock>:
 8007f98:	4801      	ldr	r0, [pc, #4]	; (8007fa0 <__malloc_unlock+0x8>)
 8007f9a:	f7ff b879 	b.w	8007090 <__retarget_lock_release_recursive>
 8007f9e:	bf00      	nop
 8007fa0:	20004820 	.word	0x20004820

08007fa4 <_Balloc>:
 8007fa4:	b570      	push	{r4, r5, r6, lr}
 8007fa6:	69c6      	ldr	r6, [r0, #28]
 8007fa8:	4604      	mov	r4, r0
 8007faa:	460d      	mov	r5, r1
 8007fac:	b976      	cbnz	r6, 8007fcc <_Balloc+0x28>
 8007fae:	2010      	movs	r0, #16
 8007fb0:	f7ff ff44 	bl	8007e3c <malloc>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	61e0      	str	r0, [r4, #28]
 8007fb8:	b920      	cbnz	r0, 8007fc4 <_Balloc+0x20>
 8007fba:	4b18      	ldr	r3, [pc, #96]	; (800801c <_Balloc+0x78>)
 8007fbc:	4818      	ldr	r0, [pc, #96]	; (8008020 <_Balloc+0x7c>)
 8007fbe:	216b      	movs	r1, #107	; 0x6b
 8007fc0:	f000 fd9c 	bl	8008afc <__assert_func>
 8007fc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fc8:	6006      	str	r6, [r0, #0]
 8007fca:	60c6      	str	r6, [r0, #12]
 8007fcc:	69e6      	ldr	r6, [r4, #28]
 8007fce:	68f3      	ldr	r3, [r6, #12]
 8007fd0:	b183      	cbz	r3, 8007ff4 <_Balloc+0x50>
 8007fd2:	69e3      	ldr	r3, [r4, #28]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007fda:	b9b8      	cbnz	r0, 800800c <_Balloc+0x68>
 8007fdc:	2101      	movs	r1, #1
 8007fde:	fa01 f605 	lsl.w	r6, r1, r5
 8007fe2:	1d72      	adds	r2, r6, #5
 8007fe4:	0092      	lsls	r2, r2, #2
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f000 fda6 	bl	8008b38 <_calloc_r>
 8007fec:	b160      	cbz	r0, 8008008 <_Balloc+0x64>
 8007fee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ff2:	e00e      	b.n	8008012 <_Balloc+0x6e>
 8007ff4:	2221      	movs	r2, #33	; 0x21
 8007ff6:	2104      	movs	r1, #4
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f000 fd9d 	bl	8008b38 <_calloc_r>
 8007ffe:	69e3      	ldr	r3, [r4, #28]
 8008000:	60f0      	str	r0, [r6, #12]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1e4      	bne.n	8007fd2 <_Balloc+0x2e>
 8008008:	2000      	movs	r0, #0
 800800a:	bd70      	pop	{r4, r5, r6, pc}
 800800c:	6802      	ldr	r2, [r0, #0]
 800800e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008012:	2300      	movs	r3, #0
 8008014:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008018:	e7f7      	b.n	800800a <_Balloc+0x66>
 800801a:	bf00      	nop
 800801c:	08009fa5 	.word	0x08009fa5
 8008020:	0800a025 	.word	0x0800a025

08008024 <_Bfree>:
 8008024:	b570      	push	{r4, r5, r6, lr}
 8008026:	69c6      	ldr	r6, [r0, #28]
 8008028:	4605      	mov	r5, r0
 800802a:	460c      	mov	r4, r1
 800802c:	b976      	cbnz	r6, 800804c <_Bfree+0x28>
 800802e:	2010      	movs	r0, #16
 8008030:	f7ff ff04 	bl	8007e3c <malloc>
 8008034:	4602      	mov	r2, r0
 8008036:	61e8      	str	r0, [r5, #28]
 8008038:	b920      	cbnz	r0, 8008044 <_Bfree+0x20>
 800803a:	4b09      	ldr	r3, [pc, #36]	; (8008060 <_Bfree+0x3c>)
 800803c:	4809      	ldr	r0, [pc, #36]	; (8008064 <_Bfree+0x40>)
 800803e:	218f      	movs	r1, #143	; 0x8f
 8008040:	f000 fd5c 	bl	8008afc <__assert_func>
 8008044:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008048:	6006      	str	r6, [r0, #0]
 800804a:	60c6      	str	r6, [r0, #12]
 800804c:	b13c      	cbz	r4, 800805e <_Bfree+0x3a>
 800804e:	69eb      	ldr	r3, [r5, #28]
 8008050:	6862      	ldr	r2, [r4, #4]
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008058:	6021      	str	r1, [r4, #0]
 800805a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800805e:	bd70      	pop	{r4, r5, r6, pc}
 8008060:	08009fa5 	.word	0x08009fa5
 8008064:	0800a025 	.word	0x0800a025

08008068 <__multadd>:
 8008068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800806c:	690d      	ldr	r5, [r1, #16]
 800806e:	4607      	mov	r7, r0
 8008070:	460c      	mov	r4, r1
 8008072:	461e      	mov	r6, r3
 8008074:	f101 0c14 	add.w	ip, r1, #20
 8008078:	2000      	movs	r0, #0
 800807a:	f8dc 3000 	ldr.w	r3, [ip]
 800807e:	b299      	uxth	r1, r3
 8008080:	fb02 6101 	mla	r1, r2, r1, r6
 8008084:	0c1e      	lsrs	r6, r3, #16
 8008086:	0c0b      	lsrs	r3, r1, #16
 8008088:	fb02 3306 	mla	r3, r2, r6, r3
 800808c:	b289      	uxth	r1, r1
 800808e:	3001      	adds	r0, #1
 8008090:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008094:	4285      	cmp	r5, r0
 8008096:	f84c 1b04 	str.w	r1, [ip], #4
 800809a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800809e:	dcec      	bgt.n	800807a <__multadd+0x12>
 80080a0:	b30e      	cbz	r6, 80080e6 <__multadd+0x7e>
 80080a2:	68a3      	ldr	r3, [r4, #8]
 80080a4:	42ab      	cmp	r3, r5
 80080a6:	dc19      	bgt.n	80080dc <__multadd+0x74>
 80080a8:	6861      	ldr	r1, [r4, #4]
 80080aa:	4638      	mov	r0, r7
 80080ac:	3101      	adds	r1, #1
 80080ae:	f7ff ff79 	bl	8007fa4 <_Balloc>
 80080b2:	4680      	mov	r8, r0
 80080b4:	b928      	cbnz	r0, 80080c2 <__multadd+0x5a>
 80080b6:	4602      	mov	r2, r0
 80080b8:	4b0c      	ldr	r3, [pc, #48]	; (80080ec <__multadd+0x84>)
 80080ba:	480d      	ldr	r0, [pc, #52]	; (80080f0 <__multadd+0x88>)
 80080bc:	21ba      	movs	r1, #186	; 0xba
 80080be:	f000 fd1d 	bl	8008afc <__assert_func>
 80080c2:	6922      	ldr	r2, [r4, #16]
 80080c4:	3202      	adds	r2, #2
 80080c6:	f104 010c 	add.w	r1, r4, #12
 80080ca:	0092      	lsls	r2, r2, #2
 80080cc:	300c      	adds	r0, #12
 80080ce:	f7fe ffe0 	bl	8007092 <memcpy>
 80080d2:	4621      	mov	r1, r4
 80080d4:	4638      	mov	r0, r7
 80080d6:	f7ff ffa5 	bl	8008024 <_Bfree>
 80080da:	4644      	mov	r4, r8
 80080dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080e0:	3501      	adds	r5, #1
 80080e2:	615e      	str	r6, [r3, #20]
 80080e4:	6125      	str	r5, [r4, #16]
 80080e6:	4620      	mov	r0, r4
 80080e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ec:	0800a014 	.word	0x0800a014
 80080f0:	0800a025 	.word	0x0800a025

080080f4 <__hi0bits>:
 80080f4:	0c03      	lsrs	r3, r0, #16
 80080f6:	041b      	lsls	r3, r3, #16
 80080f8:	b9d3      	cbnz	r3, 8008130 <__hi0bits+0x3c>
 80080fa:	0400      	lsls	r0, r0, #16
 80080fc:	2310      	movs	r3, #16
 80080fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008102:	bf04      	itt	eq
 8008104:	0200      	lsleq	r0, r0, #8
 8008106:	3308      	addeq	r3, #8
 8008108:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800810c:	bf04      	itt	eq
 800810e:	0100      	lsleq	r0, r0, #4
 8008110:	3304      	addeq	r3, #4
 8008112:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008116:	bf04      	itt	eq
 8008118:	0080      	lsleq	r0, r0, #2
 800811a:	3302      	addeq	r3, #2
 800811c:	2800      	cmp	r0, #0
 800811e:	db05      	blt.n	800812c <__hi0bits+0x38>
 8008120:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008124:	f103 0301 	add.w	r3, r3, #1
 8008128:	bf08      	it	eq
 800812a:	2320      	moveq	r3, #32
 800812c:	4618      	mov	r0, r3
 800812e:	4770      	bx	lr
 8008130:	2300      	movs	r3, #0
 8008132:	e7e4      	b.n	80080fe <__hi0bits+0xa>

08008134 <__lo0bits>:
 8008134:	6803      	ldr	r3, [r0, #0]
 8008136:	f013 0207 	ands.w	r2, r3, #7
 800813a:	d00c      	beq.n	8008156 <__lo0bits+0x22>
 800813c:	07d9      	lsls	r1, r3, #31
 800813e:	d422      	bmi.n	8008186 <__lo0bits+0x52>
 8008140:	079a      	lsls	r2, r3, #30
 8008142:	bf49      	itett	mi
 8008144:	085b      	lsrmi	r3, r3, #1
 8008146:	089b      	lsrpl	r3, r3, #2
 8008148:	6003      	strmi	r3, [r0, #0]
 800814a:	2201      	movmi	r2, #1
 800814c:	bf5c      	itt	pl
 800814e:	6003      	strpl	r3, [r0, #0]
 8008150:	2202      	movpl	r2, #2
 8008152:	4610      	mov	r0, r2
 8008154:	4770      	bx	lr
 8008156:	b299      	uxth	r1, r3
 8008158:	b909      	cbnz	r1, 800815e <__lo0bits+0x2a>
 800815a:	0c1b      	lsrs	r3, r3, #16
 800815c:	2210      	movs	r2, #16
 800815e:	b2d9      	uxtb	r1, r3
 8008160:	b909      	cbnz	r1, 8008166 <__lo0bits+0x32>
 8008162:	3208      	adds	r2, #8
 8008164:	0a1b      	lsrs	r3, r3, #8
 8008166:	0719      	lsls	r1, r3, #28
 8008168:	bf04      	itt	eq
 800816a:	091b      	lsreq	r3, r3, #4
 800816c:	3204      	addeq	r2, #4
 800816e:	0799      	lsls	r1, r3, #30
 8008170:	bf04      	itt	eq
 8008172:	089b      	lsreq	r3, r3, #2
 8008174:	3202      	addeq	r2, #2
 8008176:	07d9      	lsls	r1, r3, #31
 8008178:	d403      	bmi.n	8008182 <__lo0bits+0x4e>
 800817a:	085b      	lsrs	r3, r3, #1
 800817c:	f102 0201 	add.w	r2, r2, #1
 8008180:	d003      	beq.n	800818a <__lo0bits+0x56>
 8008182:	6003      	str	r3, [r0, #0]
 8008184:	e7e5      	b.n	8008152 <__lo0bits+0x1e>
 8008186:	2200      	movs	r2, #0
 8008188:	e7e3      	b.n	8008152 <__lo0bits+0x1e>
 800818a:	2220      	movs	r2, #32
 800818c:	e7e1      	b.n	8008152 <__lo0bits+0x1e>
	...

08008190 <__i2b>:
 8008190:	b510      	push	{r4, lr}
 8008192:	460c      	mov	r4, r1
 8008194:	2101      	movs	r1, #1
 8008196:	f7ff ff05 	bl	8007fa4 <_Balloc>
 800819a:	4602      	mov	r2, r0
 800819c:	b928      	cbnz	r0, 80081aa <__i2b+0x1a>
 800819e:	4b05      	ldr	r3, [pc, #20]	; (80081b4 <__i2b+0x24>)
 80081a0:	4805      	ldr	r0, [pc, #20]	; (80081b8 <__i2b+0x28>)
 80081a2:	f240 1145 	movw	r1, #325	; 0x145
 80081a6:	f000 fca9 	bl	8008afc <__assert_func>
 80081aa:	2301      	movs	r3, #1
 80081ac:	6144      	str	r4, [r0, #20]
 80081ae:	6103      	str	r3, [r0, #16]
 80081b0:	bd10      	pop	{r4, pc}
 80081b2:	bf00      	nop
 80081b4:	0800a014 	.word	0x0800a014
 80081b8:	0800a025 	.word	0x0800a025

080081bc <__multiply>:
 80081bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c0:	4691      	mov	r9, r2
 80081c2:	690a      	ldr	r2, [r1, #16]
 80081c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081c8:	429a      	cmp	r2, r3
 80081ca:	bfb8      	it	lt
 80081cc:	460b      	movlt	r3, r1
 80081ce:	460c      	mov	r4, r1
 80081d0:	bfbc      	itt	lt
 80081d2:	464c      	movlt	r4, r9
 80081d4:	4699      	movlt	r9, r3
 80081d6:	6927      	ldr	r7, [r4, #16]
 80081d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80081dc:	68a3      	ldr	r3, [r4, #8]
 80081de:	6861      	ldr	r1, [r4, #4]
 80081e0:	eb07 060a 	add.w	r6, r7, sl
 80081e4:	42b3      	cmp	r3, r6
 80081e6:	b085      	sub	sp, #20
 80081e8:	bfb8      	it	lt
 80081ea:	3101      	addlt	r1, #1
 80081ec:	f7ff feda 	bl	8007fa4 <_Balloc>
 80081f0:	b930      	cbnz	r0, 8008200 <__multiply+0x44>
 80081f2:	4602      	mov	r2, r0
 80081f4:	4b44      	ldr	r3, [pc, #272]	; (8008308 <__multiply+0x14c>)
 80081f6:	4845      	ldr	r0, [pc, #276]	; (800830c <__multiply+0x150>)
 80081f8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80081fc:	f000 fc7e 	bl	8008afc <__assert_func>
 8008200:	f100 0514 	add.w	r5, r0, #20
 8008204:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008208:	462b      	mov	r3, r5
 800820a:	2200      	movs	r2, #0
 800820c:	4543      	cmp	r3, r8
 800820e:	d321      	bcc.n	8008254 <__multiply+0x98>
 8008210:	f104 0314 	add.w	r3, r4, #20
 8008214:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008218:	f109 0314 	add.w	r3, r9, #20
 800821c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008220:	9202      	str	r2, [sp, #8]
 8008222:	1b3a      	subs	r2, r7, r4
 8008224:	3a15      	subs	r2, #21
 8008226:	f022 0203 	bic.w	r2, r2, #3
 800822a:	3204      	adds	r2, #4
 800822c:	f104 0115 	add.w	r1, r4, #21
 8008230:	428f      	cmp	r7, r1
 8008232:	bf38      	it	cc
 8008234:	2204      	movcc	r2, #4
 8008236:	9201      	str	r2, [sp, #4]
 8008238:	9a02      	ldr	r2, [sp, #8]
 800823a:	9303      	str	r3, [sp, #12]
 800823c:	429a      	cmp	r2, r3
 800823e:	d80c      	bhi.n	800825a <__multiply+0x9e>
 8008240:	2e00      	cmp	r6, #0
 8008242:	dd03      	ble.n	800824c <__multiply+0x90>
 8008244:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008248:	2b00      	cmp	r3, #0
 800824a:	d05b      	beq.n	8008304 <__multiply+0x148>
 800824c:	6106      	str	r6, [r0, #16]
 800824e:	b005      	add	sp, #20
 8008250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008254:	f843 2b04 	str.w	r2, [r3], #4
 8008258:	e7d8      	b.n	800820c <__multiply+0x50>
 800825a:	f8b3 a000 	ldrh.w	sl, [r3]
 800825e:	f1ba 0f00 	cmp.w	sl, #0
 8008262:	d024      	beq.n	80082ae <__multiply+0xf2>
 8008264:	f104 0e14 	add.w	lr, r4, #20
 8008268:	46a9      	mov	r9, r5
 800826a:	f04f 0c00 	mov.w	ip, #0
 800826e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008272:	f8d9 1000 	ldr.w	r1, [r9]
 8008276:	fa1f fb82 	uxth.w	fp, r2
 800827a:	b289      	uxth	r1, r1
 800827c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008280:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008284:	f8d9 2000 	ldr.w	r2, [r9]
 8008288:	4461      	add	r1, ip
 800828a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800828e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008292:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008296:	b289      	uxth	r1, r1
 8008298:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800829c:	4577      	cmp	r7, lr
 800829e:	f849 1b04 	str.w	r1, [r9], #4
 80082a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082a6:	d8e2      	bhi.n	800826e <__multiply+0xb2>
 80082a8:	9a01      	ldr	r2, [sp, #4]
 80082aa:	f845 c002 	str.w	ip, [r5, r2]
 80082ae:	9a03      	ldr	r2, [sp, #12]
 80082b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80082b4:	3304      	adds	r3, #4
 80082b6:	f1b9 0f00 	cmp.w	r9, #0
 80082ba:	d021      	beq.n	8008300 <__multiply+0x144>
 80082bc:	6829      	ldr	r1, [r5, #0]
 80082be:	f104 0c14 	add.w	ip, r4, #20
 80082c2:	46ae      	mov	lr, r5
 80082c4:	f04f 0a00 	mov.w	sl, #0
 80082c8:	f8bc b000 	ldrh.w	fp, [ip]
 80082cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80082d0:	fb09 220b 	mla	r2, r9, fp, r2
 80082d4:	4452      	add	r2, sl
 80082d6:	b289      	uxth	r1, r1
 80082d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082dc:	f84e 1b04 	str.w	r1, [lr], #4
 80082e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80082e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80082e8:	f8be 1000 	ldrh.w	r1, [lr]
 80082ec:	fb09 110a 	mla	r1, r9, sl, r1
 80082f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80082f4:	4567      	cmp	r7, ip
 80082f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80082fa:	d8e5      	bhi.n	80082c8 <__multiply+0x10c>
 80082fc:	9a01      	ldr	r2, [sp, #4]
 80082fe:	50a9      	str	r1, [r5, r2]
 8008300:	3504      	adds	r5, #4
 8008302:	e799      	b.n	8008238 <__multiply+0x7c>
 8008304:	3e01      	subs	r6, #1
 8008306:	e79b      	b.n	8008240 <__multiply+0x84>
 8008308:	0800a014 	.word	0x0800a014
 800830c:	0800a025 	.word	0x0800a025

08008310 <__pow5mult>:
 8008310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008314:	4615      	mov	r5, r2
 8008316:	f012 0203 	ands.w	r2, r2, #3
 800831a:	4606      	mov	r6, r0
 800831c:	460f      	mov	r7, r1
 800831e:	d007      	beq.n	8008330 <__pow5mult+0x20>
 8008320:	4c25      	ldr	r4, [pc, #148]	; (80083b8 <__pow5mult+0xa8>)
 8008322:	3a01      	subs	r2, #1
 8008324:	2300      	movs	r3, #0
 8008326:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800832a:	f7ff fe9d 	bl	8008068 <__multadd>
 800832e:	4607      	mov	r7, r0
 8008330:	10ad      	asrs	r5, r5, #2
 8008332:	d03d      	beq.n	80083b0 <__pow5mult+0xa0>
 8008334:	69f4      	ldr	r4, [r6, #28]
 8008336:	b97c      	cbnz	r4, 8008358 <__pow5mult+0x48>
 8008338:	2010      	movs	r0, #16
 800833a:	f7ff fd7f 	bl	8007e3c <malloc>
 800833e:	4602      	mov	r2, r0
 8008340:	61f0      	str	r0, [r6, #28]
 8008342:	b928      	cbnz	r0, 8008350 <__pow5mult+0x40>
 8008344:	4b1d      	ldr	r3, [pc, #116]	; (80083bc <__pow5mult+0xac>)
 8008346:	481e      	ldr	r0, [pc, #120]	; (80083c0 <__pow5mult+0xb0>)
 8008348:	f240 11b3 	movw	r1, #435	; 0x1b3
 800834c:	f000 fbd6 	bl	8008afc <__assert_func>
 8008350:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008354:	6004      	str	r4, [r0, #0]
 8008356:	60c4      	str	r4, [r0, #12]
 8008358:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800835c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008360:	b94c      	cbnz	r4, 8008376 <__pow5mult+0x66>
 8008362:	f240 2171 	movw	r1, #625	; 0x271
 8008366:	4630      	mov	r0, r6
 8008368:	f7ff ff12 	bl	8008190 <__i2b>
 800836c:	2300      	movs	r3, #0
 800836e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008372:	4604      	mov	r4, r0
 8008374:	6003      	str	r3, [r0, #0]
 8008376:	f04f 0900 	mov.w	r9, #0
 800837a:	07eb      	lsls	r3, r5, #31
 800837c:	d50a      	bpl.n	8008394 <__pow5mult+0x84>
 800837e:	4639      	mov	r1, r7
 8008380:	4622      	mov	r2, r4
 8008382:	4630      	mov	r0, r6
 8008384:	f7ff ff1a 	bl	80081bc <__multiply>
 8008388:	4639      	mov	r1, r7
 800838a:	4680      	mov	r8, r0
 800838c:	4630      	mov	r0, r6
 800838e:	f7ff fe49 	bl	8008024 <_Bfree>
 8008392:	4647      	mov	r7, r8
 8008394:	106d      	asrs	r5, r5, #1
 8008396:	d00b      	beq.n	80083b0 <__pow5mult+0xa0>
 8008398:	6820      	ldr	r0, [r4, #0]
 800839a:	b938      	cbnz	r0, 80083ac <__pow5mult+0x9c>
 800839c:	4622      	mov	r2, r4
 800839e:	4621      	mov	r1, r4
 80083a0:	4630      	mov	r0, r6
 80083a2:	f7ff ff0b 	bl	80081bc <__multiply>
 80083a6:	6020      	str	r0, [r4, #0]
 80083a8:	f8c0 9000 	str.w	r9, [r0]
 80083ac:	4604      	mov	r4, r0
 80083ae:	e7e4      	b.n	800837a <__pow5mult+0x6a>
 80083b0:	4638      	mov	r0, r7
 80083b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083b6:	bf00      	nop
 80083b8:	0800a170 	.word	0x0800a170
 80083bc:	08009fa5 	.word	0x08009fa5
 80083c0:	0800a025 	.word	0x0800a025

080083c4 <__lshift>:
 80083c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083c8:	460c      	mov	r4, r1
 80083ca:	6849      	ldr	r1, [r1, #4]
 80083cc:	6923      	ldr	r3, [r4, #16]
 80083ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083d2:	68a3      	ldr	r3, [r4, #8]
 80083d4:	4607      	mov	r7, r0
 80083d6:	4691      	mov	r9, r2
 80083d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083dc:	f108 0601 	add.w	r6, r8, #1
 80083e0:	42b3      	cmp	r3, r6
 80083e2:	db0b      	blt.n	80083fc <__lshift+0x38>
 80083e4:	4638      	mov	r0, r7
 80083e6:	f7ff fddd 	bl	8007fa4 <_Balloc>
 80083ea:	4605      	mov	r5, r0
 80083ec:	b948      	cbnz	r0, 8008402 <__lshift+0x3e>
 80083ee:	4602      	mov	r2, r0
 80083f0:	4b28      	ldr	r3, [pc, #160]	; (8008494 <__lshift+0xd0>)
 80083f2:	4829      	ldr	r0, [pc, #164]	; (8008498 <__lshift+0xd4>)
 80083f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80083f8:	f000 fb80 	bl	8008afc <__assert_func>
 80083fc:	3101      	adds	r1, #1
 80083fe:	005b      	lsls	r3, r3, #1
 8008400:	e7ee      	b.n	80083e0 <__lshift+0x1c>
 8008402:	2300      	movs	r3, #0
 8008404:	f100 0114 	add.w	r1, r0, #20
 8008408:	f100 0210 	add.w	r2, r0, #16
 800840c:	4618      	mov	r0, r3
 800840e:	4553      	cmp	r3, sl
 8008410:	db33      	blt.n	800847a <__lshift+0xb6>
 8008412:	6920      	ldr	r0, [r4, #16]
 8008414:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008418:	f104 0314 	add.w	r3, r4, #20
 800841c:	f019 091f 	ands.w	r9, r9, #31
 8008420:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008424:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008428:	d02b      	beq.n	8008482 <__lshift+0xbe>
 800842a:	f1c9 0e20 	rsb	lr, r9, #32
 800842e:	468a      	mov	sl, r1
 8008430:	2200      	movs	r2, #0
 8008432:	6818      	ldr	r0, [r3, #0]
 8008434:	fa00 f009 	lsl.w	r0, r0, r9
 8008438:	4310      	orrs	r0, r2
 800843a:	f84a 0b04 	str.w	r0, [sl], #4
 800843e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008442:	459c      	cmp	ip, r3
 8008444:	fa22 f20e 	lsr.w	r2, r2, lr
 8008448:	d8f3      	bhi.n	8008432 <__lshift+0x6e>
 800844a:	ebac 0304 	sub.w	r3, ip, r4
 800844e:	3b15      	subs	r3, #21
 8008450:	f023 0303 	bic.w	r3, r3, #3
 8008454:	3304      	adds	r3, #4
 8008456:	f104 0015 	add.w	r0, r4, #21
 800845a:	4584      	cmp	ip, r0
 800845c:	bf38      	it	cc
 800845e:	2304      	movcc	r3, #4
 8008460:	50ca      	str	r2, [r1, r3]
 8008462:	b10a      	cbz	r2, 8008468 <__lshift+0xa4>
 8008464:	f108 0602 	add.w	r6, r8, #2
 8008468:	3e01      	subs	r6, #1
 800846a:	4638      	mov	r0, r7
 800846c:	612e      	str	r6, [r5, #16]
 800846e:	4621      	mov	r1, r4
 8008470:	f7ff fdd8 	bl	8008024 <_Bfree>
 8008474:	4628      	mov	r0, r5
 8008476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800847a:	f842 0f04 	str.w	r0, [r2, #4]!
 800847e:	3301      	adds	r3, #1
 8008480:	e7c5      	b.n	800840e <__lshift+0x4a>
 8008482:	3904      	subs	r1, #4
 8008484:	f853 2b04 	ldr.w	r2, [r3], #4
 8008488:	f841 2f04 	str.w	r2, [r1, #4]!
 800848c:	459c      	cmp	ip, r3
 800848e:	d8f9      	bhi.n	8008484 <__lshift+0xc0>
 8008490:	e7ea      	b.n	8008468 <__lshift+0xa4>
 8008492:	bf00      	nop
 8008494:	0800a014 	.word	0x0800a014
 8008498:	0800a025 	.word	0x0800a025

0800849c <__mcmp>:
 800849c:	b530      	push	{r4, r5, lr}
 800849e:	6902      	ldr	r2, [r0, #16]
 80084a0:	690c      	ldr	r4, [r1, #16]
 80084a2:	1b12      	subs	r2, r2, r4
 80084a4:	d10e      	bne.n	80084c4 <__mcmp+0x28>
 80084a6:	f100 0314 	add.w	r3, r0, #20
 80084aa:	3114      	adds	r1, #20
 80084ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80084b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80084b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80084b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80084bc:	42a5      	cmp	r5, r4
 80084be:	d003      	beq.n	80084c8 <__mcmp+0x2c>
 80084c0:	d305      	bcc.n	80084ce <__mcmp+0x32>
 80084c2:	2201      	movs	r2, #1
 80084c4:	4610      	mov	r0, r2
 80084c6:	bd30      	pop	{r4, r5, pc}
 80084c8:	4283      	cmp	r3, r0
 80084ca:	d3f3      	bcc.n	80084b4 <__mcmp+0x18>
 80084cc:	e7fa      	b.n	80084c4 <__mcmp+0x28>
 80084ce:	f04f 32ff 	mov.w	r2, #4294967295
 80084d2:	e7f7      	b.n	80084c4 <__mcmp+0x28>

080084d4 <__mdiff>:
 80084d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d8:	460c      	mov	r4, r1
 80084da:	4606      	mov	r6, r0
 80084dc:	4611      	mov	r1, r2
 80084de:	4620      	mov	r0, r4
 80084e0:	4690      	mov	r8, r2
 80084e2:	f7ff ffdb 	bl	800849c <__mcmp>
 80084e6:	1e05      	subs	r5, r0, #0
 80084e8:	d110      	bne.n	800850c <__mdiff+0x38>
 80084ea:	4629      	mov	r1, r5
 80084ec:	4630      	mov	r0, r6
 80084ee:	f7ff fd59 	bl	8007fa4 <_Balloc>
 80084f2:	b930      	cbnz	r0, 8008502 <__mdiff+0x2e>
 80084f4:	4b3a      	ldr	r3, [pc, #232]	; (80085e0 <__mdiff+0x10c>)
 80084f6:	4602      	mov	r2, r0
 80084f8:	f240 2137 	movw	r1, #567	; 0x237
 80084fc:	4839      	ldr	r0, [pc, #228]	; (80085e4 <__mdiff+0x110>)
 80084fe:	f000 fafd 	bl	8008afc <__assert_func>
 8008502:	2301      	movs	r3, #1
 8008504:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008508:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850c:	bfa4      	itt	ge
 800850e:	4643      	movge	r3, r8
 8008510:	46a0      	movge	r8, r4
 8008512:	4630      	mov	r0, r6
 8008514:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008518:	bfa6      	itte	ge
 800851a:	461c      	movge	r4, r3
 800851c:	2500      	movge	r5, #0
 800851e:	2501      	movlt	r5, #1
 8008520:	f7ff fd40 	bl	8007fa4 <_Balloc>
 8008524:	b920      	cbnz	r0, 8008530 <__mdiff+0x5c>
 8008526:	4b2e      	ldr	r3, [pc, #184]	; (80085e0 <__mdiff+0x10c>)
 8008528:	4602      	mov	r2, r0
 800852a:	f240 2145 	movw	r1, #581	; 0x245
 800852e:	e7e5      	b.n	80084fc <__mdiff+0x28>
 8008530:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008534:	6926      	ldr	r6, [r4, #16]
 8008536:	60c5      	str	r5, [r0, #12]
 8008538:	f104 0914 	add.w	r9, r4, #20
 800853c:	f108 0514 	add.w	r5, r8, #20
 8008540:	f100 0e14 	add.w	lr, r0, #20
 8008544:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008548:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800854c:	f108 0210 	add.w	r2, r8, #16
 8008550:	46f2      	mov	sl, lr
 8008552:	2100      	movs	r1, #0
 8008554:	f859 3b04 	ldr.w	r3, [r9], #4
 8008558:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800855c:	fa11 f88b 	uxtah	r8, r1, fp
 8008560:	b299      	uxth	r1, r3
 8008562:	0c1b      	lsrs	r3, r3, #16
 8008564:	eba8 0801 	sub.w	r8, r8, r1
 8008568:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800856c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008570:	fa1f f888 	uxth.w	r8, r8
 8008574:	1419      	asrs	r1, r3, #16
 8008576:	454e      	cmp	r6, r9
 8008578:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800857c:	f84a 3b04 	str.w	r3, [sl], #4
 8008580:	d8e8      	bhi.n	8008554 <__mdiff+0x80>
 8008582:	1b33      	subs	r3, r6, r4
 8008584:	3b15      	subs	r3, #21
 8008586:	f023 0303 	bic.w	r3, r3, #3
 800858a:	3304      	adds	r3, #4
 800858c:	3415      	adds	r4, #21
 800858e:	42a6      	cmp	r6, r4
 8008590:	bf38      	it	cc
 8008592:	2304      	movcc	r3, #4
 8008594:	441d      	add	r5, r3
 8008596:	4473      	add	r3, lr
 8008598:	469e      	mov	lr, r3
 800859a:	462e      	mov	r6, r5
 800859c:	4566      	cmp	r6, ip
 800859e:	d30e      	bcc.n	80085be <__mdiff+0xea>
 80085a0:	f10c 0203 	add.w	r2, ip, #3
 80085a4:	1b52      	subs	r2, r2, r5
 80085a6:	f022 0203 	bic.w	r2, r2, #3
 80085aa:	3d03      	subs	r5, #3
 80085ac:	45ac      	cmp	ip, r5
 80085ae:	bf38      	it	cc
 80085b0:	2200      	movcc	r2, #0
 80085b2:	4413      	add	r3, r2
 80085b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80085b8:	b17a      	cbz	r2, 80085da <__mdiff+0x106>
 80085ba:	6107      	str	r7, [r0, #16]
 80085bc:	e7a4      	b.n	8008508 <__mdiff+0x34>
 80085be:	f856 8b04 	ldr.w	r8, [r6], #4
 80085c2:	fa11 f288 	uxtah	r2, r1, r8
 80085c6:	1414      	asrs	r4, r2, #16
 80085c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80085cc:	b292      	uxth	r2, r2
 80085ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80085d2:	f84e 2b04 	str.w	r2, [lr], #4
 80085d6:	1421      	asrs	r1, r4, #16
 80085d8:	e7e0      	b.n	800859c <__mdiff+0xc8>
 80085da:	3f01      	subs	r7, #1
 80085dc:	e7ea      	b.n	80085b4 <__mdiff+0xe0>
 80085de:	bf00      	nop
 80085e0:	0800a014 	.word	0x0800a014
 80085e4:	0800a025 	.word	0x0800a025

080085e8 <__d2b>:
 80085e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80085ec:	460f      	mov	r7, r1
 80085ee:	2101      	movs	r1, #1
 80085f0:	ec59 8b10 	vmov	r8, r9, d0
 80085f4:	4616      	mov	r6, r2
 80085f6:	f7ff fcd5 	bl	8007fa4 <_Balloc>
 80085fa:	4604      	mov	r4, r0
 80085fc:	b930      	cbnz	r0, 800860c <__d2b+0x24>
 80085fe:	4602      	mov	r2, r0
 8008600:	4b24      	ldr	r3, [pc, #144]	; (8008694 <__d2b+0xac>)
 8008602:	4825      	ldr	r0, [pc, #148]	; (8008698 <__d2b+0xb0>)
 8008604:	f240 310f 	movw	r1, #783	; 0x30f
 8008608:	f000 fa78 	bl	8008afc <__assert_func>
 800860c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008610:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008614:	bb2d      	cbnz	r5, 8008662 <__d2b+0x7a>
 8008616:	9301      	str	r3, [sp, #4]
 8008618:	f1b8 0300 	subs.w	r3, r8, #0
 800861c:	d026      	beq.n	800866c <__d2b+0x84>
 800861e:	4668      	mov	r0, sp
 8008620:	9300      	str	r3, [sp, #0]
 8008622:	f7ff fd87 	bl	8008134 <__lo0bits>
 8008626:	e9dd 1200 	ldrd	r1, r2, [sp]
 800862a:	b1e8      	cbz	r0, 8008668 <__d2b+0x80>
 800862c:	f1c0 0320 	rsb	r3, r0, #32
 8008630:	fa02 f303 	lsl.w	r3, r2, r3
 8008634:	430b      	orrs	r3, r1
 8008636:	40c2      	lsrs	r2, r0
 8008638:	6163      	str	r3, [r4, #20]
 800863a:	9201      	str	r2, [sp, #4]
 800863c:	9b01      	ldr	r3, [sp, #4]
 800863e:	61a3      	str	r3, [r4, #24]
 8008640:	2b00      	cmp	r3, #0
 8008642:	bf14      	ite	ne
 8008644:	2202      	movne	r2, #2
 8008646:	2201      	moveq	r2, #1
 8008648:	6122      	str	r2, [r4, #16]
 800864a:	b1bd      	cbz	r5, 800867c <__d2b+0x94>
 800864c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008650:	4405      	add	r5, r0
 8008652:	603d      	str	r5, [r7, #0]
 8008654:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008658:	6030      	str	r0, [r6, #0]
 800865a:	4620      	mov	r0, r4
 800865c:	b003      	add	sp, #12
 800865e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008662:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008666:	e7d6      	b.n	8008616 <__d2b+0x2e>
 8008668:	6161      	str	r1, [r4, #20]
 800866a:	e7e7      	b.n	800863c <__d2b+0x54>
 800866c:	a801      	add	r0, sp, #4
 800866e:	f7ff fd61 	bl	8008134 <__lo0bits>
 8008672:	9b01      	ldr	r3, [sp, #4]
 8008674:	6163      	str	r3, [r4, #20]
 8008676:	3020      	adds	r0, #32
 8008678:	2201      	movs	r2, #1
 800867a:	e7e5      	b.n	8008648 <__d2b+0x60>
 800867c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008680:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008684:	6038      	str	r0, [r7, #0]
 8008686:	6918      	ldr	r0, [r3, #16]
 8008688:	f7ff fd34 	bl	80080f4 <__hi0bits>
 800868c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008690:	e7e2      	b.n	8008658 <__d2b+0x70>
 8008692:	bf00      	nop
 8008694:	0800a014 	.word	0x0800a014
 8008698:	0800a025 	.word	0x0800a025

0800869c <__ssputs_r>:
 800869c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086a0:	688e      	ldr	r6, [r1, #8]
 80086a2:	461f      	mov	r7, r3
 80086a4:	42be      	cmp	r6, r7
 80086a6:	680b      	ldr	r3, [r1, #0]
 80086a8:	4682      	mov	sl, r0
 80086aa:	460c      	mov	r4, r1
 80086ac:	4690      	mov	r8, r2
 80086ae:	d82c      	bhi.n	800870a <__ssputs_r+0x6e>
 80086b0:	898a      	ldrh	r2, [r1, #12]
 80086b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80086b6:	d026      	beq.n	8008706 <__ssputs_r+0x6a>
 80086b8:	6965      	ldr	r5, [r4, #20]
 80086ba:	6909      	ldr	r1, [r1, #16]
 80086bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086c0:	eba3 0901 	sub.w	r9, r3, r1
 80086c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086c8:	1c7b      	adds	r3, r7, #1
 80086ca:	444b      	add	r3, r9
 80086cc:	106d      	asrs	r5, r5, #1
 80086ce:	429d      	cmp	r5, r3
 80086d0:	bf38      	it	cc
 80086d2:	461d      	movcc	r5, r3
 80086d4:	0553      	lsls	r3, r2, #21
 80086d6:	d527      	bpl.n	8008728 <__ssputs_r+0x8c>
 80086d8:	4629      	mov	r1, r5
 80086da:	f7ff fbd7 	bl	8007e8c <_malloc_r>
 80086de:	4606      	mov	r6, r0
 80086e0:	b360      	cbz	r0, 800873c <__ssputs_r+0xa0>
 80086e2:	6921      	ldr	r1, [r4, #16]
 80086e4:	464a      	mov	r2, r9
 80086e6:	f7fe fcd4 	bl	8007092 <memcpy>
 80086ea:	89a3      	ldrh	r3, [r4, #12]
 80086ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80086f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086f4:	81a3      	strh	r3, [r4, #12]
 80086f6:	6126      	str	r6, [r4, #16]
 80086f8:	6165      	str	r5, [r4, #20]
 80086fa:	444e      	add	r6, r9
 80086fc:	eba5 0509 	sub.w	r5, r5, r9
 8008700:	6026      	str	r6, [r4, #0]
 8008702:	60a5      	str	r5, [r4, #8]
 8008704:	463e      	mov	r6, r7
 8008706:	42be      	cmp	r6, r7
 8008708:	d900      	bls.n	800870c <__ssputs_r+0x70>
 800870a:	463e      	mov	r6, r7
 800870c:	6820      	ldr	r0, [r4, #0]
 800870e:	4632      	mov	r2, r6
 8008710:	4641      	mov	r1, r8
 8008712:	f000 f9c9 	bl	8008aa8 <memmove>
 8008716:	68a3      	ldr	r3, [r4, #8]
 8008718:	1b9b      	subs	r3, r3, r6
 800871a:	60a3      	str	r3, [r4, #8]
 800871c:	6823      	ldr	r3, [r4, #0]
 800871e:	4433      	add	r3, r6
 8008720:	6023      	str	r3, [r4, #0]
 8008722:	2000      	movs	r0, #0
 8008724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008728:	462a      	mov	r2, r5
 800872a:	f000 fa2d 	bl	8008b88 <_realloc_r>
 800872e:	4606      	mov	r6, r0
 8008730:	2800      	cmp	r0, #0
 8008732:	d1e0      	bne.n	80086f6 <__ssputs_r+0x5a>
 8008734:	6921      	ldr	r1, [r4, #16]
 8008736:	4650      	mov	r0, sl
 8008738:	f7ff fb34 	bl	8007da4 <_free_r>
 800873c:	230c      	movs	r3, #12
 800873e:	f8ca 3000 	str.w	r3, [sl]
 8008742:	89a3      	ldrh	r3, [r4, #12]
 8008744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008748:	81a3      	strh	r3, [r4, #12]
 800874a:	f04f 30ff 	mov.w	r0, #4294967295
 800874e:	e7e9      	b.n	8008724 <__ssputs_r+0x88>

08008750 <_svfiprintf_r>:
 8008750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008754:	4698      	mov	r8, r3
 8008756:	898b      	ldrh	r3, [r1, #12]
 8008758:	061b      	lsls	r3, r3, #24
 800875a:	b09d      	sub	sp, #116	; 0x74
 800875c:	4607      	mov	r7, r0
 800875e:	460d      	mov	r5, r1
 8008760:	4614      	mov	r4, r2
 8008762:	d50e      	bpl.n	8008782 <_svfiprintf_r+0x32>
 8008764:	690b      	ldr	r3, [r1, #16]
 8008766:	b963      	cbnz	r3, 8008782 <_svfiprintf_r+0x32>
 8008768:	2140      	movs	r1, #64	; 0x40
 800876a:	f7ff fb8f 	bl	8007e8c <_malloc_r>
 800876e:	6028      	str	r0, [r5, #0]
 8008770:	6128      	str	r0, [r5, #16]
 8008772:	b920      	cbnz	r0, 800877e <_svfiprintf_r+0x2e>
 8008774:	230c      	movs	r3, #12
 8008776:	603b      	str	r3, [r7, #0]
 8008778:	f04f 30ff 	mov.w	r0, #4294967295
 800877c:	e0d0      	b.n	8008920 <_svfiprintf_r+0x1d0>
 800877e:	2340      	movs	r3, #64	; 0x40
 8008780:	616b      	str	r3, [r5, #20]
 8008782:	2300      	movs	r3, #0
 8008784:	9309      	str	r3, [sp, #36]	; 0x24
 8008786:	2320      	movs	r3, #32
 8008788:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800878c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008790:	2330      	movs	r3, #48	; 0x30
 8008792:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008938 <_svfiprintf_r+0x1e8>
 8008796:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800879a:	f04f 0901 	mov.w	r9, #1
 800879e:	4623      	mov	r3, r4
 80087a0:	469a      	mov	sl, r3
 80087a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087a6:	b10a      	cbz	r2, 80087ac <_svfiprintf_r+0x5c>
 80087a8:	2a25      	cmp	r2, #37	; 0x25
 80087aa:	d1f9      	bne.n	80087a0 <_svfiprintf_r+0x50>
 80087ac:	ebba 0b04 	subs.w	fp, sl, r4
 80087b0:	d00b      	beq.n	80087ca <_svfiprintf_r+0x7a>
 80087b2:	465b      	mov	r3, fp
 80087b4:	4622      	mov	r2, r4
 80087b6:	4629      	mov	r1, r5
 80087b8:	4638      	mov	r0, r7
 80087ba:	f7ff ff6f 	bl	800869c <__ssputs_r>
 80087be:	3001      	adds	r0, #1
 80087c0:	f000 80a9 	beq.w	8008916 <_svfiprintf_r+0x1c6>
 80087c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087c6:	445a      	add	r2, fp
 80087c8:	9209      	str	r2, [sp, #36]	; 0x24
 80087ca:	f89a 3000 	ldrb.w	r3, [sl]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f000 80a1 	beq.w	8008916 <_svfiprintf_r+0x1c6>
 80087d4:	2300      	movs	r3, #0
 80087d6:	f04f 32ff 	mov.w	r2, #4294967295
 80087da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087de:	f10a 0a01 	add.w	sl, sl, #1
 80087e2:	9304      	str	r3, [sp, #16]
 80087e4:	9307      	str	r3, [sp, #28]
 80087e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087ea:	931a      	str	r3, [sp, #104]	; 0x68
 80087ec:	4654      	mov	r4, sl
 80087ee:	2205      	movs	r2, #5
 80087f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087f4:	4850      	ldr	r0, [pc, #320]	; (8008938 <_svfiprintf_r+0x1e8>)
 80087f6:	f7f7 fd0b 	bl	8000210 <memchr>
 80087fa:	9a04      	ldr	r2, [sp, #16]
 80087fc:	b9d8      	cbnz	r0, 8008836 <_svfiprintf_r+0xe6>
 80087fe:	06d0      	lsls	r0, r2, #27
 8008800:	bf44      	itt	mi
 8008802:	2320      	movmi	r3, #32
 8008804:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008808:	0711      	lsls	r1, r2, #28
 800880a:	bf44      	itt	mi
 800880c:	232b      	movmi	r3, #43	; 0x2b
 800880e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008812:	f89a 3000 	ldrb.w	r3, [sl]
 8008816:	2b2a      	cmp	r3, #42	; 0x2a
 8008818:	d015      	beq.n	8008846 <_svfiprintf_r+0xf6>
 800881a:	9a07      	ldr	r2, [sp, #28]
 800881c:	4654      	mov	r4, sl
 800881e:	2000      	movs	r0, #0
 8008820:	f04f 0c0a 	mov.w	ip, #10
 8008824:	4621      	mov	r1, r4
 8008826:	f811 3b01 	ldrb.w	r3, [r1], #1
 800882a:	3b30      	subs	r3, #48	; 0x30
 800882c:	2b09      	cmp	r3, #9
 800882e:	d94d      	bls.n	80088cc <_svfiprintf_r+0x17c>
 8008830:	b1b0      	cbz	r0, 8008860 <_svfiprintf_r+0x110>
 8008832:	9207      	str	r2, [sp, #28]
 8008834:	e014      	b.n	8008860 <_svfiprintf_r+0x110>
 8008836:	eba0 0308 	sub.w	r3, r0, r8
 800883a:	fa09 f303 	lsl.w	r3, r9, r3
 800883e:	4313      	orrs	r3, r2
 8008840:	9304      	str	r3, [sp, #16]
 8008842:	46a2      	mov	sl, r4
 8008844:	e7d2      	b.n	80087ec <_svfiprintf_r+0x9c>
 8008846:	9b03      	ldr	r3, [sp, #12]
 8008848:	1d19      	adds	r1, r3, #4
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	9103      	str	r1, [sp, #12]
 800884e:	2b00      	cmp	r3, #0
 8008850:	bfbb      	ittet	lt
 8008852:	425b      	neglt	r3, r3
 8008854:	f042 0202 	orrlt.w	r2, r2, #2
 8008858:	9307      	strge	r3, [sp, #28]
 800885a:	9307      	strlt	r3, [sp, #28]
 800885c:	bfb8      	it	lt
 800885e:	9204      	strlt	r2, [sp, #16]
 8008860:	7823      	ldrb	r3, [r4, #0]
 8008862:	2b2e      	cmp	r3, #46	; 0x2e
 8008864:	d10c      	bne.n	8008880 <_svfiprintf_r+0x130>
 8008866:	7863      	ldrb	r3, [r4, #1]
 8008868:	2b2a      	cmp	r3, #42	; 0x2a
 800886a:	d134      	bne.n	80088d6 <_svfiprintf_r+0x186>
 800886c:	9b03      	ldr	r3, [sp, #12]
 800886e:	1d1a      	adds	r2, r3, #4
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	9203      	str	r2, [sp, #12]
 8008874:	2b00      	cmp	r3, #0
 8008876:	bfb8      	it	lt
 8008878:	f04f 33ff 	movlt.w	r3, #4294967295
 800887c:	3402      	adds	r4, #2
 800887e:	9305      	str	r3, [sp, #20]
 8008880:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008948 <_svfiprintf_r+0x1f8>
 8008884:	7821      	ldrb	r1, [r4, #0]
 8008886:	2203      	movs	r2, #3
 8008888:	4650      	mov	r0, sl
 800888a:	f7f7 fcc1 	bl	8000210 <memchr>
 800888e:	b138      	cbz	r0, 80088a0 <_svfiprintf_r+0x150>
 8008890:	9b04      	ldr	r3, [sp, #16]
 8008892:	eba0 000a 	sub.w	r0, r0, sl
 8008896:	2240      	movs	r2, #64	; 0x40
 8008898:	4082      	lsls	r2, r0
 800889a:	4313      	orrs	r3, r2
 800889c:	3401      	adds	r4, #1
 800889e:	9304      	str	r3, [sp, #16]
 80088a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088a4:	4825      	ldr	r0, [pc, #148]	; (800893c <_svfiprintf_r+0x1ec>)
 80088a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088aa:	2206      	movs	r2, #6
 80088ac:	f7f7 fcb0 	bl	8000210 <memchr>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	d038      	beq.n	8008926 <_svfiprintf_r+0x1d6>
 80088b4:	4b22      	ldr	r3, [pc, #136]	; (8008940 <_svfiprintf_r+0x1f0>)
 80088b6:	bb1b      	cbnz	r3, 8008900 <_svfiprintf_r+0x1b0>
 80088b8:	9b03      	ldr	r3, [sp, #12]
 80088ba:	3307      	adds	r3, #7
 80088bc:	f023 0307 	bic.w	r3, r3, #7
 80088c0:	3308      	adds	r3, #8
 80088c2:	9303      	str	r3, [sp, #12]
 80088c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088c6:	4433      	add	r3, r6
 80088c8:	9309      	str	r3, [sp, #36]	; 0x24
 80088ca:	e768      	b.n	800879e <_svfiprintf_r+0x4e>
 80088cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80088d0:	460c      	mov	r4, r1
 80088d2:	2001      	movs	r0, #1
 80088d4:	e7a6      	b.n	8008824 <_svfiprintf_r+0xd4>
 80088d6:	2300      	movs	r3, #0
 80088d8:	3401      	adds	r4, #1
 80088da:	9305      	str	r3, [sp, #20]
 80088dc:	4619      	mov	r1, r3
 80088de:	f04f 0c0a 	mov.w	ip, #10
 80088e2:	4620      	mov	r0, r4
 80088e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088e8:	3a30      	subs	r2, #48	; 0x30
 80088ea:	2a09      	cmp	r2, #9
 80088ec:	d903      	bls.n	80088f6 <_svfiprintf_r+0x1a6>
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d0c6      	beq.n	8008880 <_svfiprintf_r+0x130>
 80088f2:	9105      	str	r1, [sp, #20]
 80088f4:	e7c4      	b.n	8008880 <_svfiprintf_r+0x130>
 80088f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80088fa:	4604      	mov	r4, r0
 80088fc:	2301      	movs	r3, #1
 80088fe:	e7f0      	b.n	80088e2 <_svfiprintf_r+0x192>
 8008900:	ab03      	add	r3, sp, #12
 8008902:	9300      	str	r3, [sp, #0]
 8008904:	462a      	mov	r2, r5
 8008906:	4b0f      	ldr	r3, [pc, #60]	; (8008944 <_svfiprintf_r+0x1f4>)
 8008908:	a904      	add	r1, sp, #16
 800890a:	4638      	mov	r0, r7
 800890c:	f7fd fe56 	bl	80065bc <_printf_float>
 8008910:	1c42      	adds	r2, r0, #1
 8008912:	4606      	mov	r6, r0
 8008914:	d1d6      	bne.n	80088c4 <_svfiprintf_r+0x174>
 8008916:	89ab      	ldrh	r3, [r5, #12]
 8008918:	065b      	lsls	r3, r3, #25
 800891a:	f53f af2d 	bmi.w	8008778 <_svfiprintf_r+0x28>
 800891e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008920:	b01d      	add	sp, #116	; 0x74
 8008922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008926:	ab03      	add	r3, sp, #12
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	462a      	mov	r2, r5
 800892c:	4b05      	ldr	r3, [pc, #20]	; (8008944 <_svfiprintf_r+0x1f4>)
 800892e:	a904      	add	r1, sp, #16
 8008930:	4638      	mov	r0, r7
 8008932:	f7fe f8e7 	bl	8006b04 <_printf_i>
 8008936:	e7eb      	b.n	8008910 <_svfiprintf_r+0x1c0>
 8008938:	0800a17c 	.word	0x0800a17c
 800893c:	0800a186 	.word	0x0800a186
 8008940:	080065bd 	.word	0x080065bd
 8008944:	0800869d 	.word	0x0800869d
 8008948:	0800a182 	.word	0x0800a182

0800894c <__sflush_r>:
 800894c:	898a      	ldrh	r2, [r1, #12]
 800894e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008952:	4605      	mov	r5, r0
 8008954:	0710      	lsls	r0, r2, #28
 8008956:	460c      	mov	r4, r1
 8008958:	d458      	bmi.n	8008a0c <__sflush_r+0xc0>
 800895a:	684b      	ldr	r3, [r1, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	dc05      	bgt.n	800896c <__sflush_r+0x20>
 8008960:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008962:	2b00      	cmp	r3, #0
 8008964:	dc02      	bgt.n	800896c <__sflush_r+0x20>
 8008966:	2000      	movs	r0, #0
 8008968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800896c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800896e:	2e00      	cmp	r6, #0
 8008970:	d0f9      	beq.n	8008966 <__sflush_r+0x1a>
 8008972:	2300      	movs	r3, #0
 8008974:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008978:	682f      	ldr	r7, [r5, #0]
 800897a:	6a21      	ldr	r1, [r4, #32]
 800897c:	602b      	str	r3, [r5, #0]
 800897e:	d032      	beq.n	80089e6 <__sflush_r+0x9a>
 8008980:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008982:	89a3      	ldrh	r3, [r4, #12]
 8008984:	075a      	lsls	r2, r3, #29
 8008986:	d505      	bpl.n	8008994 <__sflush_r+0x48>
 8008988:	6863      	ldr	r3, [r4, #4]
 800898a:	1ac0      	subs	r0, r0, r3
 800898c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800898e:	b10b      	cbz	r3, 8008994 <__sflush_r+0x48>
 8008990:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008992:	1ac0      	subs	r0, r0, r3
 8008994:	2300      	movs	r3, #0
 8008996:	4602      	mov	r2, r0
 8008998:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800899a:	6a21      	ldr	r1, [r4, #32]
 800899c:	4628      	mov	r0, r5
 800899e:	47b0      	blx	r6
 80089a0:	1c43      	adds	r3, r0, #1
 80089a2:	89a3      	ldrh	r3, [r4, #12]
 80089a4:	d106      	bne.n	80089b4 <__sflush_r+0x68>
 80089a6:	6829      	ldr	r1, [r5, #0]
 80089a8:	291d      	cmp	r1, #29
 80089aa:	d82b      	bhi.n	8008a04 <__sflush_r+0xb8>
 80089ac:	4a29      	ldr	r2, [pc, #164]	; (8008a54 <__sflush_r+0x108>)
 80089ae:	410a      	asrs	r2, r1
 80089b0:	07d6      	lsls	r6, r2, #31
 80089b2:	d427      	bmi.n	8008a04 <__sflush_r+0xb8>
 80089b4:	2200      	movs	r2, #0
 80089b6:	6062      	str	r2, [r4, #4]
 80089b8:	04d9      	lsls	r1, r3, #19
 80089ba:	6922      	ldr	r2, [r4, #16]
 80089bc:	6022      	str	r2, [r4, #0]
 80089be:	d504      	bpl.n	80089ca <__sflush_r+0x7e>
 80089c0:	1c42      	adds	r2, r0, #1
 80089c2:	d101      	bne.n	80089c8 <__sflush_r+0x7c>
 80089c4:	682b      	ldr	r3, [r5, #0]
 80089c6:	b903      	cbnz	r3, 80089ca <__sflush_r+0x7e>
 80089c8:	6560      	str	r0, [r4, #84]	; 0x54
 80089ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089cc:	602f      	str	r7, [r5, #0]
 80089ce:	2900      	cmp	r1, #0
 80089d0:	d0c9      	beq.n	8008966 <__sflush_r+0x1a>
 80089d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089d6:	4299      	cmp	r1, r3
 80089d8:	d002      	beq.n	80089e0 <__sflush_r+0x94>
 80089da:	4628      	mov	r0, r5
 80089dc:	f7ff f9e2 	bl	8007da4 <_free_r>
 80089e0:	2000      	movs	r0, #0
 80089e2:	6360      	str	r0, [r4, #52]	; 0x34
 80089e4:	e7c0      	b.n	8008968 <__sflush_r+0x1c>
 80089e6:	2301      	movs	r3, #1
 80089e8:	4628      	mov	r0, r5
 80089ea:	47b0      	blx	r6
 80089ec:	1c41      	adds	r1, r0, #1
 80089ee:	d1c8      	bne.n	8008982 <__sflush_r+0x36>
 80089f0:	682b      	ldr	r3, [r5, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d0c5      	beq.n	8008982 <__sflush_r+0x36>
 80089f6:	2b1d      	cmp	r3, #29
 80089f8:	d001      	beq.n	80089fe <__sflush_r+0xb2>
 80089fa:	2b16      	cmp	r3, #22
 80089fc:	d101      	bne.n	8008a02 <__sflush_r+0xb6>
 80089fe:	602f      	str	r7, [r5, #0]
 8008a00:	e7b1      	b.n	8008966 <__sflush_r+0x1a>
 8008a02:	89a3      	ldrh	r3, [r4, #12]
 8008a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a08:	81a3      	strh	r3, [r4, #12]
 8008a0a:	e7ad      	b.n	8008968 <__sflush_r+0x1c>
 8008a0c:	690f      	ldr	r7, [r1, #16]
 8008a0e:	2f00      	cmp	r7, #0
 8008a10:	d0a9      	beq.n	8008966 <__sflush_r+0x1a>
 8008a12:	0793      	lsls	r3, r2, #30
 8008a14:	680e      	ldr	r6, [r1, #0]
 8008a16:	bf08      	it	eq
 8008a18:	694b      	ldreq	r3, [r1, #20]
 8008a1a:	600f      	str	r7, [r1, #0]
 8008a1c:	bf18      	it	ne
 8008a1e:	2300      	movne	r3, #0
 8008a20:	eba6 0807 	sub.w	r8, r6, r7
 8008a24:	608b      	str	r3, [r1, #8]
 8008a26:	f1b8 0f00 	cmp.w	r8, #0
 8008a2a:	dd9c      	ble.n	8008966 <__sflush_r+0x1a>
 8008a2c:	6a21      	ldr	r1, [r4, #32]
 8008a2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a30:	4643      	mov	r3, r8
 8008a32:	463a      	mov	r2, r7
 8008a34:	4628      	mov	r0, r5
 8008a36:	47b0      	blx	r6
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	dc06      	bgt.n	8008a4a <__sflush_r+0xfe>
 8008a3c:	89a3      	ldrh	r3, [r4, #12]
 8008a3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a42:	81a3      	strh	r3, [r4, #12]
 8008a44:	f04f 30ff 	mov.w	r0, #4294967295
 8008a48:	e78e      	b.n	8008968 <__sflush_r+0x1c>
 8008a4a:	4407      	add	r7, r0
 8008a4c:	eba8 0800 	sub.w	r8, r8, r0
 8008a50:	e7e9      	b.n	8008a26 <__sflush_r+0xda>
 8008a52:	bf00      	nop
 8008a54:	dfbffffe 	.word	0xdfbffffe

08008a58 <_fflush_r>:
 8008a58:	b538      	push	{r3, r4, r5, lr}
 8008a5a:	690b      	ldr	r3, [r1, #16]
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	460c      	mov	r4, r1
 8008a60:	b913      	cbnz	r3, 8008a68 <_fflush_r+0x10>
 8008a62:	2500      	movs	r5, #0
 8008a64:	4628      	mov	r0, r5
 8008a66:	bd38      	pop	{r3, r4, r5, pc}
 8008a68:	b118      	cbz	r0, 8008a72 <_fflush_r+0x1a>
 8008a6a:	6a03      	ldr	r3, [r0, #32]
 8008a6c:	b90b      	cbnz	r3, 8008a72 <_fflush_r+0x1a>
 8008a6e:	f7fe f9f7 	bl	8006e60 <__sinit>
 8008a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d0f3      	beq.n	8008a62 <_fflush_r+0xa>
 8008a7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a7c:	07d0      	lsls	r0, r2, #31
 8008a7e:	d404      	bmi.n	8008a8a <_fflush_r+0x32>
 8008a80:	0599      	lsls	r1, r3, #22
 8008a82:	d402      	bmi.n	8008a8a <_fflush_r+0x32>
 8008a84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a86:	f7fe fb02 	bl	800708e <__retarget_lock_acquire_recursive>
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	f7ff ff5d 	bl	800894c <__sflush_r>
 8008a92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a94:	07da      	lsls	r2, r3, #31
 8008a96:	4605      	mov	r5, r0
 8008a98:	d4e4      	bmi.n	8008a64 <_fflush_r+0xc>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	059b      	lsls	r3, r3, #22
 8008a9e:	d4e1      	bmi.n	8008a64 <_fflush_r+0xc>
 8008aa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aa2:	f7fe faf5 	bl	8007090 <__retarget_lock_release_recursive>
 8008aa6:	e7dd      	b.n	8008a64 <_fflush_r+0xc>

08008aa8 <memmove>:
 8008aa8:	4288      	cmp	r0, r1
 8008aaa:	b510      	push	{r4, lr}
 8008aac:	eb01 0402 	add.w	r4, r1, r2
 8008ab0:	d902      	bls.n	8008ab8 <memmove+0x10>
 8008ab2:	4284      	cmp	r4, r0
 8008ab4:	4623      	mov	r3, r4
 8008ab6:	d807      	bhi.n	8008ac8 <memmove+0x20>
 8008ab8:	1e43      	subs	r3, r0, #1
 8008aba:	42a1      	cmp	r1, r4
 8008abc:	d008      	beq.n	8008ad0 <memmove+0x28>
 8008abe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ac2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ac6:	e7f8      	b.n	8008aba <memmove+0x12>
 8008ac8:	4402      	add	r2, r0
 8008aca:	4601      	mov	r1, r0
 8008acc:	428a      	cmp	r2, r1
 8008ace:	d100      	bne.n	8008ad2 <memmove+0x2a>
 8008ad0:	bd10      	pop	{r4, pc}
 8008ad2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ad6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ada:	e7f7      	b.n	8008acc <memmove+0x24>

08008adc <_sbrk_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4d06      	ldr	r5, [pc, #24]	; (8008af8 <_sbrk_r+0x1c>)
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	4608      	mov	r0, r1
 8008ae6:	602b      	str	r3, [r5, #0]
 8008ae8:	f7f9 f9f4 	bl	8001ed4 <_sbrk>
 8008aec:	1c43      	adds	r3, r0, #1
 8008aee:	d102      	bne.n	8008af6 <_sbrk_r+0x1a>
 8008af0:	682b      	ldr	r3, [r5, #0]
 8008af2:	b103      	cbz	r3, 8008af6 <_sbrk_r+0x1a>
 8008af4:	6023      	str	r3, [r4, #0]
 8008af6:	bd38      	pop	{r3, r4, r5, pc}
 8008af8:	2000481c 	.word	0x2000481c

08008afc <__assert_func>:
 8008afc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008afe:	4614      	mov	r4, r2
 8008b00:	461a      	mov	r2, r3
 8008b02:	4b09      	ldr	r3, [pc, #36]	; (8008b28 <__assert_func+0x2c>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4605      	mov	r5, r0
 8008b08:	68d8      	ldr	r0, [r3, #12]
 8008b0a:	b14c      	cbz	r4, 8008b20 <__assert_func+0x24>
 8008b0c:	4b07      	ldr	r3, [pc, #28]	; (8008b2c <__assert_func+0x30>)
 8008b0e:	9100      	str	r1, [sp, #0]
 8008b10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b14:	4906      	ldr	r1, [pc, #24]	; (8008b30 <__assert_func+0x34>)
 8008b16:	462b      	mov	r3, r5
 8008b18:	f000 f872 	bl	8008c00 <fiprintf>
 8008b1c:	f000 f882 	bl	8008c24 <abort>
 8008b20:	4b04      	ldr	r3, [pc, #16]	; (8008b34 <__assert_func+0x38>)
 8008b22:	461c      	mov	r4, r3
 8008b24:	e7f3      	b.n	8008b0e <__assert_func+0x12>
 8008b26:	bf00      	nop
 8008b28:	20000070 	.word	0x20000070
 8008b2c:	0800a197 	.word	0x0800a197
 8008b30:	0800a1a4 	.word	0x0800a1a4
 8008b34:	0800a1d2 	.word	0x0800a1d2

08008b38 <_calloc_r>:
 8008b38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b3a:	fba1 2402 	umull	r2, r4, r1, r2
 8008b3e:	b94c      	cbnz	r4, 8008b54 <_calloc_r+0x1c>
 8008b40:	4611      	mov	r1, r2
 8008b42:	9201      	str	r2, [sp, #4]
 8008b44:	f7ff f9a2 	bl	8007e8c <_malloc_r>
 8008b48:	9a01      	ldr	r2, [sp, #4]
 8008b4a:	4605      	mov	r5, r0
 8008b4c:	b930      	cbnz	r0, 8008b5c <_calloc_r+0x24>
 8008b4e:	4628      	mov	r0, r5
 8008b50:	b003      	add	sp, #12
 8008b52:	bd30      	pop	{r4, r5, pc}
 8008b54:	220c      	movs	r2, #12
 8008b56:	6002      	str	r2, [r0, #0]
 8008b58:	2500      	movs	r5, #0
 8008b5a:	e7f8      	b.n	8008b4e <_calloc_r+0x16>
 8008b5c:	4621      	mov	r1, r4
 8008b5e:	f7fe fa18 	bl	8006f92 <memset>
 8008b62:	e7f4      	b.n	8008b4e <_calloc_r+0x16>

08008b64 <__ascii_mbtowc>:
 8008b64:	b082      	sub	sp, #8
 8008b66:	b901      	cbnz	r1, 8008b6a <__ascii_mbtowc+0x6>
 8008b68:	a901      	add	r1, sp, #4
 8008b6a:	b142      	cbz	r2, 8008b7e <__ascii_mbtowc+0x1a>
 8008b6c:	b14b      	cbz	r3, 8008b82 <__ascii_mbtowc+0x1e>
 8008b6e:	7813      	ldrb	r3, [r2, #0]
 8008b70:	600b      	str	r3, [r1, #0]
 8008b72:	7812      	ldrb	r2, [r2, #0]
 8008b74:	1e10      	subs	r0, r2, #0
 8008b76:	bf18      	it	ne
 8008b78:	2001      	movne	r0, #1
 8008b7a:	b002      	add	sp, #8
 8008b7c:	4770      	bx	lr
 8008b7e:	4610      	mov	r0, r2
 8008b80:	e7fb      	b.n	8008b7a <__ascii_mbtowc+0x16>
 8008b82:	f06f 0001 	mvn.w	r0, #1
 8008b86:	e7f8      	b.n	8008b7a <__ascii_mbtowc+0x16>

08008b88 <_realloc_r>:
 8008b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b8c:	4680      	mov	r8, r0
 8008b8e:	4614      	mov	r4, r2
 8008b90:	460e      	mov	r6, r1
 8008b92:	b921      	cbnz	r1, 8008b9e <_realloc_r+0x16>
 8008b94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b98:	4611      	mov	r1, r2
 8008b9a:	f7ff b977 	b.w	8007e8c <_malloc_r>
 8008b9e:	b92a      	cbnz	r2, 8008bac <_realloc_r+0x24>
 8008ba0:	f7ff f900 	bl	8007da4 <_free_r>
 8008ba4:	4625      	mov	r5, r4
 8008ba6:	4628      	mov	r0, r5
 8008ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bac:	f000 f841 	bl	8008c32 <_malloc_usable_size_r>
 8008bb0:	4284      	cmp	r4, r0
 8008bb2:	4607      	mov	r7, r0
 8008bb4:	d802      	bhi.n	8008bbc <_realloc_r+0x34>
 8008bb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008bba:	d812      	bhi.n	8008be2 <_realloc_r+0x5a>
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	4640      	mov	r0, r8
 8008bc0:	f7ff f964 	bl	8007e8c <_malloc_r>
 8008bc4:	4605      	mov	r5, r0
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	d0ed      	beq.n	8008ba6 <_realloc_r+0x1e>
 8008bca:	42bc      	cmp	r4, r7
 8008bcc:	4622      	mov	r2, r4
 8008bce:	4631      	mov	r1, r6
 8008bd0:	bf28      	it	cs
 8008bd2:	463a      	movcs	r2, r7
 8008bd4:	f7fe fa5d 	bl	8007092 <memcpy>
 8008bd8:	4631      	mov	r1, r6
 8008bda:	4640      	mov	r0, r8
 8008bdc:	f7ff f8e2 	bl	8007da4 <_free_r>
 8008be0:	e7e1      	b.n	8008ba6 <_realloc_r+0x1e>
 8008be2:	4635      	mov	r5, r6
 8008be4:	e7df      	b.n	8008ba6 <_realloc_r+0x1e>

08008be6 <__ascii_wctomb>:
 8008be6:	b149      	cbz	r1, 8008bfc <__ascii_wctomb+0x16>
 8008be8:	2aff      	cmp	r2, #255	; 0xff
 8008bea:	bf85      	ittet	hi
 8008bec:	238a      	movhi	r3, #138	; 0x8a
 8008bee:	6003      	strhi	r3, [r0, #0]
 8008bf0:	700a      	strbls	r2, [r1, #0]
 8008bf2:	f04f 30ff 	movhi.w	r0, #4294967295
 8008bf6:	bf98      	it	ls
 8008bf8:	2001      	movls	r0, #1
 8008bfa:	4770      	bx	lr
 8008bfc:	4608      	mov	r0, r1
 8008bfe:	4770      	bx	lr

08008c00 <fiprintf>:
 8008c00:	b40e      	push	{r1, r2, r3}
 8008c02:	b503      	push	{r0, r1, lr}
 8008c04:	4601      	mov	r1, r0
 8008c06:	ab03      	add	r3, sp, #12
 8008c08:	4805      	ldr	r0, [pc, #20]	; (8008c20 <fiprintf+0x20>)
 8008c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c0e:	6800      	ldr	r0, [r0, #0]
 8008c10:	9301      	str	r3, [sp, #4]
 8008c12:	f000 f83f 	bl	8008c94 <_vfiprintf_r>
 8008c16:	b002      	add	sp, #8
 8008c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c1c:	b003      	add	sp, #12
 8008c1e:	4770      	bx	lr
 8008c20:	20000070 	.word	0x20000070

08008c24 <abort>:
 8008c24:	b508      	push	{r3, lr}
 8008c26:	2006      	movs	r0, #6
 8008c28:	f000 fa0c 	bl	8009044 <raise>
 8008c2c:	2001      	movs	r0, #1
 8008c2e:	f7f9 f8d9 	bl	8001de4 <_exit>

08008c32 <_malloc_usable_size_r>:
 8008c32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c36:	1f18      	subs	r0, r3, #4
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	bfbc      	itt	lt
 8008c3c:	580b      	ldrlt	r3, [r1, r0]
 8008c3e:	18c0      	addlt	r0, r0, r3
 8008c40:	4770      	bx	lr

08008c42 <__sfputc_r>:
 8008c42:	6893      	ldr	r3, [r2, #8]
 8008c44:	3b01      	subs	r3, #1
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	b410      	push	{r4}
 8008c4a:	6093      	str	r3, [r2, #8]
 8008c4c:	da08      	bge.n	8008c60 <__sfputc_r+0x1e>
 8008c4e:	6994      	ldr	r4, [r2, #24]
 8008c50:	42a3      	cmp	r3, r4
 8008c52:	db01      	blt.n	8008c58 <__sfputc_r+0x16>
 8008c54:	290a      	cmp	r1, #10
 8008c56:	d103      	bne.n	8008c60 <__sfputc_r+0x1e>
 8008c58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c5c:	f000 b934 	b.w	8008ec8 <__swbuf_r>
 8008c60:	6813      	ldr	r3, [r2, #0]
 8008c62:	1c58      	adds	r0, r3, #1
 8008c64:	6010      	str	r0, [r2, #0]
 8008c66:	7019      	strb	r1, [r3, #0]
 8008c68:	4608      	mov	r0, r1
 8008c6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <__sfputs_r>:
 8008c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c72:	4606      	mov	r6, r0
 8008c74:	460f      	mov	r7, r1
 8008c76:	4614      	mov	r4, r2
 8008c78:	18d5      	adds	r5, r2, r3
 8008c7a:	42ac      	cmp	r4, r5
 8008c7c:	d101      	bne.n	8008c82 <__sfputs_r+0x12>
 8008c7e:	2000      	movs	r0, #0
 8008c80:	e007      	b.n	8008c92 <__sfputs_r+0x22>
 8008c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c86:	463a      	mov	r2, r7
 8008c88:	4630      	mov	r0, r6
 8008c8a:	f7ff ffda 	bl	8008c42 <__sfputc_r>
 8008c8e:	1c43      	adds	r3, r0, #1
 8008c90:	d1f3      	bne.n	8008c7a <__sfputs_r+0xa>
 8008c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c94 <_vfiprintf_r>:
 8008c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c98:	460d      	mov	r5, r1
 8008c9a:	b09d      	sub	sp, #116	; 0x74
 8008c9c:	4614      	mov	r4, r2
 8008c9e:	4698      	mov	r8, r3
 8008ca0:	4606      	mov	r6, r0
 8008ca2:	b118      	cbz	r0, 8008cac <_vfiprintf_r+0x18>
 8008ca4:	6a03      	ldr	r3, [r0, #32]
 8008ca6:	b90b      	cbnz	r3, 8008cac <_vfiprintf_r+0x18>
 8008ca8:	f7fe f8da 	bl	8006e60 <__sinit>
 8008cac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cae:	07d9      	lsls	r1, r3, #31
 8008cb0:	d405      	bmi.n	8008cbe <_vfiprintf_r+0x2a>
 8008cb2:	89ab      	ldrh	r3, [r5, #12]
 8008cb4:	059a      	lsls	r2, r3, #22
 8008cb6:	d402      	bmi.n	8008cbe <_vfiprintf_r+0x2a>
 8008cb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cba:	f7fe f9e8 	bl	800708e <__retarget_lock_acquire_recursive>
 8008cbe:	89ab      	ldrh	r3, [r5, #12]
 8008cc0:	071b      	lsls	r3, r3, #28
 8008cc2:	d501      	bpl.n	8008cc8 <_vfiprintf_r+0x34>
 8008cc4:	692b      	ldr	r3, [r5, #16]
 8008cc6:	b99b      	cbnz	r3, 8008cf0 <_vfiprintf_r+0x5c>
 8008cc8:	4629      	mov	r1, r5
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f000 f93a 	bl	8008f44 <__swsetup_r>
 8008cd0:	b170      	cbz	r0, 8008cf0 <_vfiprintf_r+0x5c>
 8008cd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cd4:	07dc      	lsls	r4, r3, #31
 8008cd6:	d504      	bpl.n	8008ce2 <_vfiprintf_r+0x4e>
 8008cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cdc:	b01d      	add	sp, #116	; 0x74
 8008cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce2:	89ab      	ldrh	r3, [r5, #12]
 8008ce4:	0598      	lsls	r0, r3, #22
 8008ce6:	d4f7      	bmi.n	8008cd8 <_vfiprintf_r+0x44>
 8008ce8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cea:	f7fe f9d1 	bl	8007090 <__retarget_lock_release_recursive>
 8008cee:	e7f3      	b.n	8008cd8 <_vfiprintf_r+0x44>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf4:	2320      	movs	r3, #32
 8008cf6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cfe:	2330      	movs	r3, #48	; 0x30
 8008d00:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008eb4 <_vfiprintf_r+0x220>
 8008d04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d08:	f04f 0901 	mov.w	r9, #1
 8008d0c:	4623      	mov	r3, r4
 8008d0e:	469a      	mov	sl, r3
 8008d10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d14:	b10a      	cbz	r2, 8008d1a <_vfiprintf_r+0x86>
 8008d16:	2a25      	cmp	r2, #37	; 0x25
 8008d18:	d1f9      	bne.n	8008d0e <_vfiprintf_r+0x7a>
 8008d1a:	ebba 0b04 	subs.w	fp, sl, r4
 8008d1e:	d00b      	beq.n	8008d38 <_vfiprintf_r+0xa4>
 8008d20:	465b      	mov	r3, fp
 8008d22:	4622      	mov	r2, r4
 8008d24:	4629      	mov	r1, r5
 8008d26:	4630      	mov	r0, r6
 8008d28:	f7ff ffa2 	bl	8008c70 <__sfputs_r>
 8008d2c:	3001      	adds	r0, #1
 8008d2e:	f000 80a9 	beq.w	8008e84 <_vfiprintf_r+0x1f0>
 8008d32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d34:	445a      	add	r2, fp
 8008d36:	9209      	str	r2, [sp, #36]	; 0x24
 8008d38:	f89a 3000 	ldrb.w	r3, [sl]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f000 80a1 	beq.w	8008e84 <_vfiprintf_r+0x1f0>
 8008d42:	2300      	movs	r3, #0
 8008d44:	f04f 32ff 	mov.w	r2, #4294967295
 8008d48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d4c:	f10a 0a01 	add.w	sl, sl, #1
 8008d50:	9304      	str	r3, [sp, #16]
 8008d52:	9307      	str	r3, [sp, #28]
 8008d54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d58:	931a      	str	r3, [sp, #104]	; 0x68
 8008d5a:	4654      	mov	r4, sl
 8008d5c:	2205      	movs	r2, #5
 8008d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d62:	4854      	ldr	r0, [pc, #336]	; (8008eb4 <_vfiprintf_r+0x220>)
 8008d64:	f7f7 fa54 	bl	8000210 <memchr>
 8008d68:	9a04      	ldr	r2, [sp, #16]
 8008d6a:	b9d8      	cbnz	r0, 8008da4 <_vfiprintf_r+0x110>
 8008d6c:	06d1      	lsls	r1, r2, #27
 8008d6e:	bf44      	itt	mi
 8008d70:	2320      	movmi	r3, #32
 8008d72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d76:	0713      	lsls	r3, r2, #28
 8008d78:	bf44      	itt	mi
 8008d7a:	232b      	movmi	r3, #43	; 0x2b
 8008d7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d80:	f89a 3000 	ldrb.w	r3, [sl]
 8008d84:	2b2a      	cmp	r3, #42	; 0x2a
 8008d86:	d015      	beq.n	8008db4 <_vfiprintf_r+0x120>
 8008d88:	9a07      	ldr	r2, [sp, #28]
 8008d8a:	4654      	mov	r4, sl
 8008d8c:	2000      	movs	r0, #0
 8008d8e:	f04f 0c0a 	mov.w	ip, #10
 8008d92:	4621      	mov	r1, r4
 8008d94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d98:	3b30      	subs	r3, #48	; 0x30
 8008d9a:	2b09      	cmp	r3, #9
 8008d9c:	d94d      	bls.n	8008e3a <_vfiprintf_r+0x1a6>
 8008d9e:	b1b0      	cbz	r0, 8008dce <_vfiprintf_r+0x13a>
 8008da0:	9207      	str	r2, [sp, #28]
 8008da2:	e014      	b.n	8008dce <_vfiprintf_r+0x13a>
 8008da4:	eba0 0308 	sub.w	r3, r0, r8
 8008da8:	fa09 f303 	lsl.w	r3, r9, r3
 8008dac:	4313      	orrs	r3, r2
 8008dae:	9304      	str	r3, [sp, #16]
 8008db0:	46a2      	mov	sl, r4
 8008db2:	e7d2      	b.n	8008d5a <_vfiprintf_r+0xc6>
 8008db4:	9b03      	ldr	r3, [sp, #12]
 8008db6:	1d19      	adds	r1, r3, #4
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	9103      	str	r1, [sp, #12]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	bfbb      	ittet	lt
 8008dc0:	425b      	neglt	r3, r3
 8008dc2:	f042 0202 	orrlt.w	r2, r2, #2
 8008dc6:	9307      	strge	r3, [sp, #28]
 8008dc8:	9307      	strlt	r3, [sp, #28]
 8008dca:	bfb8      	it	lt
 8008dcc:	9204      	strlt	r2, [sp, #16]
 8008dce:	7823      	ldrb	r3, [r4, #0]
 8008dd0:	2b2e      	cmp	r3, #46	; 0x2e
 8008dd2:	d10c      	bne.n	8008dee <_vfiprintf_r+0x15a>
 8008dd4:	7863      	ldrb	r3, [r4, #1]
 8008dd6:	2b2a      	cmp	r3, #42	; 0x2a
 8008dd8:	d134      	bne.n	8008e44 <_vfiprintf_r+0x1b0>
 8008dda:	9b03      	ldr	r3, [sp, #12]
 8008ddc:	1d1a      	adds	r2, r3, #4
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	9203      	str	r2, [sp, #12]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	bfb8      	it	lt
 8008de6:	f04f 33ff 	movlt.w	r3, #4294967295
 8008dea:	3402      	adds	r4, #2
 8008dec:	9305      	str	r3, [sp, #20]
 8008dee:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008ec4 <_vfiprintf_r+0x230>
 8008df2:	7821      	ldrb	r1, [r4, #0]
 8008df4:	2203      	movs	r2, #3
 8008df6:	4650      	mov	r0, sl
 8008df8:	f7f7 fa0a 	bl	8000210 <memchr>
 8008dfc:	b138      	cbz	r0, 8008e0e <_vfiprintf_r+0x17a>
 8008dfe:	9b04      	ldr	r3, [sp, #16]
 8008e00:	eba0 000a 	sub.w	r0, r0, sl
 8008e04:	2240      	movs	r2, #64	; 0x40
 8008e06:	4082      	lsls	r2, r0
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	3401      	adds	r4, #1
 8008e0c:	9304      	str	r3, [sp, #16]
 8008e0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e12:	4829      	ldr	r0, [pc, #164]	; (8008eb8 <_vfiprintf_r+0x224>)
 8008e14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e18:	2206      	movs	r2, #6
 8008e1a:	f7f7 f9f9 	bl	8000210 <memchr>
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	d03f      	beq.n	8008ea2 <_vfiprintf_r+0x20e>
 8008e22:	4b26      	ldr	r3, [pc, #152]	; (8008ebc <_vfiprintf_r+0x228>)
 8008e24:	bb1b      	cbnz	r3, 8008e6e <_vfiprintf_r+0x1da>
 8008e26:	9b03      	ldr	r3, [sp, #12]
 8008e28:	3307      	adds	r3, #7
 8008e2a:	f023 0307 	bic.w	r3, r3, #7
 8008e2e:	3308      	adds	r3, #8
 8008e30:	9303      	str	r3, [sp, #12]
 8008e32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e34:	443b      	add	r3, r7
 8008e36:	9309      	str	r3, [sp, #36]	; 0x24
 8008e38:	e768      	b.n	8008d0c <_vfiprintf_r+0x78>
 8008e3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e3e:	460c      	mov	r4, r1
 8008e40:	2001      	movs	r0, #1
 8008e42:	e7a6      	b.n	8008d92 <_vfiprintf_r+0xfe>
 8008e44:	2300      	movs	r3, #0
 8008e46:	3401      	adds	r4, #1
 8008e48:	9305      	str	r3, [sp, #20]
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	f04f 0c0a 	mov.w	ip, #10
 8008e50:	4620      	mov	r0, r4
 8008e52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e56:	3a30      	subs	r2, #48	; 0x30
 8008e58:	2a09      	cmp	r2, #9
 8008e5a:	d903      	bls.n	8008e64 <_vfiprintf_r+0x1d0>
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d0c6      	beq.n	8008dee <_vfiprintf_r+0x15a>
 8008e60:	9105      	str	r1, [sp, #20]
 8008e62:	e7c4      	b.n	8008dee <_vfiprintf_r+0x15a>
 8008e64:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e68:	4604      	mov	r4, r0
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e7f0      	b.n	8008e50 <_vfiprintf_r+0x1bc>
 8008e6e:	ab03      	add	r3, sp, #12
 8008e70:	9300      	str	r3, [sp, #0]
 8008e72:	462a      	mov	r2, r5
 8008e74:	4b12      	ldr	r3, [pc, #72]	; (8008ec0 <_vfiprintf_r+0x22c>)
 8008e76:	a904      	add	r1, sp, #16
 8008e78:	4630      	mov	r0, r6
 8008e7a:	f7fd fb9f 	bl	80065bc <_printf_float>
 8008e7e:	4607      	mov	r7, r0
 8008e80:	1c78      	adds	r0, r7, #1
 8008e82:	d1d6      	bne.n	8008e32 <_vfiprintf_r+0x19e>
 8008e84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e86:	07d9      	lsls	r1, r3, #31
 8008e88:	d405      	bmi.n	8008e96 <_vfiprintf_r+0x202>
 8008e8a:	89ab      	ldrh	r3, [r5, #12]
 8008e8c:	059a      	lsls	r2, r3, #22
 8008e8e:	d402      	bmi.n	8008e96 <_vfiprintf_r+0x202>
 8008e90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e92:	f7fe f8fd 	bl	8007090 <__retarget_lock_release_recursive>
 8008e96:	89ab      	ldrh	r3, [r5, #12]
 8008e98:	065b      	lsls	r3, r3, #25
 8008e9a:	f53f af1d 	bmi.w	8008cd8 <_vfiprintf_r+0x44>
 8008e9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ea0:	e71c      	b.n	8008cdc <_vfiprintf_r+0x48>
 8008ea2:	ab03      	add	r3, sp, #12
 8008ea4:	9300      	str	r3, [sp, #0]
 8008ea6:	462a      	mov	r2, r5
 8008ea8:	4b05      	ldr	r3, [pc, #20]	; (8008ec0 <_vfiprintf_r+0x22c>)
 8008eaa:	a904      	add	r1, sp, #16
 8008eac:	4630      	mov	r0, r6
 8008eae:	f7fd fe29 	bl	8006b04 <_printf_i>
 8008eb2:	e7e4      	b.n	8008e7e <_vfiprintf_r+0x1ea>
 8008eb4:	0800a17c 	.word	0x0800a17c
 8008eb8:	0800a186 	.word	0x0800a186
 8008ebc:	080065bd 	.word	0x080065bd
 8008ec0:	08008c71 	.word	0x08008c71
 8008ec4:	0800a182 	.word	0x0800a182

08008ec8 <__swbuf_r>:
 8008ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eca:	460e      	mov	r6, r1
 8008ecc:	4614      	mov	r4, r2
 8008ece:	4605      	mov	r5, r0
 8008ed0:	b118      	cbz	r0, 8008eda <__swbuf_r+0x12>
 8008ed2:	6a03      	ldr	r3, [r0, #32]
 8008ed4:	b90b      	cbnz	r3, 8008eda <__swbuf_r+0x12>
 8008ed6:	f7fd ffc3 	bl	8006e60 <__sinit>
 8008eda:	69a3      	ldr	r3, [r4, #24]
 8008edc:	60a3      	str	r3, [r4, #8]
 8008ede:	89a3      	ldrh	r3, [r4, #12]
 8008ee0:	071a      	lsls	r2, r3, #28
 8008ee2:	d525      	bpl.n	8008f30 <__swbuf_r+0x68>
 8008ee4:	6923      	ldr	r3, [r4, #16]
 8008ee6:	b31b      	cbz	r3, 8008f30 <__swbuf_r+0x68>
 8008ee8:	6823      	ldr	r3, [r4, #0]
 8008eea:	6922      	ldr	r2, [r4, #16]
 8008eec:	1a98      	subs	r0, r3, r2
 8008eee:	6963      	ldr	r3, [r4, #20]
 8008ef0:	b2f6      	uxtb	r6, r6
 8008ef2:	4283      	cmp	r3, r0
 8008ef4:	4637      	mov	r7, r6
 8008ef6:	dc04      	bgt.n	8008f02 <__swbuf_r+0x3a>
 8008ef8:	4621      	mov	r1, r4
 8008efa:	4628      	mov	r0, r5
 8008efc:	f7ff fdac 	bl	8008a58 <_fflush_r>
 8008f00:	b9e0      	cbnz	r0, 8008f3c <__swbuf_r+0x74>
 8008f02:	68a3      	ldr	r3, [r4, #8]
 8008f04:	3b01      	subs	r3, #1
 8008f06:	60a3      	str	r3, [r4, #8]
 8008f08:	6823      	ldr	r3, [r4, #0]
 8008f0a:	1c5a      	adds	r2, r3, #1
 8008f0c:	6022      	str	r2, [r4, #0]
 8008f0e:	701e      	strb	r6, [r3, #0]
 8008f10:	6962      	ldr	r2, [r4, #20]
 8008f12:	1c43      	adds	r3, r0, #1
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d004      	beq.n	8008f22 <__swbuf_r+0x5a>
 8008f18:	89a3      	ldrh	r3, [r4, #12]
 8008f1a:	07db      	lsls	r3, r3, #31
 8008f1c:	d506      	bpl.n	8008f2c <__swbuf_r+0x64>
 8008f1e:	2e0a      	cmp	r6, #10
 8008f20:	d104      	bne.n	8008f2c <__swbuf_r+0x64>
 8008f22:	4621      	mov	r1, r4
 8008f24:	4628      	mov	r0, r5
 8008f26:	f7ff fd97 	bl	8008a58 <_fflush_r>
 8008f2a:	b938      	cbnz	r0, 8008f3c <__swbuf_r+0x74>
 8008f2c:	4638      	mov	r0, r7
 8008f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f30:	4621      	mov	r1, r4
 8008f32:	4628      	mov	r0, r5
 8008f34:	f000 f806 	bl	8008f44 <__swsetup_r>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d0d5      	beq.n	8008ee8 <__swbuf_r+0x20>
 8008f3c:	f04f 37ff 	mov.w	r7, #4294967295
 8008f40:	e7f4      	b.n	8008f2c <__swbuf_r+0x64>
	...

08008f44 <__swsetup_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	4b2a      	ldr	r3, [pc, #168]	; (8008ff0 <__swsetup_r+0xac>)
 8008f48:	4605      	mov	r5, r0
 8008f4a:	6818      	ldr	r0, [r3, #0]
 8008f4c:	460c      	mov	r4, r1
 8008f4e:	b118      	cbz	r0, 8008f58 <__swsetup_r+0x14>
 8008f50:	6a03      	ldr	r3, [r0, #32]
 8008f52:	b90b      	cbnz	r3, 8008f58 <__swsetup_r+0x14>
 8008f54:	f7fd ff84 	bl	8006e60 <__sinit>
 8008f58:	89a3      	ldrh	r3, [r4, #12]
 8008f5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f5e:	0718      	lsls	r0, r3, #28
 8008f60:	d422      	bmi.n	8008fa8 <__swsetup_r+0x64>
 8008f62:	06d9      	lsls	r1, r3, #27
 8008f64:	d407      	bmi.n	8008f76 <__swsetup_r+0x32>
 8008f66:	2309      	movs	r3, #9
 8008f68:	602b      	str	r3, [r5, #0]
 8008f6a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f6e:	81a3      	strh	r3, [r4, #12]
 8008f70:	f04f 30ff 	mov.w	r0, #4294967295
 8008f74:	e034      	b.n	8008fe0 <__swsetup_r+0x9c>
 8008f76:	0758      	lsls	r0, r3, #29
 8008f78:	d512      	bpl.n	8008fa0 <__swsetup_r+0x5c>
 8008f7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f7c:	b141      	cbz	r1, 8008f90 <__swsetup_r+0x4c>
 8008f7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f82:	4299      	cmp	r1, r3
 8008f84:	d002      	beq.n	8008f8c <__swsetup_r+0x48>
 8008f86:	4628      	mov	r0, r5
 8008f88:	f7fe ff0c 	bl	8007da4 <_free_r>
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	6363      	str	r3, [r4, #52]	; 0x34
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f96:	81a3      	strh	r3, [r4, #12]
 8008f98:	2300      	movs	r3, #0
 8008f9a:	6063      	str	r3, [r4, #4]
 8008f9c:	6923      	ldr	r3, [r4, #16]
 8008f9e:	6023      	str	r3, [r4, #0]
 8008fa0:	89a3      	ldrh	r3, [r4, #12]
 8008fa2:	f043 0308 	orr.w	r3, r3, #8
 8008fa6:	81a3      	strh	r3, [r4, #12]
 8008fa8:	6923      	ldr	r3, [r4, #16]
 8008faa:	b94b      	cbnz	r3, 8008fc0 <__swsetup_r+0x7c>
 8008fac:	89a3      	ldrh	r3, [r4, #12]
 8008fae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fb6:	d003      	beq.n	8008fc0 <__swsetup_r+0x7c>
 8008fb8:	4621      	mov	r1, r4
 8008fba:	4628      	mov	r0, r5
 8008fbc:	f000 f884 	bl	80090c8 <__smakebuf_r>
 8008fc0:	89a0      	ldrh	r0, [r4, #12]
 8008fc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fc6:	f010 0301 	ands.w	r3, r0, #1
 8008fca:	d00a      	beq.n	8008fe2 <__swsetup_r+0x9e>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	60a3      	str	r3, [r4, #8]
 8008fd0:	6963      	ldr	r3, [r4, #20]
 8008fd2:	425b      	negs	r3, r3
 8008fd4:	61a3      	str	r3, [r4, #24]
 8008fd6:	6923      	ldr	r3, [r4, #16]
 8008fd8:	b943      	cbnz	r3, 8008fec <__swsetup_r+0xa8>
 8008fda:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008fde:	d1c4      	bne.n	8008f6a <__swsetup_r+0x26>
 8008fe0:	bd38      	pop	{r3, r4, r5, pc}
 8008fe2:	0781      	lsls	r1, r0, #30
 8008fe4:	bf58      	it	pl
 8008fe6:	6963      	ldrpl	r3, [r4, #20]
 8008fe8:	60a3      	str	r3, [r4, #8]
 8008fea:	e7f4      	b.n	8008fd6 <__swsetup_r+0x92>
 8008fec:	2000      	movs	r0, #0
 8008fee:	e7f7      	b.n	8008fe0 <__swsetup_r+0x9c>
 8008ff0:	20000070 	.word	0x20000070

08008ff4 <_raise_r>:
 8008ff4:	291f      	cmp	r1, #31
 8008ff6:	b538      	push	{r3, r4, r5, lr}
 8008ff8:	4604      	mov	r4, r0
 8008ffa:	460d      	mov	r5, r1
 8008ffc:	d904      	bls.n	8009008 <_raise_r+0x14>
 8008ffe:	2316      	movs	r3, #22
 8009000:	6003      	str	r3, [r0, #0]
 8009002:	f04f 30ff 	mov.w	r0, #4294967295
 8009006:	bd38      	pop	{r3, r4, r5, pc}
 8009008:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800900a:	b112      	cbz	r2, 8009012 <_raise_r+0x1e>
 800900c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009010:	b94b      	cbnz	r3, 8009026 <_raise_r+0x32>
 8009012:	4620      	mov	r0, r4
 8009014:	f000 f830 	bl	8009078 <_getpid_r>
 8009018:	462a      	mov	r2, r5
 800901a:	4601      	mov	r1, r0
 800901c:	4620      	mov	r0, r4
 800901e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009022:	f000 b817 	b.w	8009054 <_kill_r>
 8009026:	2b01      	cmp	r3, #1
 8009028:	d00a      	beq.n	8009040 <_raise_r+0x4c>
 800902a:	1c59      	adds	r1, r3, #1
 800902c:	d103      	bne.n	8009036 <_raise_r+0x42>
 800902e:	2316      	movs	r3, #22
 8009030:	6003      	str	r3, [r0, #0]
 8009032:	2001      	movs	r0, #1
 8009034:	e7e7      	b.n	8009006 <_raise_r+0x12>
 8009036:	2400      	movs	r4, #0
 8009038:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800903c:	4628      	mov	r0, r5
 800903e:	4798      	blx	r3
 8009040:	2000      	movs	r0, #0
 8009042:	e7e0      	b.n	8009006 <_raise_r+0x12>

08009044 <raise>:
 8009044:	4b02      	ldr	r3, [pc, #8]	; (8009050 <raise+0xc>)
 8009046:	4601      	mov	r1, r0
 8009048:	6818      	ldr	r0, [r3, #0]
 800904a:	f7ff bfd3 	b.w	8008ff4 <_raise_r>
 800904e:	bf00      	nop
 8009050:	20000070 	.word	0x20000070

08009054 <_kill_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	4d07      	ldr	r5, [pc, #28]	; (8009074 <_kill_r+0x20>)
 8009058:	2300      	movs	r3, #0
 800905a:	4604      	mov	r4, r0
 800905c:	4608      	mov	r0, r1
 800905e:	4611      	mov	r1, r2
 8009060:	602b      	str	r3, [r5, #0]
 8009062:	f7f8 feaf 	bl	8001dc4 <_kill>
 8009066:	1c43      	adds	r3, r0, #1
 8009068:	d102      	bne.n	8009070 <_kill_r+0x1c>
 800906a:	682b      	ldr	r3, [r5, #0]
 800906c:	b103      	cbz	r3, 8009070 <_kill_r+0x1c>
 800906e:	6023      	str	r3, [r4, #0]
 8009070:	bd38      	pop	{r3, r4, r5, pc}
 8009072:	bf00      	nop
 8009074:	2000481c 	.word	0x2000481c

08009078 <_getpid_r>:
 8009078:	f7f8 be9c 	b.w	8001db4 <_getpid>

0800907c <__swhatbuf_r>:
 800907c:	b570      	push	{r4, r5, r6, lr}
 800907e:	460c      	mov	r4, r1
 8009080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009084:	2900      	cmp	r1, #0
 8009086:	b096      	sub	sp, #88	; 0x58
 8009088:	4615      	mov	r5, r2
 800908a:	461e      	mov	r6, r3
 800908c:	da0d      	bge.n	80090aa <__swhatbuf_r+0x2e>
 800908e:	89a3      	ldrh	r3, [r4, #12]
 8009090:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009094:	f04f 0100 	mov.w	r1, #0
 8009098:	bf0c      	ite	eq
 800909a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800909e:	2340      	movne	r3, #64	; 0x40
 80090a0:	2000      	movs	r0, #0
 80090a2:	6031      	str	r1, [r6, #0]
 80090a4:	602b      	str	r3, [r5, #0]
 80090a6:	b016      	add	sp, #88	; 0x58
 80090a8:	bd70      	pop	{r4, r5, r6, pc}
 80090aa:	466a      	mov	r2, sp
 80090ac:	f000 f848 	bl	8009140 <_fstat_r>
 80090b0:	2800      	cmp	r0, #0
 80090b2:	dbec      	blt.n	800908e <__swhatbuf_r+0x12>
 80090b4:	9901      	ldr	r1, [sp, #4]
 80090b6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80090ba:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80090be:	4259      	negs	r1, r3
 80090c0:	4159      	adcs	r1, r3
 80090c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090c6:	e7eb      	b.n	80090a0 <__swhatbuf_r+0x24>

080090c8 <__smakebuf_r>:
 80090c8:	898b      	ldrh	r3, [r1, #12]
 80090ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090cc:	079d      	lsls	r5, r3, #30
 80090ce:	4606      	mov	r6, r0
 80090d0:	460c      	mov	r4, r1
 80090d2:	d507      	bpl.n	80090e4 <__smakebuf_r+0x1c>
 80090d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	6123      	str	r3, [r4, #16]
 80090dc:	2301      	movs	r3, #1
 80090de:	6163      	str	r3, [r4, #20]
 80090e0:	b002      	add	sp, #8
 80090e2:	bd70      	pop	{r4, r5, r6, pc}
 80090e4:	ab01      	add	r3, sp, #4
 80090e6:	466a      	mov	r2, sp
 80090e8:	f7ff ffc8 	bl	800907c <__swhatbuf_r>
 80090ec:	9900      	ldr	r1, [sp, #0]
 80090ee:	4605      	mov	r5, r0
 80090f0:	4630      	mov	r0, r6
 80090f2:	f7fe fecb 	bl	8007e8c <_malloc_r>
 80090f6:	b948      	cbnz	r0, 800910c <__smakebuf_r+0x44>
 80090f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090fc:	059a      	lsls	r2, r3, #22
 80090fe:	d4ef      	bmi.n	80090e0 <__smakebuf_r+0x18>
 8009100:	f023 0303 	bic.w	r3, r3, #3
 8009104:	f043 0302 	orr.w	r3, r3, #2
 8009108:	81a3      	strh	r3, [r4, #12]
 800910a:	e7e3      	b.n	80090d4 <__smakebuf_r+0xc>
 800910c:	89a3      	ldrh	r3, [r4, #12]
 800910e:	6020      	str	r0, [r4, #0]
 8009110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009114:	81a3      	strh	r3, [r4, #12]
 8009116:	9b00      	ldr	r3, [sp, #0]
 8009118:	6163      	str	r3, [r4, #20]
 800911a:	9b01      	ldr	r3, [sp, #4]
 800911c:	6120      	str	r0, [r4, #16]
 800911e:	b15b      	cbz	r3, 8009138 <__smakebuf_r+0x70>
 8009120:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009124:	4630      	mov	r0, r6
 8009126:	f000 f81d 	bl	8009164 <_isatty_r>
 800912a:	b128      	cbz	r0, 8009138 <__smakebuf_r+0x70>
 800912c:	89a3      	ldrh	r3, [r4, #12]
 800912e:	f023 0303 	bic.w	r3, r3, #3
 8009132:	f043 0301 	orr.w	r3, r3, #1
 8009136:	81a3      	strh	r3, [r4, #12]
 8009138:	89a3      	ldrh	r3, [r4, #12]
 800913a:	431d      	orrs	r5, r3
 800913c:	81a5      	strh	r5, [r4, #12]
 800913e:	e7cf      	b.n	80090e0 <__smakebuf_r+0x18>

08009140 <_fstat_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4d07      	ldr	r5, [pc, #28]	; (8009160 <_fstat_r+0x20>)
 8009144:	2300      	movs	r3, #0
 8009146:	4604      	mov	r4, r0
 8009148:	4608      	mov	r0, r1
 800914a:	4611      	mov	r1, r2
 800914c:	602b      	str	r3, [r5, #0]
 800914e:	f7f8 fe98 	bl	8001e82 <_fstat>
 8009152:	1c43      	adds	r3, r0, #1
 8009154:	d102      	bne.n	800915c <_fstat_r+0x1c>
 8009156:	682b      	ldr	r3, [r5, #0]
 8009158:	b103      	cbz	r3, 800915c <_fstat_r+0x1c>
 800915a:	6023      	str	r3, [r4, #0]
 800915c:	bd38      	pop	{r3, r4, r5, pc}
 800915e:	bf00      	nop
 8009160:	2000481c 	.word	0x2000481c

08009164 <_isatty_r>:
 8009164:	b538      	push	{r3, r4, r5, lr}
 8009166:	4d06      	ldr	r5, [pc, #24]	; (8009180 <_isatty_r+0x1c>)
 8009168:	2300      	movs	r3, #0
 800916a:	4604      	mov	r4, r0
 800916c:	4608      	mov	r0, r1
 800916e:	602b      	str	r3, [r5, #0]
 8009170:	f7f8 fe97 	bl	8001ea2 <_isatty>
 8009174:	1c43      	adds	r3, r0, #1
 8009176:	d102      	bne.n	800917e <_isatty_r+0x1a>
 8009178:	682b      	ldr	r3, [r5, #0]
 800917a:	b103      	cbz	r3, 800917e <_isatty_r+0x1a>
 800917c:	6023      	str	r3, [r4, #0]
 800917e:	bd38      	pop	{r3, r4, r5, pc}
 8009180:	2000481c 	.word	0x2000481c

08009184 <_init>:
 8009184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009186:	bf00      	nop
 8009188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800918a:	bc08      	pop	{r3}
 800918c:	469e      	mov	lr, r3
 800918e:	4770      	bx	lr

08009190 <_fini>:
 8009190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009192:	bf00      	nop
 8009194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009196:	bc08      	pop	{r3}
 8009198:	469e      	mov	lr, r3
 800919a:	4770      	bx	lr
