<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ABGABE LN: HAL_Driver/Inc/stm32f0xx_ll_dac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ABGABE LN
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f0xx__ll__dac_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f0xx_ll_dac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx__ll__dac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F0xx_LL_DAC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F0xx_LL_DAC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx_8h.html">stm32f0xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (DAC1)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Internal masks for DAC channels definition */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* To select into literal LL_DAC_CHANNEL_x the relevant bits for:             */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* - channel bits position into register CR                                   */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* - channel bits position into register SWTRIG                               */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* - channel register offset of data holding register DHRx                    */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* - channel register offset of data output register DORx                     */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DAC_CR_CH1_BITOFFSET           ((uint32_t) 0U) </span><span class="comment">/* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DAC_CR_CH2_BITOFFSET           ((uint32_t)16U) </span><span class="comment">/* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DAC_CR_CHX_BITOFFSET_MASK      (DAC_CR_CH1_BITOFFSET | DAC_CR_CH2_BITOFFSET)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DAC_SWTR_CH1                   (DAC_SWTRIGR_SWTRIG1) </span><span class="comment">/* Channel bit into register SWTRIGR of channel 1. This bit is into area of LL_DAC_CR_CHx_BITOFFSET but excluded by mask DAC_CR_CHX_BITOFFSET_MASK (done to be enable to trig SW start of both DAC channels simultaneously). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DAC_SWTR_CH2                   (DAC_SWTRIGR_SWTRIG2) </span><span class="comment">/* Channel bit into register SWTRIGR of channel 2. This bit is into area of LL_DAC_CR_CHx_BITOFFSET but excluded by mask DAC_CR_CHX_BITOFFSET_MASK (done to be enable to trig SW start of both DAC channels simultaneously). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DAC_SWTR_CHX_MASK              (DAC_SWTR_CH1 | DAC_SWTR_CH2)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DAC_SWTR_CHX_MASK              (DAC_SWTR_CH1)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12R1_REGOFFSET      ((uint32_t)0x00000000U) </span><span class="comment">/* Register DHR12Rx channel 1 taken as reference */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12L1_REGOFFSET      ((uint32_t)0x00100000U) </span><span class="comment">/* Register offset of DHR12Lx channel 1 versus DHR12Rx channel 1 (shifted left of 20 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define DAC_REG_DHR8R1_REGOFFSET       ((uint32_t)0x02000000U) </span><span class="comment">/* Register offset of DHR8Rx  channel 1 versus DHR12Rx channel 1 (shifted left of 24 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12R2_REGOFFSET      ((uint32_t)0x00030000U) </span><span class="comment">/* Register offset of DHR12Rx channel 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12L2_REGOFFSET      ((uint32_t)0x00400000U) </span><span class="comment">/* Register offset of DHR12Lx channel 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DAC_REG_DHR8R2_REGOFFSET       ((uint32_t)0x05000000U) </span><span class="comment">/* Register offset of DHR8Rx  channel 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12RX_REGOFFSET_MASK ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12LX_REGOFFSET_MASK ((uint32_t)0x00F00000U)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DAC_REG_DHR8RX_REGOFFSET_MASK  ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DAC_REG_DHRX_REGOFFSET_MASK    (DAC_REG_DHR12RX_REGOFFSET_MASK | DAC_REG_DHR12LX_REGOFFSET_MASK | DAC_REG_DHR8RX_REGOFFSET_MASK)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define DAC_REG_DOR1_REGOFFSET         ((uint32_t)0x00000000U) </span><span class="comment">/* Register DORx channel 1 taken as reference */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DAC_REG_DOR2_REGOFFSET         ((uint32_t)0x10000000U)</span><span class="comment">/* Register offset of DORx channel 1 versus DORx channel 2 (shifted left of 28 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DAC_REG_DORX_REGOFFSET_MASK    (DAC_REG_DOR1_REGOFFSET | DAC_REG_DOR2_REGOFFSET)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DAC_REG_DORX_REGOFFSET_MASK    (DAC_REG_DOR1_REGOFFSET)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DAC_REG_REGOFFSET_MASK_POSBIT0 ((uint32_t)0x0000000FU) </span><span class="comment">/* Mask of registers offset (DHR12Rx, DHR12Lx, DHR8Rx, DORx, ...) when shifted to position 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS ((uint32_t)16U) </span><span class="comment">/* Position of bits register offset of DHR12Rx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS ((uint32_t)20U) </span><span class="comment">/* Position of bits register offset of DHR12Lx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS  ((uint32_t)24U) </span><span class="comment">/* Position of bits register offset of DHR8Rx  channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DAC_REG_DORX_REGOFFSET_BITOFFSET_POS    ((uint32_t)28U) </span><span class="comment">/* Position of bits register offset of DORx channel 1 or 2 versus DORx channel 1 (shifted left of 28 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* DAC registers bits positions */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS ((uint32_t)16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(DAC_DHR12RD_DACC2DHR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS ((uint32_t)20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(DAC_DHR12LD_DACC2DHR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS  ((uint32_t) 8U) </span><span class="comment">/* Value equivalent to POSITION_VAL(DAC_DHR8RD_DACC2DHR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Miscellaneous data */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define DAC_DIGITAL_SCALE_12BITS           ((uint32_t)4095U)                     </span><span class="comment">/* Full-scale digital value with a resolution of 12 bits (voltage range determined by analog voltage references Vref+ and Vref-, refer to reference manual) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"> ((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint32_t TriggerSource;               </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#if defined(DAC_CR_WAVE1)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  uint32_t WaveAutoGeneration;          </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  uint32_t WaveAutoGenerationConfig;    </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  uint32_t OutputBuffer;                </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;} LL_DAC_InitTypeDef;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* DAC channel 1 flags */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define LL_DAC_FLAG_DMAUDR1                (DAC_SR_DMAUDR1)   </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* DAC channel 2 flags */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_DAC_FLAG_DMAUDR2                (DAC_SR_DMAUDR2)   </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_DAC_IT_DMAUDRIE1                (DAC_CR_DMAUDRIE1) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_DAC_IT_DMAUDRIE2                (DAC_CR_DMAUDRIE2) </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_DAC_CHANNEL_1                   (DAC_REG_DOR1_REGOFFSET | DAC_REG_DHR12R1_REGOFFSET | DAC_REG_DHR12L1_REGOFFSET | DAC_REG_DHR8R1_REGOFFSET | DAC_CR_CH1_BITOFFSET | DAC_SWTR_CH1) </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_DAC_CHANNEL_2                   (DAC_REG_DOR2_REGOFFSET | DAC_REG_DHR12R2_REGOFFSET | DAC_REG_DHR12L2_REGOFFSET | DAC_REG_DHR8R2_REGOFFSET | DAC_CR_CH2_BITOFFSET | DAC_SWTR_CH2) </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_SOFTWARE               (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM4_TRGO          (DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM6_TRGO          ((uint32_t)0x00000000U)                            </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_1                 ) </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM15_TRGO         (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_NONE     ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_NOISE    (DAC_CR_WAVE1_0)        </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE (DAC_CR_WAVE1_1)        </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BIT0      ((uint32_t)0x00000000U)                                             </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0   (                                                   DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0   (                                  DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0   (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0   (                 DAC_CR_MAMP1_2                                  ) </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0   (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0   (DAC_CR_MAMP1_3                                                   ) </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0   (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_1        ((uint32_t)0x00000000U)                                             </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_3        (                                                   DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_7        (                                  DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_15       (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_31       (                 DAC_CR_MAMP1_2                                  ) </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_63       (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_127      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_255      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_511      (DAC_CR_MAMP1_3                                                   ) </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_1023     (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_2047     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_4095     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define LL_DAC_OUTPUT_BUFFER_ENABLE        ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define LL_DAC_OUTPUT_BUFFER_DISABLE       (DAC_CR_BOFF1)          </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define LL_DAC_RESOLUTION_12B              ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define LL_DAC_RESOLUTION_8B               ((uint32_t)0x00000002U) </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="comment">/* List of DAC registers intended to be used (most commonly) with             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/* DMA transfer.                                                              */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Refer to function @ref LL_DAC_DMA_GetRegAddr().                            */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED  DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED   DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED   DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS  </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay for DAC channel voltage settling time from DAC channel startup       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* (transition from disable to enable).                                       */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* Note: DAC channel startup time depends on board application environment:   */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/*       impedance connected to DAC channel output.                           */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/*       The delay below is specified under conditions:                       */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*        - voltage maximum transition (lowest to highest value)              */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/*        - until voltage reaches final value +-1LSB                          */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/*        - DAC channel output buffer enabled                                 */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/*        - load impedance of 5kOhm (min), 50pF (max)                         */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* parameter &quot;tWAKEUP&quot;).                                                      */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US ((uint32_t) 15U)  </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay for DAC channel voltage settling time.                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* Note: DAC channel startup time depends on board application environment:   */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/*       impedance connected to DAC channel output.                           */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/*       The delay below is specified under conditions:                       */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/*        - voltage maximum transition (lowest to highest value)              */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/*        - until voltage reaches final value +-1LSB                          */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/*        - DAC channel output buffer enabled                                 */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/*        - load impedance of 5kOhm min, 50pF max                             */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* parameter &quot;tSETTLING&quot;).                                                    */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_DAC_DELAY_VOLTAGE_SETTLING_US  ((uint32_t) 12U)  </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                            \</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">  ((__CHANNEL__) &amp; DAC_SWTR_CHX_MASK)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">  (((__DECIMAL_NB__) == 1U)                                                     \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">    ? (                                                                        \</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">       LL_DAC_CHANNEL_1                                                        \</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">      :                                                                        \</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">      (((__DECIMAL_NB__) == 2U)                                                 \</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">        ? (                                                                    \</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">           LL_DAC_CHANNEL_2                                                    \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">          )                                                                    \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">          :                                                                    \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">          (                                                                    \</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">           0                                                                   \</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">          )                                                                    \</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">  (((__DECIMAL_NB__) == 1U)                                                     \</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">    ? (                                                                        \</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">       LL_DAC_CHANNEL_1                                                        \</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">      :                                                                        \</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">      (                                                                        \</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">       0                                                                       \</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)                             \</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">  (((uint32_t)0xFFFU) &gt;&gt; ((__DAC_RESOLUTION__) &lt;&lt; 1U))</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">                                      __DAC_VOLTAGE__,\</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">                                      __DAC_RESOLUTION__)                      \</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">  ((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)              \</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">   / (__VREFANALOG_VOLTAGE__)                                                  \</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetTriggerSource(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;{</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;             TriggerSource &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                   );</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;}</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#if defined(DAC_CR_WAVE1)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetWaveAutoGeneration(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;             WaveAutoGeneration &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;}</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;{</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                   );</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;}</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetWaveNoiseLFSR(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;{</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;             NoiseLFSRMask &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;{</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                   );</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;}</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetWaveTriangleAmplitude(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t TriangleAmplitude)</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;{</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;             TriangleAmplitude &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;}</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;{</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                   );</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;}</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetOutputBuffer(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;{</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;             OutputBuffer &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;}</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                   );</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;}</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableDMAReq(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;{</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  SET_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;          <a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;}</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableDMAReq(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;{</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  CLEAR_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;            <a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                   <a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;          == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)));</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;}</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;__STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Register)</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;{</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="comment">/* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on     */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="comment">/* DAC channel selected.                                                    */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)-&gt;DHR12R1, ((DAC_Channel &gt;&gt; Register) &amp; DAC_REG_REGOFFSET_MASK_POSBIT0))));</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;}</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_Enable(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;{</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  SET_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;          <a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;}</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_Disable(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;{</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  CLEAR_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;            <a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;}</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsEnabled(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;{</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                   <a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;          == (<a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)));</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;}</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableTrigger(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;{</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  SET_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;          <a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;}</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableTrigger(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;{</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  CLEAR_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;            <a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;}</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsTriggerEnabled(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;{</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                   <a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;          == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)));</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;}</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_TrigSWConversion(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;{</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  SET_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>,</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;          (DAC_Channel &amp; DAC_SWTR_CHX_MASK));</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;}</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertData12RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;{</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>, (DAC_Channel &gt;&gt; DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS) &amp; DAC_REG_REGOFFSET_MASK_POSBIT0);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  </div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  MODIFY_REG(*preg,</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>,</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;             Data);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;}</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertData12LeftAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;{</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>, (DAC_Channel &gt;&gt; DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS) &amp; DAC_REG_REGOFFSET_MASK_POSBIT0);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  </div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  MODIFY_REG(*preg,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>,</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;             Data);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;}</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertData8RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;{</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>, (DAC_Channel &gt;&gt; DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS) &amp; DAC_REG_REGOFFSET_MASK_POSBIT0);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  </div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  MODIFY_REG(*preg,</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>,</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;             Data);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;}</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertDualData12RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;{</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DHR12RD</a>,</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;             (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>),</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;             ((DataChannel2 &lt;&lt; DAC_DHR12RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;}</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertDualData12LeftAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;{</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">/* Note: Data of DAC channel 2 shift value subtracted of 4 because          */</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="comment">/*       data on 16 bits and DAC channel 2 bits field is on the 12 MSB,     */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="comment">/*       the 4 LSB must be taken into account for the shift value.          */</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DHR12LD</a>,</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;             (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>),</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;             ((DataChannel2 &lt;&lt; (DAC_DHR12LD_DACC2DHR_BITOFFSET_POS - 4U)) | DataChannel1));</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;}</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertDualData8RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;{</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  MODIFY_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>,</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;             (<a class="code" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>),</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;             ((DataChannel2 &lt;&lt; DAC_DHR8RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;}</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;__STATIC_INLINE uint32_t LL_DAC_RetrieveOutputData(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;{</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DOR1</a>, (DAC_Channel &gt;&gt; DAC_REG_DORX_REGOFFSET_BITOFFSET_POS) &amp; DAC_REG_REGOFFSET_MASK_POSBIT0);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  </div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">return</span> (uint16_t) READ_BIT(*preg, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>);</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;{</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR1) == (LL_DAC_FLAG_DMAUDR1));</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;}</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;{</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR2) == (LL_DAC_FLAG_DMAUDR2));</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;}</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ClearFlag_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;{</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  WRITE_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR1);</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;}</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ClearFlag_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;{</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  WRITE_REG(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR2);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;}</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableIT_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;{</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  SET_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE1);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;}</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableIT_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;{</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  SET_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE2);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableIT_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;{</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  CLEAR_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE1);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;}</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableIT_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;{</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  CLEAR_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE2);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;{</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE1) == (LL_DAC_IT_DMAUDRIE1));</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;}</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#if defined(DAC_CHANNEL2_SUPPORT)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;{</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE2) == (LL_DAC_IT_DMAUDRIE2));</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;}</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC_CHANNEL2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;ErrorStatus LL_DAC_DeInit(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>* DACx);</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;ErrorStatus LL_DAC_Init(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>* DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef* DAC_InitStruct);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="keywordtype">void</span>        LL_DAC_StructInit(LL_DAC_InitTypeDef* DAC_InitStruct);</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F0xx_LL_DAC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_d_a_c___type_def_html_acc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:243</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga998aa4fd791ea2f4626df6ddc8fc7109"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a></div><div class="ttdeci">#define DAC_CR_TEN1</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1290</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:242</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3bcf611b2f0b975513325895bf16e085"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a></div><div class="ttdeci">#define DAC_CR_MAMP1</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1458</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9aee01ad181fa5b541864ed62907d70d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR8RD_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1566</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:221</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga203db656bfef6fedee17b99fb77b1bdd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12LD_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1558</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:223</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8421d613b182aab8d6c58592bcda6c17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR12LD_DACC2DHR</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1561</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabd8cedbb3dda03d56ac0ba92d2d9cefd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a></div><div class="ttdeci">#define DAC_CR_EN1</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1284</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae1fc9f022fe4a08f67c51646177b26cb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR8R1_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1325</div></div>
<div class="ttc" id="stm32f0xx_8h_html"><div class="ttname"><a href="stm32f0xx_8h.html">stm32f0xx.h</a></div><div class="ttdoc">CMSIS STM32F0xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga995c19d8c8de9ee09057ec6151154e17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a></div><div class="ttdeci">#define DAC_CR_DMAEN1</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1301</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0b1e2b83ae1ab889cb1e34a99746c9d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a></div><div class="ttdeci">#define DAC_CR_BOFF1</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1287</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae31631eaac76ebecb059918c351ef3c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR8RD_DACC2DHR</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1569</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:219</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga90491f31219d07175629eecdcdc9271e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a></div><div class="ttdeci">#define DAC_CR_WAVE1</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1452</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0d34667f8f4b753689c8c936c28471c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12L1_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1320</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5b4192938e039dc25a7df8fcc5f3932a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a></div><div class="ttdeci">#define DAC_DOR1_DACC1DOR</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1330</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaca45719f3d365c9495bdcf6364ae59f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12RD_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1550</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3edd68db1697af93027e05f6b764c540"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR12RD_DACC2DHR</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:1553</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5295b5cb7f5d71ed2e8a310deb00013d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12R1_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1315</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:222</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:227</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32f071xb.h:244</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:229</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf951c1a57a1a19e356df57d908f09c6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a></div><div class="ttdeci">#define DAC_CR_TSEL1</div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:1294</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8cfaa5a6f8648a8e57f51340ac35165a.html">HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_b3e30d010ba20f828eb6ada1cb6aefb8.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f0xx__ll__dac_8h.html">stm32f0xx_ll_dac.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
