{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1408090112757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CMOS_VIP_HDL_Demo EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"CMOS_VIP_HDL_Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1408090112804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408090112892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408090112892 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408090113046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408090113046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408090113046 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1408090113046 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1408090113046 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1408090113166 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408090113883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408090113883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408090113883 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1408090113883 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6500 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408090113914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6502 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408090113914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408090113914 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1408090113914 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1408090113916 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1408090113931 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4ij1 " "Entity dcfifo_4ij1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408090116270 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hhj1 " "Entity dcfifo_hhj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408090116270 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116270 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1408090116270 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1408090116270 ""}
{ "Info" "ISTA_SDC_FOUND" "VIP_System.sdc " "Reading SDC File: 'VIP_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1408090116292 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116296 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1408090116296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1408090116297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1408090116344 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1408090116345 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666    cmos_pclk " "  41.666    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  41.666 u_system_ctrl_pll\|u_sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1408090116346 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1408090116346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116582 ""}  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 34 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6471 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116582 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116582 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116583 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116583 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_pclk~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node cmos_pclk~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4701 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4706 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408090116583 ""}  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 62 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmos_pclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 6470 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""}  } { { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 3688 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|sys_rst_n~0  " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|sys_rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|WE_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|WE_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 51 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CAS_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CAS_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 50 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|RAS_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|RAS_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 49 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA\[10\] " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA\[10\]" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 331 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CS_N " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|CS_N" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 47 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Destination node comb~2" {  } { { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~0 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~0" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1720 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~1 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~1" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1721 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~2 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~2" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1722 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~3 " "Destination node Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\|SA~3" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1723 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1408090116584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408090116584 ""}  } { { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 1419 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 5036 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408090116586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408090116586 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 4680 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\|Equal0~7  " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\|Equal0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408090116587 ""}  } { { "../src/system_index/system_init_delay.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_init_delay.v" 78 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|Equal0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 0 { 0 ""} 0 2518 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408090116587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1408090117564 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408090117571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408090117572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408090117582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408090117592 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1408090117600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1408090117600 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1408090117609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1408090118619 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1408090118628 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1408090118628 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } } { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1408090118719 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[2\] lcd_dclk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_dclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } } { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1408090118720 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[3\] cmos_xclk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } } { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } } { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 63 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1408090118720 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408090118794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1408090120884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408090121981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1408090122032 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1408090126431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408090126431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1408090127607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1408090131629 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1408090131629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408090135018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1408090135023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1408090135023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.23 " "Total time spent on timing analysis during the Fitter is 4.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1408090135129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408090135212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408090136042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408090136126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408090137114 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408090138389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.fit.smsg " "Generated suppressed messages file D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1408090139715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408090140973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 16:09:00 2014 " "Processing ended: Fri Aug 15 16:09:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408090140973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408090140973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408090140973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1408090140973 ""}
