#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f7b750 .scope module, "BancoPruebaDemux1x4_8Bits" "BancoPruebaDemux1x4_8Bits" 2 6;
 .timescale -9 -10;
v0000000000fdc880_0 .net "In0", 7 0, v0000000000fdcec0_0;  1 drivers
v0000000000fdc600_0 .net "clk", 0 0, v0000000000fdca60_0;  1 drivers
v0000000000fdc740_0 .net "dataout0", 7 0, v0000000000fdac90_0;  1 drivers
v0000000000fdc7e0_0 .net "dataout1", 7 0, v0000000000fdb050_0;  1 drivers
v0000000000fdcd80_0 .net "dataout2", 7 0, v0000000000fdb5f0_0;  1 drivers
v0000000000fdd000_0 .net "dataout3", 7 0, v0000000000fdaab0_0;  1 drivers
v0000000000fdc920_0 .net "outvalid0", 0 0, v0000000000fdad30_0;  1 drivers
v0000000000fdbfc0_0 .net "outvalid1", 0 0, v0000000000fdab50_0;  1 drivers
v0000000000fdbb60_0 .net "outvalid2", 0 0, v0000000000fdabf0_0;  1 drivers
v0000000000fdd1e0_0 .net "outvalid3", 0 0, v0000000000fdb370_0;  1 drivers
v0000000000fdd280_0 .net "validIn", 0 0, v0000000000fdcba0_0;  1 drivers
S_0000000000f7b8e0 .scope module, "Demux_1x4" "Demux_1x4_8Bits" 2 13, 3 3 0, S_0000000000f7b750;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "validIn";
    .port_info 3 /OUTPUT 1 "validOut0";
    .port_info 4 /OUTPUT 1 "validOut1";
    .port_info 5 /OUTPUT 1 "validOut2";
    .port_info 6 /OUTPUT 1 "validOut3";
    .port_info 7 /OUTPUT 8 "data_out0";
    .port_info 8 /OUTPUT 8 "data_out1";
    .port_info 9 /OUTPUT 8 "data_out2";
    .port_info 10 /OUTPUT 8 "data_out3";
v0000000000fdb730_0 .net "In", 7 0, v0000000000fdcec0_0;  alias, 1 drivers
v0000000000fdb7d0_0 .net "clk", 0 0, v0000000000fdca60_0;  alias, 1 drivers
v0000000000fdc9c0_0 .net "data_out0", 7 0, v0000000000fdac90_0;  alias, 1 drivers
v0000000000fdc420_0 .net "data_out1", 7 0, v0000000000fdb050_0;  alias, 1 drivers
v0000000000fdbca0_0 .net "data_out2", 7 0, v0000000000fdb5f0_0;  alias, 1 drivers
v0000000000fdcce0_0 .net "data_out3", 7 0, v0000000000fdaab0_0;  alias, 1 drivers
v0000000000fdce20_0 .net "salida0Demux1", 7 0, v0000000000f82c00_0;  1 drivers
v0000000000fdd780_0 .net "salida1Demux1", 7 0, v0000000000f82ca0_0;  1 drivers
v0000000000fdbe80_0 .net "valid0Temp", 0 0, v0000000000f82d40_0;  1 drivers
v0000000000fdbde0_0 .net "valid1Temp", 0 0, v0000000000f82de0_0;  1 drivers
v0000000000fdcc40_0 .net "validIn", 0 0, v0000000000fdcba0_0;  alias, 1 drivers
v0000000000fdc380_0 .net "validOut0", 0 0, v0000000000fdad30_0;  alias, 1 drivers
v0000000000fdbc00_0 .net "validOut1", 0 0, v0000000000fdab50_0;  alias, 1 drivers
v0000000000fdbf20_0 .net "validOut2", 0 0, v0000000000fdabf0_0;  alias, 1 drivers
v0000000000fdd6e0_0 .net "validOut3", 0 0, v0000000000fdb370_0;  alias, 1 drivers
S_0000000000f7ba70 .scope module, "Demux1" "Demux_1x2_8Bits" 3 8, 4 1 0, S_0000000000f7b8e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "validIn";
    .port_info 3 /OUTPUT 1 "outValid0";
    .port_info 4 /OUTPUT 1 "outValid1";
    .port_info 5 /OUTPUT 8 "data_out0";
    .port_info 6 /OUTPUT 8 "data_out1";
v0000000000f71020_0 .net "In0", 7 0, v0000000000fdcec0_0;  alias, 1 drivers
v0000000000f6fed0_0 .var "ValorAnterior_out0", 7 0;
v00000000010a7180_0 .var "ValorAnterior_out1", 7 0;
v00000000010ae710_0 .net "clk", 0 0, v0000000000fdca60_0;  alias, 1 drivers
v0000000000f82c00_0 .var "data_out0", 7 0;
v0000000000f82ca0_0 .var "data_out1", 7 0;
v0000000000f82d40_0 .var "outValid0", 0 0;
v0000000000f82de0_0 .var "outValid1", 0 0;
v0000000000f82e80_0 .var "selector", 0 0;
v0000000000f82f20_0 .net "validIn", 0 0, v0000000000fdcba0_0;  alias, 1 drivers
v0000000000f82fc0_0 .var "validTemp_In0", 0 0;
v00000000010a6950_0 .var "validTemp_In1", 0 0;
E_0000000000f6aec0 .event posedge, v00000000010ae710_0;
E_0000000000f6b440 .event edge, v0000000000f82f20_0, v0000000000f82e80_0, v0000000000f71020_0;
S_00000000010a69f0 .scope module, "Demux2" "Demux_1x2_8Bits" 3 9, 4 1 0, S_0000000000f7b8e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "validIn";
    .port_info 3 /OUTPUT 1 "outValid0";
    .port_info 4 /OUTPUT 1 "outValid1";
    .port_info 5 /OUTPUT 8 "data_out0";
    .port_info 6 /OUTPUT 8 "data_out1";
v00000000010a6b80_0 .net "In0", 7 0, v0000000000f82c00_0;  alias, 1 drivers
v0000000000fdafb0_0 .var "ValorAnterior_out0", 7 0;
v0000000000fdb2d0_0 .var "ValorAnterior_out1", 7 0;
v0000000000fda8d0_0 .net "clk", 0 0, v0000000000fdca60_0;  alias, 1 drivers
v0000000000fdac90_0 .var "data_out0", 7 0;
v0000000000fdb050_0 .var "data_out1", 7 0;
v0000000000fdad30_0 .var "outValid0", 0 0;
v0000000000fdab50_0 .var "outValid1", 0 0;
v0000000000fdb0f0_0 .var "selector", 0 0;
v0000000000fda970_0 .net "validIn", 0 0, v0000000000f82d40_0;  alias, 1 drivers
v0000000000fdb550_0 .var "validTemp_In0", 0 0;
v0000000000fdb410_0 .var "validTemp_In1", 0 0;
E_0000000000f6b080 .event edge, v0000000000f82d40_0, v0000000000fdb0f0_0, v0000000000f82c00_0;
S_00000000010a6c20 .scope module, "Demux3" "Demux_1x2_8Bits" 3 10, 4 1 0, S_0000000000f7b8e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "validIn";
    .port_info 3 /OUTPUT 1 "outValid0";
    .port_info 4 /OUTPUT 1 "outValid1";
    .port_info 5 /OUTPUT 8 "data_out0";
    .port_info 6 /OUTPUT 8 "data_out1";
v0000000000fdb230_0 .net "In0", 7 0, v0000000000f82ca0_0;  alias, 1 drivers
v0000000000fdb4b0_0 .var "ValorAnterior_out0", 7 0;
v0000000000fdb190_0 .var "ValorAnterior_out1", 7 0;
v0000000000fdaa10_0 .net "clk", 0 0, v0000000000fdca60_0;  alias, 1 drivers
v0000000000fdb5f0_0 .var "data_out0", 7 0;
v0000000000fdaab0_0 .var "data_out1", 7 0;
v0000000000fdabf0_0 .var "outValid0", 0 0;
v0000000000fdb370_0 .var "outValid1", 0 0;
v0000000000fdadd0_0 .var "selector", 0 0;
v0000000000fdae70_0 .net "validIn", 0 0, v0000000000f82de0_0;  alias, 1 drivers
v0000000000fdb690_0 .var "validTemp_In0", 0 0;
v0000000000fdaf10_0 .var "validTemp_In1", 0 0;
E_0000000000f6b340 .event edge, v0000000000f82de0_0, v0000000000fdadd0_0, v0000000000f82ca0_0;
S_0000000000f74070 .scope module, "prob" "probadorDemux1x4_8Bits" 2 15, 5 1 0, S_0000000000f7b750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "validIn";
    .port_info 2 /OUTPUT 8 "In";
    .port_info 3 /INPUT 1 "outValid0";
    .port_info 4 /INPUT 1 "outValid1";
    .port_info 5 /INPUT 1 "outValid2";
    .port_info 6 /INPUT 1 "outValid3";
    .port_info 7 /INPUT 8 "data_out0";
    .port_info 8 /INPUT 8 "data_out1";
    .port_info 9 /INPUT 8 "data_out2";
    .port_info 10 /INPUT 8 "data_out3";
v0000000000fdcec0_0 .var "In", 7 0;
v0000000000fdca60_0 .var "clk", 0 0;
v0000000000fdcf60_0 .net "data_out0", 7 0, v0000000000fdac90_0;  alias, 1 drivers
v0000000000fdd140_0 .net "data_out1", 7 0, v0000000000fdb050_0;  alias, 1 drivers
o0000000000f86b78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000fdcb00_0 .net "data_out2", 7 0, o0000000000f86b78;  0 drivers
o0000000000f86ba8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000fdd0a0_0 .net "data_out3", 7 0, o0000000000f86ba8;  0 drivers
v0000000000fdc4c0_0 .net "outValid0", 0 0, v0000000000fdad30_0;  alias, 1 drivers
v0000000000fdb8e0_0 .net "outValid1", 0 0, v0000000000fdab50_0;  alias, 1 drivers
o0000000000f86bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fdc6a0_0 .net "outValid2", 0 0, o0000000000f86bd8;  0 drivers
o0000000000f86c08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fdc560_0 .net "outValid3", 0 0, o0000000000f86c08;  0 drivers
v0000000000fdcba0_0 .var "validIn", 0 0;
    .scope S_0000000000f7ba70;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f82e80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000f7ba70;
T_1 ;
    %wait E_0000000000f6b440;
    %load/vec4 v0000000000f82f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f82e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000f71020_0;
    %store/vec4 v0000000000f6fed0_0, 0, 8;
    %load/vec4 v0000000000f82f20_0;
    %store/vec4 v0000000000f82fc0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f82f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f82e80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000f71020_0;
    %store/vec4 v00000000010a7180_0, 0, 8;
    %load/vec4 v0000000000f82f20_0;
    %store/vec4 v00000000010a6950_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f7ba70;
T_2 ;
    %wait E_0000000000f6aec0;
    %load/vec4 v0000000000f82e80_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000000000f82e80_0, 0;
    %load/vec4 v0000000000f6fed0_0;
    %assign/vec4 v0000000000f82c00_0, 0;
    %load/vec4 v00000000010a7180_0;
    %assign/vec4 v0000000000f82ca0_0, 0;
    %load/vec4 v0000000000f82fc0_0;
    %assign/vec4 v0000000000f82d40_0, 0;
    %load/vec4 v00000000010a6950_0;
    %assign/vec4 v0000000000f82de0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010a69f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fdb0f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000000010a69f0;
T_4 ;
    %wait E_0000000000f6b080;
    %load/vec4 v0000000000fda970_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fdb0f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000010a6b80_0;
    %store/vec4 v0000000000fdafb0_0, 0, 8;
    %load/vec4 v0000000000fda970_0;
    %store/vec4 v0000000000fdb550_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000fda970_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fdb0f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000000010a6b80_0;
    %store/vec4 v0000000000fdb2d0_0, 0, 8;
    %load/vec4 v0000000000fda970_0;
    %store/vec4 v0000000000fdb410_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000010a69f0;
T_5 ;
    %wait E_0000000000f6aec0;
    %load/vec4 v0000000000fdb0f0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000000000fdb0f0_0, 0;
    %load/vec4 v0000000000fdafb0_0;
    %assign/vec4 v0000000000fdac90_0, 0;
    %load/vec4 v0000000000fdb2d0_0;
    %assign/vec4 v0000000000fdb050_0, 0;
    %load/vec4 v0000000000fdb550_0;
    %assign/vec4 v0000000000fdad30_0, 0;
    %load/vec4 v0000000000fdb410_0;
    %assign/vec4 v0000000000fdab50_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010a6c20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fdadd0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000000010a6c20;
T_7 ;
    %wait E_0000000000f6b340;
    %load/vec4 v0000000000fdae70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fdadd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000000fdb230_0;
    %store/vec4 v0000000000fdb4b0_0, 0, 8;
    %load/vec4 v0000000000fdae70_0;
    %store/vec4 v0000000000fdb690_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000fdae70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fdadd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000000fdb230_0;
    %store/vec4 v0000000000fdb190_0, 0, 8;
    %load/vec4 v0000000000fdae70_0;
    %store/vec4 v0000000000fdaf10_0, 0, 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000010a6c20;
T_8 ;
    %wait E_0000000000f6aec0;
    %load/vec4 v0000000000fdadd0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000000000fdadd0_0, 0;
    %load/vec4 v0000000000fdb4b0_0;
    %assign/vec4 v0000000000fdb5f0_0, 0;
    %load/vec4 v0000000000fdb190_0;
    %assign/vec4 v0000000000fdaab0_0, 0;
    %load/vec4 v0000000000fdb690_0;
    %assign/vec4 v0000000000fdabf0_0, 0;
    %load/vec4 v0000000000fdaf10_0;
    %assign/vec4 v0000000000fdb370_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000f74070;
T_9 ;
    %vpi_call 5 16 "$dumpfile", "Pruebademux1x4_8Bits.vcd" {0 0 0};
    %vpi_call 5 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000fdcec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fdcba0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000000f6aec0;
    %load/vec4 v0000000000fdcec0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000fdcec0_0, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %wait E_0000000000f6aec0;
    %pushi/vec4 0, 0, 9;
    %split/vec4 8;
    %assign/vec4 v0000000000fdcec0_0, 0;
    %assign/vec4 v0000000000fdcba0_0, 0;
    %vpi_call 5 37 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000f74070;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fdca60_0, 0;
    %end;
    .thread T_10;
    .scope S_0000000000f74070;
T_11 ;
    %delay 200, 0;
    %load/vec4 v0000000000fdca60_0;
    %inv;
    %assign/vec4 v0000000000fdca60_0, 0;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\BancoPruebaDemux1x4_8Bits.v";
    "./Demux_1x4_8Bits.v";
    "./Demux_1x2_8Bits.v";
    "./probadorDemux1x4_8Bits.v";
