
erika3app.elf:     file format elf32-tricore
erika3app.elf
architecture: TriCore:V1_6_1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80000020

Program Header:
    LOAD off    0x00004000 vaddr 0x50100000 paddr 0x50100000 align 2**14
         filesz 0x00002000 memsz 0x00002000 flags r-x
    LOAD off    0x00008020 vaddr 0x80000020 paddr 0x80000020 align 2**14
         filesz 0x00011c78 memsz 0x00011c78 flags r-x
    LOAD off    0x0001c000 vaddr 0x70000000 paddr 0x80011c98 align 2**14
         filesz 0x00001940 memsz 0x00001940 flags rw-
    LOAD off    0x0001e600 vaddr 0x5001a600 paddr 0x800135d8 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x0001f700 vaddr 0x5001b700 paddr 0x800135d8 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x0001e600 vaddr 0x6001a600 paddr 0x800135d8 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x0001f700 vaddr 0x6001b700 paddr 0x800135d8 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x0001d940 vaddr 0x70001940 paddr 0x800135d8 align 2**14
         filesz 0x00000000 memsz 0x00003380 flags rw-
    LOAD off    0x00020600 vaddr 0x70018600 paddr 0x800135d8 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x00021700 vaddr 0x70019700 paddr 0x800135d8 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x0001fc00 vaddr 0x5001bc00 paddr 0x80013600 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-
    LOAD off    0x0001fc00 vaddr 0x6001bc00 paddr 0x80013600 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-
    LOAD off    0x0001dc00 vaddr 0x70019c00 paddr 0x80013600 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .startup      00000006  80000020  80000020  00008020  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000da8  80000028  80000028  00008028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .bss          00003380  70001940  800135d8  0001d940  2**3
                  ALLOC
  3 .data         00001940  70000000  80011c98  0001c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .traptab      00000200  80000e00  80000e00  00008e00  2**8
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .ctors        00000008  80001000  80001000  00009000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .dtors        00000008  80001008  80001008  00009008  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .inttab_cpu0  00002000  80002000  80002000  0000a000  2**13
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text         0000dc98  80004000  80004000  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .inttab       00002000  50100000  50100000  00004000  2**13
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .CPU2.ustack  00001000  5001a600  800135d8  0001e600  2**3
                  ALLOC, CPU2
 11 .CPU2.istack  00000400  5001b700  800135d8  0001f700  2**3
                  ALLOC, CPU2
 12 .CPU2.csa     00002000  5001bc00  80013600  0001fc00  2**6
                  ALLOC, CPU2
 13 .CPU1.ustack  00001000  6001a600  800135d8  0001e600  2**3
                  ALLOC, CPU1
 14 .CPU1.istack  00000400  6001b700  800135d8  0001f700  2**3
                  ALLOC, CPU1
 15 .CPU1.csa     00002000  6001bc00  80013600  0001fc00  2**6
                  ALLOC, CPU1
 16 .CPU0.ustack  00001000  70018600  800135d8  00020600  2**3
                  ALLOC, CPU0
 17 .CPU0.istack  00000400  70019700  800135d8  00021700  2**3
                  ALLOC, CPU0
 18 .CPU0.csa     00002000  70019c00  80013600  0001dc00  2**6
                  ALLOC, CPU0
 19 .comment      00000053  00000000  00000000  0001d940  2**0
                  CONTENTS, READONLY
 20 .debug_aranges 00000d30  00000000  00000000  0001d998  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   000af2c3  00000000  00000000  0001e6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 0000b4f8  00000000  00000000  000cd98b  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   00015b2b  00000000  00000000  000d8e83  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_frame  00001f60  00000000  00000000  000ee9b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00001d09  00000000  00000000  000f0910  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_loc    00019d4f  00000000  00000000  000f2619  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_ranges 00002db0  00000000  00000000  0010c368  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .version_info 00079d00  00000000  00000000  0010f118  2**0
                  CONTENTS, READONLY
 29 .debug_macro  00285026  00000000  00000000  00188e18  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
80000020 l    d  .startup	00000000 .startup
80000028 l    d  .rodata	00000000 .rodata
70001940 l    d  .bss	00000000 .bss
70000000 l    d  .data	00000000 .data
80000e00 l    d  .traptab	00000000 .traptab
80001000 l    d  .ctors	00000000 .ctors
80001008 l    d  .dtors	00000000 .dtors
80002000 l    d  .inttab_cpu0	00000000 .inttab_cpu0
80004000 l    d  .text	00000000 .text
50100000 l    d  .inttab	00000000 .inttab
5001a600 l    d  .CPU2.ustack	00000000 .CPU2.ustack
5001b700 l    d  .CPU2.istack	00000000 .CPU2.istack
5001bc00 l    d  .CPU2.csa	00000000 .CPU2.csa
6001a600 l    d  .CPU1.ustack	00000000 .CPU1.ustack
6001b700 l    d  .CPU1.istack	00000000 .CPU1.istack
6001bc00 l    d  .CPU1.csa	00000000 .CPU1.csa
70018600 l    d  .CPU0.ustack	00000000 .CPU0.ustack
70019700 l    d  .CPU0.istack	00000000 .CPU0.istack
70019c00 l    d  .CPU0.csa	00000000 .CPU0.csa
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .version_info	00000000 .version_info
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    df *ABS*	00000000 ee_tc_cstart.c
00000000 l    df *ABS*	00000000 IfxMultican_PinMap.c
00000000 l    df *ABS*	00000000 IfxMultican_cfg.c
00000000 l    df *ABS*	00000000 IfxPort_cfg.c
00000000 l    df *ABS*	00000000 IfxScuCcu.c
80006f74 l     F .text	000000e4 IfxScuCcu_wait
70000f38 l     O .data	00000004 IfxScuCcu_xtalFrequency
800004d4 l     O .rodata	00000024 IfxScuCcu_aDefaultPllConfigSteps
00000000 l    df *ABS*	00000000 asclin.c
00000000 l    df *ABS*	00000000 ee_applcfg.c
8000059c l     O .rodata	00000034 osEE_tdb_ptr_array
80000590 l     O .rodata	00000004 osEE_res_db_ptr_array
80000580 l     O .rodata	00000004 osEE_counter_db_ptr_array
80000560 l     O .rodata	00000004 osEE_alarm_db_ptr_array
800005d0 l     O .rodata	000001a0 osEE_tdb_array
80000584 l     O .rodata	0000000c osEE_counter_db_array
70000f68 l     O .data	00000060 osEE_sn_array
80000564 l     O .rodata	0000001c osEE_alarm_db_array
70001bc4 l     O .bss	00000010 osEE_alarm_cb_array
70001bd4 l     O .bss	00000008 osEE_counter_cb_array
80000594 l     O .rodata	00000008 osEE_res_db_array
70001bdc l     O .bss	0000000c osEE_res_cb_array
80000770 l     O .rodata	00000058 osEE_sdb_array
700010cc l     O .data	0000002c osEE_scb_array
70000fc8 l     O .data	00000104 osEE_tcb_array
70004030 l     O .bss	00000404 osEE_task_stack_1
70003c28 l     O .bss	00000404 osEE_task_stack_2
70003820 l     O .bss	00000404 osEE_task_stack_3
70003418 l     O .bss	00000404 osEE_task_stack_4
70003010 l     O .bss	00000404 osEE_task_stack_5
70002c08 l     O .bss	00000404 osEE_task_stack_6
70002800 l     O .bss	00000404 osEE_task_stack_7
700023f8 l     O .bss	00000404 osEE_task_stack_8
70001ff0 l     O .bss	00000404 osEE_task_stack_9
70001be8 l     O .bss	00000404 osEE_task_stack_10
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 ctype_.c
8000093a l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 impure.c
70001104 l     O .data	00000424 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
80000b08 l     O .rodata	00000010 blanks.4035
80000af8 l     O .rodata	00000010 zeroes.4036
00000000 l    df *ABS*	00000000 dtoa.c
8000ee98 l     F .text	0000011a quorem
00000000 l    df *ABS*	00000000 locale.c
80000b34 l     O .rodata	00000038 lconv
00000000 l    df *ABS*	00000000 mprec.c
80000b6c l     O .rodata	0000000c p05.2553
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 IfxPort_PinMap.c
00000000 l    df *ABS*	00000000 gpt12.c
70000f44 l     O .data	00000004 lMotorDuty
70001b6c l     O .bss	00000004 cnt_10us
70000f40 l     O .data	00000004 rMotorDuty
70001b68 l     O .bss	00000004 cntDelay
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 libos_sbrk.c
70001938 l     O .data	00000004 heap_top.2289
00000000 l    df *ABS*	00000000 ctraptab.c
00000000 l    df *ABS*	00000000 ee_tc_trapvec.c
00000000 l    df *ABS*	00000000 ee_tc_intvec.c
8000c750 l     F .text	0000000c osEE_tc_isr2_wrapper
00000000 l    df *ABS*	00000000 IfxMultican.c
80004000 l     F .text	0000013c IfxMultican_MsgObj_doReadLongFrame
00000000 l    df *ABS*	00000000 IfxMultican_Can.c
00000000 l    df *ABS*	00000000 IfxPort.c
00000000 l    df *ABS*	00000000 IfxScuWdt.c
00000000 l    df *ABS*	00000000 Driver_Can.c
70001944 l     O .bss	00000004 u32nuTemp1.36662
70001940 l     O .bss	00000004 u32nuTemp2.36663
00000000 l    df *ABS*	00000000 vadc.c
00000000 l    df *ABS*	00000000 etc.c
00000000 l    df *ABS*	00000000 Buzzer.c
00000000 l    df *ABS*	00000000 GPIO.c
00000000 l    df *ABS*	00000000 Motor.c
00000000 l    df *ABS*	00000000 ToF.c
70001b98 l     O .bss	00000004 rxBufIdx
70001b78 l     O .bss	00000010 rxBuf.37666
70001b88 l     O .bss	00000010 gBuf_tof
00000000 l    df *ABS*	00000000 Ultrasonic.c
70001bb8 l     O .bss	00000004 old_index.37609
70001ba4 l     O .bss	00000014 avg_filt_buf.37608
70001ba0 l     O .bss	00000004 sensorRxCnt.37611
00000000 l    df *ABS*	00000000 interrupts.c
00000000 l    df *ABS*	00000000 system_tc27x.c
00000000 l    df *ABS*	00000000 ee_tc_system.c
70004448 l     O .bss	00000004 osEE_tc_stm_freq_khz
00000000 l    df *ABS*	00000000 ee_oo_api_osek.c
00000000 l    df *ABS*	00000000 ee_oo_sched_entry_points.c
00000000 l    df *ABS*	00000000 ee_oo_scheduler.c
00000000 l    df *ABS*	00000000 ee_oo_kernel.c
00000000 l    df *ABS*	00000000 ee_oo_sched_partitioned.c
00000000 l    df *ABS*	00000000 ee_oo_counter.c
00000000 l    df *ABS*	00000000 ee_oo_alarm.c
00000000 l    df *ABS*	00000000 ee_std_change_context.c
00000000 l    df *ABS*	00000000 ee_tc_hal.c
00000000 l    df *ABS*	00000000 ee_tc_ctx.c
8000d9e8 l     F .text	00000022 osEE_tc_change_context_from_task_end
00000000 l    df *ABS*	00000000 int1.c
00000000 l    df *ABS*	00000000 trap6.c
0000fe00 l       *ABS*	00000000 $pcxi
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 cint.c
80010f74 l     F .text	0000000e __class_0_trap_handler
70004cb0 l     O .bss	00000004 _init_vectab_initialized
80010f9c l     F .text	0000000a __class_7_trap_handler
80010fa6 l     F .text	0000000a __class_6_trap_handler
80010fb0 l     F .text	0000000a __class_5_trap_handler
80010fba l     F .text	0000000a __class_4_trap_handler
80010fc4 l     F .text	0000000a __class_3_trap_handler
80010fce l     F .text	0000000a __class_2_trap_handler
80010fd8 l     F .text	0000000a __class_1_trap_handler
0000fe24 l       *ABS*	00000000 $btv
0000fe20 l       *ABS*	00000000 $biv
00000000 l    df *ABS*	00000000 wdtcon.c
00000000 l    df *ABS*	00000000 libos_exit.c
00000000 l    df *ABS*	00000000 libos.c
00000000 l    df *ABS*	00000000 libos_abort.c
00000000 l    df *ABS*	00000000 fp-bit.c
800111b4 l     F .text	0000019c _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 udivdi3.c
00000000 l    df *ABS*	00000000 umoddi3.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 udiv6432.c
00000000 l    df *ABS*	00000000 cinttab.c
00000000 l    df *ABS*	00000000 CompilerGcc.c
00000000 l    df *ABS*	00000000 CompilerGhs.c
00000000 l    df *ABS*	00000000 CompilerGnuc.c
00000000 l    df *ABS*	00000000 CompilerTasking.c
00000000 l    df *ABS*	00000000 IfxCpu_cfg.c
00000000 l    df *ABS*	00000000 IfxScu_cfg.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 reent.c
50101a80 g       .inttab	00000000 __interrupt_212
800031c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_142
80002d20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_105
70000f48 g     O .data	00000020 osEE_ccb_var
70004c90 g     O .bss	00000020 Tdisptab
70004cc0 g     O .inttab	00000001 __HEAP
80003980 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_204
8000957e g     F .text	00000032 IfxScuWdt_clearSafetyEndinit
501017a0 g       .inttab	00000000 __interrupt_189
80002c80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_100
800099d0 g     F .text	00000036 IfxScuWdt_setCpuEndinit
80000b78 g     O .rodata	00000028 __mprec_tinytens
8000aa8a g     F .text	00000006 setGpt12_T4
50100a00 g       .inttab	00000000 __interrupt_80
8000ac8a g     F .text	00000062 Init_GPIO
50101b80 g       .inttab	00000000 __interrupt_220
8000bd02 g     F .text	00000004 FuncOS_EE_Task_Init
80011952 g     F .text	0000001a .hidden __ashldi3
50100080 g       .inttab	00000000 __interrupt_4
50100260 g       .inttab	00000000 __interrupt_19
70000ce0 g     O .data	00000008 IfxPort_P15_2
80009514 g     F .text	00000034 IfxScuWdt_changeSafetyWatchdogReload
800021e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_15
8000ca6a g     F .text	00000050 TerminateTask
70000b18 g     O .data	00000008 IfxPort_P33_11
50100ee0 g       .inttab	00000000 __interrupt_119
50101c20 g       .inttab	00000000 __interrupt_225
70001bc0 g     O .bss	00000004 osEE_kcb_var
70000d80 g     O .data	00000008 IfxPort_P11_9
80002f60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_123
70000dd0 g     O .data	00000008 IfxPort_P11_13
50101320 g       .inttab	00000000 __interrupt_153
8000b8f2 g     F .text	00000004 SYSTEM_DisableSecProtection
80011684 g     F .text	00000040 .hidden __eqdf2
800094a8 g     F .text	00000038 IfxScuWdt_changeCpuWatchdogReload
70000e18 g     O .data	00000008 IfxPort_P10_5
70000b60 g     O .data	00000008 IfxPort_P32_2
70000b50 g     O .data	00000008 IfxPort_P32_4
800045a8 g     F .text	0000000e IfxMultican_MsgObj_setStatusFlag
00000000 g       *ABS*	00000000 __HEAP_SIZE
8000b270 g     F .text	000000ee ReadUltrasonic_Filt
8000d8ec g     F .text	00000030 osEE_alarm_get
8000d232 g     F .text	0000001c osEE_idle_hook_wrapper
6001a600 g       .CPU1.ustack	00000000 __USTACK1_AREA_END
80003e40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_242
80002300 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_24
70000c40 g     O .data	00000008 IfxPort_P21_1
80003580 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_172
8000b8c8 g     F .text	00000006 SYSTEM_DisableInterrupts
8000bd24 g     F .text	0000046a osEE_tc_core0_start
501015a0 g       .inttab	00000000 __interrupt_173
70000c10 g     O .data	00000008 IfxPort_P21_7
50100380 g       .inttab	00000000 __interrupt_28
50101140 g       .inttab	00000000 __interrupt_138
800024c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_38
8000dcdc g     F .text	00000016 vsprintf
50101ae0 g       .inttab	00000000 __interrupt_215
50101fe0 g       .inttab	00000000 __interrupt_255
70019b00 g     O .CPU0.istack	00000000 __ISTACK0
80009a80 g     F .text	00000054 CAN_RxInt0Handler
50101e80 g       .inttab	00000000 __interrupt_244
70000d18 g     O .data	00000008 IfxPort_P14_5
70000000 g       *ABS*	00000000 __DSPR0_START
80002be0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_95
8000d89e g     F .text	00000026 osEE_alarm_set_abs
501018a0 g       .inttab	00000000 __interrupt_197
80002740 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_58
50100b40 g       .inttab	00000000 __interrupt_90
8000da48 g     F .text	00000024 osEE_hal_save_ctx_and_ready2stacked
80002c20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_97
80000064 g     O .rodata	00000014 IfxMultican_TXD3_P11_12_OUT
70001a14 g     O .bss	00000150 stEcu1Can
50100960 g       .inttab	00000000 __interrupt_75
80008860 g     F .text	00000012 IfxScuCcu_initErayPllConfig
8000d91c g     F .text	0000001a osEE_change_context_from_running
80000050 g     O .rodata	00000014 IfxMultican_TXD3_P20_10_OUT
501002a0 g       .inttab	00000000 __interrupt_21
50101960 g       .inttab	00000000 __interrupt_203
8000a406 g     F .text	00000098 my_printf
8000ac02 g     F .text	0000000a setBeepCycle
70000db8 g     O .data	00000008 IfxPort_P11_2
80002560 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_43
80002040 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_2
80010162 g     F .text	00000002 __malloc_unlock
70001b74 g     O .bss	00000004 beepCnt
70000c98 g     O .data	00000008 IfxPort_P20_10
8000cd90 g     F .text	0000005a SetRelAlarm
800032e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_151
70000ea0 g     O .data	00000008 IfxPort_P02_0
70000d58 g     O .data	00000008 IfxPort_P13_2
80002ec0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_118
80002c60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_99
80002680 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_52
80009d6c g     F .text	00000656 usr_vsprintf
800041ea g     F .text	00000082 IfxMultican_MsgObj_readLongFrame
80009350 g     F .text	000000bc IfxScuCcu_enableExtClockOut0
50101500 g       .inttab	00000000 __interrupt_168
8000cf84 g     F .text	0000007a SetEvent
70000c50 g     O .data	00000008 IfxPort_P20_9
50101460 g       .inttab	00000000 __interrupt_163
80003e80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_244
80002380 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_28
70000c38 g     O .data	00000008 IfxPort_P21_2
80003920 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_201
70000db0 g     O .data	00000008 IfxPort_P11_3
8000d16c g     F .text	00000008 osEE_scheduler_task_wrapper_restore
8000b8d6 g     F .text	0000000c SYSTEM_EnableProtectionExt
70019600 g     O .CPU0.ustack	00000000 __USTACK0
80003720 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_185
80010b22 g     F .text	00000050 memmove
80005456 g     F .text	0000001a IfxMultican_getIndex
70018600 g       .CPU0.ustack	00000000 __USTACK0_AREA_END
70000e10 g     O .data	00000008 IfxPort_P10_6
8000aa56 g     F .text	0000000c runGpt12_T6
50101c60 g       .inttab	00000000 __interrupt_227
8000026c g     O .rodata	00000014 IfxMultican_RXD2B_P02_3_IN
80010164 g     F .text	00000056 _Balloc
8000b8f6 g     F .text	00000018 SYSTEM_Reset
70000cd8 g     O .data	00000008 IfxPort_P15_3
50101d80 g       .inttab	00000000 __interrupt_236
80003b00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_216
800002d0 g     O .rodata	00000014 IfxMultican_RXD1B_P14_1_IN
50101040 g       .inttab	00000000 __interrupt_130
8000aa96 g     F .text	00000096 init_VADC
70000f28 g     O .data	00000008 IfxPort_P00_1
80007b76 g     F .text	0000019c IfxScuCcu_getModuleFrequency
80003aa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_213
800028e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_71
80000ea0 g       .traptab	00000000 __trap_5
800082bc g     F .text	000003f0 IfxScuCcu_init
8000a85c g     F .text	0000003a _poll_uart0
501007e0 g       .inttab	00000000 __interrupt_63
80011704 g     F .text	00000040 .hidden __gtdf2
80011198  w    F .text	0000000a __errno
800037e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_191
80003380 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_156
8000c78a g     F .text	00000058 SuspendAllInterrupts
80002140 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_10
80003180 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_140
80002ce0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_103
8000b962 g     F .text	00000058 SYSTEM_Idle
00001000 g       *ABS*	00000000 __USTACK0_SIZE
8000dab6 g     F .text	00000066 osEE_hal_terminate_ctx
70000a80 g     O .data	00000008 IfxPort_P40_1
8000acec g     F .text	0000001a setLED1
8000d2ee g     F .text	00000074 osEE_sn_priority_insert
70000b88 g     O .data	00000008 IfxPort_P23_4
80003480 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_164
80003ae0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_215
8000b834 g     F .text	0000008e SYSTEM_GetCanClock
800000dc g     O .rodata	00000014 IfxMultican_TXD2_P02_2_OUT
8000cd22 g     F .text	0000006e GetTaskState
8000d3fe g     F .text	00000020 osEE_task_event_set_mask
800097ae g     F .text	000000da IfxScuWdt_initCpuWatchdog
80006cd0 g     F .text	000000b6 IfxPort_setGroupModeOutput
80009d3e g     F .text	0000002e _poll_uart3
80000294 g     O .rodata	00000014 IfxMultican_RXD1E_P02_10_IN
50100d60 g       .inttab	00000000 __interrupt_107
8000b0ac g     F .text	00000004 Init_ToF
80002080 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_4
8000602a g     F .text	00000028 IfxMultican_Can_MsgObj_isTransmitRequested
00000400 g       *ABS*	00000000 __ISTACK1_SIZE
80007e60 g     F .text	000000ac IfxScuCcu_getPllFrequency
80002a40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_82
70004488 g     O .bss	00000004 errno
8000b8c2 g     F .text	00000006 SYSTEM_EnableInterrupts
80002e40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_114
8000ce96 g     F .text	0000005a GetAlarm
0001a600 g       *ABS*	00000000 __USTACK1_OFFSET
50100540 g       .inttab	00000000 __interrupt_42
50100aa0 g       .inttab	00000000 __interrupt_85
800022a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_21
80000f60 g       .traptab	00000000 osEE_tc_trap_context
80009a38 g     F .text	00000048 IfxScuWdt_enableWatchdogWithDebugger
80002ea0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_117
70000a78 g     O .data	00000008 IfxPort_P40_2
8000aa48 g     F .text	0000000e stopGpt12_T3
501008e0 g       .inttab	00000000 __interrupt_71
800027e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_63
80003560 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_171
70000f30 g     O .data	00000008 IfxPort_P00_0
800023c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_30
8000614c g     F .text	000000ae IfxMultican_Can_Node_getConfig
800020c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_6
80003780 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_188
50101620 g       .inttab	00000000 __interrupt_177
501011c0 g       .inttab	00000000 __interrupt_142
70000eb0 g     O .data	00000008 IfxPort_P01_6
8000ae10 g     F .text	00000096 getSW2_Debounce
50100340 g       .inttab	00000000 __interrupt_26
50101aa0 g       .inttab	00000000 __interrupt_213
50100d20 g       .inttab	00000000 __interrupt_105
501001a0 g       .inttab	00000000 __interrupt_13
8000ba60 g     F .text	00000088 FuncTask_Motor
80009470 g     F .text	00000038 IfxScuWdt_changeCpuWatchdogPassword
50100160 g       .inttab	00000000 __interrupt_11
8000d02a g     F .text	00000046 ClearEvent
50100200 g       .inttab	00000000 __interrupt_16
80007588 g     F .text	00000190 IfxScuCcu_getCpuFrequency
80003d00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_232
50101220 g       .inttab	00000000 __interrupt_145
50101840 g       .inttab	00000000 __interrupt_194
70000b48 g     O .data	00000008 IfxPort_P32_5
70000b58 g     O .data	00000008 IfxPort_P32_3
501006e0 g       .inttab	00000000 __interrupt_55
800028a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_69
70000cb8 g     O .data	00000008 IfxPort_P15_7
8000d174 g     F .text	000000be osEE_scheduler_task_wrapper_run
8000543a g     F .text	0000001c IfxMultican_setListCommand
70000bd0 g     O .data	00000008 IfxPort_P22_5
70000bc8 g     O .data	00000008 IfxPort_P22_6
70000ad8 g     O .data	00000008 IfxPort_P33_5
8000527c g     F .text	0000016a IfxMultican_deinit
80003f60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_251
501014e0 g       .inttab	00000000 __interrupt_167
8000ad3e g     F .text	0000001e toggleLED2
8000ad6c g     F .text	00000010 getSW2
50100ce0 g       .inttab	00000000 __interrupt_103
800035c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_174
80005470 g     F .text	00000014 IfxMultican_getAddress
80003700 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_184
800110e0 g     F .text	0000002c lock_wdtcon
80000378 g     O .rodata	00000080 IfxPort_cfg_indexMap
800061fa g     F .text	000002bc IfxMultican_Can_Node_init
8000d59c g     F .text	00000024 osEE_scheduler_task_preemption_point
80010144 g     F .text	0000001c memcpy
80006618 g     F .text	0000009a IfxMultican_Can_getConfig
800021c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_14
501013c0 g       .inttab	00000000 __interrupt_158
50100100 g       .inttab	00000000 __interrupt_8
8000bc4a g     F .text	0000004e FuncBuzzer_Example
8000b9ba g     F .text	00000050 SYSTEM_Sleep
50101060 g       .inttab	00000000 __interrupt_131
50100480 g       .inttab	00000000 __interrupt_36
8000d070 g     F .text	0000002c GetCounterValue
8000dcf4 g     F .text	000011a4 _svfprintf_r
800117c4 g     F .text	00000048 .hidden __floatsidf
8000d24e g     F .text	0000003c osEE_scheduler_rq_insert
8000b1de g     F .text	00000092 ReadUltrasonic_noFilt
80002940 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_74
80011784 g     F .text	00000040 .hidden __ltdf2
50100e20 g       .inttab	00000000 __interrupt_113
80000154 g     O .rodata	00000014 IfxMultican_TXD0_P34_1_OUT
80001010 g       .dtors	00000000 __DTOR_END__
70000e98 g     O .data	00000008 IfxPort_P02_1
80008872 g     F .text	000001e8 IfxScuCcu_setCpuFrequency
8000d94a g     F .text	00000022 osEE_idle_task_terminate
50100a20 g       .inttab	00000000 __interrupt_81
80003c80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_228
8000bbea g     F .text	00000060 FuncUltrasonic_Example
80000168 g     O .rodata	00000014 IfxMultican_TXD0_P33_8_OUT
50101d20 g       .inttab	00000000 __interrupt_233
70000f18 g     O .data	00000008 IfxPort_P00_11
8000a740 g     F .text	00000034 _in_uart1
8000b368 g     F .text	00000046 InterruptInstall
70000ae8 g     O .data	00000008 IfxPort_P33_3
80000104 g     O .rodata	00000014 IfxMultican_TXD1_P14_0_OUT
501008c0 g       .inttab	00000000 __interrupt_70
8001070a g     F .text	00000042 __fpclassifyd
800023a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_29
800094e0 g     F .text	00000034 IfxScuWdt_changeSafetyWatchdogPassword
80003a60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_211
80002340 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_26
80000e40 g       .traptab	00000000 __trap_2
80009678 g     F .text	0000005c IfxScuWdt_enableCpuWatchdog
80002540 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_42
8000d4c8 g     F .text	00000044 osEE_scheduler_task_unblocked
80002960 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_75
80003820 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_193
800033c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_158
501010e0 g       .inttab	00000000 __interrupt_135
70000a90 g     O .data	00000008 IfxPort_P34_5
80002cc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_102
00000000 g       *ABS*	00000000 NULL
8000c1da g     F .text	00000098 osEE_tc_initialize_system_timer
50101860 g       .inttab	00000000 __interrupt_195
80000f40 g       .traptab	00000000 osEE_tc_trap_instruction
80000bc8 g     O .rodata	000000c8 __mprec_tens
50100da0 g       .inttab	00000000 __interrupt_109
800045d0 g     F .text	00000032 IfxMultican_Node_initRxPin
50101240 g       .inttab	00000000 __interrupt_146
8000b8d2 g     F .text	00000004 SYSTEM_DisableProtection
80002260 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_19
8000cb24 g     F .text	000000a0 GetResource
50101d40 g       .inttab	00000000 __interrupt_234
70000c28 g     O .data	00000008 IfxPort_P21_4
80003ac0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_214
800029a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_77
800001cc g     O .rodata	00000014 IfxMultican_RXD3E_P20_9_IN
8000a3c2 g     F .text	00000006 usr_sprintf
50100880 g       .inttab	00000000 __interrupt_68
800038a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_197
501016c0 g       .inttab	00000000 __interrupt_182
70004480 g     O .bss	00000004 __malloc_top_pad
7000443c g     O .bss	00000004 flag
50101ec0 g       .inttab	00000000 __interrupt_246
80006052 g     F .text	00000028 IfxMultican_Can_MsgObj_isTxPending
800000c8 g     O .rodata	00000014 IfxMultican_TXD2_P10_3_OUT
80008a5a g     F .text	000001f6 IfxScuCcu_setGtmFrequency
80006e8c g     F .text	00000068 IfxPort_setPinModeLvdsHigh
8000da6c g     F .text	0000002c osEE_hal_ready2stacked
80002660 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_51
70000c78 g     O .data	00000008 IfxPort_P20_14
8000a9de g     F .text	0000005e init_gpt2
8000fc88 g     F .text	0000000a _localeconv_r
80003460 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_163
80009ad4 g     F .text	00000136 Driver_Can_Init
800102f6 g     F .text	00000010 __i2b
8000caba g     F .text	0000006a Schedule
80003f40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_250
50101e00 g       .inttab	00000000 __interrupt_240
501019a0 g       .inttab	00000000 __interrupt_205
80009136 g     F .text	0000021a IfxScuCcu_switchToBackupClock
80003100 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_136
800096d4 g     F .text	00000070 IfxScuWdt_enableSafetyWatchdog
80002060 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_3
80003e00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_240
8001074c g     F .text	0000001e _sbrk_r
8000ba4a g     F .text	00000002 SYSTEM_DbgBreak
50100740 g       .inttab	00000000 __interrupt_58
80003040 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_130
80002b20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_89
70000e80 g     O .data	00000008 IfxPort_P02_2
800025c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_46
70000d20 g     O .data	00000008 IfxPort_P14_4
50101f40 g       .inttab	00000000 __interrupt_250
70000d68 g     O .data	00000008 IfxPort_P13_0
50100120 g       .inttab	00000000 __interrupt_9
501000e0 g       .inttab	00000000 __interrupt_7
70000ee8 g     O .data	00000008 IfxPort_P00_6
50101a40 g       .inttab	00000000 __interrupt_210
50101480 g       .inttab	00000000 __interrupt_164
70000cc0 g     O .data	00000008 IfxPort_P15_6
800027a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_61
80002800 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_64
800002e4 g     O .rodata	00000014 IfxMultican_RXD1A_P15_3_IN
8000bb04 g     F .text	0000001c FuncUART_Echo
8000021c g     O .rodata	00000014 IfxMultican_RXD3A_P00_3_IN
80011aa4 g     F .text	000000ac .hidden __unpack_d
70000e90 g     O .data	00000008 IfxPort_P02_10
00002700 g     O *ABS*	00000000 __TRICORE_DERIVATE_NAME__
80006f36 g     F .text	0000003c IfxPort_setPinPadDriver
80000244 g     O .rodata	00000014 IfxMultican_RXD2D_P14_8_IN
50100d40 g       .inttab	00000000 __interrupt_106
80003ec0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_246
80002480 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_36
70000c88 g     O .data	00000008 IfxPort_P20_12
50101300 g       .inttab	00000000 __interrupt_152
7000447c g     O .bss	00000004 __malloc_max_sbrked_mem
80002a20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_81
50100ba0 g       .inttab	00000000 __interrupt_93
80000fa0 g       .traptab	00000000 osEE_tc_trap_assertion
80002ba0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_93
80008000 g       *ABS*	00000000 __A1_MEM
501003e0 g       .inttab	00000000 __interrupt_31
70000b40 g     O .data	00000008 IfxPort_P32_6
80002700 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_56
8000ac0c g     F .text	00000060 Beep
80011350 g     F .text	00000038 .hidden __adddf3
50100600 g       .inttab	00000000 __interrupt_48
8000c93a g     F .text	0000001a GetActiveApplicationMode
70000ec8 g     O .data	00000008 IfxPort_P01_3
50100440 g       .inttab	00000000 __interrupt_34
80008174 g     F .text	00000148 IfxScuCcu_getSriFrequency
8000abdc g     F .text	00000026 Init_Buzzer_PWM
50101e20 g       .inttab	00000000 __interrupt_241
800030c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_134
50100fa0 g       .inttab	00000000 __interrupt_125
50101900 g       .inttab	00000000 __interrupt_200
8000c7e2 g     F .text	00000024 ResumeAllInterrupts
70000c20 g     O .data	00000008 IfxPort_P21_5
50100d00 g       .inttab	00000000 __interrupt_104
70000df8 g     O .data	00000008 IfxPort_P11_0
800036c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_182
800038e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_199
80008ffa g     F .text	0000013c IfxScuCcu_setSriFrequency
8001192c g     F .text	00000026 .hidden __umoddi3
80000370 g     O .rodata	00000008 IfxMultican_cfg_indexMap
80003740 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_186
70019c00 g     O .CPU0.csa	00000000 __CSA0
80003840 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_194
800033e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_159
80003280 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_148
80005508 g     F .text	00000a64 IfxMultican_Can_MsgObj_init
80002180 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_12
8000ba20 g     F .text	0000002a SYSTEM_EnaDisCache
800000f0 g     O .rodata	00000014 IfxMultican_TXD1_P15_2_OUT
80010f82 g     F .text	0000001a tsim_abort
80000abc g     O .rodata	00000004 _global_impure_ptr
70000a60 g     O .data	00000008 IfxPort_P40_5
501017e0 g       .inttab	00000000 __interrupt_191
70000cf8 g     O .data	00000008 IfxPort_P14_9
50100f00 g       .inttab	00000000 __interrupt_120
80007718 g     F .text	0000018e IfxScuCcu_getFsi2Frequency
80010b82 g     F .text	000003f0 _realloc_r
70000cd0 g     O .data	00000008 IfxPort_P15_4
70000e58 g     O .data	00000008 IfxPort_P02_7
70000c00 g     O .data	00000008 IfxPort_P22_1
8000aa3c g     F .text	0000000c runGpt12_T3
70000bc0 g     O .data	00000008 IfxPort_P22_7
80006a5a g     F .text	00000060 IfxPort_enableEmergencyStop
50100920 g       .inttab	00000000 __interrupt_73
80003fc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_254
50100420 g       .inttab	00000000 __interrupt_33
50101bc0 g       .inttab	00000000 __interrupt_222
8000b038 g     F .text	00000010 stopChB
8001188c g     F .text	000000a0 .hidden __udivdi3
70008000 g       *ABS*	00000000 __A0_MEM
8000d28a g     F .text	00000064 osEE_scheduler_core_rq_preempt_stk
50101ca0 g       .inttab	00000000 __interrupt_229
80000ba0 g     O .rodata	00000028 __mprec_bigtens
800111a2 g     F .text	00000012 abort
50101580 g       .inttab	00000000 __interrupt_172
50101cc0 g       .inttab	00000000 __interrupt_230
8001185a g     F .text	00000032 .hidden __floatunsidf
8000ba4c g     F .text	00000014 StartupHook
8000b3ae g     F .text	0000029c SYSTEM_Init
80002aa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_85
800066b2 g     F .text	0000007c IfxMultican_Can_getModuleFrequency
80010556 g     F .text	00000042 __mcmp
800002a8 g     O .rodata	00000014 IfxMultican_RXD1D_P00_1_IN
800038c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_198
8000c954 g     F .text	00000068 ActivateTask
80003300 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_152
50100520 g       .inttab	00000000 __interrupt_41
80002020 g       .inttab_cpu0	00000000 osEE_tc_isr2_entry_1
70001a10 g     O .bss	00000004 u32nuCanRxCnt
80002de0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_111
50100a80 g       .inttab	00000000 __interrupt_84
800001f4 g     O .rodata	00000014 IfxMultican_RXD3C_P20_0_IN
501000c0 g       .inttab	00000000 __interrupt_6
80002420 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_33
8000b35e g     F .text	0000000a InterruptInit
70004cb8  w    O .bss	00000004 _my_errno
8000b028 g     F .text	00000010 stopChA
8000a950 g     F .text	0000000a getcntDelay
80006aba g     F .text	0000004e IfxPort_getAddress
80000ee0 g       .traptab	00000000 __trap_7
80003760 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_187
00019c00 g       *ABS*	00000000 __CSA0_OFFSET
50101dc0 g       .inttab	00000000 __interrupt_238
8000dca2 g     F .text	00000012 strtol
8000ccce g     F .text	00000054 GetTaskID
50101100 g       .inttab	00000000 __interrupt_136
800086c8 g     F .text	00000198 IfxScuCcu_initErayPll
50100c60 g       .inttab	00000000 __interrupt_99
80000208 g     O .rodata	00000014 IfxMultican_RXD3B_P32_2_IN
70000dc8 g     O .data	00000008 IfxPort_P11_14
501006c0 g       .inttab	00000000 __interrupt_54
80000230 g     O .rodata	00000014 IfxMultican_RXD2E_P10_2_IN
50101160 g       .inttab	00000000 __interrupt_139
70000e08 g     O .data	00000008 IfxPort_P10_7
800068e0 g     F .text	00000086 IfxMultican_Can_initModuleConfig
80003de0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_239
80010f72 g     F .text	00000002 __int_handler
70000a70 g     O .data	00000008 IfxPort_P40_3
80000480 g     O .rodata	00000054 IfxScuCcu_defaultClockConfig
70000e50 g     O .data	00000008 IfxPort_P02_8
800053f4 g     F .text	00000046 IfxMultican_resetModule
0001bc00 g       *ABS*	00000000 __CSA1_OFFSET
8000a93c g     F .text	0000000a setLeftMotorDuty
8000a896 g     F .text	00000016 _out_uart0
80005484 g     F .text	00000084 IfxMultican_Can_MsgObj_getConfig
8000c806 g     F .text	00000066 SuspendOSInterrupts
80003a40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_210
8000a8ac g     F .text	0000007c IsrGpt2T6Handler
800095b0 g     F .text	0000005a IfxScuWdt_disableCpuWatchdog
50100360 g       .inttab	00000000 __interrupt_27
8000c4f0 g     F .text	000000be osEE_tc_stm_set_clockpersec
80003a00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_208
501001c0 g       .inttab	00000000 __interrupt_14
800031e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_143
80002d40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_106
8000d5c0 g     F .text	00000044 osEE_scheduler_task_set_running
50101080 g       .inttab	00000000 __interrupt_132
8000b7a4 g     F .text	00000090 SYSTEM_GetStmClock
b0008000 g     O *ABS*	00000000 _SMALL_DATA4_
8000ba0a g     F .text	00000016 SYSTEM_IsCacheEnabled
70000dd8 g     O .data	00000008 IfxPort_P11_12
50101760 g       .inttab	00000000 __interrupt_187
8000c5ae g     F .text	000000c8 osEE_tc_stm_set_sr1
8000960a g     F .text	0000006e IfxScuWdt_disableSafetyWatchdog
80002c00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_96
8000999e g     F .text	00000032 IfxScuWdt_serviceSafetyWatchdog
8001024e g     F .text	00000042 __hi0bits
80002760 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_59
70000d60 g     O .data	00000008 IfxPort_P13_1
80002e60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_115
8000d700 g     F .text	00000152 osEE_counter_increment
70004490 g     O .bss	00000800 Cdisptab
8001180c g     F .text	0000004e .hidden __fixdfsi
80003160 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_139
8000d43c g     F .text	00000064 osEE_scheduler_task_activated
8000743e g     F .text	0000014a IfxScuCcu_getBbbFrequency
0001bc00 g       *ABS*	00000000 __CSA2_OFFSET
0001e000 g       *ABS*	00000000 __DSPR2_SIZE
70000c08 g     O .data	00000008 IfxPort_P22_0
70000b10 g     O .data	00000008 IfxPort_P33_12
70000b78 g     O .data	00000008 IfxPort_P23_6
70000ec0 g     O .data	00000008 IfxPort_P01_4
70000ad0 g     O .data	00000008 IfxPort_P33_6
80002f20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_121
800078a6 g     F .text	00000190 IfxScuCcu_getFsiFrequency
80002100 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_8
8000a946 g     F .text	0000000a setRightMotorDuty
80002580 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_44
800053e6 g     F .text	0000000e IfxMultican_getSrcPointer
50100f80 g       .inttab	00000000 __interrupt_124
80003d40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_234
800032a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_149
80009548 g     F .text	00000036 IfxScuWdt_clearCpuEndinit
50100c20 g       .inttab	00000000 __interrupt_97
80002e20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_113
80003320 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_153
800025e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_47
70000e20 g     O .data	00000008 IfxPort_P10_4
80000190 g     O .rodata	00000014 IfxMultican_TXD0_P12_1_OUT
70000d28 g     O .data	00000008 IfxPort_P14_3
50100680 g       .inttab	00000000 __interrupt_52
800022e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_23
70000ce8 g     O .data	00000008 IfxPort_P15_1
501005e0 g       .inttab	00000000 __interrupt_47
70000cc8 g     O .data	00000008 IfxPort_P15_5
501013a0 g       .inttab	00000000 __interrupt_157
50101520 g       .inttab	00000000 __interrupt_169
800041e0 g     F .text	0000000a IfxMultican_MsgObj_getStatusFlag
70000eb8 g     O .data	00000008 IfxPort_P01_5
50101400 g       .inttab	00000000 __interrupt_160
50101be0 g       .inttab	00000000 __interrupt_223
8001196c g     F .text	00000026 .hidden __lshrdi3
70000da0 g     O .data	00000008 IfxPort_P11_5
800039a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_205
50100e00 g       .inttab	00000000 __interrupt_112
70000b00 g     O .data	00000008 IfxPort_P33_14
70000aa8 g     O .data	00000008 IfxPort_P34_2
80010420 g     F .text	0000007c __pow5mult
50100b60 g       .inttab	00000000 __interrupt_91
70000ca8 g     O .data	00000008 IfxPort_P20_0
50100980 g       .inttab	00000000 __interrupt_76
80000028 g     O .rodata	00000014 IfxMultican_TXD3_P32_3_OUT
50101de0 g       .inttab	00000000 __interrupt_239
80003fe0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_255
70000ee0 g     O .data	00000008 IfxPort_P00_7
70000b30 g     O .data	00000008 IfxPort_P33_0
80002860 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_67
80002e00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_112
70000ae0 g     O .data	00000008 IfxPort_P33_4
70000b90 g     O .data	00000008 IfxPort_P23_3
70000f00 g     O .data	00000008 IfxPort_P00_3
70000ab8 g     O .data	00000008 IfxPort_P33_9
80009c50 g     F .text	000000ac _init_uart3
8000d50c g     F .text	00000090 osEE_scheduler_task_terminated
8000b714 g     F .text	00000090 SYSTEM_GetSysClock
80002460 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_35
800036a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_181
80003ea0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_245
70000af8 g     O .data	00000008 IfxPort_P33_15
8000ce44 g     F .text	00000052 CancelAlarm
50101d60 g       .inttab	00000000 __interrupt_235
800041b8 g     F .text	00000022 IfxMultican_MsgObj_getPendingId
00002700 g       *ABS*	00000000 __TRICORE_DERIVATE_MEMORY_MAP__
80010fe2 g     F .text	00000026 _install_int_handler
80003b60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_219
50101440 g       .inttab	00000000 __interrupt_162
50101020 g       .inttab	00000000 __interrupt_129
80002360 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_27
800060d2 g     F .text	0000007a IfxMultican_Can_MsgObj_sendMessage
800037a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_189
80009794 g     F .text	0000001a IfxScuWdt_initConfig
80001000 g       .ctors	00000000 __CTOR_LIST__
80000e80 g       .traptab	00000000 __trap_4
8000c454 g     F .text	0000009c osEE_tc_get_fsource
80009968 g     F .text	00000036 IfxScuWdt_serviceCpuWatchdog
80003ee0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_247
501012c0 g       .inttab	00000000 __interrupt_150
80002ac0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_86
50101740 g       .inttab	00000000 __interrupt_186
50100840 g       .inttab	00000000 __interrupt_66
8001110c g     F .text	00000020 unlock_safety_wdtcon
501016a0 g       .inttab	00000000 __interrupt_181
8000ac6c g     F .text	0000001e IsrGpt120T3Handler_Beep
80002e80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_116
70000a50 g     O .data	00000008 IfxPort_P40_7
8000da98 g     F .text	0000001e osEE_tc_change_context_from_isr2_end
80002a60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_83
8001012c g     F .text	00000018 memchr
70000ab0 g     O .data	00000008 IfxPort_P34_1
80003400 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_160
80010976 g     F .text	000001ac _free_r
8000b0b0 g     F .text	00000042 IsrUart1RxHandler_tof
80002220 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_17
8000bb20 g     F .text	0000003a FuncDCMotor_Example
800023e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_31
8000d154 g     F .text	00000018 GetISRID
70000c68 g     O .data	00000008 IfxPort_P20_6
8000da0a g     F .text	00000024 osEE_hal_save_ctx_and_restore_ctx
70000c18 g     O .data	00000008 IfxPort_P21_6
50101660 g       .inttab	00000000 __interrupt_179
8000d854 g     F .text	0000004a osEE_alarm_set_rel
50100180 g       .inttab	00000000 __interrupt_12
50100140 g       .inttab	00000000 __interrupt_10
80000f80 g       .traptab	00000000 osEE_tc_trap_bus
8000bb5a g     F .text	00000090 FuncTimer_Example
80000280 g     O .rodata	00000014 IfxMultican_RXD2A_P15_1_IN
80007058 g     F .text	00000102 IfxScuCcu_calculateSysPllDividers
80004564 g     F .text	00000044 IfxMultican_MsgObj_setFilter
50101260 g       .inttab	00000000 __interrupt_147
70001528 g     O .data	00000004 __malloc_sbrk_base
80000020 g     F .startup	00000006 _start
80003520 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_169
50101880 g       .inttab	00000000 __interrupt_196
80004626 g     F .text	0000006a IfxMultican_Node_recoverBusOff
80003f20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_249
80009764 g     F .text	0000001c IfxScuWdt_getCpuWatchdogEndInit
00001000 g       *ABS*	00000000 __USTACK2_SIZE
80000fe0 g       .traptab	00000000 osEE_tc_trap_nmi
8000003c g     O .rodata	00000014 IfxMultican_TXD3_P20_3_OUT
50101b00 g       .inttab	00000000 __interrupt_216
501009c0 g       .inttab	00000000 __interrupt_78
800020a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_5
50100f20 g       .inttab	00000000 __interrupt_121
8001049c g     F .text	000000ba __lshift
80003600 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_176
50100c80 g       .inttab	00000000 __interrupt_100
00002000 g       *ABS*	00000000 __CSA_SIZE
8000b8ee g     F .text	00000004 SYSTEM_EnableSecProtection
70000e38 g     O .data	00000008 IfxPort_P10_1
8001076a g     F .text	000000f0 __ssprint_r
50101ea0 g       .inttab	00000000 __interrupt_245
50101f80 g       .inttab	00000000 __interrupt_252
5001bc00 g       .CPU2.csa	00000000 __CSA2
8000035c g     O .rodata	00000014 IfxMultican_RXD0A_P02_1_IN
800034a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_165
80003c60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_227
7001bc00 g     O .CPU0.csa	00000000 __CSA0_END
70000dc0 g     O .data	00000008 IfxPort_P11_15
80005f6c g     F .text	00000096 IfxMultican_Can_MsgObj_initConfig
50100040 g       .inttab	00000000 __interrupt_2
8000a928 g     F .text	0000000a getLeftMotorDuty
800027c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_62
8000bcdc g     F .text	00000026 FuncADC_Example
70000b28 g     O .data	00000008 IfxPort_P33_1
50100900 g       .inttab	00000000 __interrupt_72
50101980 g       .inttab	00000000 __interrupt_204
50100ec0 g       .inttab	00000000 __interrupt_118
80011008 g     F .text	000000ac _init_vectab
50101c80 g       .inttab	00000000 __interrupt_228
80010306 g     F .text	0000011a __multiply
00000001 g       *ABS*	00000000 _.
70004450 g     O .bss	00000028 __malloc_current_mallinfo
80010662 g     F .text	000000a8 __d2b
80003c40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_226
800037c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_190
80003360 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_155
70000d10 g     O .data	00000008 IfxPort_P14_6
70000bf0 g     O .data	00000008 IfxPort_P22_11
800026c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_54
70000a88 g     O .data	00000008 IfxPort_P40_0
80002fa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_125
80002b60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_91
501014a0 g       .inttab	00000000 __interrupt_165
80004690 g     F .text	000004fa IfxMultican_Node_setBitTiming
50100300 g       .inttab	00000000 __interrupt_24
80003680 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_180
70000e88 g     O .data	00000008 IfxPort_P02_11
80007df6 g     F .text	0000006a IfxScuCcu_getPllErayVcoFrequency
80001000 g       .ctors	00000000 __EH_FRAME_END__
80009d12 g     F .text	0000002c _in_uart3
80008c50 g     F .text	00000122 IfxScuCcu_setPll2ErayFrequency
6001bb00 g       .CPU1.istack	00000000 __ISTACK1
80003800 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_192
800033a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_157
800072ca g     F .text	00000174 IfxScuCcu_getBaud2Frequency
80003240 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_146
80002da0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_109
80011b50 g     F .text	000000a6 .hidden __fpcmp_parts_d
50100bc0 g       .inttab	00000000 __interrupt_94
50100e80 g       .inttab	00000000 __interrupt_116
70000aa0 g     O .data	00000008 IfxPort_P34_3
0001a600 g       *ABS*	00000000 __USTACK2_OFFSET
50100ae0 g       .inttab	00000000 __interrupt_87
8000d362 g     F .text	0000006c osEE_scheduler_core_pop_running
800021a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_13
8000aa62 g     F .text	0000000e stopGpt12_T6
80003f80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_252
50100580 g       .inttab	00000000 __interrupt_44
80000258 g     O .rodata	00000014 IfxMultican_RXD2C_P32_6_IN
50101120 g       .inttab	00000000 __interrupt_137
8000d96c g     F .text	0000007c osEE_cpu_startos
50101340 g       .inttab	00000000 __interrupt_154
80003b40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_218
70000be0 g     O .data	00000008 IfxPort_P22_3
80004314 g     F .text	00000188 IfxMultican_MsgObj_sendLongFrame
50101c00 g       .inttab	00000000 __interrupt_224
80000348 g     O .rodata	00000014 IfxMultican_RXD0B_P20_7_IN
80003e20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_241
800029c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_78
80004160 g     F .text	00000058 IfxMultican_MsgObj_deinit
80006b08 g     F .text	000000c2 IfxPort_getIndex
800030a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_133
501018e0 g       .inttab	00000000 __interrupt_199
501004a0 g       .inttab	00000000 __interrupt_37
8000cffe g     F .text	0000002c GetEvent
50100820 g       .inttab	00000000 __interrupt_65
70000d98 g     O .data	00000008 IfxPort_P11_6
50101640 g       .inttab	00000000 __interrupt_178
501016e0 g       .inttab	00000000 __interrupt_183
6001b600 g       .CPU1.ustack	00000000 __USTACK1
8000a95a g     F .text	0000000a setcntDelay
70000d48 g     O .data	00000008 IfxPort_P14_0
8000d4a0 g     F .text	00000028 osEE_scheduler_task_insert
80003be0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_223
80002620 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_49
8001156c g     F .text	00000118 .hidden __divdf3
8000ab56 g     F .text	0000001a VADC_readResult
70001530 g     O .data	00000408 __malloc_av_
80002f00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_120
8000413c g     F .text	00000018 IfxMultican_MsgObj_cancelSend
8000cc66 g     F .text	00000068 ShutdownOS
80003060 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_131
8000afee g     F .text	0000003a movChB
800035e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_175
70018600 g     O .CPU0.ustack	00000000 __USTACK0_END
80003900 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_200
80000e20 g       .traptab	00000000 __trap_1
80002120 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_9
800113c8 g     F .text	000001a4 .hidden __muldf3
80002500 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_40
80002520 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_41
50101ac0 g       .inttab	00000000 __interrupt_214
80004b8a g     F .text	000004fa IfxMultican_Node_setFastBitTiming
70000a98 g     O .data	00000008 IfxPort_P34_4
70000e78 g     O .data	00000008 IfxPort_P02_3
70000d00 g     O .data	00000008 IfxPort_P14_8
501012a0 g       .inttab	00000000 __interrupt_149
80010160 g     F .text	00000002 __malloc_lock
50101200 g       .inttab	00000000 __interrupt_144
8001115c g     F .text	0000003c sbrk
80007d12 g     F .text	0000000e IfxScuCcu_getOsc0Frequency
80000000 g       .startup	00000000 BootModeHeader0
80000fc0 g       .traptab	00000000 osEE_tc_trap_system
50100d80 g       .inttab	00000000 __interrupt_108
8001085a g     F .text	00000062 _calloc_r
70000ba8 g     O .data	00000008 IfxPort_P23_0
00002000 g       *ABS*	00000000 __CSA0_SIZE
50100cc0 g       .inttab	00000000 __interrupt_102
8000802c g     F .text	00000148 IfxScuCcu_getSpbFrequency
80002820 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_65
501007a0 g       .inttab	00000000 __interrupt_61
70000c90 g     O .data	00000008 IfxPort_P20_11
800024a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_37
8000b64a g     F .text	0000000a SYSTEM_GetExtClock
50100b80 g       .inttab	00000000 __interrupt_92
8000b654 g     F .text	000000c0 SYSTEM_GetCpuClock
80003d20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_233
80003960 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_203
80010b72 g     F .text	00000010 memset
800002bc g     O .rodata	00000014 IfxMultican_RXD1C_P01_4_IN
800034e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_167
70000a48 g     O .data	00000008 IfxPort_P40_8
80002640 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_50
8000bd06 g     F .text	0000001e main
80009744 g     F .text	00000020 IfxScuWdt_getCpuWatchdogPassword
8000ab70 g     F .text	00000056 delay_ms
50100240 g       .inttab	00000000 __interrupt_18
80002200 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_16
70004478 g     O .bss	00000004 __malloc_max_total_mem
8000a49e g     F .text	000001b0 my_scanf
8000db1c g       .text	00000000 __interrupt_1
80003540 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_170
501004e0 g       .inttab	00000000 __interrupt_39
80011bf6 g     F .text	0000009c .hidden __udiv6432
50101360 g       .inttab	00000000 __interrupt_155
00000400 g       *ABS*	00000000 __ISTACK_SIZE
70000ef8 g     O .data	00000008 IfxPort_P00_4
8000715a g     F .text	00000170 IfxScuCcu_getBaud1Frequency
50101c40 g       .inttab	00000000 __interrupt_226
800025a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_45
80002b00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_88
70000e30 g     O .data	00000008 IfxPort_P10_2
8000d3ce g     F .text	00000018 osEE_task_activated
80005210 g     F .text	0000006c IfxMultican_calcTimingFromBTR
50101700 g       .inttab	00000000 __interrupt_184
5001bb00 g       .CPU2.istack	00000000 __ISTACK2
80000530 g     O .rodata	00000024 osEE_kdb_var
70000d50 g     O .data	00000008 IfxPort_P13_3
50100fc0 g       .inttab	00000000 __interrupt_126
50100dc0 g       .inttab	00000000 __interrupt_110
50101820 g       .inttab	00000000 __interrupt_193
50100400 g       .inttab	00000000 __interrupt_32
00018600 g       *ABS*	00000000 __USTACK0_OFFSET
80009780 g     F .text	00000014 IfxScuWdt_getSafetyWatchdogPassword
8000db9c g     F .text	00000106 _strtol_r
70000e68 g     O .data	00000008 IfxPort_P02_5
70000b70 g     O .data	00000008 IfxPort_P23_7
80003b80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_220
70000cb0 g     O .data	00000008 IfxPort_P15_8
80003020 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_129
8000efb4 g     F .text	00000cd2 _dtoa_r
0001b700 g       *ABS*	00000000 __ISTACK1_OFFSET
8000fc92 g     F .text	0000049a _malloc_r
80006ef4 g     F .text	00000042 IfxPort_setPinModeLvdsMedium
70000f08 g     O .data	00000008 IfxPort_P00_2
80000320 g     O .rodata	00000014 IfxMultican_RXD0D_P02_4_IN
800039e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_207
501015c0 g       .inttab	00000000 __interrupt_174
8000d67c g     F .text	00000060 osEE_counter_insert_abs_trigger
80000ec0 g       .traptab	00000000 ___trap_6
80003d60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_235
800024e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_39
50101b60 g       .inttab	00000000 __interrupt_219
80002a00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_80
80008000 g       *ABS*	00000000 __A8_MEM
b0008000 g       *ABS*	00000000 __A9_MEM
80003ce0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_231
50101fa0 g       .inttab	00000000 __interrupt_253
50100760 g       .inttab	00000000 __interrupt_59
80003340 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_154
8000a7a8 g     F .text	0000007c _init_uart0
80002c40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_98
70000cf0 g     O .data	00000008 IfxPort_P15_0
70000d38 g     O .data	00000008 IfxPort_P14_10
8000b1c0 g     F .text	0000001e Init_Ultrasonics
8000672e g     F .text	000001b2 IfxMultican_Can_initModule
80000c90 g     O .rodata	00000014 .hidden __thenan_df
50100620 g       .inttab	00000000 __interrupt_49
800108bc g     F .text	000000ba _malloc_trim_r
50100ea0 g       .inttab	00000000 __interrupt_117
80001008 g       .ctors	00000000 __CTOR_END__
70004440 g     O .bss	00000001 dir
80008000 g     O *ABS*	00000000 _SMALL_DATA2_
50101540 g       .inttab	00000000 __interrupt_170
50000000 g       *ABS*	00000000 __DSPR2_START
800028c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_70
70000ed0 g     O .data	00000008 IfxPort_P00_9
80000078 g     O .rodata	00000014 IfxMultican_TXD3_P00_2_OUT
8000cbc4 g     F .text	000000a2 ReleaseResource
80003da0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_237
80001008 g       .dtors	00000000 __DTOR_LIST__
60000000 g       *ABS*	00000000 __DSPR1_START
80003c00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_224
501011e0 g       .inttab	00000000 __interrupt_143
800026a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_53
00001000 g       *ABS*	00000000 __USTACK1_SIZE
80002b40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_90
70000b68 g     O .data	00000008 IfxPort_P32_0
8000af28 g     F .text	00000094 Init_DCMotorPWM
8000940c g     F .text	00000064 IfxScuCcu_enableExtClockOut1
8000b90e g     F .text	00000054 SYSTEM_IdleExt
80005084 g     F .text	0000018c IfxMultican_Node_setNominalBitTiming
800116c4 g     F .text	00000040 .hidden __nedf2
80003a20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_209
50100280 g       .inttab	00000000 __interrupt_20
70000c30 g     O .data	00000008 IfxPort_P21_3
8000b8e2 g     F .text	0000000c SYSTEM_DisableProtectionExt
80003880 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_196
80007f0c g     F .text	0000006a IfxScuCcu_getPllVcoFrequency
800110b4 g     F .text	0000002c unlock_wdtcon
80008e94 g     F .text	00000166 IfxScuCcu_setSpbFrequency
80006002 g     F .text	00000028 IfxMultican_Can_MsgObj_isRxPending
800001e0 g     O .rodata	00000014 IfxMultican_RXD3D_P11_10_IN
80003220 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_145
80002d80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_108
50101d00 g       .inttab	00000000 __interrupt_232
501010c0 g       .inttab	00000000 __interrupt_134
800003f8 g     O .rodata	00000080 IfxPort_cfg_esrMasks
80002a80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_84
70000d40 g     O .data	00000008 IfxPort_P14_1
80003500 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_168
8000449c g     F .text	0000005e IfxMultican_MsgObj_sendMessage
70000bd8 g     O .data	00000008 IfxPort_P22_4
80002400 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_32
80003000 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_128
80006bf2 g     F .text	0000002a IfxPort_setESR
501002c0 g       .inttab	00000000 __interrupt_22
80003620 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_177
8000dcb4 g     F .text	00000028 _vsprintf_r
80003120 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_137
80002900 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_72
8000a64e g     F .text	00000060 remove_null
8000db38 g       .text	00000000 __trap_6
80000140 g     O .rodata	00000014 IfxMultican_TXD1_P00_0_OUT
501007c0 g       .inttab	00000000 __interrupt_62
501012e0 g       .inttab	00000000 __interrupt_151
50101b40 g       .inttab	00000000 __interrupt_218
50100c00 g       .inttab	00000000 __interrupt_96
80000e00 g     F .traptab	00000000 TriCore_trap_table
80002600 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_48
50100660 g       .inttab	00000000 __interrupt_51
50100b20 g       .inttab	00000000 __interrupt_89
8000d09c g     F .text	0000004a GetElapsedValue
70001100 g     O .data	00000004 _impure_ptr
501017c0 g       .inttab	00000000 __interrupt_190
501005c0 g       .inttab	00000000 __interrupt_46
501000a0 g       .inttab	00000000 __interrupt_5
50101420 g       .inttab	00000000 __interrupt_161
80003660 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_179
80006bca g     F .text	00000028 IfxPort_resetESR
80004154 g     F .text	0000000c IfxMultican_MsgObj_clearStatusFlag
501014c0 g       .inttab	00000000 __interrupt_166
501009e0 g       .inttab	00000000 __interrupt_79
70000ba0 g     O .data	00000008 IfxPort_P23_1
8000b048 g     F .text	00000032 movChA_PWM
8000017c g     O .rodata	00000014 IfxMultican_TXD0_P20_8_OUT
501001e0 g       .inttab	00000000 __interrupt_15
70000da8 g     O .data	00000008 IfxPort_P11_4
501013e0 g       .inttab	00000000 __interrupt_159
50100e40 g       .inttab	00000000 __interrupt_114
800036e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_183
8000cef0 g     F .text	00000030 GetAlarmBase
70000b08 g     O .data	00000008 IfxPort_P33_13
80003cc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_230
50101ee0 g       .inttab	00000000 __interrupt_247
70000de0 g     O .data	00000008 IfxPort_P11_11
8000aa7c g     F .text	0000000e stopGpt12_T4
00002000 g       *ABS*	00000000 __CSA1_SIZE
800022c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_22
8000c75c g     F .text	00000014 DisableAllInterrupts
8000b0f2 g     F .text	000000ce getTofDistance
8000a3c8 g     F .text	0000003e my_puts
80006c1c g     F .text	000000b4 IfxPort_setGroupModeInput
00001000 g       *ABS*	00000000 __USTACK_SIZE
70004438 g     O .bss	00000004 pwm
70000af0 g     O .data	00000008 IfxPort_P33_2
8000c9bc g     F .text	000000ae ChainTask
70000ac0 g     O .data	00000008 IfxPort_P33_8
80009cfc g     F .text	00000016 _out_uart3
501019c0 g       .inttab	00000000 __interrupt_206
50100fe0 g       .inttab	00000000 __interrupt_127
50100f40 g       .inttab	00000000 __interrupt_122
70000d88 g     O .data	00000008 IfxPort_P11_8
70000d90 g     O .data	00000008 IfxPort_P11_7
50100320 g       .inttab	00000000 __interrupt_25
70000e28 g     O .data	00000008 IfxPort_P10_3
70000f10 g     O .data	00000008 IfxPort_P00_12
80002ca0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_101
501018c0 g       .inttab	00000000 __interrupt_198
8000030c g     O .rodata	00000014 IfxMultican_RXD0E_P33_7_IN
70000d78 g     O .data	00000008 IfxPort_P12_0
8000c18e g     F .text	0000004c osEE_tricore_system_timer_handler
5001a600 g       .CPU2.ustack	00000000 __USTACK2_AREA_END
80002fc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_126
800086ac g     F .text	0000001c IfxScuCcu_initConfig
80003b20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_217
80003ba0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_221
8000ad5c g     F .text	00000010 getSW1
80000f00 g       .traptab	00000000 osEE_tc_trap_mmu
50100000 g     F .inttab	00000000 TriCore_int_table
70000ea8 g     O .data	00000008 IfxPort_P01_7
80002ae0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_87
8000baf6 g     F .text	0000000e FuncCAN_Tx
8000c6e2 g     F .text	0000006e osEE_tc_delay
70000e40 g     O .data	00000008 IfxPort_P10_0
80000ca4 g     O .rodata	00000000 __clear_table
8001112c g     F .text	00000020 lock_safety_wdtcon
80007d52 g     F .text	000000a4 IfxScuCcu_getPllErayFrequency
501010a0 g       .inttab	00000000 __interrupt_133
50100560 g       .inttab	00000000 __interrupt_43
70000d08 g     O .data	00000008 IfxPort_P14_7
8000d3e6 g     F .text	00000018 osEE_task_end
50100ac0 g       .inttab	00000000 __interrupt_86
80002dc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_110
80002f80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_124
800002f8 g     O .rodata	00000014 IfxMultican_RXD0G_P34_2_IN
80003bc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_222
80002240 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_18
8000aa90 g     F .text	00000006 getGpt12_T4
50101920 g       .inttab	00000000 __interrupt_201
80002440 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_34
80001000 g       .ctors	00000000 __EH_FRAME_BEGIN__
50101e40 g       .inttab	00000000 __interrupt_242
80002840 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_66
50101180 g       .inttab	00000000 __interrupt_140
80003140 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_138
8000d604 g     F .text	00000078 osEE_counter_insert_rel_trigger
80003e60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_243
50101560 g       .inttab	00000000 __interrupt_171
80007f76 g     F .text	000000b6 IfxScuCcu_getSourceFrequency
800045b6 g     F .text	0000001a IfxMultican_Node_deinit
70000bb0 g     O .data	00000008 IfxPort_P22_9
8000d936 g     F .text	00000014 osEE_change_context_from_task_end
8000008c g     O .rodata	00000014 IfxMultican_TXD2_P32_5_OUT
50100220 g       .inttab	00000000 __interrupt_17
8000cf20 g     F .text	00000064 WaitEvent
70001948 g     O .bss	000000c8 stRxMsgData
80006966 g     F .text	000000f4 IfxPort_disableEmergencyStop
50101a00 g       .inttab	00000000 __interrupt_208
50101da0 g       .inttab	00000000 __interrupt_237
80003fa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_253
80003c20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_225
50100700 g       .inttab	00000000 __interrupt_56
8000a932 g     F .text	0000000a getRightMotorDuty
501009a0 g       .inttab	00000000 __interrupt_77
80002880 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_68
70000c58 g     O .data	00000008 IfxPort_P20_8
70000bb8 g     O .data	00000008 IfxPort_P22_8
70000c60 g     O .data	00000008 IfxPort_P20_7
00000400 g       *ABS*	00000000 __ISTACK0_SIZE
50101280 g       .inttab	00000000 __interrupt_148
50100ca0 g       .inttab	00000000 __interrupt_101
8000d0e6 g     F .text	0000006e IncrementCounter
80000e60 g       .traptab	00000000 __trap_3
80002980 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_76
70000df0 g     O .data	00000008 IfxPort_P11_1
50101f20 g       .inttab	00000000 __interrupt_249
5001b600 g       .CPU2.ustack	00000000 __USTACK2
50101e60 g       .inttab	00000000 __interrupt_243
50101940 g       .inttab	00000000 __interrupt_202
8000d8c4 g     F .text	00000028 osEE_alarm_cancel
80003940 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_202
50101ce0 g       .inttab	00000000 __interrupt_231
800000a0 g     O .rodata	00000014 IfxMultican_TXD2_P15_0_OUT
8000c676 g     F .text	0000006c osEE_tc_stm_set_sr1_next_match
0001e000 g       *ABS*	00000000 __DSPR1_SIZE
80003260 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_147
50100860 g       .inttab	00000000 __interrupt_67
80000020 g       .startup	00000000 BootModeIndex
50101f00 g       .inttab	00000000 __interrupt_248
501019e0 g       .inttab	00000000 __interrupt_207
80006552 g     F .text	000000c6 IfxMultican_Can_Node_sendToBusOff
70000000 g     O .data	00000a40 IfxPort_Pin_pinTable
800032c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_150
80003d80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_236
7000152c g     O .data	00000004 __malloc_trim_threshold
800031a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_141
80002d00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_104
501003a0 g       .inttab	00000000 __interrupt_29
8000d6dc g     F .text	00000024 osEE_counter_cancel_trigger
50100020 g       .inttab	00000000 ___interrupt_1
80010598 g     F .text	000000ca __mdiff
800020e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_7
501015e0 g       .inttab	00000000 __interrupt_175
80002920 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_73
8000d41e g     F .text	0000001e osEE_activate_isr2
700010f8 g     O .data	00000004 __ctype_ptr__
80008d72 g     F .text	00000122 IfxScuCcu_setPll2Frequency
70004444 g     O .bss	00000004 duty
70000e70 g     O .data	00000008 IfxPort_P02_4
80000334 g     O .rodata	00000014 IfxMultican_RXD0C_P12_0_IN
50101ba0 g       .inttab	00000000 __interrupt_221
80003dc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_238
70000a68 g     O .data	00000008 IfxPort_P40_4
80020000 g       .startup	00000000 BootModeHeader1
8000c272 g     F .text	000001e2 osEE_tc_set_pll_fsource
50101800 g       .inttab	00000000 __interrupt_192
80006d86 g     F .text	000000a4 IfxPort_setGroupPadDriver
50100a40 g       .inttab	00000000 __interrupt_82
800026e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_55
70001b70 g     O .bss	00000004 beepOnOff
0001c000 g       *ABS*	00000000 __DSPR0_SIZE
80002fe0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_127
70000f20 g     O .data	00000008 IfxPort_P00_10
80002b80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_92
8000aa70 g     F .text	0000000c runGpt12_T4
70000bf8 g     O .data	00000008 IfxPort_P22_10
8000db62 g     F .text	0000000a atoi
800001a4 g     O .rodata	00000014 IfxMultican_TXD0_P02_5_OUT
501002e0 g       .inttab	00000000 __interrupt_23
80000839 g     O .rodata	00000101 _ctype_
80002320 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_25
800039c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_206
800029e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_79
80000d0c g     O .rodata	00000000 __copy_table
501011a0 g       .inttab	00000000 __interrupt_141
00019700 g       *ABS*	00000000 __ISTACK0_OFFSET
8000a774 g     F .text	00000034 _poll_uart1
8000abc6 g     F .text	00000016 Init_Buzzer
50100e60 g       .inttab	00000000 __interrupt_115
70000c80 g     O .data	00000008 IfxPort_P20_13
50101fc0 g       .inttab	00000000 __interrupt_254
50100720 g       .inttab	00000000 __interrupt_57
00000400 g       *ABS*	00000000 __ISTACK2_SIZE
80002ee0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_119
8001114c g     F .text	00000010 _exit
80002280 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_20
80000f20 g       .traptab	00000000 osEE_tc_trap_protection
80000f00 g     F .traptab	00000000 __TRAPTAB
70000e60 g     O .data	00000008 IfxPort_P02_6
70000b80 g     O .data	00000008 IfxPort_P23_5
50101380 g       .inttab	00000000 __interrupt_156
800001b8 g     O .rodata	00000014 IfxMultican_TXD0_P02_0_OUT
00002000 g       *ABS*	00000000 __CSA2_SIZE
8000ad20 g     F .text	0000001e toggleLED1
800035a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_173
80004602 g     F .text	00000024 IfxMultican_Node_initTxPin
70000c48 g     O .data	00000008 IfxPort_P21_0
70004441 g     O .bss	00000001 ch
80009888 g     F .text	000000e0 IfxScuWdt_initSafetyWatchdog
50101a60 g       .inttab	00000000 __interrupt_211
50100800 g       .inttab	00000000 __interrupt_64
8000db88 g     F .text	00000014 strlen
50100de0 g       .inttab	00000000 __interrupt_111
501008a0 g       .inttab	00000000 __interrupt_69
800000b4 g     O .rodata	00000014 IfxMultican_TXD2_P14_10_OUT
80003860 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_195
0001b700 g       *ABS*	00000000 __ISTACK2_OFFSET
50101720 g       .inttab	00000000 __interrupt_185
8000012c g     O .rodata	00000014 IfxMultican_TXD1_P01_3_OUT
50101680 g       .inttab	00000000 __interrupt_180
80011744 g     F .text	00000040 .hidden __gedf2
70000d30 g     O .data	00000008 IfxPort_P14_2
80000478 g     O .rodata	00000008 IfxScuCcu_defaultErayPllConfig
80002bc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_94
70000e00 g     O .data	00000008 IfxPort_P10_8
50101a20 g       .inttab	00000000 __interrupt_209
80002720 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_57
70000b38 g     O .data	00000008 IfxPort_P32_7
501003c0 g       .inttab	00000000 __interrupt_30
70000e48 g     O .data	00000008 IfxPort_P02_9
70000d70 g     O .data	00000008 IfxPort_P12_1
80003420 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_161
80002f40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_122
70000ac8 g     O .data	00000008 IfxPort_P33_7
80000e00 g       .traptab	00000000 __trap_0
8000afbc g     F .text	00000032 movChA
8000db6c g     F .text	0000001c strchr
70004cc0 g     O .inttab	00000001 __HEAP_END
50100640 g       .inttab	00000000 __interrupt_50
8000bc98 g     F .text	00000044 FuncTOF_Example
8000b8ce g     F .text	00000004 SYSTEM_EnableProtection
6001bc00 g       .CPU1.csa	00000000 __CSA1
50101780 g       .inttab	00000000 __interrupt_188
70000b20 g     O .data	00000008 IfxPort_P33_10
80007a36 g     F .text	00000140 IfxScuCcu_getMaxFrequency
50101f60 g       .inttab	00000000 __interrupt_251
50101b20 g       .inttab	00000000 __interrupt_217
50100be0 g       .inttab	00000000 __interrupt_95
8000c770 g     F .text	0000001a EnableAllInterrupts
8000b07a g     F .text	00000032 movChB_PWM
8000ab2c g     F .text	0000002a VADC_startConversion
50100b00 g       .inttab	00000000 __interrupt_88
8000a824 g     F .text	00000038 _in_uart0
501005a0 g       .inttab	00000000 __interrupt_45
80006e2a g     F .text	00000062 IfxPort_setPinMode
8000bae8 g     F .text	0000000e FuncTask_AEB
80003640 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_178
70000b98 g     O .data	00000008 IfxPort_P23_2
8000607a g     F .text	00000058 IfxMultican_Can_MsgObj_readMessage
80002780 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_60
8000a6ae g     F .text	00000092 _init_uart1
8000da2e g     F .text	0000001a osEE_hal_restore_ctx
50101600 g       .inttab	00000000 __interrupt_176
80011388 g     F .text	00000040 .hidden __subdf3
70000ef0 g     O .data	00000008 IfxPort_P00_5
50100780 g       .inttab	00000000 __interrupt_60
70008000 g     O *ABS*	00000000 _SMALL_DATA_
80003f00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_248
80009a06 g     F .text	00000032 IfxScuWdt_setSafetyEndinit
80010290 g     F .text	00000066 __lo0bits
800034c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_166
80002000 g     F .inttab_cpu0	00002000 __INTTAB0
50100500 g       .inttab	00000000 __interrupt_40
70000a58 g     O .data	00000008 IfxPort_P40_6
70000ca0 g     O .data	00000008 IfxPort_P20_1
50100a60 g       .inttab	00000000 __interrupt_83
8000426c g     F .text	000000a8 IfxMultican_MsgObj_readMessage
8000ad06 g     F .text	0000001a setLED2
50100060 g       .inttab	00000000 __interrupt_3
50100460 g       .inttab	00000000 __interrupt_35
70000a40 g     O .data	00000008 IfxPort_P40_9
80003080 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_132
50101000 g       .inttab	00000000 __interrupt_128
80007d20 g     F .text	00000032 IfxScuCcu_getOscFrequency
800064b6 g     F .text	0000009c IfxMultican_Can_Node_initConfig
8000c86c g     F .text	00000038 ResumeOSInterrupts
50100f60 g       .inttab	00000000 __interrupt_123
800030e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_135
800041da g     F .text	00000006 IfxMultican_MsgObj_getStatus
501004c0 g       .inttab	00000000 __interrupt_38
50100c40 g       .inttab	00000000 __interrupt_98
80003200 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_144
80002d60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_107
80002160 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_11
80000554 g     O .rodata	0000000c osEE_cdb_var
501006a0 g       .inttab	00000000 __interrupt_53
80011992 g     F .text	00000112 .hidden __pack_d
70000de8 g     O .data	00000008 IfxPort_P11_10
8000cdea g     F .text	0000005a SetAbsAlarm
8000ad7c g     F .text	00000094 getSW1_Debounce
8000c8a4 g     F .text	00000096 StartOS
70000c70 g     O .data	00000008 IfxPort_P20_3
80003ca0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_229
70000ed8 g     O .data	00000008 IfxPort_P00_8
80003440 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_162
8000a964 g     F .text	0000007a init_gpt1
800044fa g     F .text	0000006a IfxMultican_MsgObj_writeTxfifo
80000118 g     O .rodata	00000014 IfxMultican_TXD1_P02_9_OUT
50100940 g       .inttab	00000000 __interrupt_74
70000be8 g     O .data	00000008 IfxPort_P22_2
800101cc g     F .text	00000082 __multadd
800101ba g     F .text	00000012 _Bfree
8000aea6 g     F .text	00000082 Init_DCMotor
00000000         *UND*	00000000 __do_global_ctors
80008000 g     O *ABS*	00000000 _SMALL_DATA3_
80009c0a g     F .text	00000046 Driver_Can_TxTest
80003a80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_212



Disassembly of section .startup:

80000020 <_start>:
#endif

void _start(void)
{
  /* asm instruction to jump to the core startup */
  osEE_tc_jump_abs(osEE_tc_core0_start);
80000020:	9d 80 92 5e 	ja 8000bd24 <osEE_tc_core0_start>
80000024:	00 90       	ret 

Disassembly of section .traptab:

80000e00 <TriCore_trap_table>:
80000e00:	0d 00 00 02 	svlcx 
80000e04:	91 00 00 f7 	movh.a %a15,28672
80000e08:	19 f4 d0 24 	ld.w %d4,[%a15]19600 <70004c90 <Tdisptab>>
80000e0c:	60 4f       	mov.a %a15,%d4
80000e0e:	02 f4       	mov %d4,%d15
80000e10:	2d 0f 00 00 	calli %a15
80000e14:	0d 00 40 02 	rslcx 
80000e18:	00 80       	rfe 
80000e1a:	00 00       	nop 
80000e1c:	00 00       	nop 
	...

80000e20 <__trap_1>:
80000e20:	0d 00 00 02 	svlcx 
80000e24:	91 00 00 f7 	movh.a %a15,28672
80000e28:	19 f4 d4 24 	ld.w %d4,[%a15]19604 <70004c94 <Tdisptab+0x4>>
80000e2c:	60 4f       	mov.a %a15,%d4
80000e2e:	02 f4       	mov %d4,%d15
80000e30:	2d 0f 00 00 	calli %a15
80000e34:	0d 00 40 02 	rslcx 
80000e38:	00 80       	rfe 
80000e3a:	00 00       	nop 
80000e3c:	00 00       	nop 
	...

80000e40 <__trap_2>:
80000e40:	0d 00 00 02 	svlcx 
80000e44:	91 00 00 f7 	movh.a %a15,28672
80000e48:	19 f4 d8 24 	ld.w %d4,[%a15]19608 <70004c98 <Tdisptab+0x8>>
80000e4c:	60 4f       	mov.a %a15,%d4
80000e4e:	02 f4       	mov %d4,%d15
80000e50:	2d 0f 00 00 	calli %a15
80000e54:	0d 00 40 02 	rslcx 
80000e58:	00 80       	rfe 
80000e5a:	00 00       	nop 
80000e5c:	00 00       	nop 
	...

80000e60 <__trap_3>:
80000e60:	0d 00 00 02 	svlcx 
80000e64:	91 00 00 f7 	movh.a %a15,28672
80000e68:	19 f4 dc 24 	ld.w %d4,[%a15]19612 <70004c9c <Tdisptab+0xc>>
80000e6c:	60 4f       	mov.a %a15,%d4
80000e6e:	02 f4       	mov %d4,%d15
80000e70:	2d 0f 00 00 	calli %a15
80000e74:	0d 00 40 02 	rslcx 
80000e78:	00 80       	rfe 
80000e7a:	00 00       	nop 
80000e7c:	00 00       	nop 
	...

80000e80 <__trap_4>:
80000e80:	0d 00 00 02 	svlcx 
80000e84:	91 00 00 f7 	movh.a %a15,28672
80000e88:	19 f4 e0 24 	ld.w %d4,[%a15]19616 <70004ca0 <Tdisptab+0x10>>
80000e8c:	60 4f       	mov.a %a15,%d4
80000e8e:	02 f4       	mov %d4,%d15
80000e90:	2d 0f 00 00 	calli %a15
80000e94:	0d 00 40 02 	rslcx 
80000e98:	00 80       	rfe 
80000e9a:	00 00       	nop 
80000e9c:	00 00       	nop 
	...

80000ea0 <__trap_5>:
80000ea0:	0d 00 00 02 	svlcx 
80000ea4:	91 00 00 f7 	movh.a %a15,28672
80000ea8:	19 f4 e4 24 	ld.w %d4,[%a15]19620 <70004ca4 <Tdisptab+0x14>>
80000eac:	60 4f       	mov.a %a15,%d4
80000eae:	02 f4       	mov %d4,%d15
80000eb0:	2d 0f 00 00 	calli %a15
80000eb4:	0d 00 40 02 	rslcx 
80000eb8:	00 80       	rfe 
80000eba:	00 00       	nop 
80000ebc:	00 00       	nop 
	...

80000ec0 <___trap_6>:
80000ec0:	1d 00 3c 66 	j 8000db38 <__trap_6>
	...

80000ee0 <__trap_7>:
80000ee0:	0d 00 00 02 	svlcx 
80000ee4:	91 00 00 f7 	movh.a %a15,28672
80000ee8:	19 f4 ec 24 	ld.w %d4,[%a15]19628 <70004cac <Tdisptab+0x1c>>
80000eec:	60 4f       	mov.a %a15,%d4
80000eee:	02 f4       	mov %d4,%d15
80000ef0:	2d 0f 00 00 	calli %a15
80000ef4:	0d 00 40 02 	rslcx 
80000ef8:	00 80       	rfe 
80000efa:	00 00       	nop 
80000efc:	00 00       	nop 
	...

80000f00 <__TRAPTAB>:
80000f00:	00 a0       	debug 
80000f02:	1d ff ff ff 	j 80000f00 <__TRAPTAB>
	...

80000f20 <osEE_tc_trap_protection>:
80000f20:	00 a0       	debug 
80000f22:	1d ff ff ff 	j 80000f20 <osEE_tc_trap_protection>
	...

80000f40 <osEE_tc_trap_instruction>:
80000f40:	00 a0       	debug 
80000f42:	1d ff ff ff 	j 80000f40 <osEE_tc_trap_instruction>
	...

80000f60 <osEE_tc_trap_context>:
80000f60:	00 a0       	debug 
80000f62:	1d ff ff ff 	j 80000f60 <osEE_tc_trap_context>
	...

80000f80 <osEE_tc_trap_bus>:
80000f80:	00 a0       	debug 
80000f82:	1d ff ff ff 	j 80000f80 <osEE_tc_trap_bus>
	...

80000fa0 <osEE_tc_trap_assertion>:
80000fa0:	00 a0       	debug 
80000fa2:	1d ff ff ff 	j 80000fa0 <osEE_tc_trap_assertion>
	...

80000fc0 <osEE_tc_trap_system>:
80000fc0:	00 a0       	debug 
80000fc2:	1d ff ff ff 	j 80000fc0 <osEE_tc_trap_system>
	...

80000fe0 <osEE_tc_trap_nmi>:
80000fe0:	00 a0       	debug 
80000fe2:	1d ff ff ff 	j 80000fe0 <osEE_tc_trap_nmi>
	...

Disassembly of section .ctors:

80001000 <__CTOR_LIST__>:
	...

Disassembly of section .dtors:

80001008 <__DTOR_LIST__>:
	...

Disassembly of section .inttab_cpu0:

80002000 <__INTTAB0>:
	...

80002020 <osEE_tc_isr2_entry_1>:
80002020:	0d 00 00 02 	svlcx 
80002024:	82 04       	mov %d4,0
80002026:	1d 00 95 53 	j 8000c750 <osEE_tc_isr2_wrapper>
	...

80002040 <osEE_tc_isr_dummy_entry_2>:
80002040:	3c 00       	j 80002040 <osEE_tc_isr_dummy_entry_2>
	...

80002060 <osEE_tc_isr_dummy_entry_3>:
80002060:	3c 00       	j 80002060 <osEE_tc_isr_dummy_entry_3>
	...

80002080 <osEE_tc_isr_dummy_entry_4>:
80002080:	3c 00       	j 80002080 <osEE_tc_isr_dummy_entry_4>
	...

800020a0 <osEE_tc_isr_dummy_entry_5>:
800020a0:	3c 00       	j 800020a0 <osEE_tc_isr_dummy_entry_5>
	...

800020c0 <osEE_tc_isr_dummy_entry_6>:
800020c0:	3c 00       	j 800020c0 <osEE_tc_isr_dummy_entry_6>
	...

800020e0 <osEE_tc_isr_dummy_entry_7>:
800020e0:	3c 00       	j 800020e0 <osEE_tc_isr_dummy_entry_7>
	...

80002100 <osEE_tc_isr_dummy_entry_8>:
80002100:	3c 00       	j 80002100 <osEE_tc_isr_dummy_entry_8>
	...

80002120 <osEE_tc_isr_dummy_entry_9>:
80002120:	3c 00       	j 80002120 <osEE_tc_isr_dummy_entry_9>
	...

80002140 <osEE_tc_isr_dummy_entry_10>:
80002140:	3c 00       	j 80002140 <osEE_tc_isr_dummy_entry_10>
	...

80002160 <osEE_tc_isr_dummy_entry_11>:
80002160:	3c 00       	j 80002160 <osEE_tc_isr_dummy_entry_11>
	...

80002180 <osEE_tc_isr_dummy_entry_12>:
80002180:	3c 00       	j 80002180 <osEE_tc_isr_dummy_entry_12>
	...

800021a0 <osEE_tc_isr_dummy_entry_13>:
800021a0:	3c 00       	j 800021a0 <osEE_tc_isr_dummy_entry_13>
	...

800021c0 <osEE_tc_isr_dummy_entry_14>:
800021c0:	3c 00       	j 800021c0 <osEE_tc_isr_dummy_entry_14>
	...

800021e0 <osEE_tc_isr_dummy_entry_15>:
800021e0:	3c 00       	j 800021e0 <osEE_tc_isr_dummy_entry_15>
	...

80002200 <osEE_tc_isr_dummy_entry_16>:
80002200:	3c 00       	j 80002200 <osEE_tc_isr_dummy_entry_16>
	...

80002220 <osEE_tc_isr_dummy_entry_17>:
80002220:	3c 00       	j 80002220 <osEE_tc_isr_dummy_entry_17>
	...

80002240 <osEE_tc_isr_dummy_entry_18>:
80002240:	3c 00       	j 80002240 <osEE_tc_isr_dummy_entry_18>
	...

80002260 <osEE_tc_isr_dummy_entry_19>:
80002260:	3c 00       	j 80002260 <osEE_tc_isr_dummy_entry_19>
	...

80002280 <osEE_tc_isr_dummy_entry_20>:
80002280:	3c 00       	j 80002280 <osEE_tc_isr_dummy_entry_20>
	...

800022a0 <osEE_tc_isr_dummy_entry_21>:
800022a0:	3c 00       	j 800022a0 <osEE_tc_isr_dummy_entry_21>
	...

800022c0 <osEE_tc_isr_dummy_entry_22>:
800022c0:	3c 00       	j 800022c0 <osEE_tc_isr_dummy_entry_22>
	...

800022e0 <osEE_tc_isr_dummy_entry_23>:
800022e0:	3c 00       	j 800022e0 <osEE_tc_isr_dummy_entry_23>
	...

80002300 <osEE_tc_isr_dummy_entry_24>:
80002300:	3c 00       	j 80002300 <osEE_tc_isr_dummy_entry_24>
	...

80002320 <osEE_tc_isr_dummy_entry_25>:
80002320:	3c 00       	j 80002320 <osEE_tc_isr_dummy_entry_25>
	...

80002340 <osEE_tc_isr_dummy_entry_26>:
80002340:	3c 00       	j 80002340 <osEE_tc_isr_dummy_entry_26>
	...

80002360 <osEE_tc_isr_dummy_entry_27>:
80002360:	3c 00       	j 80002360 <osEE_tc_isr_dummy_entry_27>
	...

80002380 <osEE_tc_isr_dummy_entry_28>:
80002380:	3c 00       	j 80002380 <osEE_tc_isr_dummy_entry_28>
	...

800023a0 <osEE_tc_isr_dummy_entry_29>:
800023a0:	3c 00       	j 800023a0 <osEE_tc_isr_dummy_entry_29>
	...

800023c0 <osEE_tc_isr_dummy_entry_30>:
800023c0:	3c 00       	j 800023c0 <osEE_tc_isr_dummy_entry_30>
	...

800023e0 <osEE_tc_isr_dummy_entry_31>:
800023e0:	3c 00       	j 800023e0 <osEE_tc_isr_dummy_entry_31>
	...

80002400 <osEE_tc_isr_dummy_entry_32>:
80002400:	3c 00       	j 80002400 <osEE_tc_isr_dummy_entry_32>
	...

80002420 <osEE_tc_isr_dummy_entry_33>:
80002420:	3c 00       	j 80002420 <osEE_tc_isr_dummy_entry_33>
	...

80002440 <osEE_tc_isr_dummy_entry_34>:
80002440:	3c 00       	j 80002440 <osEE_tc_isr_dummy_entry_34>
	...

80002460 <osEE_tc_isr_dummy_entry_35>:
80002460:	3c 00       	j 80002460 <osEE_tc_isr_dummy_entry_35>
	...

80002480 <osEE_tc_isr_dummy_entry_36>:
80002480:	3c 00       	j 80002480 <osEE_tc_isr_dummy_entry_36>
	...

800024a0 <osEE_tc_isr_dummy_entry_37>:
800024a0:	3c 00       	j 800024a0 <osEE_tc_isr_dummy_entry_37>
	...

800024c0 <osEE_tc_isr_dummy_entry_38>:
800024c0:	3c 00       	j 800024c0 <osEE_tc_isr_dummy_entry_38>
	...

800024e0 <osEE_tc_isr_dummy_entry_39>:
800024e0:	3c 00       	j 800024e0 <osEE_tc_isr_dummy_entry_39>
	...

80002500 <osEE_tc_isr_dummy_entry_40>:
80002500:	3c 00       	j 80002500 <osEE_tc_isr_dummy_entry_40>
	...

80002520 <osEE_tc_isr_dummy_entry_41>:
80002520:	3c 00       	j 80002520 <osEE_tc_isr_dummy_entry_41>
	...

80002540 <osEE_tc_isr_dummy_entry_42>:
80002540:	3c 00       	j 80002540 <osEE_tc_isr_dummy_entry_42>
	...

80002560 <osEE_tc_isr_dummy_entry_43>:
80002560:	3c 00       	j 80002560 <osEE_tc_isr_dummy_entry_43>
	...

80002580 <osEE_tc_isr_dummy_entry_44>:
80002580:	3c 00       	j 80002580 <osEE_tc_isr_dummy_entry_44>
	...

800025a0 <osEE_tc_isr_dummy_entry_45>:
800025a0:	3c 00       	j 800025a0 <osEE_tc_isr_dummy_entry_45>
	...

800025c0 <osEE_tc_isr_dummy_entry_46>:
800025c0:	3c 00       	j 800025c0 <osEE_tc_isr_dummy_entry_46>
	...

800025e0 <osEE_tc_isr_dummy_entry_47>:
800025e0:	3c 00       	j 800025e0 <osEE_tc_isr_dummy_entry_47>
	...

80002600 <osEE_tc_isr_dummy_entry_48>:
80002600:	3c 00       	j 80002600 <osEE_tc_isr_dummy_entry_48>
	...

80002620 <osEE_tc_isr_dummy_entry_49>:
80002620:	3c 00       	j 80002620 <osEE_tc_isr_dummy_entry_49>
	...

80002640 <osEE_tc_isr_dummy_entry_50>:
80002640:	3c 00       	j 80002640 <osEE_tc_isr_dummy_entry_50>
	...

80002660 <osEE_tc_isr_dummy_entry_51>:
80002660:	3c 00       	j 80002660 <osEE_tc_isr_dummy_entry_51>
	...

80002680 <osEE_tc_isr_dummy_entry_52>:
80002680:	3c 00       	j 80002680 <osEE_tc_isr_dummy_entry_52>
	...

800026a0 <osEE_tc_isr_dummy_entry_53>:
800026a0:	3c 00       	j 800026a0 <osEE_tc_isr_dummy_entry_53>
	...

800026c0 <osEE_tc_isr_dummy_entry_54>:
800026c0:	3c 00       	j 800026c0 <osEE_tc_isr_dummy_entry_54>
	...

800026e0 <osEE_tc_isr_dummy_entry_55>:
800026e0:	3c 00       	j 800026e0 <osEE_tc_isr_dummy_entry_55>
	...

80002700 <osEE_tc_isr_dummy_entry_56>:
80002700:	3c 00       	j 80002700 <osEE_tc_isr_dummy_entry_56>
	...

80002720 <osEE_tc_isr_dummy_entry_57>:
80002720:	3c 00       	j 80002720 <osEE_tc_isr_dummy_entry_57>
	...

80002740 <osEE_tc_isr_dummy_entry_58>:
80002740:	3c 00       	j 80002740 <osEE_tc_isr_dummy_entry_58>
	...

80002760 <osEE_tc_isr_dummy_entry_59>:
80002760:	3c 00       	j 80002760 <osEE_tc_isr_dummy_entry_59>
	...

80002780 <osEE_tc_isr_dummy_entry_60>:
80002780:	3c 00       	j 80002780 <osEE_tc_isr_dummy_entry_60>
	...

800027a0 <osEE_tc_isr_dummy_entry_61>:
800027a0:	3c 00       	j 800027a0 <osEE_tc_isr_dummy_entry_61>
	...

800027c0 <osEE_tc_isr_dummy_entry_62>:
800027c0:	3c 00       	j 800027c0 <osEE_tc_isr_dummy_entry_62>
	...

800027e0 <osEE_tc_isr_dummy_entry_63>:
800027e0:	3c 00       	j 800027e0 <osEE_tc_isr_dummy_entry_63>
	...

80002800 <osEE_tc_isr_dummy_entry_64>:
80002800:	3c 00       	j 80002800 <osEE_tc_isr_dummy_entry_64>
	...

80002820 <osEE_tc_isr_dummy_entry_65>:
80002820:	3c 00       	j 80002820 <osEE_tc_isr_dummy_entry_65>
	...

80002840 <osEE_tc_isr_dummy_entry_66>:
80002840:	3c 00       	j 80002840 <osEE_tc_isr_dummy_entry_66>
	...

80002860 <osEE_tc_isr_dummy_entry_67>:
80002860:	3c 00       	j 80002860 <osEE_tc_isr_dummy_entry_67>
	...

80002880 <osEE_tc_isr_dummy_entry_68>:
80002880:	3c 00       	j 80002880 <osEE_tc_isr_dummy_entry_68>
	...

800028a0 <osEE_tc_isr_dummy_entry_69>:
800028a0:	3c 00       	j 800028a0 <osEE_tc_isr_dummy_entry_69>
	...

800028c0 <osEE_tc_isr_dummy_entry_70>:
800028c0:	3c 00       	j 800028c0 <osEE_tc_isr_dummy_entry_70>
	...

800028e0 <osEE_tc_isr_dummy_entry_71>:
800028e0:	3c 00       	j 800028e0 <osEE_tc_isr_dummy_entry_71>
	...

80002900 <osEE_tc_isr_dummy_entry_72>:
80002900:	3c 00       	j 80002900 <osEE_tc_isr_dummy_entry_72>
	...

80002920 <osEE_tc_isr_dummy_entry_73>:
80002920:	3c 00       	j 80002920 <osEE_tc_isr_dummy_entry_73>
	...

80002940 <osEE_tc_isr_dummy_entry_74>:
80002940:	3c 00       	j 80002940 <osEE_tc_isr_dummy_entry_74>
	...

80002960 <osEE_tc_isr_dummy_entry_75>:
80002960:	3c 00       	j 80002960 <osEE_tc_isr_dummy_entry_75>
	...

80002980 <osEE_tc_isr_dummy_entry_76>:
80002980:	3c 00       	j 80002980 <osEE_tc_isr_dummy_entry_76>
	...

800029a0 <osEE_tc_isr_dummy_entry_77>:
800029a0:	3c 00       	j 800029a0 <osEE_tc_isr_dummy_entry_77>
	...

800029c0 <osEE_tc_isr_dummy_entry_78>:
800029c0:	3c 00       	j 800029c0 <osEE_tc_isr_dummy_entry_78>
	...

800029e0 <osEE_tc_isr_dummy_entry_79>:
800029e0:	3c 00       	j 800029e0 <osEE_tc_isr_dummy_entry_79>
	...

80002a00 <osEE_tc_isr_dummy_entry_80>:
80002a00:	3c 00       	j 80002a00 <osEE_tc_isr_dummy_entry_80>
	...

80002a20 <osEE_tc_isr_dummy_entry_81>:
80002a20:	3c 00       	j 80002a20 <osEE_tc_isr_dummy_entry_81>
	...

80002a40 <osEE_tc_isr_dummy_entry_82>:
80002a40:	3c 00       	j 80002a40 <osEE_tc_isr_dummy_entry_82>
	...

80002a60 <osEE_tc_isr_dummy_entry_83>:
80002a60:	3c 00       	j 80002a60 <osEE_tc_isr_dummy_entry_83>
	...

80002a80 <osEE_tc_isr_dummy_entry_84>:
80002a80:	3c 00       	j 80002a80 <osEE_tc_isr_dummy_entry_84>
	...

80002aa0 <osEE_tc_isr_dummy_entry_85>:
80002aa0:	3c 00       	j 80002aa0 <osEE_tc_isr_dummy_entry_85>
	...

80002ac0 <osEE_tc_isr_dummy_entry_86>:
80002ac0:	3c 00       	j 80002ac0 <osEE_tc_isr_dummy_entry_86>
	...

80002ae0 <osEE_tc_isr_dummy_entry_87>:
80002ae0:	3c 00       	j 80002ae0 <osEE_tc_isr_dummy_entry_87>
	...

80002b00 <osEE_tc_isr_dummy_entry_88>:
80002b00:	3c 00       	j 80002b00 <osEE_tc_isr_dummy_entry_88>
	...

80002b20 <osEE_tc_isr_dummy_entry_89>:
80002b20:	3c 00       	j 80002b20 <osEE_tc_isr_dummy_entry_89>
	...

80002b40 <osEE_tc_isr_dummy_entry_90>:
80002b40:	3c 00       	j 80002b40 <osEE_tc_isr_dummy_entry_90>
	...

80002b60 <osEE_tc_isr_dummy_entry_91>:
80002b60:	3c 00       	j 80002b60 <osEE_tc_isr_dummy_entry_91>
	...

80002b80 <osEE_tc_isr_dummy_entry_92>:
80002b80:	3c 00       	j 80002b80 <osEE_tc_isr_dummy_entry_92>
	...

80002ba0 <osEE_tc_isr_dummy_entry_93>:
80002ba0:	3c 00       	j 80002ba0 <osEE_tc_isr_dummy_entry_93>
	...

80002bc0 <osEE_tc_isr_dummy_entry_94>:
80002bc0:	3c 00       	j 80002bc0 <osEE_tc_isr_dummy_entry_94>
	...

80002be0 <osEE_tc_isr_dummy_entry_95>:
80002be0:	3c 00       	j 80002be0 <osEE_tc_isr_dummy_entry_95>
	...

80002c00 <osEE_tc_isr_dummy_entry_96>:
80002c00:	3c 00       	j 80002c00 <osEE_tc_isr_dummy_entry_96>
	...

80002c20 <osEE_tc_isr_dummy_entry_97>:
80002c20:	3c 00       	j 80002c20 <osEE_tc_isr_dummy_entry_97>
	...

80002c40 <osEE_tc_isr_dummy_entry_98>:
80002c40:	3c 00       	j 80002c40 <osEE_tc_isr_dummy_entry_98>
	...

80002c60 <osEE_tc_isr_dummy_entry_99>:
80002c60:	3c 00       	j 80002c60 <osEE_tc_isr_dummy_entry_99>
	...

80002c80 <osEE_tc_isr_dummy_entry_100>:
80002c80:	3c 00       	j 80002c80 <osEE_tc_isr_dummy_entry_100>
	...

80002ca0 <osEE_tc_isr_dummy_entry_101>:
80002ca0:	3c 00       	j 80002ca0 <osEE_tc_isr_dummy_entry_101>
	...

80002cc0 <osEE_tc_isr_dummy_entry_102>:
80002cc0:	3c 00       	j 80002cc0 <osEE_tc_isr_dummy_entry_102>
	...

80002ce0 <osEE_tc_isr_dummy_entry_103>:
80002ce0:	3c 00       	j 80002ce0 <osEE_tc_isr_dummy_entry_103>
	...

80002d00 <osEE_tc_isr_dummy_entry_104>:
80002d00:	3c 00       	j 80002d00 <osEE_tc_isr_dummy_entry_104>
	...

80002d20 <osEE_tc_isr_dummy_entry_105>:
80002d20:	3c 00       	j 80002d20 <osEE_tc_isr_dummy_entry_105>
	...

80002d40 <osEE_tc_isr_dummy_entry_106>:
80002d40:	3c 00       	j 80002d40 <osEE_tc_isr_dummy_entry_106>
	...

80002d60 <osEE_tc_isr_dummy_entry_107>:
80002d60:	3c 00       	j 80002d60 <osEE_tc_isr_dummy_entry_107>
	...

80002d80 <osEE_tc_isr_dummy_entry_108>:
80002d80:	3c 00       	j 80002d80 <osEE_tc_isr_dummy_entry_108>
	...

80002da0 <osEE_tc_isr_dummy_entry_109>:
80002da0:	3c 00       	j 80002da0 <osEE_tc_isr_dummy_entry_109>
	...

80002dc0 <osEE_tc_isr_dummy_entry_110>:
80002dc0:	3c 00       	j 80002dc0 <osEE_tc_isr_dummy_entry_110>
	...

80002de0 <osEE_tc_isr_dummy_entry_111>:
80002de0:	3c 00       	j 80002de0 <osEE_tc_isr_dummy_entry_111>
	...

80002e00 <osEE_tc_isr_dummy_entry_112>:
80002e00:	3c 00       	j 80002e00 <osEE_tc_isr_dummy_entry_112>
	...

80002e20 <osEE_tc_isr_dummy_entry_113>:
80002e20:	3c 00       	j 80002e20 <osEE_tc_isr_dummy_entry_113>
	...

80002e40 <osEE_tc_isr_dummy_entry_114>:
80002e40:	3c 00       	j 80002e40 <osEE_tc_isr_dummy_entry_114>
	...

80002e60 <osEE_tc_isr_dummy_entry_115>:
80002e60:	3c 00       	j 80002e60 <osEE_tc_isr_dummy_entry_115>
	...

80002e80 <osEE_tc_isr_dummy_entry_116>:
80002e80:	3c 00       	j 80002e80 <osEE_tc_isr_dummy_entry_116>
	...

80002ea0 <osEE_tc_isr_dummy_entry_117>:
80002ea0:	3c 00       	j 80002ea0 <osEE_tc_isr_dummy_entry_117>
	...

80002ec0 <osEE_tc_isr_dummy_entry_118>:
80002ec0:	3c 00       	j 80002ec0 <osEE_tc_isr_dummy_entry_118>
	...

80002ee0 <osEE_tc_isr_dummy_entry_119>:
80002ee0:	3c 00       	j 80002ee0 <osEE_tc_isr_dummy_entry_119>
	...

80002f00 <osEE_tc_isr_dummy_entry_120>:
80002f00:	3c 00       	j 80002f00 <osEE_tc_isr_dummy_entry_120>
	...

80002f20 <osEE_tc_isr_dummy_entry_121>:
80002f20:	3c 00       	j 80002f20 <osEE_tc_isr_dummy_entry_121>
	...

80002f40 <osEE_tc_isr_dummy_entry_122>:
80002f40:	3c 00       	j 80002f40 <osEE_tc_isr_dummy_entry_122>
	...

80002f60 <osEE_tc_isr_dummy_entry_123>:
80002f60:	3c 00       	j 80002f60 <osEE_tc_isr_dummy_entry_123>
	...

80002f80 <osEE_tc_isr_dummy_entry_124>:
80002f80:	3c 00       	j 80002f80 <osEE_tc_isr_dummy_entry_124>
	...

80002fa0 <osEE_tc_isr_dummy_entry_125>:
80002fa0:	3c 00       	j 80002fa0 <osEE_tc_isr_dummy_entry_125>
	...

80002fc0 <osEE_tc_isr_dummy_entry_126>:
80002fc0:	3c 00       	j 80002fc0 <osEE_tc_isr_dummy_entry_126>
	...

80002fe0 <osEE_tc_isr_dummy_entry_127>:
80002fe0:	3c 00       	j 80002fe0 <osEE_tc_isr_dummy_entry_127>
	...

80003000 <osEE_tc_isr_dummy_entry_128>:
80003000:	3c 00       	j 80003000 <osEE_tc_isr_dummy_entry_128>
	...

80003020 <osEE_tc_isr_dummy_entry_129>:
80003020:	3c 00       	j 80003020 <osEE_tc_isr_dummy_entry_129>
	...

80003040 <osEE_tc_isr_dummy_entry_130>:
80003040:	3c 00       	j 80003040 <osEE_tc_isr_dummy_entry_130>
	...

80003060 <osEE_tc_isr_dummy_entry_131>:
80003060:	3c 00       	j 80003060 <osEE_tc_isr_dummy_entry_131>
	...

80003080 <osEE_tc_isr_dummy_entry_132>:
80003080:	3c 00       	j 80003080 <osEE_tc_isr_dummy_entry_132>
	...

800030a0 <osEE_tc_isr_dummy_entry_133>:
800030a0:	3c 00       	j 800030a0 <osEE_tc_isr_dummy_entry_133>
	...

800030c0 <osEE_tc_isr_dummy_entry_134>:
800030c0:	3c 00       	j 800030c0 <osEE_tc_isr_dummy_entry_134>
	...

800030e0 <osEE_tc_isr_dummy_entry_135>:
800030e0:	3c 00       	j 800030e0 <osEE_tc_isr_dummy_entry_135>
	...

80003100 <osEE_tc_isr_dummy_entry_136>:
80003100:	3c 00       	j 80003100 <osEE_tc_isr_dummy_entry_136>
	...

80003120 <osEE_tc_isr_dummy_entry_137>:
80003120:	3c 00       	j 80003120 <osEE_tc_isr_dummy_entry_137>
	...

80003140 <osEE_tc_isr_dummy_entry_138>:
80003140:	3c 00       	j 80003140 <osEE_tc_isr_dummy_entry_138>
	...

80003160 <osEE_tc_isr_dummy_entry_139>:
80003160:	3c 00       	j 80003160 <osEE_tc_isr_dummy_entry_139>
	...

80003180 <osEE_tc_isr_dummy_entry_140>:
80003180:	3c 00       	j 80003180 <osEE_tc_isr_dummy_entry_140>
	...

800031a0 <osEE_tc_isr_dummy_entry_141>:
800031a0:	3c 00       	j 800031a0 <osEE_tc_isr_dummy_entry_141>
	...

800031c0 <osEE_tc_isr_dummy_entry_142>:
800031c0:	3c 00       	j 800031c0 <osEE_tc_isr_dummy_entry_142>
	...

800031e0 <osEE_tc_isr_dummy_entry_143>:
800031e0:	3c 00       	j 800031e0 <osEE_tc_isr_dummy_entry_143>
	...

80003200 <osEE_tc_isr_dummy_entry_144>:
80003200:	3c 00       	j 80003200 <osEE_tc_isr_dummy_entry_144>
	...

80003220 <osEE_tc_isr_dummy_entry_145>:
80003220:	3c 00       	j 80003220 <osEE_tc_isr_dummy_entry_145>
	...

80003240 <osEE_tc_isr_dummy_entry_146>:
80003240:	3c 00       	j 80003240 <osEE_tc_isr_dummy_entry_146>
	...

80003260 <osEE_tc_isr_dummy_entry_147>:
80003260:	3c 00       	j 80003260 <osEE_tc_isr_dummy_entry_147>
	...

80003280 <osEE_tc_isr_dummy_entry_148>:
80003280:	3c 00       	j 80003280 <osEE_tc_isr_dummy_entry_148>
	...

800032a0 <osEE_tc_isr_dummy_entry_149>:
800032a0:	3c 00       	j 800032a0 <osEE_tc_isr_dummy_entry_149>
	...

800032c0 <osEE_tc_isr_dummy_entry_150>:
800032c0:	3c 00       	j 800032c0 <osEE_tc_isr_dummy_entry_150>
	...

800032e0 <osEE_tc_isr_dummy_entry_151>:
800032e0:	3c 00       	j 800032e0 <osEE_tc_isr_dummy_entry_151>
	...

80003300 <osEE_tc_isr_dummy_entry_152>:
80003300:	3c 00       	j 80003300 <osEE_tc_isr_dummy_entry_152>
	...

80003320 <osEE_tc_isr_dummy_entry_153>:
80003320:	3c 00       	j 80003320 <osEE_tc_isr_dummy_entry_153>
	...

80003340 <osEE_tc_isr_dummy_entry_154>:
80003340:	3c 00       	j 80003340 <osEE_tc_isr_dummy_entry_154>
	...

80003360 <osEE_tc_isr_dummy_entry_155>:
80003360:	3c 00       	j 80003360 <osEE_tc_isr_dummy_entry_155>
	...

80003380 <osEE_tc_isr_dummy_entry_156>:
80003380:	3c 00       	j 80003380 <osEE_tc_isr_dummy_entry_156>
	...

800033a0 <osEE_tc_isr_dummy_entry_157>:
800033a0:	3c 00       	j 800033a0 <osEE_tc_isr_dummy_entry_157>
	...

800033c0 <osEE_tc_isr_dummy_entry_158>:
800033c0:	3c 00       	j 800033c0 <osEE_tc_isr_dummy_entry_158>
	...

800033e0 <osEE_tc_isr_dummy_entry_159>:
800033e0:	3c 00       	j 800033e0 <osEE_tc_isr_dummy_entry_159>
	...

80003400 <osEE_tc_isr_dummy_entry_160>:
80003400:	3c 00       	j 80003400 <osEE_tc_isr_dummy_entry_160>
	...

80003420 <osEE_tc_isr_dummy_entry_161>:
80003420:	3c 00       	j 80003420 <osEE_tc_isr_dummy_entry_161>
	...

80003440 <osEE_tc_isr_dummy_entry_162>:
80003440:	3c 00       	j 80003440 <osEE_tc_isr_dummy_entry_162>
	...

80003460 <osEE_tc_isr_dummy_entry_163>:
80003460:	3c 00       	j 80003460 <osEE_tc_isr_dummy_entry_163>
	...

80003480 <osEE_tc_isr_dummy_entry_164>:
80003480:	3c 00       	j 80003480 <osEE_tc_isr_dummy_entry_164>
	...

800034a0 <osEE_tc_isr_dummy_entry_165>:
800034a0:	3c 00       	j 800034a0 <osEE_tc_isr_dummy_entry_165>
	...

800034c0 <osEE_tc_isr_dummy_entry_166>:
800034c0:	3c 00       	j 800034c0 <osEE_tc_isr_dummy_entry_166>
	...

800034e0 <osEE_tc_isr_dummy_entry_167>:
800034e0:	3c 00       	j 800034e0 <osEE_tc_isr_dummy_entry_167>
	...

80003500 <osEE_tc_isr_dummy_entry_168>:
80003500:	3c 00       	j 80003500 <osEE_tc_isr_dummy_entry_168>
	...

80003520 <osEE_tc_isr_dummy_entry_169>:
80003520:	3c 00       	j 80003520 <osEE_tc_isr_dummy_entry_169>
	...

80003540 <osEE_tc_isr_dummy_entry_170>:
80003540:	3c 00       	j 80003540 <osEE_tc_isr_dummy_entry_170>
	...

80003560 <osEE_tc_isr_dummy_entry_171>:
80003560:	3c 00       	j 80003560 <osEE_tc_isr_dummy_entry_171>
	...

80003580 <osEE_tc_isr_dummy_entry_172>:
80003580:	3c 00       	j 80003580 <osEE_tc_isr_dummy_entry_172>
	...

800035a0 <osEE_tc_isr_dummy_entry_173>:
800035a0:	3c 00       	j 800035a0 <osEE_tc_isr_dummy_entry_173>
	...

800035c0 <osEE_tc_isr_dummy_entry_174>:
800035c0:	3c 00       	j 800035c0 <osEE_tc_isr_dummy_entry_174>
	...

800035e0 <osEE_tc_isr_dummy_entry_175>:
800035e0:	3c 00       	j 800035e0 <osEE_tc_isr_dummy_entry_175>
	...

80003600 <osEE_tc_isr_dummy_entry_176>:
80003600:	3c 00       	j 80003600 <osEE_tc_isr_dummy_entry_176>
	...

80003620 <osEE_tc_isr_dummy_entry_177>:
80003620:	3c 00       	j 80003620 <osEE_tc_isr_dummy_entry_177>
	...

80003640 <osEE_tc_isr_dummy_entry_178>:
80003640:	3c 00       	j 80003640 <osEE_tc_isr_dummy_entry_178>
	...

80003660 <osEE_tc_isr_dummy_entry_179>:
80003660:	3c 00       	j 80003660 <osEE_tc_isr_dummy_entry_179>
	...

80003680 <osEE_tc_isr_dummy_entry_180>:
80003680:	3c 00       	j 80003680 <osEE_tc_isr_dummy_entry_180>
	...

800036a0 <osEE_tc_isr_dummy_entry_181>:
800036a0:	3c 00       	j 800036a0 <osEE_tc_isr_dummy_entry_181>
	...

800036c0 <osEE_tc_isr_dummy_entry_182>:
800036c0:	3c 00       	j 800036c0 <osEE_tc_isr_dummy_entry_182>
	...

800036e0 <osEE_tc_isr_dummy_entry_183>:
800036e0:	3c 00       	j 800036e0 <osEE_tc_isr_dummy_entry_183>
	...

80003700 <osEE_tc_isr_dummy_entry_184>:
80003700:	3c 00       	j 80003700 <osEE_tc_isr_dummy_entry_184>
	...

80003720 <osEE_tc_isr_dummy_entry_185>:
80003720:	3c 00       	j 80003720 <osEE_tc_isr_dummy_entry_185>
	...

80003740 <osEE_tc_isr_dummy_entry_186>:
80003740:	3c 00       	j 80003740 <osEE_tc_isr_dummy_entry_186>
	...

80003760 <osEE_tc_isr_dummy_entry_187>:
80003760:	3c 00       	j 80003760 <osEE_tc_isr_dummy_entry_187>
	...

80003780 <osEE_tc_isr_dummy_entry_188>:
80003780:	3c 00       	j 80003780 <osEE_tc_isr_dummy_entry_188>
	...

800037a0 <osEE_tc_isr_dummy_entry_189>:
800037a0:	3c 00       	j 800037a0 <osEE_tc_isr_dummy_entry_189>
	...

800037c0 <osEE_tc_isr_dummy_entry_190>:
800037c0:	3c 00       	j 800037c0 <osEE_tc_isr_dummy_entry_190>
	...

800037e0 <osEE_tc_isr_dummy_entry_191>:
800037e0:	3c 00       	j 800037e0 <osEE_tc_isr_dummy_entry_191>
	...

80003800 <osEE_tc_isr_dummy_entry_192>:
80003800:	3c 00       	j 80003800 <osEE_tc_isr_dummy_entry_192>
	...

80003820 <osEE_tc_isr_dummy_entry_193>:
80003820:	3c 00       	j 80003820 <osEE_tc_isr_dummy_entry_193>
	...

80003840 <osEE_tc_isr_dummy_entry_194>:
80003840:	3c 00       	j 80003840 <osEE_tc_isr_dummy_entry_194>
	...

80003860 <osEE_tc_isr_dummy_entry_195>:
80003860:	3c 00       	j 80003860 <osEE_tc_isr_dummy_entry_195>
	...

80003880 <osEE_tc_isr_dummy_entry_196>:
80003880:	3c 00       	j 80003880 <osEE_tc_isr_dummy_entry_196>
	...

800038a0 <osEE_tc_isr_dummy_entry_197>:
800038a0:	3c 00       	j 800038a0 <osEE_tc_isr_dummy_entry_197>
	...

800038c0 <osEE_tc_isr_dummy_entry_198>:
800038c0:	3c 00       	j 800038c0 <osEE_tc_isr_dummy_entry_198>
	...

800038e0 <osEE_tc_isr_dummy_entry_199>:
800038e0:	3c 00       	j 800038e0 <osEE_tc_isr_dummy_entry_199>
	...

80003900 <osEE_tc_isr_dummy_entry_200>:
80003900:	3c 00       	j 80003900 <osEE_tc_isr_dummy_entry_200>
	...

80003920 <osEE_tc_isr_dummy_entry_201>:
80003920:	3c 00       	j 80003920 <osEE_tc_isr_dummy_entry_201>
	...

80003940 <osEE_tc_isr_dummy_entry_202>:
80003940:	3c 00       	j 80003940 <osEE_tc_isr_dummy_entry_202>
	...

80003960 <osEE_tc_isr_dummy_entry_203>:
80003960:	3c 00       	j 80003960 <osEE_tc_isr_dummy_entry_203>
	...

80003980 <osEE_tc_isr_dummy_entry_204>:
80003980:	3c 00       	j 80003980 <osEE_tc_isr_dummy_entry_204>
	...

800039a0 <osEE_tc_isr_dummy_entry_205>:
800039a0:	3c 00       	j 800039a0 <osEE_tc_isr_dummy_entry_205>
	...

800039c0 <osEE_tc_isr_dummy_entry_206>:
800039c0:	3c 00       	j 800039c0 <osEE_tc_isr_dummy_entry_206>
	...

800039e0 <osEE_tc_isr_dummy_entry_207>:
800039e0:	3c 00       	j 800039e0 <osEE_tc_isr_dummy_entry_207>
	...

80003a00 <osEE_tc_isr_dummy_entry_208>:
80003a00:	3c 00       	j 80003a00 <osEE_tc_isr_dummy_entry_208>
	...

80003a20 <osEE_tc_isr_dummy_entry_209>:
80003a20:	3c 00       	j 80003a20 <osEE_tc_isr_dummy_entry_209>
	...

80003a40 <osEE_tc_isr_dummy_entry_210>:
80003a40:	3c 00       	j 80003a40 <osEE_tc_isr_dummy_entry_210>
	...

80003a60 <osEE_tc_isr_dummy_entry_211>:
80003a60:	3c 00       	j 80003a60 <osEE_tc_isr_dummy_entry_211>
	...

80003a80 <osEE_tc_isr_dummy_entry_212>:
80003a80:	3c 00       	j 80003a80 <osEE_tc_isr_dummy_entry_212>
	...

80003aa0 <osEE_tc_isr_dummy_entry_213>:
80003aa0:	3c 00       	j 80003aa0 <osEE_tc_isr_dummy_entry_213>
	...

80003ac0 <osEE_tc_isr_dummy_entry_214>:
80003ac0:	3c 00       	j 80003ac0 <osEE_tc_isr_dummy_entry_214>
	...

80003ae0 <osEE_tc_isr_dummy_entry_215>:
80003ae0:	3c 00       	j 80003ae0 <osEE_tc_isr_dummy_entry_215>
	...

80003b00 <osEE_tc_isr_dummy_entry_216>:
80003b00:	3c 00       	j 80003b00 <osEE_tc_isr_dummy_entry_216>
	...

80003b20 <osEE_tc_isr_dummy_entry_217>:
80003b20:	3c 00       	j 80003b20 <osEE_tc_isr_dummy_entry_217>
	...

80003b40 <osEE_tc_isr_dummy_entry_218>:
80003b40:	3c 00       	j 80003b40 <osEE_tc_isr_dummy_entry_218>
	...

80003b60 <osEE_tc_isr_dummy_entry_219>:
80003b60:	3c 00       	j 80003b60 <osEE_tc_isr_dummy_entry_219>
	...

80003b80 <osEE_tc_isr_dummy_entry_220>:
80003b80:	3c 00       	j 80003b80 <osEE_tc_isr_dummy_entry_220>
	...

80003ba0 <osEE_tc_isr_dummy_entry_221>:
80003ba0:	3c 00       	j 80003ba0 <osEE_tc_isr_dummy_entry_221>
	...

80003bc0 <osEE_tc_isr_dummy_entry_222>:
80003bc0:	3c 00       	j 80003bc0 <osEE_tc_isr_dummy_entry_222>
	...

80003be0 <osEE_tc_isr_dummy_entry_223>:
80003be0:	3c 00       	j 80003be0 <osEE_tc_isr_dummy_entry_223>
	...

80003c00 <osEE_tc_isr_dummy_entry_224>:
80003c00:	3c 00       	j 80003c00 <osEE_tc_isr_dummy_entry_224>
	...

80003c20 <osEE_tc_isr_dummy_entry_225>:
80003c20:	3c 00       	j 80003c20 <osEE_tc_isr_dummy_entry_225>
	...

80003c40 <osEE_tc_isr_dummy_entry_226>:
80003c40:	3c 00       	j 80003c40 <osEE_tc_isr_dummy_entry_226>
	...

80003c60 <osEE_tc_isr_dummy_entry_227>:
80003c60:	3c 00       	j 80003c60 <osEE_tc_isr_dummy_entry_227>
	...

80003c80 <osEE_tc_isr_dummy_entry_228>:
80003c80:	3c 00       	j 80003c80 <osEE_tc_isr_dummy_entry_228>
	...

80003ca0 <osEE_tc_isr_dummy_entry_229>:
80003ca0:	3c 00       	j 80003ca0 <osEE_tc_isr_dummy_entry_229>
	...

80003cc0 <osEE_tc_isr_dummy_entry_230>:
80003cc0:	3c 00       	j 80003cc0 <osEE_tc_isr_dummy_entry_230>
	...

80003ce0 <osEE_tc_isr_dummy_entry_231>:
80003ce0:	3c 00       	j 80003ce0 <osEE_tc_isr_dummy_entry_231>
	...

80003d00 <osEE_tc_isr_dummy_entry_232>:
80003d00:	3c 00       	j 80003d00 <osEE_tc_isr_dummy_entry_232>
	...

80003d20 <osEE_tc_isr_dummy_entry_233>:
80003d20:	3c 00       	j 80003d20 <osEE_tc_isr_dummy_entry_233>
	...

80003d40 <osEE_tc_isr_dummy_entry_234>:
80003d40:	3c 00       	j 80003d40 <osEE_tc_isr_dummy_entry_234>
	...

80003d60 <osEE_tc_isr_dummy_entry_235>:
80003d60:	3c 00       	j 80003d60 <osEE_tc_isr_dummy_entry_235>
	...

80003d80 <osEE_tc_isr_dummy_entry_236>:
80003d80:	3c 00       	j 80003d80 <osEE_tc_isr_dummy_entry_236>
	...

80003da0 <osEE_tc_isr_dummy_entry_237>:
80003da0:	3c 00       	j 80003da0 <osEE_tc_isr_dummy_entry_237>
	...

80003dc0 <osEE_tc_isr_dummy_entry_238>:
80003dc0:	3c 00       	j 80003dc0 <osEE_tc_isr_dummy_entry_238>
	...

80003de0 <osEE_tc_isr_dummy_entry_239>:
80003de0:	3c 00       	j 80003de0 <osEE_tc_isr_dummy_entry_239>
	...

80003e00 <osEE_tc_isr_dummy_entry_240>:
80003e00:	3c 00       	j 80003e00 <osEE_tc_isr_dummy_entry_240>
	...

80003e20 <osEE_tc_isr_dummy_entry_241>:
80003e20:	3c 00       	j 80003e20 <osEE_tc_isr_dummy_entry_241>
	...

80003e40 <osEE_tc_isr_dummy_entry_242>:
80003e40:	3c 00       	j 80003e40 <osEE_tc_isr_dummy_entry_242>
	...

80003e60 <osEE_tc_isr_dummy_entry_243>:
80003e60:	3c 00       	j 80003e60 <osEE_tc_isr_dummy_entry_243>
	...

80003e80 <osEE_tc_isr_dummy_entry_244>:
80003e80:	3c 00       	j 80003e80 <osEE_tc_isr_dummy_entry_244>
	...

80003ea0 <osEE_tc_isr_dummy_entry_245>:
80003ea0:	3c 00       	j 80003ea0 <osEE_tc_isr_dummy_entry_245>
	...

80003ec0 <osEE_tc_isr_dummy_entry_246>:
80003ec0:	3c 00       	j 80003ec0 <osEE_tc_isr_dummy_entry_246>
	...

80003ee0 <osEE_tc_isr_dummy_entry_247>:
80003ee0:	3c 00       	j 80003ee0 <osEE_tc_isr_dummy_entry_247>
	...

80003f00 <osEE_tc_isr_dummy_entry_248>:
80003f00:	3c 00       	j 80003f00 <osEE_tc_isr_dummy_entry_248>
	...

80003f20 <osEE_tc_isr_dummy_entry_249>:
80003f20:	3c 00       	j 80003f20 <osEE_tc_isr_dummy_entry_249>
	...

80003f40 <osEE_tc_isr_dummy_entry_250>:
80003f40:	3c 00       	j 80003f40 <osEE_tc_isr_dummy_entry_250>
	...

80003f60 <osEE_tc_isr_dummy_entry_251>:
80003f60:	3c 00       	j 80003f60 <osEE_tc_isr_dummy_entry_251>
	...

80003f80 <osEE_tc_isr_dummy_entry_252>:
80003f80:	3c 00       	j 80003f80 <osEE_tc_isr_dummy_entry_252>
	...

80003fa0 <osEE_tc_isr_dummy_entry_253>:
80003fa0:	3c 00       	j 80003fa0 <osEE_tc_isr_dummy_entry_253>
	...

80003fc0 <osEE_tc_isr_dummy_entry_254>:
80003fc0:	3c 00       	j 80003fc0 <osEE_tc_isr_dummy_entry_254>
	...

80003fe0 <osEE_tc_isr_dummy_entry_255>:
80003fe0:	3c 00       	j 80003fe0 <osEE_tc_isr_dummy_entry_255>
	...

Disassembly of section .text:

80004000 <IfxMultican_MsgObj_doReadLongFrame>:

IFX_STATIC void IfxMultican_MsgObj_doReadLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
    Ifx_CAN_MO          *hwObj       = IfxMultican_MsgObj_getPointer(mcan, msgObjId);

    IfxMultican_MsgObjId botMsgObjId = hwObj->FGPR.B.BOT;
80004000:	8f 54 00 30 	sh %d3,%d4,5
}


IFX_INLINE IfxMultican_DataLengthCode IfxMultican_MsgObj_getDataLengthCode(Ifx_CAN_MO *hwObj)
{
    return (IfxMultican_DataLengthCode)(hwObj->FCR.B.DLC);
80004004:	1b 04 08 40 	addi %d4,%d4,128
80004008:	01 43 00 f6 	addsc.a %a15,%a4,%d3,0
8000400c:	8f 54 00 60 	sh %d6,%d4,5
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
80004010:	da 08       	mov %d15,8
80004012:	01 46 00 36 	addsc.a %a3,%a4,%d6,0

IFX_STATIC void IfxMultican_MsgObj_doReadLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
    Ifx_CAN_MO          *hwObj       = IfxMultican_MsgObj_getPointer(mcan, msgObjId);

    IfxMultican_MsgObjId botMsgObjId = hwObj->FGPR.B.BOT;
80004016:	19 f5 04 01 	ld.w %d5,[%a15]4100
    Ifx_CAN_MO          *hwBotObj    = IfxMultican_MsgObj_getPointer(mcan, botMsgObjId);

    IfxMultican_MsgObjId topMsgObjId = hwObj->FGPR.B.TOP;
8000401a:	19 f2 04 01 	ld.w %d2,[%a15]4100
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
8000401e:	59 ff 1c 01 	st.w [%a15]4124,%d15
80004022:	4c 30       	ld.w %d15,[%a3]0

IFX_STATIC void IfxMultican_MsgObj_doReadLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
    Ifx_CAN_MO          *hwObj       = IfxMultican_MsgObj_getPointer(mcan, msgObjId);

    IfxMultican_MsgObjId botMsgObjId = hwObj->FGPR.B.BOT;
80004024:	8f f5 0f 51 	and %d5,%d5,255
80004028:	37 0f 64 fc 	extr.u %d15,%d15,24,4
    Ifx_CAN_MO          *hwBotObj    = IfxMultican_MsgObj_getPointer(mcan, botMsgObjId);

    IfxMultican_MsgObjId topMsgObjId = hwObj->FGPR.B.TOP;
8000402c:	37 02 68 24 	extr.u %d2,%d2,8,8

    /* copy the length code from hardware */
    IfxMultican_DataLengthCode lengthCode = IfxMultican_MsgObj_getDataLengthCode(hwObj);

    /* read the data from the data registers */
    if (lengthCode > IfxMultican_DataLengthCode_0) /* no.of bytes 0 to 8 */
80004030:	6e 6c       	jz %d15,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwObj->DATAL.U;
80004032:	19 f6 10 01 	ld.w %d6,[%a15]4112
80004036:	74 66       	st.w [%a6],%d6
        *data++ = hwObj->DATAH.U;
80004038:	19 f6 14 01 	ld.w %d6,[%a15]4116
8000403c:	59 66 04 00 	st.w [%a6]4,%d6
    }

    /* read from bottom message object extended data registers */
    if (lengthCode > IfxMultican_DataLengthCode_8)
80004040:	bf 9f 64 80 	jlt.u %d15,9,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwBotObj->EDATA0.U;
80004044:	1b 05 08 60 	addi %d6,%d5,128
80004048:	8f 56 00 70 	sh %d7,%d6,5
8000404c:	01 47 00 f6 	addsc.a %a15,%a4,%d7,0
80004050:	48 06       	ld.w %d6,[%a15]0
80004052:	59 66 08 00 	st.w [%a6]8,%d6
    }

    if (lengthCode > IfxMultican_DataLengthCode_12)
80004056:	8b 9f 00 62 	eq %d6,%d15,9
8000405a:	df 06 57 80 	jne %d6,0,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwBotObj->EDATA1.U;
8000405e:	8f 55 00 60 	sh %d6,%d5,5
80004062:	01 46 00 26 	addsc.a %a2,%a4,%d6,0
80004066:	19 25 04 01 	ld.w %d5,[%a2]4100
8000406a:	59 65 0c 00 	st.w [%a6]12,%d5
    }

    if (lengthCode > IfxMultican_DataLengthCode_16)
8000406e:	8b af 00 52 	eq %d5,%d15,10
80004072:	df 05 4b 80 	jne %d5,0,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwBotObj->EDATA2.U;
80004076:	19 25 08 01 	ld.w %d5,[%a2]4104
8000407a:	59 65 10 00 	st.w [%a6]16,%d5
    }

    if (lengthCode > IfxMultican_DataLengthCode_20)
8000407e:	8b bf 00 52 	eq %d5,%d15,11
80004082:	df 05 43 80 	jne %d5,0,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwBotObj->EDATA3.U;
80004086:	19 25 0c 01 	ld.w %d5,[%a2]4108
8000408a:	59 65 14 00 	st.w [%a6]20,%d5
    }

    if (lengthCode > IfxMultican_DataLengthCode_24)
8000408e:	8b cf 00 52 	eq %d5,%d15,12
80004092:	df 05 3b 80 	jne %d5,0,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwBotObj->EDATA4.U;
80004096:	19 25 10 01 	ld.w %d5,[%a2]4112
8000409a:	59 65 18 00 	st.w [%a6]24,%d5
        *data++ = hwBotObj->EDATA5.U;
8000409e:	19 25 14 01 	ld.w %d5,[%a2]4116
800040a2:	59 65 1c 00 	st.w [%a6]28,%d5
    }

    if (lengthCode > IfxMultican_DataLengthCode_32)
800040a6:	8b df 00 52 	eq %d5,%d15,13
800040aa:	df 05 2f 80 	jne %d5,0,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwBotObj->EDATA6.U;
800040ae:	19 25 18 01 	ld.w %d5,[%a2]4120
800040b2:	59 65 20 00 	st.w [%a6]32,%d5
        /* read from top message object extended data registers */
        *data++ = hwTopObj->EDATA0.U;
800040b6:	1b 02 08 50 	addi %d5,%d2,128
800040ba:	8f 55 00 70 	sh %d7,%d5,5
800040be:	01 47 00 f6 	addsc.a %a15,%a4,%d7,0
800040c2:	48 05       	ld.w %d5,[%a15]0
800040c4:	59 65 24 00 	st.w [%a6]36,%d5
        *data++ = hwTopObj->EDATA1.U;
800040c8:	8f 52 00 50 	sh %d5,%d2,5
800040cc:	01 45 00 f6 	addsc.a %a15,%a4,%d5,0
800040d0:	19 f2 04 01 	ld.w %d2,[%a15]4100
800040d4:	59 62 28 00 	st.w [%a6]40,%d2
        *data++ = hwTopObj->EDATA2.U;
800040d8:	19 f2 08 01 	ld.w %d2,[%a15]4104
800040dc:	59 62 2c 00 	st.w [%a6]44,%d2
    }

    if (lengthCode > IfxMultican_DataLengthCode_48)
800040e0:	8b ff 20 22 	ne %d2,%d15,15
800040e4:	df 02 12 80 	jne %d2,0,80004108 <IfxMultican_MsgObj_doReadLongFrame+0x108>
    {
        *data++ = hwTopObj->EDATA3.U;
800040e8:	19 f2 0c 01 	ld.w %d2,[%a15]4108
800040ec:	59 62 30 00 	st.w [%a6]48,%d2
        *data++ = hwTopObj->EDATA4.U;
800040f0:	19 f2 10 01 	ld.w %d2,[%a15]4112
800040f4:	59 62 34 00 	st.w [%a6]52,%d2
        *data++ = hwTopObj->EDATA5.U;
800040f8:	19 f2 14 01 	ld.w %d2,[%a15]4116
800040fc:	59 62 38 00 	st.w [%a6]56,%d2
        *data   = hwTopObj->EDATA6.U;
80004100:	19 f2 18 01 	ld.w %d2,[%a15]4120
80004104:	59 62 3c 00 	st.w [%a6]60,%d2
    }

    msg->fastBitRate = hwObj->FCR.B.BRS;
80004108:	8f 54 00 60 	sh %d6,%d4,5
8000410c:	01 46 00 f6 	addsc.a %a15,%a4,%d6,0


IFX_INLINE uint32 IfxMultican_MsgObj_getMessageId(Ifx_CAN_MO *hwObj)
{
    Ifx_CAN_MO_AR ar;
    ar.U = hwObj->AR.U;
80004110:	01 43 00 46 	addsc.a %a4,%a4,%d3,0
80004114:	48 02       	ld.w %d2,[%a15]0

    msg->lengthCode  = lengthCode;
80004116:	2c 54       	st.b [%a5]4,%d15
        *data++ = hwTopObj->EDATA4.U;
        *data++ = hwTopObj->EDATA5.U;
        *data   = hwTopObj->EDATA6.U;
    }

    msg->fastBitRate = hwObj->FCR.B.BRS;
80004118:	37 02 e1 22 	extr.u %d2,%d2,5,1
8000411c:	e9 52 10 00 	st.b [%a5]16,%d2
80004120:	19 4f 18 01 	ld.w %d15,[%a4]4120
    return ar.B.ID >> ((ar.B.IDE != 0) ? 0 : 18);
80004124:	37 0f 7d 20 	extr.u %d2,%d15,0,29
80004128:	87 ff dd fe 	nor.t %d15,%d15,29,%d15,29
8000412c:	ab 2f a1 ff 	seln %d15,%d15,%d15,18
80004130:	8b 0f 00 71 	rsub %d7,%d15,0
80004134:	0f 72 20 70 	shas %d7,%d2,%d7

    msg->lengthCode  = lengthCode;

    /* copy the ID from the hardware */
    msg->id = IfxMultican_MsgObj_getMessageId(hwObj);
80004138:	74 57       	st.w [%a5],%d7
8000413a:	00 90       	ret 

8000413c <IfxMultican_MsgObj_cancelSend>:
{
    boolean         result = FALSE;
    Ifx_CAN_MO_CTR  ctr;
    Ifx_CAN_MO_STAT stat;

    stat.U = hwObj->STAT.U;
8000413c:	4c 47       	ld.w %d15,[%a4]28

    if ((stat.B.TXRQ != 0) && (stat.B.NEWDAT != 0))
8000413e:	3b 80 10 30 	mov %d3,264
80004142:	8f 8f 10 f1 	and %d15,%d15,264
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

boolean IfxMultican_MsgObj_cancelSend(Ifx_CAN_MO *hwObj)
{
    boolean         result = FALSE;
80004146:	82 02       	mov %d2,0
    Ifx_CAN_MO_CTR  ctr;
    Ifx_CAN_MO_STAT stat;

    stat.U = hwObj->STAT.U;

    if ((stat.B.TXRQ != 0) && (stat.B.NEWDAT != 0))
80004148:	3e 32       	jeq %d15,%d3,8000414c <IfxMultican_MsgObj_cancelSend+0x10>
        hwObj->CTR.U   = ctr.U;
        result         = TRUE;
    }

    return result;
}
8000414a:	00 90       	ret 
    stat.U = hwObj->STAT.U;

    if ((stat.B.TXRQ != 0) && (stat.B.NEWDAT != 0))
    {
        ctr.U          = 0;
        ctr.B.RESRTSEL = 1; /* take out from transmission */
8000414c:	da 40       	mov %d15,64
        hwObj->CTR.U   = ctr.U;
8000414e:	6c 47       	st.w [%a4]28,%d15
        result         = TRUE;
80004150:	82 12       	mov %d2,1
    }

    return result;
}
80004152:	00 90       	ret 

80004154 <IfxMultican_MsgObj_clearStatusFlag>:

void IfxMultican_MsgObj_clearStatusFlag(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjStatusFlag flag)
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;
80004154:	82 1f       	mov %d15,1
80004156:	0f 4f 00 40 	sh %d4,%d15,%d4

    hwObj->CTR.U = ctr.U;
8000415a:	59 44 1c 00 	st.w [%a4]28,%d4
8000415e:	00 90       	ret 

80004160 <IfxMultican_MsgObj_deinit>:

void IfxMultican_setListCommand(Ifx_CAN *mcan, uint32 cmd, uint32 arg2, uint32 arg1)
{
    Ifx_CAN_PANCTR panctr;

    panctr.B.PANAR1 = arg1;
80004160:	82 0f       	mov %d15,0
80004162:	37 4f 08 f8 	insert %d15,%d15,%d4,16,8
    panctr.B.PANAR2 = arg2;
80004166:	b7 0f 08 fc 	insert %d15,%d15,0,24,8
    panctr.B.PANCMD = cmd;
8000416a:	b7 2f 08 f0 	insert %d15,%d15,2,0,8

    /** - write to CAN_PANCTR */
    mcan->PANCTR.U = panctr.U;
8000416e:	59 4f 04 70 	st.w [%a4]452,%d15
}


IFX_INLINE void IfxMultican_waitListReady(Ifx_CAN *mcan)
{
    while (mcan->PANCTR.B.BUSY != 0)
80004172:	19 4f 04 70 	ld.w %d15,[%a4]452
80004176:	37 0f 61 f4 	extr.u %d15,%d15,8,1
8000417a:	ee fc       	jnz %d15,80004172 <IfxMultican_MsgObj_deinit+0x12>
    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    /* Remove the message object from any node */
    /* Append message object to the end of the list */
    IfxMultican_setListCommand(mcan, 0x2, 0, msgObjId);

    hwObj->CTR.U   = 0x0000FFFFUL; /* to be written first */
8000417c:	8f 54 00 20 	sh %d2,%d4,5
80004180:	01 42 00 f6 	addsc.a %a15,%a4,%d2,0

    hwObj->FCR.U   = 0x00000000UL;
80004184:	1b 04 08 40 	addi %d4,%d4,128
    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    /* Remove the message object from any node */
    /* Append message object to the end of the list */
    IfxMultican_setListCommand(mcan, 0x2, 0, msgObjId);

    hwObj->CTR.U   = 0x0000FFFFUL; /* to be written first */
80004188:	bb f0 ff 2f 	mov.u %d2,65535
8000418c:	59 f2 1c 01 	st.w [%a15]4124,%d2

    hwObj->FCR.U   = 0x00000000UL;
80004190:	8f 54 00 20 	sh %d2,%d4,5
80004194:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
    hwObj->FGPR.U  = 0x00000000UL;
    hwObj->IPR.U   = 0x00000000UL;
    hwObj->AMR.U   = 0x3FFFFFFFUL;
80004198:	82 f2       	mov %d2,-1
    /* Append message object to the end of the list */
    IfxMultican_setListCommand(mcan, 0x2, 0, msgObjId);

    hwObj->CTR.U   = 0x0000FFFFUL; /* to be written first */

    hwObj->FCR.U   = 0x00000000UL;
8000419a:	6c 40       	st.w [%a4]0,%d15
    hwObj->FGPR.U  = 0x00000000UL;
8000419c:	59 ff 04 01 	st.w [%a15]4100,%d15
    hwObj->IPR.U   = 0x00000000UL;
800041a0:	59 ff 08 01 	st.w [%a15]4104,%d15
    hwObj->AMR.U   = 0x3FFFFFFFUL;
800041a4:	06 e2       	sh %d2,-2
800041a6:	59 f2 0c 01 	st.w [%a15]4108,%d2
    hwObj->DATAL.U = 0x00000000UL;
800041aa:	59 ff 10 01 	st.w [%a15]4112,%d15
    hwObj->DATAH.U = 0x00000000UL;
800041ae:	59 ff 14 01 	st.w [%a15]4116,%d15
    hwObj->AR.U    = 0x00000000UL;
800041b2:	59 ff 18 01 	st.w [%a15]4120,%d15
800041b6:	00 90       	ret 

800041b8 <IfxMultican_MsgObj_getPendingId>:
    msg->id = IfxMultican_MsgObj_getMessageId(hwObj);
}


IfxMultican_MsgObjId IfxMultican_MsgObj_getPendingId(Ifx_CAN *mcan, IfxMultican_MsgObjGroup msgObjGroup)
{
800041b8:	01 44 02 46 	addsc.a %a4,%a4,%d4,2
    uint32               index    = mcan->MSID[msgObjGroup].U;
    IfxMultican_MsgObjId msgObjId = -1;
800041bc:	82 f2       	mov %d2,-1
}


IfxMultican_MsgObjId IfxMultican_MsgObj_getPendingId(Ifx_CAN *mcan, IfxMultican_MsgObjGroup msgObjGroup)
{
    uint32               index    = mcan->MSID[msgObjGroup].U;
800041be:	19 4f 00 60 	ld.w %d15,[%a4]384
    IfxMultican_MsgObjId msgObjId = -1;

    if (index != 0x20U)
800041c2:	8b 0f 02 32 	eq %d3,%d15,32
800041c6:	f6 39       	jnz %d3,800041d8 <IfxMultican_MsgObj_getPendingId+0x20>
    {
        mcan->MSPND[msgObjGroup].U = ~(1UL << index);
800041c8:	82 12       	mov %d2,1
800041ca:	0f f2 00 20 	sh %d2,%d2,%d15
800041ce:	46 02       	not %d2
800041d0:	59 42 00 50 	st.w [%a4]320,%d2
        msgObjId                   = index + (msgObjGroup << 5);
800041d4:	13 04 22 2f 	madd %d2,%d15,%d4,32
    }

    return msgObjId;
}
800041d8:	00 90       	ret 

800041da <IfxMultican_MsgObj_getStatus>:

IfxMultican_MsgObjStat IfxMultican_MsgObj_getStatus(Ifx_CAN_MO *hwObj)
{
    IfxMultican_MsgObjStat status;

    status.U = hwObj->STAT.U;
800041da:	19 42 1c 00 	ld.w %d2,[%a4]28

    return status;
}
800041de:	00 90       	ret 

800041e0 <IfxMultican_MsgObj_getStatusFlag>:

boolean IfxMultican_MsgObj_getStatusFlag(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjStatusFlag flag)
{
    uint32 shift = (1U << flag);

    return (hwObj->STAT.U & shift) ? TRUE : FALSE;
800041e0:	19 42 1c 00 	ld.w %d2,[%a4]28
}
800041e4:	57 02 61 24 	extr.u %d2,%d2,%d4,1
800041e8:	00 90       	ret 

800041ea <IfxMultican_MsgObj_readLongFrame>:
IfxMultican_Status IfxMultican_MsgObj_readLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
    Ifx_CAN_MO        *hwObj     = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    IfxMultican_Status status    = IfxMultican_Status_ok;

    boolean            longFrame = (hwObj->FCR.B.FDF != 0) ? TRUE : FALSE;
800041ea:	1b 04 08 20 	addi %d2,%d4,128
800041ee:	8f 52 00 30 	sh %d3,%d2,5
800041f2:	01 43 00 26 	addsc.a %a2,%a4,%d3,0
    return (hwObj->STAT.U & shift) ? TRUE : FALSE;
}


IfxMultican_Status IfxMultican_MsgObj_readLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
800041f6:	40 4f       	mov.aa %a15,%a4
    Ifx_CAN_MO        *hwObj     = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    IfxMultican_Status status    = IfxMultican_Status_ok;

    boolean            longFrame = (hwObj->FCR.B.FDF != 0) ? TRUE : FALSE;
800041f8:	54 22       	ld.w %d2,[%a2]
    return (hwObj->STAT.U & shift) ? TRUE : FALSE;
}


IfxMultican_Status IfxMultican_MsgObj_readLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
800041fa:	02 4f       	mov %d15,%d4
800041fc:	40 53       	mov.aa %a3,%a5
800041fe:	40 67       	mov.aa %a7,%a6
    Ifx_CAN_MO        *hwObj     = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    IfxMultican_Status status    = IfxMultican_Status_ok;

    boolean            longFrame = (hwObj->FCR.B.FDF != 0) ? TRUE : FALSE;
80004200:	6f 62 04 80 	jnz.t %d2,6,80004208 <IfxMultican_MsgObj_readLongFrame+0x1e>


IfxMultican_Status IfxMultican_MsgObj_readLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
    Ifx_CAN_MO        *hwObj     = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    IfxMultican_Status status    = IfxMultican_Status_ok;
80004204:	82 02       	mov %d2,0
80004206:	00 90       	ret 
    boolean            longFrame = (hwObj->FCR.B.FDF != 0) ? TRUE : FALSE;

    if (longFrame)
    {
        /* if new data available in the message object */
        if (hwObj->STAT.B.NEWDAT != 0)
80004208:	8f 54 00 80 	sh %d8,%d4,5
8000420c:	01 48 00 c6 	addsc.a %a12,%a4,%d8,0
80004210:	19 c2 1c 01 	ld.w %d2,[%a12]4124
80004214:	6f 32 05 80 	jnz.t %d2,3,8000421e <IfxMultican_MsgObj_readLongFrame+0x34>
                status |= IfxMultican_Status_messageLost;
            }
        }
        else
        {
            status = IfxMultican_Status_receiveEmpty;
80004218:	3b 00 04 20 	mov %d2,64
    {
        /* use normal read message API */
    }

    return status;
}
8000421c:	00 90       	ret 
8000421e:	40 3e       	mov.aa %a14,%a3
80004220:	40 7d       	mov.aa %a13,%a7
    {
        /* if new data available in the message object */
        if (hwObj->STAT.B.NEWDAT != 0)
        {
            Ifx_CAN_MO_STAT stat;
            IfxMultican_MsgObj_doReadLongFrame(mcan, msgObjId, msg, data);
80004222:	6d ff ef fe 	call 80004000 <IfxMultican_MsgObj_doReadLongFrame>
            stat = hwObj->STAT; /* Cache the status after reading to reduce message lost propability */
80004226:	19 c9 1c 01 	ld.w %d9,[%a12]4124

            if (stat.B.RXUPD != 0)
            {                   /* Data might be inconsistent (update while reading), declare as message lost, data will be read next time the API is called */
                status = IfxMultican_Status_messageLost;
8000422a:	3b 00 08 20 	mov %d2,128
        {
            Ifx_CAN_MO_STAT stat;
            IfxMultican_MsgObj_doReadLongFrame(mcan, msgObjId, msg, data);
            stat = hwObj->STAT; /* Cache the status after reading to reduce message lost propability */

            if (stat.B.RXUPD != 0)
8000422e:	6f 29 06 80 	jnz.t %d9,2,8000423a <IfxMultican_MsgObj_readLongFrame+0x50>
                {   /* Return message lost at 2nd read attempt, data will be read next time the API is called*/
                }
            }
            else
            {
                status = IfxMultican_Status_newData;
80004232:	3b 00 10 20 	mov %d2,256

            if (stat.B.RXUPD != 0)
            {                   /* Data might be inconsistent (update while reading), declare as message lost, data will be read next time the API is called */
                status = IfxMultican_Status_messageLost;
            }
            else if (stat.B.NEWDAT != 0)
80004236:	6f 39 0c 80 	jnz.t %d9,3,8000424e <IfxMultican_MsgObj_readLongFrame+0x64>
            else
            {
                status = IfxMultican_Status_newData;
            }

            if (stat.B.MSGLST != 0)
8000423a:	6f 49 f1 7f 	jz.t %d9,4,8000421c <IfxMultican_MsgObj_readLongFrame+0x32>
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
8000423e:	01 f8 00 f6 	addsc.a %a15,%a15,%d8,0
80004242:	da 10       	mov %d15,16
80004244:	59 ff 1c 01 	st.w [%a15]4124,%d15
            }

            if (stat.B.MSGLST != 0)
            {   /* At least on message has been lost */
                IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageLost);
                status |= IfxMultican_Status_messageLost;
80004248:	8f 02 48 21 	or %d2,%d2,128
8000424c:	00 90       	ret 
            else if (stat.B.NEWDAT != 0)
            {   /* Data might be inconsistent (update while reading), force massage lost flag, read new incoming data */
                Ifx_CAN_MO_STAT stat2;
                status = IfxMultican_Status_messageLost;
                /* perform read from the hardware */
                IfxMultican_MsgObj_doReadLongFrame(mcan, msgObjId, msg, data);
8000424e:	02 f4       	mov %d4,%d15
80004250:	40 f4       	mov.aa %a4,%a15
80004252:	40 e5       	mov.aa %a5,%a14
80004254:	40 d6       	mov.aa %a6,%a13
80004256:	6d ff d5 fe 	call 80004000 <IfxMultican_MsgObj_doReadLongFrame>

                stat2 = hwObj->STAT; /* Cache the status after reading */
8000425a:	19 c2 1c 01 	ld.w %d2,[%a12]4124

                if ((stat2.B.NEWDAT == 0) && (stat2.B.RXUPD == 0))
                {
                    status |= IfxMultican_Status_newData;
8000425e:	3b 00 18 f0 	mov %d15,384
                /* perform read from the hardware */
                IfxMultican_MsgObj_doReadLongFrame(mcan, msgObjId, msg, data);

                stat2 = hwObj->STAT; /* Cache the status after reading */

                if ((stat2.B.NEWDAT == 0) && (stat2.B.RXUPD == 0))
80004262:	8f c2 00 21 	and %d2,%d2,12
                {
                    status |= IfxMultican_Status_newData;
80004266:	ab 0f a8 22 	seln %d2,%d2,%d15,128
8000426a:	3c e8       	j 8000423a <IfxMultican_MsgObj_readLongFrame+0x50>

8000426c <IfxMultican_MsgObj_readMessage>:
IfxMultican_Status IfxMultican_MsgObj_readMessage(Ifx_CAN_MO *hwObj, IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;

    /* if new data available in the message object */
    if (hwObj->STAT.B.NEWDAT != 0)
8000426c:	4c 47       	ld.w %d15,[%a4]28
            status |= IfxMultican_Status_messageLost;
        }
    }
    else
    {
        status = IfxMultican_Status_receiveEmpty;
8000426e:	3b 00 04 20 	mov %d2,64
IfxMultican_Status IfxMultican_MsgObj_readMessage(Ifx_CAN_MO *hwObj, IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;

    /* if new data available in the message object */
    if (hwObj->STAT.B.NEWDAT != 0)
80004272:	ae 32       	jnz.t %d15,3,80004276 <IfxMultican_MsgObj_readMessage+0xa>
    {
        status = IfxMultican_Status_receiveEmpty;
    }

    return status;
}
80004274:	00 90       	ret 
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
80004276:	3b 80 00 40 	mov %d4,8
8000427a:	59 44 1c 00 	st.w [%a4]28,%d4
{
    /* for standard message object and FIFO message objects*/
    IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_newData);

    /* read the data from the data registers */
    msg->data[0] = hwObj->DATAL.U;
8000427e:	4c 44       	ld.w %d15,[%a4]16
80004280:	6c 52       	st.w [%a5]8,%d15
    msg->data[1] = hwObj->DATAH.U;
80004282:	4c 45       	ld.w %d15,[%a4]20
80004284:	6c 53       	st.w [%a5]12,%d15
}


IFX_INLINE IfxMultican_DataLengthCode IfxMultican_MsgObj_getDataLengthCode(Ifx_CAN_MO *hwObj)
{
    return (IfxMultican_DataLengthCode)(hwObj->FCR.B.DLC);
80004286:	4c 40       	ld.w %d15,[%a4]0
80004288:	37 0f 64 fc 	extr.u %d15,%d15,24,4

    /* copy the length code from hardware */
    msg->lengthCode = IfxMultican_MsgObj_getDataLengthCode(hwObj);
8000428c:	2c 54       	st.b [%a5]4,%d15


IFX_INLINE uint32 IfxMultican_MsgObj_getMessageId(Ifx_CAN_MO *hwObj)
{
    Ifx_CAN_MO_AR ar;
    ar.U = hwObj->AR.U;
8000428e:	4c 46       	ld.w %d15,[%a4]24
    return ar.B.ID >> ((ar.B.IDE != 0) ? 0 : 18);
80004290:	37 0f 7d 20 	extr.u %d2,%d15,0,29
80004294:	87 ff dd fe 	nor.t %d15,%d15,29,%d15,29
80004298:	ab 2f a1 ff 	seln %d15,%d15,%d15,18
8000429c:	8b 0f 00 31 	rsub %d3,%d15,0
800042a0:	0f 32 20 30 	shas %d3,%d2,%d3

    /* copy the ID from the hardware */
    msg->id = IfxMultican_MsgObj_getMessageId(hwObj);
800042a4:	74 53       	st.w [%a5],%d3
    /* if new data available in the message object */
    if (hwObj->STAT.B.NEWDAT != 0)
    {
        Ifx_CAN_MO_STAT stat;
        IfxMultican_MsgObj_doReadMessage(hwObj, msg);
        stat = hwObj->STAT; /* Cache the status after reading to reduce message lost propability */
800042a6:	4c 47       	ld.w %d15,[%a4]28

        if (stat.B.RXUPD != 0)
        {                   /* Data might be inconsistent (update while reading), declare as message lost, data will be read next time the API is called */
            status = IfxMultican_Status_messageLost;
800042a8:	3b 00 08 20 	mov %d2,128
    {
        Ifx_CAN_MO_STAT stat;
        IfxMultican_MsgObj_doReadMessage(hwObj, msg);
        stat = hwObj->STAT; /* Cache the status after reading to reduce message lost propability */

        if (stat.B.RXUPD != 0)
800042ac:	8f 4f 00 31 	and %d3,%d15,4
800042b0:	df 03 2b 80 	jne %d3,0,80004306 <IfxMultican_MsgObj_readMessage+0x9a>
            {   /* Return message lost at 2nd read attempt, data will be read next time the API is called*/
            }
        }
        else
        {
            status = IfxMultican_Status_newData;
800042b4:	3b 00 10 20 	mov %d2,256

        if (stat.B.RXUPD != 0)
        {                   /* Data might be inconsistent (update while reading), declare as message lost, data will be read next time the API is called */
            status = IfxMultican_Status_messageLost;
        }
        else if (stat.B.NEWDAT != 0)
800042b8:	6f 3f 27 00 	jz.t %d15,3,80004306 <IfxMultican_MsgObj_readMessage+0x9a>
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
800042bc:	59 44 1c 00 	st.w [%a4]28,%d4
{
    /* for standard message object and FIFO message objects*/
    IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_newData);

    /* read the data from the data registers */
    msg->data[0] = hwObj->DATAL.U;
800042c0:	19 42 10 00 	ld.w %d2,[%a4]16
800042c4:	7b 00 00 52 	movh %d5,8192
800042c8:	59 52 08 00 	st.w [%a5]8,%d2
    msg->data[1] = hwObj->DATAH.U;
800042cc:	19 42 14 00 	ld.w %d2,[%a4]20
800042d0:	59 52 0c 00 	st.w [%a5]12,%d2
}


IFX_INLINE IfxMultican_DataLengthCode IfxMultican_MsgObj_getDataLengthCode(Ifx_CAN_MO *hwObj)
{
    return (IfxMultican_DataLengthCode)(hwObj->FCR.B.DLC);
800042d4:	54 42       	ld.w %d2,[%a4]
800042d6:	37 02 64 2c 	extr.u %d2,%d2,24,4

    /* copy the length code from hardware */
    msg->lengthCode = IfxMultican_MsgObj_getDataLengthCode(hwObj);
800042da:	e9 52 04 00 	st.b [%a5]4,%d2


IFX_INLINE uint32 IfxMultican_MsgObj_getMessageId(Ifx_CAN_MO *hwObj)
{
    Ifx_CAN_MO_AR ar;
    ar.U = hwObj->AR.U;
800042de:	19 42 18 00 	ld.w %d2,[%a4]24
    return ar.B.ID >> ((ar.B.IDE != 0) ? 0 : 18);
800042e2:	37 02 7d 40 	extr.u %d4,%d2,0,29
800042e6:	26 52       	and %d2,%d5
800042e8:	ab 23 81 32 	sel %d3,%d2,%d3,18
800042ec:	8b 03 00 21 	rsub %d2,%d3,0
800042f0:	0f 24 20 20 	shas %d2,%d4,%d2

    /* copy the ID from the hardware */
    msg->id = IfxMultican_MsgObj_getMessageId(hwObj);
800042f4:	74 52       	st.w [%a5],%d2
            Ifx_CAN_MO_STAT stat2;
            status = IfxMultican_Status_messageLost;
            /* perform read from the hardware */
            IfxMultican_MsgObj_doReadMessage(hwObj, msg);

            stat2 = hwObj->STAT; /* Cache the status after reading */
800042f6:	19 42 1c 00 	ld.w %d2,[%a4]28

            if ((stat2.B.NEWDAT == 0) && (stat2.B.RXUPD == 0))
800042fa:	8f c2 00 31 	and %d3,%d2,12
            {
                status |= IfxMultican_Status_newData;
800042fe:	3b 00 18 20 	mov %d2,384
80004302:	ab 02 a8 23 	seln %d2,%d3,%d2,128
        else
        {
            status = IfxMultican_Status_newData;
        }

        if (stat.B.MSGLST != 0)
80004306:	6f 4f b7 7f 	jz.t %d15,4,80004274 <IfxMultican_MsgObj_readMessage+0x8>
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
8000430a:	da 10       	mov %d15,16
8000430c:	6c 47       	st.w [%a4]28,%d15
        }

        if (stat.B.MSGLST != 0)
        {   /* At least on message has been lost */
            IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageLost);
            status |= IfxMultican_Status_messageLost;
8000430e:	8f 02 48 21 	or %d2,%d2,128
    {
        status = IfxMultican_Status_receiveEmpty;
    }

    return status;
}
80004312:	00 90       	ret 

80004314 <IfxMultican_MsgObj_sendLongFrame>:
{
    Ifx_CAN_MO          *hwObj  = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    IfxMultican_Status   status = IfxMultican_Status_ok;

    /* get the base address of top and bottom message objects */
    IfxMultican_MsgObjId botMsgObjId = hwObj->FGPR.B.BOT;
80004314:	8f 54 00 f0 	sh %d15,%d4,5
80004318:	10 4f       	addsc.a %a15,%a4,%d15,0
    Ifx_CAN_MO          *hwBotObj    = IfxMultican_MsgObj_getPointer(mcan, botMsgObjId);

    IfxMultican_MsgObjId topMsgObjId = hwObj->FGPR.B.TOP;
    Ifx_CAN_MO          *hwTopObj    = IfxMultican_MsgObj_getPointer(mcan, topMsgObjId);

    boolean              longFrame   = (hwObj->FCR.B.FDF != 0) ? TRUE : FALSE;
8000431a:	1b 04 08 40 	addi %d4,%d4,128
{
    Ifx_CAN_MO          *hwObj  = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    IfxMultican_Status   status = IfxMultican_Status_ok;

    /* get the base address of top and bottom message objects */
    IfxMultican_MsgObjId botMsgObjId = hwObj->FGPR.B.BOT;
8000431e:	19 f2 04 01 	ld.w %d2,[%a15]4100
80004322:	8f f2 0f 61 	and %d6,%d2,255
    Ifx_CAN_MO          *hwBotObj    = IfxMultican_MsgObj_getPointer(mcan, botMsgObjId);

    IfxMultican_MsgObjId topMsgObjId = hwObj->FGPR.B.TOP;
80004326:	19 f2 04 01 	ld.w %d2,[%a15]4100
8000432a:	37 02 68 34 	extr.u %d3,%d2,8,8
    Ifx_CAN_MO          *hwTopObj    = IfxMultican_MsgObj_getPointer(mcan, topMsgObjId);

    boolean              longFrame   = (hwObj->FCR.B.FDF != 0) ? TRUE : FALSE;
8000432e:	8f 54 00 20 	sh %d2,%d4,5
80004332:	01 42 00 26 	addsc.a %a2,%a4,%d2,0
80004336:	54 22       	ld.w %d2,[%a2]
80004338:	6f 62 04 80 	jnz.t %d2,6,80004340 <IfxMultican_MsgObj_sendLongFrame+0x2c>
    /* standard frame */
    /* FDEN = 0/1, EDL = 0 and BRS = 0 (BRS = 1 also has no effect here) */
    else
    {
        /* use normal send message API */
        status = IfxMultican_Status_notInitialised;
8000433c:	82 12       	mov %d2,1
8000433e:	00 90       	ret 
    /* in either of the below cases, the two conditions FDEN = 0, EDl = 1 and BRS = 0/1 will not reach */
    /* long frame CAN FD */
    /* FDEN = 1, EDL = 1 and BRS = 0/1 */
    if (longFrame)
    {
        if (hwObj->STAT.B.TXRQ)
80004340:	19 f5 1c 01 	ld.w %d5,[%a15]4124
        {                           /* previous message was not transferred, e.g. due to busy bus, BUS-OFF or others */
            status = IfxMultican_Status_notSentBusy;
80004344:	3b 00 02 20 	mov %d2,32
    /* in either of the below cases, the two conditions FDEN = 0, EDl = 1 and BRS = 0/1 will not reach */
    /* long frame CAN FD */
    /* FDEN = 1, EDL = 1 and BRS = 0/1 */
    if (longFrame)
    {
        if (hwObj->STAT.B.TXRQ)
80004348:	6f 85 03 00 	jz.t %d5,8,8000434e <IfxMultican_MsgObj_sendLongFrame+0x3a>
        /* use normal send message API */
        status = IfxMultican_Status_notInitialised;
    }

    return status;
}
8000434c:	00 90       	ret 
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
8000434e:	59 f2 1c 01 	st.w [%a15]4124,%d2
        else
        {
            /* MSGVAL: Set message as not valid */
            IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageValid);

            if (msg->lengthCode > IfxMultican_DataLengthCode_0) /* no.of bytes 0 to 8 */
80004352:	39 52 04 00 	ld.bu %d2,[%a5]4
80004356:	df 02 6f 00 	jeq %d2,0,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwObj->DATAL.U = *data++;
8000435a:	54 65       	ld.w %d5,[%a6]
8000435c:	59 f5 10 01 	st.w [%a15]4112,%d5
                hwObj->DATAH.U = *data++;
80004360:	19 62 04 00 	ld.w %d2,[%a6]4
80004364:	59 f2 14 01 	st.w [%a15]4116,%d2
            }

            /* load bottom message object extended data registers */
            if (msg->lengthCode > IfxMultican_DataLengthCode_8)
80004368:	39 52 04 00 	ld.bu %d2,[%a5]4
8000436c:	bf 92 64 80 	jlt.u %d2,9,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwBotObj->EDATA0.U = *data++;
80004370:	1b 06 08 20 	addi %d2,%d6,128
80004374:	8f 52 00 50 	sh %d5,%d2,5
80004378:	01 45 00 f6 	addsc.a %a15,%a4,%d5,0
8000437c:	19 62 08 00 	ld.w %d2,[%a6]8
80004380:	68 02       	st.w [%a15]0,%d2
            }

            if (msg->lengthCode > IfxMultican_DataLengthCode_12)
80004382:	39 52 04 00 	ld.bu %d2,[%a5]4
80004386:	bf a2 57 80 	jlt.u %d2,10,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwBotObj->EDATA1.U = *data++;
8000438a:	8f 56 00 50 	sh %d5,%d6,5
8000438e:	19 62 0c 00 	ld.w %d2,[%a6]12
80004392:	01 45 00 f6 	addsc.a %a15,%a4,%d5,0
80004396:	59 f2 04 01 	st.w [%a15]4100,%d2
            }

            if (msg->lengthCode > IfxMultican_DataLengthCode_16)
8000439a:	39 52 04 00 	ld.bu %d2,[%a5]4
8000439e:	bf b2 4b 80 	jlt.u %d2,11,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwBotObj->EDATA2.U = *data++;
800043a2:	19 65 10 00 	ld.w %d5,[%a6]16
800043a6:	59 f5 08 01 	st.w [%a15]4104,%d5
            }

            if (msg->lengthCode > IfxMultican_DataLengthCode_20)
800043aa:	39 52 04 00 	ld.bu %d2,[%a5]4
800043ae:	bf c2 43 80 	jlt.u %d2,12,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwBotObj->EDATA3.U = *data++;
800043b2:	19 62 14 00 	ld.w %d2,[%a6]20
800043b6:	59 f2 0c 01 	st.w [%a15]4108,%d2
            }

            if (msg->lengthCode > IfxMultican_DataLengthCode_24)
800043ba:	39 52 04 00 	ld.bu %d2,[%a5]4
800043be:	bf d2 3b 80 	jlt.u %d2,13,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwBotObj->EDATA4.U = *data++;
800043c2:	19 65 18 00 	ld.w %d5,[%a6]24
800043c6:	59 f5 10 01 	st.w [%a15]4112,%d5
                hwBotObj->EDATA5.U = *data++;
800043ca:	19 62 1c 00 	ld.w %d2,[%a6]28
800043ce:	59 f2 14 01 	st.w [%a15]4116,%d2
            }

            if (msg->lengthCode > IfxMultican_DataLengthCode_32)
800043d2:	39 52 04 00 	ld.bu %d2,[%a5]4
800043d6:	bf e2 2f 80 	jlt.u %d2,14,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwBotObj->EDATA6.U = *data++;
800043da:	19 65 20 00 	ld.w %d5,[%a6]32
                /* load bottom message object extended data registers */
                hwTopObj->EDATA0.U = *data++;
800043de:	1b 03 08 20 	addi %d2,%d3,128
                hwBotObj->EDATA5.U = *data++;
            }

            if (msg->lengthCode > IfxMultican_DataLengthCode_32)
            {
                hwBotObj->EDATA6.U = *data++;
800043e2:	59 f5 18 01 	st.w [%a15]4120,%d5
                /* load bottom message object extended data registers */
                hwTopObj->EDATA0.U = *data++;
800043e6:	8f 52 00 50 	sh %d5,%d2,5
800043ea:	01 45 00 f6 	addsc.a %a15,%a4,%d5,0
800043ee:	19 62 24 00 	ld.w %d2,[%a6]36
800043f2:	68 02       	st.w [%a15]0,%d2
                hwTopObj->EDATA1.U = *data++;
800043f4:	8f 53 00 20 	sh %d2,%d3,5
800043f8:	01 42 00 26 	addsc.a %a2,%a4,%d2,0
800043fc:	19 63 28 00 	ld.w %d3,[%a6]40
80004400:	59 23 04 01 	st.w [%a2]4100,%d3
                hwTopObj->EDATA2.U = *data++;
80004404:	19 65 2c 00 	ld.w %d5,[%a6]44
80004408:	59 25 08 01 	st.w [%a2]4104,%d5
            }

            if (msg->lengthCode > IfxMultican_DataLengthCode_48)
8000440c:	39 53 04 00 	ld.bu %d3,[%a5]4
80004410:	bf f3 12 80 	jlt.u %d3,15,80004434 <IfxMultican_MsgObj_sendLongFrame+0x120>
            {
                hwTopObj->EDATA3.U = *data++;
80004414:	19 62 30 00 	ld.w %d2,[%a6]48
80004418:	59 22 0c 01 	st.w [%a2]4108,%d2
                hwTopObj->EDATA4.U = *data++;
8000441c:	19 63 34 00 	ld.w %d3,[%a6]52
80004420:	59 23 10 01 	st.w [%a2]4112,%d3
                hwTopObj->EDATA5.U = *data++;
80004424:	19 65 38 00 	ld.w %d5,[%a6]56
80004428:	59 25 14 01 	st.w [%a2]4116,%d5
                hwTopObj->EDATA6.U = *data;
8000442c:	19 62 3c 00 	ld.w %d2,[%a6]60
80004430:	59 22 18 01 	st.w [%a2]4120,%d2
}


IFX_INLINE boolean IfxMultican_MsgObj_isExtendedFrame(Ifx_CAN_MO *hwObj)
{
    return hwObj->AR.B.IDE != 0;
80004434:	10 4f       	addsc.a %a15,%a4,%d15,0

            /* for long message */
            {
                /* set ID */
                boolean extendedFrame = IfxMultican_MsgObj_isExtendedFrame(hwObj);
                IfxMultican_MsgObj_setMessageId(hwObj, msg->id, extendedFrame);
80004436:	54 52       	ld.w %d2,[%a5]
80004438:	19 ff 18 01 	ld.w %d15,[%a15]4120
}


IFX_INLINE void IfxMultican_MsgObj_setMessageId(Ifx_CAN_MO *hwObj, uint32 messageId, boolean extendedFrame)
{
    hwObj->AR.B.ID = messageId << ((extendedFrame != 0) ? 0 : 18);
8000443c:	87 ff dd fe 	nor.t %d15,%d15,29,%d15,29
80004440:	ab 2f a1 ff 	seln %d15,%d15,%d15,18
80004444:	0f f2 00 f0 	sh %d15,%d2,%d15
80004448:	19 f2 18 01 	ld.w %d2,[%a15]4120
8000444c:	37 f2 1d f0 	insert %d15,%d2,%d15,0,29
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
80004450:	8f 54 00 20 	sh %d2,%d4,5
80004454:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
}


IFX_INLINE void IfxMultican_MsgObj_setMessageId(Ifx_CAN_MO *hwObj, uint32 messageId, boolean extendedFrame)
{
    hwObj->AR.B.ID = messageId << ((extendedFrame != 0) ? 0 : 18);
80004458:	59 ff 18 01 	st.w [%a15]4120,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
8000445c:	54 42       	ld.w %d2,[%a4]
8000445e:	0c 54       	ld.bu %d15,[%a5]4
80004460:	37 f2 04 fc 	insert %d15,%d2,%d15,24,4
80004464:	6c 40       	st.w [%a4]0,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setBitRateSwitch(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.BRS = enabled ? 1 : 0;
80004466:	39 5f 10 00 	ld.bu %d15,[%a5]16
8000446a:	ab 0f a2 2f 	seln %d2,%d15,%d15,32
8000446e:	4c 40       	ld.w %d15,[%a4]0
80004470:	8f 0f c2 f1 	andn %d15,%d15,32
80004474:	a6 2f       	or %d15,%d2
80004476:	6c 40       	st.w [%a4]0,%d15
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;

    ctr.U        = 1U << (flag + 16);

    hwObj->CTR.U = ctr.U;
80004478:	7b 80 00 f0 	movh %d15,8
8000447c:	59 ff 1c 01 	st.w [%a15]4124,%d15
80004480:	7b 00 02 f0 	movh %d15,32
80004484:	59 ff 1c 01 	st.w [%a15]4124,%d15
80004488:	7b 00 04 f0 	movh %d15,64
8000448c:	59 ff 1c 01 	st.w [%a15]4124,%d15
80004490:	7b 00 10 f0 	movh %d15,256
80004494:	59 ff 1c 01 	st.w [%a15]4124,%d15


IfxMultican_Status IfxMultican_MsgObj_sendLongFrame(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId, IfxMultican_Message *msg, uint32 *data)
{
    Ifx_CAN_MO          *hwObj  = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    IfxMultican_Status   status = IfxMultican_Status_ok;
80004498:	82 02       	mov %d2,0
8000449a:	00 90       	ret 

8000449c <IfxMultican_MsgObj_sendMessage>:

IfxMultican_Status IfxMultican_MsgObj_sendMessage(Ifx_CAN_MO *hwObj, const IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;

    if (hwObj->STAT.B.TXRQ)
8000449c:	4c 47       	ld.w %d15,[%a4]28
    {                           /* previous message was not transferred, e.g. due to busy bus, BUS-OFF or others */
        status = IfxMultican_Status_notSentBusy;
8000449e:	3b 00 02 20 	mov %d2,32

IfxMultican_Status IfxMultican_MsgObj_sendMessage(Ifx_CAN_MO *hwObj, const IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;

    if (hwObj->STAT.B.TXRQ)
800044a2:	37 0f 61 f4 	extr.u %d15,%d15,8,1
800044a6:	6e 02       	jz %d15,800044aa <IfxMultican_MsgObj_sendMessage+0xe>
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitRequest);
        }
    }

    return status;
}
800044a8:	00 90       	ret 
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
800044aa:	59 42 1c 00 	st.w [%a4]28,%d2
    {
        /* MSGVAL: Set message as not valid */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageValid);

        /* for standard and FIFO message object */
        hwObj->DATAL.U = msg->data[0];  /* Set the new data */
800044ae:	19 52 08 00 	ld.w %d2,[%a5]8
800044b2:	59 42 10 00 	st.w [%a4]16,%d2
        hwObj->DATAH.U = msg->data[1];  /* Set the new data */
800044b6:	19 52 0c 00 	ld.w %d2,[%a5]12
800044ba:	59 42 14 00 	st.w [%a4]20,%d2
}


IFX_INLINE boolean IfxMultican_MsgObj_isExtendedFrame(Ifx_CAN_MO *hwObj)
{
    return hwObj->AR.B.IDE != 0;
800044be:	19 42 18 00 	ld.w %d2,[%a4]24

        /* for standard and FIFO message object */
        {
            /* set ID */
            boolean extendedFrame = IfxMultican_MsgObj_isExtendedFrame(hwObj);
            IfxMultican_MsgObj_setMessageId(hwObj, msg->id, extendedFrame);
800044c2:	54 53       	ld.w %d3,[%a5]
800044c4:	37 02 e1 2e 	extr.u %d2,%d2,29,1
}


IFX_INLINE void IfxMultican_MsgObj_setMessageId(Ifx_CAN_MO *hwObj, uint32 messageId, boolean extendedFrame)
{
    hwObj->AR.B.ID = messageId << ((extendedFrame != 0) ? 0 : 18);
800044c8:	ab 2f 81 f2 	sel %d15,%d2,%d15,18
800044cc:	19 42 18 00 	ld.w %d2,[%a4]24
800044d0:	0f f3 00 f0 	sh %d15,%d3,%d15
800044d4:	37 f2 1d f0 	insert %d15,%d2,%d15,0,29
800044d8:	6c 46       	st.w [%a4]24,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
800044da:	54 42       	ld.w %d2,[%a4]
800044dc:	0c 54       	ld.bu %d15,[%a5]4
800044de:	37 f2 04 fc 	insert %d15,%d2,%d15,24,4
}


IfxMultican_Status IfxMultican_MsgObj_sendMessage(Ifx_CAN_MO *hwObj, const IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;
800044e2:	82 02       	mov %d2,0
800044e4:	6c 40       	st.w [%a4]0,%d15
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;

    ctr.U        = 1U << (flag + 16);

    hwObj->CTR.U = ctr.U;
800044e6:	7b 80 00 f0 	movh %d15,8
800044ea:	6c 47       	st.w [%a4]28,%d15
800044ec:	7b 00 02 f0 	movh %d15,32
800044f0:	6c 47       	st.w [%a4]28,%d15
800044f2:	7b 00 10 f0 	movh %d15,256
800044f6:	6c 47       	st.w [%a4]28,%d15
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitRequest);
        }
    }

    return status;
}
800044f8:	00 90       	ret 

800044fa <IfxMultican_MsgObj_writeTxfifo>:

IfxMultican_Status IfxMultican_MsgObj_writeTxfifo(Ifx_CAN_MO *hwObj, const IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;

    if (hwObj->STAT.B.TXRQ)
800044fa:	4c 47       	ld.w %d15,[%a4]28
    {
        /* previous message was not transferred, e.g. due to busy bus, BUS-OFF or others */
        status = IfxMultican_Status_notSentBusy;
800044fc:	3b 00 02 20 	mov %d2,32

IfxMultican_Status IfxMultican_MsgObj_writeTxfifo(Ifx_CAN_MO *hwObj, const IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;

    if (hwObj->STAT.B.TXRQ)
80004500:	37 0f 61 f4 	extr.u %d15,%d15,8,1
80004504:	6e 02       	jz %d15,80004508 <IfxMultican_MsgObj_writeTxfifo+0xe>
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitRequest);
        }
    }

    return status;
}
80004506:	00 90       	ret 
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;
    ctr.U        = 1U << flag;

    hwObj->CTR.U = ctr.U;
80004508:	3b 00 20 20 	mov %d2,512
8000450c:	59 42 1c 00 	st.w [%a4]28,%d2
    {
        /* Clear TXEN0 to update the data FIFO message object  */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitEnable0);

        /* for standard and FIFO message object */
        hwObj->DATAL.U = msg->data[0];      /* Set the new data */
80004510:	19 52 08 00 	ld.w %d2,[%a5]8
80004514:	59 42 10 00 	st.w [%a4]16,%d2
        hwObj->DATAH.U = msg->data[1];      /* Set the new data */
80004518:	19 52 0c 00 	ld.w %d2,[%a5]12
8000451c:	59 42 14 00 	st.w [%a4]20,%d2
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;

    ctr.U        = 1U << (flag + 16);

    hwObj->CTR.U = ctr.U;
80004520:	7b 00 20 20 	movh %d2,512
80004524:	59 42 1c 00 	st.w [%a4]28,%d2
}


IFX_INLINE boolean IfxMultican_MsgObj_isExtendedFrame(Ifx_CAN_MO *hwObj)
{
    return hwObj->AR.B.IDE != 0;
80004528:	19 42 18 00 	ld.w %d2,[%a4]24

        /* for standard and FIFO message object */
        {
            /* set ID */
            boolean extendedFrame = IfxMultican_MsgObj_isExtendedFrame(hwObj);
            IfxMultican_MsgObj_setMessageId(hwObj, msg->id, extendedFrame);
8000452c:	54 53       	ld.w %d3,[%a5]
8000452e:	37 02 e1 2e 	extr.u %d2,%d2,29,1
}


IFX_INLINE void IfxMultican_MsgObj_setMessageId(Ifx_CAN_MO *hwObj, uint32 messageId, boolean extendedFrame)
{
    hwObj->AR.B.ID = messageId << ((extendedFrame != 0) ? 0 : 18);
80004532:	ab 2f 81 f2 	sel %d15,%d2,%d15,18
80004536:	19 42 18 00 	ld.w %d2,[%a4]24
8000453a:	0f f3 00 f0 	sh %d15,%d3,%d15
8000453e:	37 f2 1d f0 	insert %d15,%d2,%d15,0,29
80004542:	6c 46       	st.w [%a4]24,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
80004544:	54 42       	ld.w %d2,[%a4]
80004546:	0c 54       	ld.bu %d15,[%a5]4
80004548:	37 f2 04 fc 	insert %d15,%d2,%d15,24,4
}


IfxMultican_Status IfxMultican_MsgObj_writeTxfifo(Ifx_CAN_MO *hwObj, const IfxMultican_Message *msg)
{
    IfxMultican_Status status = IfxMultican_Status_ok;
8000454c:	82 02       	mov %d2,0
8000454e:	6c 40       	st.w [%a4]0,%d15
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;

    ctr.U        = 1U << (flag + 16);

    hwObj->CTR.U = ctr.U;
80004550:	7b 80 00 f0 	movh %d15,8
80004554:	6c 47       	st.w [%a4]28,%d15
80004556:	7b 00 02 f0 	movh %d15,32
8000455a:	6c 47       	st.w [%a4]28,%d15
8000455c:	7b 00 10 f0 	movh %d15,256
80004560:	6c 47       	st.w [%a4]28,%d15
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitRequest);
        }
    }

    return status;
}
80004562:	00 90       	ret 

80004564 <IfxMultican_MsgObj_setFilter>:
void IfxMultican_MsgObj_setFilter(Ifx_CAN_MO *hwObj, boolean extend, uint32 id, uint32 accMask)
{
    Ifx_CAN_MO_CTR ctr;

    ctr.U           = 0;
    ctr.B.RESMSGVAL = 1;    /* MSGVAL: Set message as not valid */
80004564:	da 20       	mov %d15,32
    hwObj->CTR.U    = ctr.U;
80004566:	6c 47       	st.w [%a4]28,%d15

    hwObj->AMR.B.AM = accMask << ((extend != 0) ? 0 : 18);
80004568:	df 04 13 00 	jeq %d4,0,8000458e <IfxMultican_MsgObj_setFilter+0x2a>
8000456c:	4c 43       	ld.w %d15,[%a4]12
8000456e:	37 6f 1d 60 	insert %d6,%d15,%d6,0,29
    hwObj->AR.B.IDE = (id << ((extend != 0) ? 0 : 18)) | (extend << 29);
80004572:	82 0f       	mov %d15,0

    ctr.U           = 0;
    ctr.B.RESMSGVAL = 1;    /* MSGVAL: Set message as not valid */
    hwObj->CTR.U    = ctr.U;

    hwObj->AMR.B.AM = accMask << ((extend != 0) ? 0 : 18);
80004574:	59 46 0c 00 	st.w [%a4]12,%d6
    hwObj->AR.B.IDE = (id << ((extend != 0) ? 0 : 18)) | (extend << 29);
80004578:	0f f5 00 50 	sh %d5,%d5,%d15
8000457c:	4c 46       	ld.w %d15,[%a4]24
8000457e:	67 5f 1d 50 	ins.t %d5,%d15,29,%d5,0
80004582:	59 45 18 00 	st.w [%a4]24,%d5

    ctr.U           = 0;
    ctr.B.SETMSGVAL = 1;    /* MSGVAL: Set message as valid */
80004586:	7b 00 02 f0 	movh %d15,32
    hwObj->CTR.U    = ctr.U;
8000458a:	6c 47       	st.w [%a4]28,%d15
8000458c:	00 90       	ret 

    ctr.U           = 0;
    ctr.B.RESMSGVAL = 1;    /* MSGVAL: Set message as not valid */
    hwObj->CTR.U    = ctr.U;

    hwObj->AMR.B.AM = accMask << ((extend != 0) ? 0 : 18);
8000458e:	8f 26 01 60 	sh %d6,%d6,18
80004592:	b7 06 83 fe 	insert %d15,%d6,0,29,3
80004596:	19 46 0c 00 	ld.w %d6,[%a4]12
8000459a:	b7 06 1d 60 	insert %d6,%d6,0,0,29
8000459e:	a6 f6       	or %d6,%d15
800045a0:	59 46 0c 00 	st.w [%a4]12,%d6
    hwObj->AR.B.IDE = (id << ((extend != 0) ? 0 : 18)) | (extend << 29);
800045a4:	da 12       	mov %d15,18
800045a6:	3c e9       	j 80004578 <IfxMultican_MsgObj_setFilter+0x14>

800045a8 <IfxMultican_MsgObj_setStatusFlag>:
void IfxMultican_MsgObj_setStatusFlag(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjStatusFlag flag)
{
    Ifx_CAN_MO_CTR ctr;
    ctr.U        = 0;

    ctr.U        = 1U << (flag + 16);
800045a8:	1b 04 01 40 	addi %d4,%d4,16
800045ac:	82 1f       	mov %d15,1
800045ae:	0f 4f 00 f0 	sh %d15,%d15,%d4

    hwObj->CTR.U = ctr.U;
800045b2:	6c 47       	st.w [%a4]28,%d15
800045b4:	00 90       	ret 

800045b6 <IfxMultican_Node_deinit>:
}


void IfxMultican_Node_deinit(Ifx_CAN_N *hwNode)
{
    hwNode->CR.U    = 0x00000001;
800045b6:	82 1f       	mov %d15,1
800045b8:	6c 40       	st.w [%a4]0,%d15
    hwNode->SR.U    = 0x00000000;
800045ba:	82 0f       	mov %d15,0
800045bc:	6c 41       	st.w [%a4]4,%d15
    hwNode->IPR.U   = 0x00000000;
800045be:	6c 42       	st.w [%a4]8,%d15
    hwNode->PCR.U   = 0x00000000;
800045c0:	6c 43       	st.w [%a4]12,%d15
    hwNode->BTEVR.U = 0x00000000;
800045c2:	6c 44       	st.w [%a4]16,%d15
    hwNode->ECNT.U  = 0x00600000;
800045c4:	7b 00 06 20 	movh %d2,96
800045c8:	59 42 14 00 	st.w [%a4]20,%d2
    hwNode->FCR.U   = 0x00000000;
800045cc:	6c 46       	st.w [%a4]24,%d15
800045ce:	00 90       	ret 

800045d0 <IfxMultican_Node_initRxPin>:
}


boolean IfxMultican_Node_initRxPin(Ifx_CAN_N *hwNode, IfxMultican_Rxd_In *rxd, IfxPort_InputMode mode, IfxPort_PadDriver padDriver)
{
800045d0:	40 4c       	mov.aa %a12,%a4
}


IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)mode);
800045d2:	99 54 08 00 	ld.a %a4,[%a5]8
800045d6:	02 5f       	mov %d15,%d5
800045d8:	8f f4 0f 51 	and %d5,%d4,255
800045dc:	39 54 0c 00 	ld.bu %d4,[%a5]12
800045e0:	40 5f       	mov.aa %a15,%a5
800045e2:	6d 00 24 14 	call 80006e2a <IfxPort_setPinMode>
    IfxPort_setPinModeInput(rxd->pin.port, rxd->pin.pinIndex, mode);
    IfxPort_setPinPadDriver(rxd->pin.port, rxd->pin.pinIndex, padDriver);
800045e6:	c8 24       	ld.a %a4,[%a15]8
800045e8:	02 f5       	mov %d5,%d15
800045ea:	08 c4       	ld.bu %d4,[%a15]12
800045ec:	6d 00 a5 14 	call 80006f36 <IfxPort_setPinPadDriver>
    hwNode->PCR.B.RXSEL = rxd->select;
800045f0:	19 c2 0c 00 	ld.w %d2,[%a12]12
800045f4:	39 ff 10 00 	ld.bu %d15,[%a15]16
800045f8:	37 f2 03 f0 	insert %d15,%d2,%d15,0,3

    return TRUE;
}
800045fc:	82 12       	mov %d2,1

boolean IfxMultican_Node_initRxPin(Ifx_CAN_N *hwNode, IfxMultican_Rxd_In *rxd, IfxPort_InputMode mode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeInput(rxd->pin.port, rxd->pin.pinIndex, mode);
    IfxPort_setPinPadDriver(rxd->pin.port, rxd->pin.pinIndex, padDriver);
    hwNode->PCR.B.RXSEL = rxd->select;
800045fe:	6c c3       	st.w [%a12]12,%d15

    return TRUE;
}
80004600:	00 90       	ret 

80004602 <IfxMultican_Node_initTxPin>:
}


IFX_INLINE void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)(index | mode));
80004602:	99 54 08 00 	ld.a %a4,[%a5]8


boolean IfxMultican_Node_initTxPin(Ifx_CAN_N *hwNode, IfxMultican_Txd_Out *txd, IfxPort_OutputMode mode, IfxPort_PadDriver padDriver)
{
80004606:	02 5f       	mov %d15,%d5
80004608:	39 55 10 00 	ld.bu %d5,[%a5]16
8000460c:	40 5f       	mov.aa %a15,%a5
8000460e:	a6 45       	or %d5,%d4
80004610:	39 54 0c 00 	ld.bu %d4,[%a5]12
80004614:	6d 00 0b 14 	call 80006e2a <IfxPort_setPinMode>
    IfxPort_setPinModeOutput(txd->pin.port, txd->pin.pinIndex, mode, txd->select);
    IfxPort_setPinPadDriver(txd->pin.port, txd->pin.pinIndex, padDriver);
80004618:	c8 24       	ld.a %a4,[%a15]8
8000461a:	08 c4       	ld.bu %d4,[%a15]12
8000461c:	02 f5       	mov %d5,%d15
8000461e:	6d 00 8c 14 	call 80006f36 <IfxPort_setPinPadDriver>

    return TRUE;
}
80004622:	82 12       	mov %d2,1
80004624:	00 90       	ret 

80004626 <IfxMultican_Node_recoverBusOff>:

IfxMultican_Status IfxMultican_Node_recoverBusOff(Ifx_CAN_N *hwNode)
{
    IfxMultican_Status status             = IfxMultican_Status_busOff;

    boolean            busOffState        = hwNode->SR.B.BOFF;
80004626:	4c 41       	ld.w %d15,[%a4]4
    boolean            errorWarningStatus = hwNode->SR.B.EWRN;
80004628:	19 43 04 00 	ld.w %d3,[%a4]4

IfxMultican_Status IfxMultican_Node_recoverBusOff(Ifx_CAN_N *hwNode)
{
    IfxMultican_Status status             = IfxMultican_Status_busOff;

    boolean            busOffState        = hwNode->SR.B.BOFF;
8000462c:	37 0f e1 f3 	extr.u %d15,%d15,7,1
    boolean            errorWarningStatus = hwNode->SR.B.EWRN;
80004630:	37 03 61 33 	extr.u %d3,%d3,6,1

    /* if the node is in bus off state, initiaite the recovery process */
    if ((busOffState != 0) && (hwNode->ECNT.B.TEC > 254))
80004634:	6e 24       	jz %d15,8000467c <IfxMultican_Node_recoverBusOff+0x56>
80004636:	19 42 14 00 	ld.w %d2,[%a4]20
8000463a:	37 02 68 24 	extr.u %d2,%d2,8,8
8000463e:	8b f2 2f 22 	ne %d2,%d2,255
80004642:	76 27       	jz %d2,80004650 <IfxMultican_Node_recoverBusOff+0x2a>
        /* disable node INIT = 1 */
        IfxMultican_Node_deactivate(hwNode);
    }

    /* during recovery process, if REC counter reaches 0x60 */
    else if ((busOffState != 0) && (errorWarningStatus != 0))
80004644:	0f f3 80 40 	and %d4,%d3,%d15
    {
        status = IfxMultican_Status_notInitialised;
80004648:	82 12       	mov %d2,1
        /* disable node INIT = 1 */
        IfxMultican_Node_deactivate(hwNode);
    }

    /* during recovery process, if REC counter reaches 0x60 */
    else if ((busOffState != 0) && (errorWarningStatus != 0))
8000464a:	df 04 19 00 	jeq %d4,0,8000467c <IfxMultican_Node_recoverBusOff+0x56>

        status = IfxMultican_Status_ok;
    }

    return status;
}
8000464e:	00 90       	ret 
    if ((busOffState != 0) && (hwNode->ECNT.B.TEC > 254))
    {
        status = IfxMultican_Status_busOff;

        /* reset error counters */
        hwNode->ECNT.B.TEC = 0x01;
80004650:	4c 45       	ld.w %d15,[%a4]20
    boolean            errorWarningStatus = hwNode->SR.B.EWRN;

    /* if the node is in bus off state, initiaite the recovery process */
    if ((busOffState != 0) && (hwNode->ECNT.B.TEC > 254))
    {
        status = IfxMultican_Status_busOff;
80004652:	3b 00 01 20 	mov %d2,16

        /* reset error counters */
        hwNode->ECNT.B.TEC = 0x01;
80004656:	b7 1f 08 f4 	insert %d15,%d15,1,8,8
8000465a:	6c 45       	st.w [%a4]20,%d15
        hwNode->ECNT.B.REC = 0x01;
8000465c:	4c 45       	ld.w %d15,[%a4]20
8000465e:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80004662:	6c 45       	st.w [%a4]20,%d15

        /* clear error warning status */
        hwNode->SR.B.EWRN = 0;
80004664:	4c 41       	ld.w %d15,[%a4]4
80004666:	8f 0f c4 f1 	andn %d15,%d15,64
8000466a:	6c 41       	st.w [%a4]4,%d15

        /* clear ALERT status */
        hwNode->SR.B.ALERT = 0;
8000466c:	4c 41       	ld.w %d15,[%a4]4
8000466e:	8f 0f c2 f1 	andn %d15,%d15,32
80004672:	6c 41       	st.w [%a4]4,%d15
}


IFX_INLINE void IfxMultican_Node_deactivate(Ifx_CAN_N *hwNode)
{
    hwNode->CR.B.INIT = 1;
80004674:	4c 40       	ld.w %d15,[%a4]0
80004676:	96 01       	or %d15,1
80004678:	6c 40       	st.w [%a4]0,%d15
8000467a:	00 90       	ret 
    {
        status = IfxMultican_Status_notInitialised;
    }

    /* if the recovery process is been finished or not in Bus off mode */
    else if ((busOffState == 0) && (errorWarningStatus == 0))
8000467c:	a6 3f       	or %d15,%d3
}


IfxMultican_Status IfxMultican_Node_recoverBusOff(Ifx_CAN_N *hwNode)
{
    IfxMultican_Status status             = IfxMultican_Status_busOff;
8000467e:	3b 00 01 20 	mov %d2,16
    {
        status = IfxMultican_Status_notInitialised;
    }

    /* if the recovery process is been finished or not in Bus off mode */
    else if ((busOffState == 0) && (errorWarningStatus == 0))
80004682:	ee e6       	jnz %d15,8000464e <IfxMultican_Node_recoverBusOff+0x28>
}


IFX_INLINE void IfxMultican_Node_activate(Ifx_CAN_N *hwNode)
{
    hwNode->CR.B.INIT = 0;
80004684:	4c 40       	ld.w %d15,[%a4]0
    {
        /* enable node INIT = 0 */
        IfxMultican_Node_activate(hwNode);

        status = IfxMultican_Status_ok;
80004686:	82 02       	mov %d2,0
80004688:	8f 1f c0 f1 	andn %d15,%d15,1
8000468c:	6c 40       	st.w [%a4]0,%d15
    }

    return status;
}
8000468e:	00 90       	ret 

80004690 <IfxMultican_Node_setBitTiming>:
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
80004690:	4b 05 61 51 	utof %d5,%d5
80004694:	7b 00 f8 93 	movh %d9,16256
80004698:	4b 59 51 90 	div.f %d9,%d9,%d5
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
8000469c:	c5 0f 3f 00 	lea %a15,3f <_.+0x3e>
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
800046a0:	7b d0 d4 83 	movh %d8,15693
800046a4:	1b d8 cc 8c 	addi %d8,%d8,-13107
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
800046a8:	7b d0 dc c3 	movh %d12,15821
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
800046ac:	4b 85 41 80 	mul.f %d8,%d5,%d8
    sint32  minTSEG2 = 2;
    sint32  maxTBAUD = maxTSEG1 + maxTSEG2 + 1;
    sint32  minTBAUD = 8;

    sint32  tempBRP, tempSJW, tempTSEG1, tempTBAUD;
    sint32  bestBRP   = 0, bestSJW = 1, bestTBAUD = 8, bestTSEG1 = 3, bestTSEG2 = 2;
800046b0:	3b 80 00 b0 	mov %d11,8
800046b4:	82 0a       	mov %d10,0
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
800046b6:	82 13       	mov %d3,1
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
800046b8:	1b dc cc cc 	addi %d12,%d12,-13107
    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
    {
        float32 Fquanta = moduleFreq / tempBRP;
800046bc:	4b 03 41 21 	itof %d2,%d3
800046c0:	4b 24 51 20 	div.f %d2,%d4,%d2
        tempTBAUD = Fquanta / baudrate;
800046c4:	4b 92 41 00 	mul.f %d0,%d2,%d9
800046c8:	4b 00 31 f1 	ftoiz %d15,%d0

        if (tempTBAUD == 0)
800046cc:	df 0f 4b 02 	jeq %d15,0,80004b62 <IfxMultican_Node_setBitTiming+0x4d2>
        {
            break; /* to avoid division by 0 */
        }

        float32 tempBaudrate = Fquanta / tempTBAUD;
800046d0:	4b 0f 41 01 	itof %d0,%d15
800046d4:	4b 02 51 20 	div.f %d2,%d2,%d0
        float32 error        = __absf(tempBaudrate - baudrate);

        if (tempTBAUD < minTBAUD)
800046d8:	8b 8f 80 02 	ge %d0,%d15,8
        {
            break; /* to avoid division by 0 */
        }

        float32 tempBaudrate = Fquanta / tempTBAUD;
        float32 error        = __absf(tempBaudrate - baudrate);
800046dc:	6b 05 31 22 	sub.f %d2,%d2,%d5
800046e0:	b7 02 81 2f 	insert %d2,%d2,0,31,1

        if (tempTBAUD < minTBAUD)
800046e4:	df 00 3f 02 	jeq %d0,0,80004b62 <IfxMultican_Node_setBitTiming+0x4d2>
        {
            break;  /* below the minimum allowed limits, break is required otherwise TSEG1 and TSEG2 may result in negitive values */
        }

        if ((tempTBAUD <= maxTBAUD) && (bestError >= error))
800046e8:	4b 28 01 00 	cmp.f %d0,%d8,%d2
800046ec:	87 00 a2 00 	or.t %d0,%d0,2,%d0,1
800046f0:	8b af 41 12 	lt %d1,%d15,26
800046f4:	26 10       	and %d0,%d1
800046f6:	76 0a       	jz %d0,8000470a <IfxMultican_Node_setBitTiming+0x7a>
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
800046f8:	4b c2 01 10 	cmp.f %d1,%d2,%d12
800046fc:	8b 5f 41 02 	lt %d0,%d15,21
80004700:	26 10       	and %d0,%d1
80004702:	f6 0d       	jnz %d0,8000471c <IfxMultican_Node_setBitTiming+0x8c>

        if ((tempTBAUD <= maxTBAUD) && (bestError >= error))
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = error;
80004704:	02 28       	mov %d8,%d2
80004706:	0b 3f 10 a8 	mov %e10,%d15,%d3
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
8000470a:	c2 13       	add %d3,1
8000470c:	fd f0 d8 7f 	loop %a15,800046bc <IfxMultican_Node_setBitTiming+0x2c>
                break;      /* optimal condition */
            }
        }
    }

    if ((bestBRP == 0) && (tempBRP == (maxBRP + 1)))
80004710:	f6 a4       	jnz %d10,80004718 <IfxMultican_Node_setBitTiming+0x88>
80004712:	3b f0 03 c0 	mov %d12,63
80004716:	3c 06       	j 80004722 <IfxMultican_Node_setBitTiming+0x92>
80004718:	02 bf       	mov %d15,%d11
8000471a:	02 a3       	mov %d3,%d10
8000471c:	c2 f3       	add %d3,-1
8000471e:	8f f3 03 c1 	and %d12,%d3,63

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004722:	7b 30 00 40 	movh %d4,3
80004726:	1b 04 81 49 	addi %d4,%d4,-26608
8000472a:	4b f4 01 42 	div %e4,%d4,%d15
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */
8000472e:	4b 06 41 31 	itof %d3,%d6
80004732:	7b a0 e1 23 	movh %d2,15898

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004736:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004738:	0b 64 e0 40 	absdif %d4,%d4,%d6
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */
8000473c:	1b a2 99 29 	addi %d2,%d2,-26214
80004740:	4b 23 41 30 	mul.f %d3,%d3,%d2
    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
        sint32 error           = __abs(tempSamplePoint - samplePoint);

        if (bestError > (float)error)
80004744:	4b 04 41 41 	itof %d4,%d4
80004748:	4b 43 01 50 	cmp.f %d5,%d3,%d4
8000474c:	8f 45 00 51 	and %d5,%d5,4
80004750:	2b 43 50 25 	seln %d2,%d5,%d3,%d4
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004754:	3f 60 17 02 	jlt %d0,%d6,80004b82 <IfxMultican_Node_setBitTiming+0x4f2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004758:	7b 20 00 40 	movh %d4,2
8000475c:	1b 04 10 47 	addi %d4,%d4,28928
80004760:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error           = __abs(tempSamplePoint - samplePoint);

        if (bestError > (float)error)
80004764:	3b f0 00 30 	mov %d3,15

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004768:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
8000476a:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
8000476e:	4b 04 41 41 	itof %d4,%d4
80004772:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004776:	37 05 61 51 	extr.u %d5,%d5,2,1
8000477a:	ab 03 81 35 	sel %d3,%d5,%d3,16
8000477e:	2b 24 40 25 	sel %d2,%d5,%d4,%d2
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004782:	3f 60 f8 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004786:	7b 20 00 40 	movh %d4,2
8000478a:	1b 04 9f 44 	addi %d4,%d4,18928
8000478e:	4b f4 01 42 	div %e4,%d4,%d15
80004792:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004794:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
80004798:	4b 04 41 41 	itof %d4,%d4
8000479c:	4b 42 01 50 	cmp.f %d5,%d2,%d4
800047a0:	37 05 61 51 	extr.u %d5,%d5,2,1
800047a4:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
800047a8:	ab e3 a0 35 	seln %d3,%d5,%d3,14
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
800047ac:	3f 60 e3 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
800047b0:	7b 20 00 40 	movh %d4,2
800047b4:	1b 04 2e 42 	addi %d4,%d4,8928
800047b8:	4b f4 01 42 	div %e4,%d4,%d15
800047bc:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
800047be:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
800047c2:	4b 04 41 41 	itof %d4,%d4
800047c6:	4b 42 01 50 	cmp.f %d5,%d2,%d4
800047ca:	37 05 61 51 	extr.u %d5,%d5,2,1
800047ce:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
800047d2:	ab d3 a0 35 	seln %d3,%d5,%d3,13
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
800047d6:	3f 60 ce 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
800047da:	7b 20 00 40 	movh %d4,2
800047de:	1b 04 bd 4f 	addi %d4,%d4,-1072
800047e2:	4b f4 01 42 	div %e4,%d4,%d15
800047e6:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
800047e8:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
800047ec:	4b 04 41 41 	itof %d4,%d4
800047f0:	4b 42 01 50 	cmp.f %d5,%d2,%d4
800047f4:	37 05 61 51 	extr.u %d5,%d5,2,1
800047f8:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
800047fc:	ab c3 a0 35 	seln %d3,%d5,%d3,12
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004800:	3f 60 b9 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004804:	7b 20 00 40 	movh %d4,2
80004808:	1b 04 4c 4d 	addi %d4,%d4,-11072
8000480c:	4b f4 01 42 	div %e4,%d4,%d15
80004810:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004812:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
80004816:	4b 04 41 41 	itof %d4,%d4
8000481a:	4b 42 01 50 	cmp.f %d5,%d2,%d4
8000481e:	37 05 61 51 	extr.u %d5,%d5,2,1
80004822:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004826:	ab b3 a0 35 	seln %d3,%d5,%d3,11
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
8000482a:	3f 60 a4 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
8000482e:	7b 20 00 40 	movh %d4,2
80004832:	1b 04 db 4a 	addi %d4,%d4,-21072
80004836:	4b f4 01 42 	div %e4,%d4,%d15
8000483a:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
8000483c:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
80004840:	4b 04 41 41 	itof %d4,%d4
80004844:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004848:	37 05 61 51 	extr.u %d5,%d5,2,1
8000484c:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004850:	ab a3 a0 35 	seln %d3,%d5,%d3,10
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004854:	3f 60 8f 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004858:	7b 20 00 40 	movh %d4,2
8000485c:	1b 04 6a 48 	addi %d4,%d4,-31072
80004860:	4b f4 01 42 	div %e4,%d4,%d15
80004864:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004866:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
8000486a:	4b 04 41 41 	itof %d4,%d4
8000486e:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004872:	37 05 61 51 	extr.u %d5,%d5,2,1
80004876:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
8000487a:	ab 93 a0 35 	seln %d3,%d5,%d3,9
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
8000487e:	3f 60 7a 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004882:	7b 10 00 40 	movh %d4,1
80004886:	1b 04 f9 45 	addi %d4,%d4,24464
8000488a:	4b f4 01 42 	div %e4,%d4,%d15
8000488e:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004890:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
80004894:	4b 04 41 41 	itof %d4,%d4
80004898:	4b 42 01 50 	cmp.f %d5,%d2,%d4
8000489c:	37 05 61 51 	extr.u %d5,%d5,2,1
800048a0:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
800048a4:	ab 83 a0 35 	seln %d3,%d5,%d3,8
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
800048a8:	3f 60 65 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
800048ac:	7b 10 00 40 	movh %d4,1
800048b0:	1b 04 88 43 	addi %d4,%d4,14464
800048b4:	4b f4 01 42 	div %e4,%d4,%d15
800048b8:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
800048ba:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
800048be:	4b 04 41 41 	itof %d4,%d4
800048c2:	4b 42 01 50 	cmp.f %d5,%d2,%d4
800048c6:	37 05 61 51 	extr.u %d5,%d5,2,1
800048ca:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
800048ce:	ab 73 a0 35 	seln %d3,%d5,%d3,7
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
800048d2:	3f 60 50 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
800048d6:	7b 10 00 40 	movh %d4,1
800048da:	1b 04 17 41 	addi %d4,%d4,4464
800048de:	4b f4 01 42 	div %e4,%d4,%d15
800048e2:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
800048e4:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
800048e8:	4b 04 41 41 	itof %d4,%d4
800048ec:	4b 42 01 50 	cmp.f %d5,%d2,%d4
800048f0:	37 05 61 51 	extr.u %d5,%d5,2,1
800048f4:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
800048f8:	ab 63 a0 35 	seln %d3,%d5,%d3,6
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
800048fc:	3f 60 3b 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004900:	bb 00 a6 4e 	mov.u %d4,60000
80004904:	4b f4 01 42 	div %e4,%d4,%d15
80004908:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
8000490a:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
8000490e:	4b 04 41 41 	itof %d4,%d4
80004912:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004916:	37 05 61 51 	extr.u %d5,%d5,2,1
8000491a:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
8000491e:	ab 53 a0 35 	seln %d3,%d5,%d3,5
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004922:	3f 60 28 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004926:	bb 00 35 4c 	mov.u %d4,50000
8000492a:	4b f4 01 42 	div %e4,%d4,%d15
8000492e:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004930:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
80004934:	4b 04 41 41 	itof %d4,%d4
80004938:	4b 42 01 50 	cmp.f %d5,%d2,%d4
8000493c:	37 05 61 51 	extr.u %d5,%d5,2,1
80004940:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004944:	ab 43 a0 35 	seln %d3,%d5,%d3,4
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004948:	3f 60 15 00 	jlt %d0,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
8000494c:	bb 00 c4 49 	mov.u %d4,40000
80004950:	4b f4 01 42 	div %e4,%d4,%d15
80004954:	02 45       	mov %d5,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004956:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > (float)error)
8000495a:	4b 04 41 41 	itof %d4,%d4
8000495e:	4b 24 01 20 	cmp.f %d2,%d4,%d2
80004962:	6f 02 09 81 	jnz.t %d2,0,80004b74 <IfxMultican_Node_setBitTiming+0x4e4>
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004966:	3f 65 06 00 	jlt %d5,%d6,80004972 <IfxMultican_Node_setBitTiming+0x2e2>

            break;  /* least possible error has already occured */
        }
    }

    if ((tempTSEG1 == (minTSEG1 - 1)) && (bestTSEG1 == maxTSEG1))
8000496a:	8b 03 01 22 	eq %d2,%d3,16
8000496e:	df 02 06 81 	jne %d2,0,80004b7a <IfxMultican_Node_setBitTiming+0x4ea>
80004972:	1b f3 ff af 	addi %d10,%d3,-1
80004976:	8f fa 00 a1 	and %d10,%d10,15
    {
        bestTSEG1 = minTSEG1;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    bestTSEG2 = bestTBAUD - bestTSEG1 - 1;
8000497a:	52 33       	sub %d3,%d15,%d3
8000497c:	c2 f3       	add %d3,-1

    if (bestTSEG2 > maxTSEG2)
8000497e:	8b 93 80 22 	ge %d2,%d3,9
80004982:	df 02 36 80 	jne %d2,0,800049ee <IfxMultican_Node_setBitTiming+0x35e>
80004986:	1b f3 ff df 	addi %d13,%d3,-1
8000498a:	8f 7d 00 d1 	and %d13,%d13,7
    {
        bestTSEG2 = maxTSEG2;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    if (bestTSEG2 < minTSEG2)
8000498e:	ff 23 33 00 	jge %d3,2,800049f4 <IfxMultican_Node_setBitTiming+0x364>
    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004992:	3b 00 71 22 	mov %d2,10000
80004996:	4b f2 01 22 	div %e2,%d2,%d15
8000499a:	3b 00 e2 44 	mov %d4,20000
8000499e:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
800049a2:	0b 72 e0 20 	absdif %d2,%d2,%d7
800049a6:	7b c0 61 54 	movh %d5,17948

        if (bestError > error)
800049aa:	4b 02 41 61 	itof %d6,%d2
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
800049ae:	0b 74 e0 f0 	absdif %d15,%d4,%d7
800049b2:	1b 05 00 54 	addi %d5,%d5,16384
800049b6:	4b 56 01 30 	cmp.f %d3,%d6,%d5

        if (bestError > error)
800049ba:	4b 0f 41 f1 	itof %d15,%d15
800049be:	8f 43 00 31 	and %d3,%d3,4
800049c2:	2b 56 50 43 	seln %d4,%d3,%d6,%d5
800049c6:	4b 4f 01 40 	cmp.f %d4,%d15,%d4
800049ca:	37 04 61 40 	extr.u %d4,%d4,0,1
800049ce:	82 22       	mov %d2,2
800049d0:	ab 12 80 24 	sel %d2,%d4,%d2,1
        }
    }

    {
        Ifx_CAN_N_BTR nbtr;
        nbtr.U       = 0;
800049d4:	82 0f       	mov %d15,0
        nbtr.B.BRP   = bestBRP - 1;
800049d6:	37 cf 06 f0 	insert %d15,%d15,%d12,0,6
        nbtr.B.SJW   = bestSJW - 1;
800049da:	c2 f2       	add %d2,-1
800049dc:	37 2f 02 f3 	insert %d15,%d15,%d2,6,2
    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);

        if (bestError > error)
800049e0:	82 1d       	mov %d13,1
    {
        Ifx_CAN_N_BTR nbtr;
        nbtr.U       = 0;
        nbtr.B.BRP   = bestBRP - 1;
        nbtr.B.SJW   = bestSJW - 1;
        nbtr.B.TSEG1 = bestTSEG1 - 1;
800049e2:	37 af 04 f4 	insert %d15,%d15,%d10,8,4
        nbtr.B.TSEG2 = bestTSEG2 - 1;
        nbtr.B.DIV8  = 0;
800049e6:	37 df 04 f6 	insert %d15,%d15,%d13,12,4
        //nbtr.B.FTX = 0; /* TTCAN only */

        hwNode->BTR.U = nbtr.U;
800049ea:	6c 44       	st.w [%a4]16,%d15
800049ec:	00 90       	ret 
800049ee:	82 7d       	mov %d13,7

    bestTSEG2 = bestTBAUD - bestTSEG1 - 1;

    if (bestTSEG2 > maxTSEG2)
    {
        bestTSEG2 = maxTSEG2;
800049f0:	3b 80 00 30 	mov %d3,8
    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
800049f4:	3b 00 71 42 	mov %d4,10000
800049f8:	4b f4 01 42 	div %e4,%d4,%d15
800049fc:	3b 00 e2 04 	mov %d0,20000
80004a00:	4b f0 01 02 	div %e0,%d0,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004a04:	0b 74 e0 40 	absdif %d4,%d4,%d7
80004a08:	7b c0 61 54 	movh %d5,17948

        if (bestError > error)
80004a0c:	4b 04 41 41 	itof %d4,%d4
80004a10:	1b 05 00 54 	addi %d5,%d5,16384
80004a14:	4b 54 01 20 	cmp.f %d2,%d4,%d5
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004a18:	0b 70 e0 00 	absdif %d0,%d0,%d7
80004a1c:	8f 42 00 21 	and %d2,%d2,4
80004a20:	2b 54 50 42 	seln %d4,%d2,%d4,%d5

        if (bestError > error)
80004a24:	4b 00 41 51 	itof %d5,%d0
80004a28:	82 26       	mov %d6,2
80004a2a:	4b 45 01 20 	cmp.f %d2,%d5,%d4
80004a2e:	37 02 61 20 	extr.u %d2,%d2,0,1
80004a32:	4b 45 01 10 	cmp.f %d1,%d5,%d4
80004a36:	8f 41 00 11 	and %d1,%d1,4
80004a3a:	ab 16 80 22 	sel %d2,%d2,%d6,1
80004a3e:	2b 45 50 b1 	seln %d11,%d1,%d5,%d4
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004a42:	df 23 84 00 	jeq %d3,2,80004b4a <IfxMultican_Node_setBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004a46:	3b 00 53 87 	mov %d8,30000
80004a4a:	4b f8 01 82 	div %e8,%d8,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004a4e:	0b 78 e0 80 	absdif %d8,%d8,%d7

        if (bestError > error)
80004a52:	4b 08 41 81 	itof %d8,%d8
80004a56:	4b 8b 01 40 	cmp.f %d4,%d11,%d8
80004a5a:	4b 8b 01 00 	cmp.f %d0,%d11,%d8
80004a5e:	87 44 a0 40 	or.t %d4,%d4,0,%d4,1
80004a62:	8f 40 00 01 	and %d0,%d0,4
80004a66:	ab 32 80 24 	sel %d2,%d4,%d2,3
80004a6a:	2b 8b 50 10 	seln %d1,%d0,%d11,%d8
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004a6e:	df 33 6e 00 	jeq %d3,3,80004b4a <IfxMultican_Node_setBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004a72:	bb 00 c4 49 	mov.u %d4,40000
80004a76:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004a7a:	0b 74 e0 40 	absdif %d4,%d4,%d7

        if (bestError > error)
80004a7e:	4b 04 41 51 	itof %d5,%d4
80004a82:	4b 15 01 40 	cmp.f %d4,%d5,%d1
80004a86:	4b 15 01 60 	cmp.f %d6,%d5,%d1
80004a8a:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80004a8e:	8f 46 00 61 	and %d6,%d6,4
80004a92:	ab 42 80 24 	sel %d2,%d4,%d2,4
80004a96:	2b 15 50 06 	seln %d0,%d6,%d5,%d1
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004a9a:	df 43 58 00 	jeq %d3,4,80004b4a <IfxMultican_Node_setBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004a9e:	bb 00 35 4c 	mov.u %d4,50000
80004aa2:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004aa6:	0b 74 e0 50 	absdif %d5,%d4,%d7

        if (bestError > error)
80004aaa:	4b 05 41 51 	itof %d5,%d5
80004aae:	4b 05 01 40 	cmp.f %d4,%d5,%d0
80004ab2:	4b 05 01 60 	cmp.f %d6,%d5,%d0
80004ab6:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80004aba:	8f 46 00 61 	and %d6,%d6,4
80004abe:	ab 52 80 24 	sel %d2,%d4,%d2,5
80004ac2:	2b 05 50 66 	seln %d6,%d6,%d5,%d0
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004ac6:	df 53 42 00 	jeq %d3,5,80004b4a <IfxMultican_Node_setBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004aca:	bb 00 a6 4e 	mov.u %d4,60000
80004ace:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004ad2:	0b 74 e0 50 	absdif %d5,%d4,%d7

        if (bestError > error)
80004ad6:	4b 05 41 51 	itof %d5,%d5
80004ada:	4b 65 01 40 	cmp.f %d4,%d5,%d6
80004ade:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80004ae2:	ab 62 80 24 	sel %d2,%d4,%d2,6
80004ae6:	4b 65 01 40 	cmp.f %d4,%d5,%d6
80004aea:	8f 44 00 41 	and %d4,%d4,4
80004aee:	2b 65 50 54 	seln %d5,%d4,%d5,%d6
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004af2:	df 63 2c 00 	jeq %d3,6,80004b4a <IfxMultican_Node_setBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004af6:	7b 10 00 00 	movh %d0,1
80004afa:	1b 00 17 01 	addi %d0,%d0,4464
80004afe:	4b f0 01 02 	div %e0,%d0,%d15
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004b02:	8b 83 20 32 	ne %d3,%d3,8
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004b06:	0b 70 e0 00 	absdif %d0,%d0,%d7

        if (bestError > error)
80004b0a:	4b 00 41 61 	itof %d6,%d0
80004b0e:	4b 56 01 40 	cmp.f %d4,%d6,%d5
80004b12:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80004b16:	ab 72 80 24 	sel %d2,%d4,%d2,7
80004b1a:	4b 56 01 40 	cmp.f %d4,%d6,%d5
80004b1e:	8f 44 00 41 	and %d4,%d4,4
80004b22:	2b 56 50 64 	seln %d6,%d4,%d6,%d5
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004b26:	df 03 12 80 	jne %d3,0,80004b4a <IfxMultican_Node_setBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004b2a:	7b 10 00 40 	movh %d4,1
80004b2e:	1b 04 88 43 	addi %d4,%d4,14464
80004b32:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004b36:	0b 74 e0 f0 	absdif %d15,%d4,%d7

        if (bestError > error)
80004b3a:	4b 0f 41 f1 	itof %d15,%d15
80004b3e:	4b f6 01 70 	cmp.f %d7,%d6,%d15
80004b42:	87 77 a0 70 	or.t %d7,%d7,0,%d7,1
80004b46:	ab 82 80 27 	sel %d2,%d7,%d2,8
        }
    }

    {
        Ifx_CAN_N_BTR nbtr;
        nbtr.U       = 0;
80004b4a:	82 0f       	mov %d15,0
        nbtr.B.BRP   = bestBRP - 1;
80004b4c:	37 cf 06 f0 	insert %d15,%d15,%d12,0,6
        nbtr.B.SJW   = bestSJW - 1;
80004b50:	c2 f2       	add %d2,-1
80004b52:	37 2f 02 f3 	insert %d15,%d15,%d2,6,2
        nbtr.B.TSEG1 = bestTSEG1 - 1;
80004b56:	37 af 04 f4 	insert %d15,%d15,%d10,8,4
        nbtr.B.TSEG2 = bestTSEG2 - 1;
        nbtr.B.DIV8  = 0;
80004b5a:	37 df 04 f6 	insert %d15,%d15,%d13,12,4
        //nbtr.B.FTX = 0; /* TTCAN only */

        hwNode->BTR.U = nbtr.U;
80004b5e:	6c 44       	st.w [%a4]16,%d15
80004b60:	00 90       	ret 
80004b62:	82 0c       	mov %d12,0
        bestBRP   = maxBRP;
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    if ((bestBRP == 0) && (tempTBAUD < minTBAUD))
80004b64:	df 0a df 7d 	jeq %d10,0,80004722 <IfxMultican_Node_setBitTiming+0x92>
80004b68:	c2 fa       	add %d10,-1
80004b6a:	8f fa 03 c1 	and %d12,%d10,63
80004b6e:	02 bf       	mov %d15,%d11
80004b70:	1d ff d9 fd 	j 80004722 <IfxMultican_Node_setBitTiming+0x92>
    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
80004b74:	82 33       	mov %d3,3
80004b76:	1d ff fe fe 	j 80004972 <IfxMultican_Node_setBitTiming+0x2e2>
80004b7a:	82 2a       	mov %d10,2
        }
    }

    if ((tempTSEG1 == (minTSEG1 - 1)) && (bestTSEG1 == maxTSEG1))
    {
        bestTSEG1 = minTSEG1;
80004b7c:	82 33       	mov %d3,3
80004b7e:	1d ff fe fe 	j 8000497a <IfxMultican_Node_setBitTiming+0x2ea>
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004b82:	3b 00 01 30 	mov %d3,16
80004b86:	1d ff f6 fe 	j 80004972 <IfxMultican_Node_setBitTiming+0x2e2>

80004b8a <IfxMultican_Node_setFastBitTiming>:
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
80004b8a:	4b 05 61 51 	utof %d5,%d5
80004b8e:	7b 00 f8 93 	movh %d9,16256
80004b92:	4b 59 51 90 	div.f %d9,%d9,%d5
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
80004b96:	c5 0f 3f 00 	lea %a15,3f <_.+0x3e>
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
80004b9a:	7b d0 d4 83 	movh %d8,15693
80004b9e:	1b d8 cc 8c 	addi %d8,%d8,-13107
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
80004ba2:	7b d0 dc c3 	movh %d12,15821
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
80004ba6:	4b 85 41 80 	mul.f %d8,%d5,%d8
    sint32  minTSEG2 = 2;
    sint32  maxTBAUD = maxTSEG1 + maxTSEG2 + 1;
    sint32  minTBAUD = 8;

    sint32  tempBRP, tempSJW, tempTSEG1, tempTBAUD;
    sint32  bestBRP   = 0, bestSJW = 1, bestTBAUD = 8, bestTSEG1 = 3, bestTSEG2 = 2;
80004baa:	3b 80 00 b0 	mov %d11,8
80004bae:	82 0a       	mov %d10,0
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
80004bb0:	82 13       	mov %d3,1
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
80004bb2:	1b dc cc cc 	addi %d12,%d12,-13107
    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
    {
        float32 Fquanta = moduleFreq / tempBRP;
80004bb6:	4b 03 41 21 	itof %d2,%d3
80004bba:	4b 24 51 20 	div.f %d2,%d4,%d2
        tempTBAUD = Fquanta / baudrate;
80004bbe:	4b 92 41 00 	mul.f %d0,%d2,%d9
80004bc2:	4b 00 31 f1 	ftoiz %d15,%d0

        if (tempTBAUD == 0)
80004bc6:	df 0f 4b 02 	jeq %d15,0,8000505c <IfxMultican_Node_setFastBitTiming+0x4d2>
        {
            break; /* to avoid division by 0 */
        }

        float32 tempBaudrate = Fquanta / tempTBAUD;
80004bca:	4b 0f 41 01 	itof %d0,%d15
80004bce:	4b 02 51 20 	div.f %d2,%d2,%d0
        float32 error        = __absf(tempBaudrate - baudrate);

        if (tempTBAUD < minTBAUD)
80004bd2:	8b 8f 80 02 	ge %d0,%d15,8
        {
            break; /* to avoid division by 0 */
        }

        float32 tempBaudrate = Fquanta / tempTBAUD;
        float32 error        = __absf(tempBaudrate - baudrate);
80004bd6:	6b 05 31 22 	sub.f %d2,%d2,%d5
80004bda:	b7 02 81 2f 	insert %d2,%d2,0,31,1

        if (tempTBAUD < minTBAUD)
80004bde:	df 00 3f 02 	jeq %d0,0,8000505c <IfxMultican_Node_setFastBitTiming+0x4d2>
        {
            break;  /* below the minimum allowed limits, break is required otherwise TSEG1 and TSEG2 may result in negitive values */
        }

        if ((tempTBAUD <= maxTBAUD) && (bestError >= error))
80004be2:	4b 28 01 00 	cmp.f %d0,%d8,%d2
80004be6:	87 00 a2 00 	or.t %d0,%d0,2,%d0,1
80004bea:	8b af 41 12 	lt %d1,%d15,26
80004bee:	26 10       	and %d0,%d1
80004bf0:	76 0a       	jz %d0,80004c04 <IfxMultican_Node_setFastBitTiming+0x7a>
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
80004bf2:	4b c2 01 10 	cmp.f %d1,%d2,%d12
80004bf6:	8b 5f 41 02 	lt %d0,%d15,21
80004bfa:	26 10       	and %d0,%d1
80004bfc:	f6 0d       	jnz %d0,80004c16 <IfxMultican_Node_setFastBitTiming+0x8c>

        if ((tempTBAUD <= maxTBAUD) && (bestError >= error))
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;
80004bfe:	02 28       	mov %d8,%d2
80004c00:	0b 3f 10 a8 	mov %e10,%d15,%d3
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
80004c04:	c2 13       	add %d3,1
80004c06:	fd f0 d8 7f 	loop %a15,80004bb6 <IfxMultican_Node_setFastBitTiming+0x2c>
                break;      /* optimal condition */
            }
        }
    }

    if ((bestBRP == 0) && (tempBRP == (maxBRP + 1)))
80004c0a:	f6 a4       	jnz %d10,80004c12 <IfxMultican_Node_setFastBitTiming+0x88>
80004c0c:	3b f0 03 c0 	mov %d12,63
80004c10:	3c 06       	j 80004c1c <IfxMultican_Node_setFastBitTiming+0x92>
80004c12:	02 bf       	mov %d15,%d11
80004c14:	02 a3       	mov %d3,%d10
80004c16:	c2 f3       	add %d3,-1
80004c18:	8f f3 03 c1 	and %d12,%d3,63

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004c1c:	7b 30 00 40 	movh %d4,3
80004c20:	1b 04 81 49 	addi %d4,%d4,-26608
80004c24:	4b f4 01 42 	div %e4,%d4,%d15
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */
80004c28:	4b 06 41 31 	itof %d3,%d6
80004c2c:	7b a0 e1 23 	movh %d2,15898

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004c30:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004c32:	0b 64 e0 40 	absdif %d4,%d4,%d6
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */
80004c36:	1b a2 99 29 	addi %d2,%d2,-26214
80004c3a:	4b 23 41 30 	mul.f %d3,%d3,%d2
    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
        sint32 error           = __abs(tempSamplePoint - samplePoint);

        if (bestError > error)
80004c3e:	4b 04 41 41 	itof %d4,%d4
80004c42:	4b 43 01 50 	cmp.f %d5,%d3,%d4
80004c46:	8f 45 00 51 	and %d5,%d5,4
80004c4a:	2b 43 50 25 	seln %d2,%d5,%d3,%d4
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004c4e:	3f 60 17 02 	jlt %d0,%d6,8000507c <IfxMultican_Node_setFastBitTiming+0x4f2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004c52:	7b 20 00 40 	movh %d4,2
80004c56:	1b 04 10 47 	addi %d4,%d4,28928
80004c5a:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error           = __abs(tempSamplePoint - samplePoint);

        if (bestError > error)
80004c5e:	3b f0 00 30 	mov %d3,15

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004c62:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004c64:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004c68:	4b 04 41 41 	itof %d4,%d4
80004c6c:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004c70:	37 05 61 51 	extr.u %d5,%d5,2,1
80004c74:	ab 03 81 35 	sel %d3,%d5,%d3,16
80004c78:	2b 24 40 25 	sel %d2,%d5,%d4,%d2
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004c7c:	3f 60 f8 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004c80:	7b 20 00 40 	movh %d4,2
80004c84:	1b 04 9f 44 	addi %d4,%d4,18928
80004c88:	4b f4 01 42 	div %e4,%d4,%d15
80004c8c:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004c8e:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004c92:	4b 04 41 41 	itof %d4,%d4
80004c96:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004c9a:	37 05 61 51 	extr.u %d5,%d5,2,1
80004c9e:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004ca2:	ab e3 a0 35 	seln %d3,%d5,%d3,14
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004ca6:	3f 60 e3 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004caa:	7b 20 00 40 	movh %d4,2
80004cae:	1b 04 2e 42 	addi %d4,%d4,8928
80004cb2:	4b f4 01 42 	div %e4,%d4,%d15
80004cb6:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004cb8:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004cbc:	4b 04 41 41 	itof %d4,%d4
80004cc0:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004cc4:	37 05 61 51 	extr.u %d5,%d5,2,1
80004cc8:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004ccc:	ab d3 a0 35 	seln %d3,%d5,%d3,13
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004cd0:	3f 60 ce 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004cd4:	7b 20 00 40 	movh %d4,2
80004cd8:	1b 04 bd 4f 	addi %d4,%d4,-1072
80004cdc:	4b f4 01 42 	div %e4,%d4,%d15
80004ce0:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004ce2:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004ce6:	4b 04 41 41 	itof %d4,%d4
80004cea:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004cee:	37 05 61 51 	extr.u %d5,%d5,2,1
80004cf2:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004cf6:	ab c3 a0 35 	seln %d3,%d5,%d3,12
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004cfa:	3f 60 b9 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004cfe:	7b 20 00 40 	movh %d4,2
80004d02:	1b 04 4c 4d 	addi %d4,%d4,-11072
80004d06:	4b f4 01 42 	div %e4,%d4,%d15
80004d0a:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004d0c:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004d10:	4b 04 41 41 	itof %d4,%d4
80004d14:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004d18:	37 05 61 51 	extr.u %d5,%d5,2,1
80004d1c:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004d20:	ab b3 a0 35 	seln %d3,%d5,%d3,11
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004d24:	3f 60 a4 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004d28:	7b 20 00 40 	movh %d4,2
80004d2c:	1b 04 db 4a 	addi %d4,%d4,-21072
80004d30:	4b f4 01 42 	div %e4,%d4,%d15
80004d34:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004d36:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004d3a:	4b 04 41 41 	itof %d4,%d4
80004d3e:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004d42:	37 05 61 51 	extr.u %d5,%d5,2,1
80004d46:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004d4a:	ab a3 a0 35 	seln %d3,%d5,%d3,10
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004d4e:	3f 60 8f 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004d52:	7b 20 00 40 	movh %d4,2
80004d56:	1b 04 6a 48 	addi %d4,%d4,-31072
80004d5a:	4b f4 01 42 	div %e4,%d4,%d15
80004d5e:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004d60:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004d64:	4b 04 41 41 	itof %d4,%d4
80004d68:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004d6c:	37 05 61 51 	extr.u %d5,%d5,2,1
80004d70:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004d74:	ab 93 a0 35 	seln %d3,%d5,%d3,9
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004d78:	3f 60 7a 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004d7c:	7b 10 00 40 	movh %d4,1
80004d80:	1b 04 f9 45 	addi %d4,%d4,24464
80004d84:	4b f4 01 42 	div %e4,%d4,%d15
80004d88:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004d8a:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004d8e:	4b 04 41 41 	itof %d4,%d4
80004d92:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004d96:	37 05 61 51 	extr.u %d5,%d5,2,1
80004d9a:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004d9e:	ab 83 a0 35 	seln %d3,%d5,%d3,8
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004da2:	3f 60 65 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004da6:	7b 10 00 40 	movh %d4,1
80004daa:	1b 04 88 43 	addi %d4,%d4,14464
80004dae:	4b f4 01 42 	div %e4,%d4,%d15
80004db2:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004db4:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004db8:	4b 04 41 41 	itof %d4,%d4
80004dbc:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004dc0:	37 05 61 51 	extr.u %d5,%d5,2,1
80004dc4:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004dc8:	ab 73 a0 35 	seln %d3,%d5,%d3,7
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004dcc:	3f 60 50 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004dd0:	7b 10 00 40 	movh %d4,1
80004dd4:	1b 04 17 41 	addi %d4,%d4,4464
80004dd8:	4b f4 01 42 	div %e4,%d4,%d15
80004ddc:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004dde:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004de2:	4b 04 41 41 	itof %d4,%d4
80004de6:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004dea:	37 05 61 51 	extr.u %d5,%d5,2,1
80004dee:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004df2:	ab 63 a0 35 	seln %d3,%d5,%d3,6
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004df6:	3f 60 3b 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004dfa:	bb 00 a6 4e 	mov.u %d4,60000
80004dfe:	4b f4 01 42 	div %e4,%d4,%d15
80004e02:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004e04:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004e08:	4b 04 41 41 	itof %d4,%d4
80004e0c:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004e10:	37 05 61 51 	extr.u %d5,%d5,2,1
80004e14:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004e18:	ab 53 a0 35 	seln %d3,%d5,%d3,5
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004e1c:	3f 60 28 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004e20:	bb 00 35 4c 	mov.u %d4,50000
80004e24:	4b f4 01 42 	div %e4,%d4,%d15
80004e28:	02 40       	mov %d0,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004e2a:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004e2e:	4b 04 41 41 	itof %d4,%d4
80004e32:	4b 42 01 50 	cmp.f %d5,%d2,%d4
80004e36:	37 05 61 51 	extr.u %d5,%d5,2,1
80004e3a:	2b 42 50 25 	seln %d2,%d5,%d2,%d4
80004e3e:	ab 43 a0 35 	seln %d3,%d5,%d3,4
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004e42:	3f 60 15 00 	jlt %d0,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
80004e46:	bb 00 c4 49 	mov.u %d4,40000
80004e4a:	4b f4 01 42 	div %e4,%d4,%d15
80004e4e:	02 45       	mov %d5,%d4
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80004e50:	0b 64 e0 40 	absdif %d4,%d4,%d6

        if (bestError > error)
80004e54:	4b 04 41 41 	itof %d4,%d4
80004e58:	4b 24 01 20 	cmp.f %d2,%d4,%d2
80004e5c:	6f 02 09 81 	jnz.t %d2,0,8000506e <IfxMultican_Node_setFastBitTiming+0x4e4>
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
80004e60:	3f 65 06 00 	jlt %d5,%d6,80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

            break;  /* least possible error has already occured */
        }
    }

    if ((tempTSEG1 == (minTSEG1 - 1)) && (bestTSEG1 == maxTSEG1))
80004e64:	8b 03 01 22 	eq %d2,%d3,16
80004e68:	df 02 06 81 	jne %d2,0,80005074 <IfxMultican_Node_setFastBitTiming+0x4ea>
80004e6c:	1b f3 ff af 	addi %d10,%d3,-1
80004e70:	8f fa 00 a1 	and %d10,%d10,15
    {
        bestTSEG1 = minTSEG1;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    bestTSEG2 = bestTBAUD - bestTSEG1 - 1;
80004e74:	52 33       	sub %d3,%d15,%d3
80004e76:	c2 f3       	add %d3,-1

    if (bestTSEG2 > maxTSEG2)
80004e78:	8b 93 80 22 	ge %d2,%d3,9
80004e7c:	df 02 36 80 	jne %d2,0,80004ee8 <IfxMultican_Node_setFastBitTiming+0x35e>
80004e80:	1b f3 ff df 	addi %d13,%d3,-1
80004e84:	8f 7d 00 d1 	and %d13,%d13,7
    {
        bestTSEG2 = maxTSEG2;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    if (bestTSEG2 < minTSEG2)
80004e88:	ff 23 33 00 	jge %d3,2,80004eee <IfxMultican_Node_setFastBitTiming+0x364>
    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004e8c:	3b 00 71 22 	mov %d2,10000
80004e90:	4b f2 01 22 	div %e2,%d2,%d15
80004e94:	3b 00 e2 44 	mov %d4,20000
80004e98:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004e9c:	0b 72 e0 20 	absdif %d2,%d2,%d7
80004ea0:	7b c0 61 54 	movh %d5,17948

        if (bestError > error)
80004ea4:	4b 02 41 61 	itof %d6,%d2
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004ea8:	0b 74 e0 f0 	absdif %d15,%d4,%d7
80004eac:	1b 05 00 54 	addi %d5,%d5,16384
80004eb0:	4b 56 01 30 	cmp.f %d3,%d6,%d5

        if (bestError > error)
80004eb4:	4b 0f 41 f1 	itof %d15,%d15
80004eb8:	8f 43 00 31 	and %d3,%d3,4
80004ebc:	2b 56 50 43 	seln %d4,%d3,%d6,%d5
80004ec0:	4b 4f 01 40 	cmp.f %d4,%d15,%d4
80004ec4:	37 04 61 40 	extr.u %d4,%d4,0,1
80004ec8:	82 22       	mov %d2,2
80004eca:	ab 12 80 24 	sel %d2,%d4,%d2,1
        }
    }

    {
        Ifx_CAN_N_FBTR nfbtr;
        nfbtr.U        = 0;
80004ece:	82 0f       	mov %d15,0
        nfbtr.B.FBRP   = bestBRP - 1;
80004ed0:	37 cf 06 f0 	insert %d15,%d15,%d12,0,6
        nfbtr.B.FSJW   = bestSJW - 1;
80004ed4:	c2 f2       	add %d2,-1
80004ed6:	37 2f 02 f3 	insert %d15,%d15,%d2,6,2
    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);

        if (bestError > error)
80004eda:	82 1d       	mov %d13,1
    {
        Ifx_CAN_N_FBTR nfbtr;
        nfbtr.U        = 0;
        nfbtr.B.FBRP   = bestBRP - 1;
        nfbtr.B.FSJW   = bestSJW - 1;
        nfbtr.B.FTSEG1 = bestTSEG1 - 1;
80004edc:	37 af 04 f4 	insert %d15,%d15,%d10,8,4
        nfbtr.B.FTSEG2 = bestTSEG2 - 1;
80004ee0:	37 df 03 f6 	insert %d15,%d15,%d13,12,3

        hwNode->FBTR.U = nfbtr.U;
80004ee4:	6c 4e       	st.w [%a4]56,%d15
80004ee6:	00 90       	ret 
80004ee8:	82 7d       	mov %d13,7

    bestTSEG2 = bestTBAUD - bestTSEG1 - 1;

    if (bestTSEG2 > maxTSEG2)
    {
        bestTSEG2 = maxTSEG2;
80004eea:	3b 80 00 30 	mov %d3,8
    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004eee:	3b 00 71 42 	mov %d4,10000
80004ef2:	4b f4 01 42 	div %e4,%d4,%d15
80004ef6:	3b 00 e2 04 	mov %d0,20000
80004efa:	4b f0 01 02 	div %e0,%d0,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004efe:	0b 74 e0 40 	absdif %d4,%d4,%d7
80004f02:	7b c0 61 54 	movh %d5,17948

        if (bestError > error)
80004f06:	4b 04 41 41 	itof %d4,%d4
80004f0a:	1b 05 00 54 	addi %d5,%d5,16384
80004f0e:	4b 54 01 20 	cmp.f %d2,%d4,%d5
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004f12:	0b 70 e0 00 	absdif %d0,%d0,%d7
80004f16:	8f 42 00 21 	and %d2,%d2,4
80004f1a:	2b 54 50 42 	seln %d4,%d2,%d4,%d5

        if (bestError > error)
80004f1e:	4b 00 41 51 	itof %d5,%d0
80004f22:	82 26       	mov %d6,2
80004f24:	4b 45 01 20 	cmp.f %d2,%d5,%d4
80004f28:	37 02 61 20 	extr.u %d2,%d2,0,1
80004f2c:	4b 45 01 10 	cmp.f %d1,%d5,%d4
80004f30:	8f 41 00 11 	and %d1,%d1,4
80004f34:	ab 16 80 22 	sel %d2,%d2,%d6,1
80004f38:	2b 45 50 b1 	seln %d11,%d1,%d5,%d4
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004f3c:	df 23 84 00 	jeq %d3,2,80005044 <IfxMultican_Node_setFastBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004f40:	3b 00 53 87 	mov %d8,30000
80004f44:	4b f8 01 82 	div %e8,%d8,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004f48:	0b 78 e0 80 	absdif %d8,%d8,%d7

        if (bestError > error)
80004f4c:	4b 08 41 81 	itof %d8,%d8
80004f50:	4b 8b 01 40 	cmp.f %d4,%d11,%d8
80004f54:	4b 8b 01 00 	cmp.f %d0,%d11,%d8
80004f58:	87 44 a0 40 	or.t %d4,%d4,0,%d4,1
80004f5c:	8f 40 00 01 	and %d0,%d0,4
80004f60:	ab 32 80 24 	sel %d2,%d4,%d2,3
80004f64:	2b 8b 50 10 	seln %d1,%d0,%d11,%d8
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004f68:	df 33 6e 00 	jeq %d3,3,80005044 <IfxMultican_Node_setFastBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004f6c:	bb 00 c4 49 	mov.u %d4,40000
80004f70:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004f74:	0b 74 e0 40 	absdif %d4,%d4,%d7

        if (bestError > error)
80004f78:	4b 04 41 51 	itof %d5,%d4
80004f7c:	4b 15 01 40 	cmp.f %d4,%d5,%d1
80004f80:	4b 15 01 60 	cmp.f %d6,%d5,%d1
80004f84:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80004f88:	8f 46 00 61 	and %d6,%d6,4
80004f8c:	ab 42 80 24 	sel %d2,%d4,%d2,4
80004f90:	2b 15 50 06 	seln %d0,%d6,%d5,%d1
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004f94:	df 43 58 00 	jeq %d3,4,80005044 <IfxMultican_Node_setFastBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004f98:	bb 00 35 4c 	mov.u %d4,50000
80004f9c:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004fa0:	0b 74 e0 50 	absdif %d5,%d4,%d7

        if (bestError > error)
80004fa4:	4b 05 41 51 	itof %d5,%d5
80004fa8:	4b 05 01 40 	cmp.f %d4,%d5,%d0
80004fac:	4b 05 01 60 	cmp.f %d6,%d5,%d0
80004fb0:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80004fb4:	8f 46 00 61 	and %d6,%d6,4
80004fb8:	ab 52 80 24 	sel %d2,%d4,%d2,5
80004fbc:	2b 05 50 66 	seln %d6,%d6,%d5,%d0
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004fc0:	df 53 42 00 	jeq %d3,5,80005044 <IfxMultican_Node_setFastBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004fc4:	bb 00 a6 4e 	mov.u %d4,60000
80004fc8:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80004fcc:	0b 74 e0 50 	absdif %d5,%d4,%d7

        if (bestError > error)
80004fd0:	4b 05 41 51 	itof %d5,%d5
80004fd4:	4b 65 01 40 	cmp.f %d4,%d5,%d6
80004fd8:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80004fdc:	ab 62 80 24 	sel %d2,%d4,%d2,6
80004fe0:	4b 65 01 40 	cmp.f %d4,%d5,%d6
80004fe4:	8f 44 00 41 	and %d4,%d4,4
80004fe8:	2b 65 50 54 	seln %d5,%d4,%d5,%d6
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004fec:	df 63 2c 00 	jeq %d3,6,80005044 <IfxMultican_Node_setFastBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80004ff0:	7b 10 00 00 	movh %d0,1
80004ff4:	1b 00 17 01 	addi %d0,%d0,4464
80004ff8:	4b f0 01 02 	div %e0,%d0,%d15
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80004ffc:	8b 83 20 32 	ne %d3,%d3,8
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80005000:	0b 70 e0 00 	absdif %d0,%d0,%d7

        if (bestError > error)
80005004:	4b 00 41 61 	itof %d6,%d0
80005008:	4b 56 01 40 	cmp.f %d4,%d6,%d5
8000500c:	87 44 a2 40 	or.t %d4,%d4,2,%d4,1
80005010:	ab 72 80 24 	sel %d2,%d4,%d2,7
80005014:	4b 56 01 40 	cmp.f %d4,%d6,%d5
80005018:	8f 44 00 41 	and %d4,%d4,4
8000501c:	2b 56 50 64 	seln %d6,%d4,%d6,%d5
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
80005020:	df 03 12 80 	jne %d3,0,80005044 <IfxMultican_Node_setFastBitTiming+0x4ba>
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
80005024:	7b 10 00 40 	movh %d4,1
80005028:	1b 04 88 43 	addi %d4,%d4,14464
8000502c:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
80005030:	0b 74 e0 f0 	absdif %d15,%d4,%d7

        if (bestError > error)
80005034:	4b 0f 41 f1 	itof %d15,%d15
80005038:	4b f6 01 70 	cmp.f %d7,%d6,%d15
8000503c:	87 77 a0 70 	or.t %d7,%d7,0,%d7,1
80005040:	ab 82 80 27 	sel %d2,%d7,%d2,8
        }
    }

    {
        Ifx_CAN_N_FBTR nfbtr;
        nfbtr.U        = 0;
80005044:	82 0f       	mov %d15,0
        nfbtr.B.FBRP   = bestBRP - 1;
80005046:	37 cf 06 f0 	insert %d15,%d15,%d12,0,6
        nfbtr.B.FSJW   = bestSJW - 1;
8000504a:	c2 f2       	add %d2,-1
8000504c:	37 2f 02 f3 	insert %d15,%d15,%d2,6,2
        nfbtr.B.FTSEG1 = bestTSEG1 - 1;
80005050:	37 af 04 f4 	insert %d15,%d15,%d10,8,4
        nfbtr.B.FTSEG2 = bestTSEG2 - 1;
80005054:	37 df 03 f6 	insert %d15,%d15,%d13,12,3

        hwNode->FBTR.U = nfbtr.U;
80005058:	6c 4e       	st.w [%a4]56,%d15
8000505a:	00 90       	ret 
8000505c:	82 0c       	mov %d12,0
        bestBRP   = maxBRP;
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    if ((bestBRP == 0) && (tempTBAUD < minTBAUD))
8000505e:	df 0a df 7d 	jeq %d10,0,80004c1c <IfxMultican_Node_setFastBitTiming+0x92>
80005062:	c2 fa       	add %d10,-1
80005064:	8f fa 03 c1 	and %d12,%d10,63
80005068:	02 bf       	mov %d15,%d11
8000506a:	1d ff d9 fd 	j 80004c1c <IfxMultican_Node_setFastBitTiming+0x92>
    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
8000506e:	82 33       	mov %d3,3
80005070:	1d ff fe fe 	j 80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>
80005074:	82 2a       	mov %d10,2
        }
    }

    if ((tempTSEG1 == (minTSEG1 - 1)) && (bestTSEG1 == maxTSEG1))
    {
        bestTSEG1 = minTSEG1;
80005076:	82 33       	mov %d3,3
80005078:	1d ff fe fe 	j 80004e74 <IfxMultican_Node_setFastBitTiming+0x2ea>
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
        }

        if (tempSamplePoint < samplePoint)
8000507c:	3b 00 01 30 	mov %d3,16
80005080:	1d ff f6 fe 	j 80004e6c <IfxMultican_Node_setFastBitTiming+0x2e2>

80005084 <IfxMultican_Node_setNominalBitTiming>:
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
80005084:	4b 05 61 51 	utof %d5,%d5
80005088:	7b 00 f8 93 	movh %d9,16256
8000508c:	4b 59 51 90 	div.f %d9,%d9,%d5
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
80005090:	c5 0f 3f 00 	lea %a15,3f <_.+0x3e>
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
80005094:	7b d0 d4 83 	movh %d8,15693
80005098:	1b d8 cc 8c 	addi %d8,%d8,-13107
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
8000509c:	7b d0 dc c3 	movh %d12,15821
     * TSeg1 >= Tsjw + Tprop
     * TSeg2 >= Tsjw
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */
800050a0:	4b 85 41 80 	mul.f %d8,%d5,%d8
    sint32  minTSEG2 = 2;
    sint32  maxTBAUD = maxTSEG1 + maxTSEG2 + 1;
    sint32  minTBAUD = 8;

    sint32  tempBRP, tempSJW, tempTSEG1, tempTBAUD;
    sint32  bestBRP   = 0, bestSJW = 1, bestTBAUD = 8, bestTSEG1 = 3, bestTSEG2 = 2;
800050a4:	3b 80 00 b0 	mov %d11,8
800050a8:	82 0a       	mov %d10,0
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
800050aa:	82 13       	mov %d3,1
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
800050ac:	1b dc cc cc 	addi %d12,%d12,-13107
    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
    {
        float32 Fquanta = moduleFreq / tempBRP;
800050b0:	4b 03 41 21 	itof %d2,%d3
800050b4:	4b 24 51 20 	div.f %d2,%d4,%d2
        tempTBAUD = Fquanta / baudrate;
800050b8:	4b 92 41 f0 	mul.f %d15,%d2,%d9
800050bc:	4b 0f 31 f1 	ftoiz %d15,%d15

        if (tempTBAUD == 0)
800050c0:	df 0f 98 00 	jeq %d15,0,800051f0 <IfxMultican_Node_setNominalBitTiming+0x16c>
        {
            break; /* to avoid division by 0 */
        }

        float32 tempBaudrate = Fquanta / tempTBAUD;
800050c4:	4b 0f 41 01 	itof %d0,%d15
800050c8:	4b 02 51 20 	div.f %d2,%d2,%d0
        float32 error        = __absf(tempBaudrate - baudrate);

        if (tempTBAUD < minTBAUD)
800050cc:	8b 8f 80 02 	ge %d0,%d15,8
        {
            break; /* to avoid division by 0 */
        }

        float32 tempBaudrate = Fquanta / tempTBAUD;
        float32 error        = __absf(tempBaudrate - baudrate);
800050d0:	6b 05 31 22 	sub.f %d2,%d2,%d5
800050d4:	b7 02 81 2f 	insert %d2,%d2,0,31,1

        if (tempTBAUD < minTBAUD)
800050d8:	df 00 8c 00 	jeq %d0,0,800051f0 <IfxMultican_Node_setNominalBitTiming+0x16c>
        {
            break;  /* below the minimum allowed limits, break is required otherwise TSEG1 and TSEG2 may result in negitive values */
        }

        if ((tempTBAUD <= maxTBAUD) && (bestError >= error))
800050dc:	4b 28 01 00 	cmp.f %d0,%d8,%d2
800050e0:	87 00 a2 00 	or.t %d0,%d0,2,%d0,1
800050e4:	8b 2f 46 12 	lt %d1,%d15,98
800050e8:	26 10       	and %d0,%d1
800050ea:	76 0a       	jz %d0,800050fe <IfxMultican_Node_setNominalBitTiming+0x7a>
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;

            if ((tempTBAUD <= 20) && (error < 0.1f))
800050ec:	4b c2 01 10 	cmp.f %d1,%d2,%d12
800050f0:	8b 5f 41 02 	lt %d0,%d15,21
800050f4:	26 10       	and %d0,%d1
800050f6:	f6 0d       	jnz %d0,80005110 <IfxMultican_Node_setNominalBitTiming+0x8c>

        if ((tempTBAUD <= maxTBAUD) && (bestError >= error))
        {
            bestBRP   = tempBRP;
            bestTBAUD = tempTBAUD;
            bestError = (float)error;
800050f8:	02 28       	mov %d8,%d2
800050fa:	0b 3f 10 a8 	mov %e10,%d15,%d3
     */

    /* search for best baudrate */
    bestError = baudrate * 0.05f; /* 5% tolerance in baudrate as max error */

    for (tempBRP = 1; tempBRP <= maxBRP; tempBRP++)
800050fe:	c2 13       	add %d3,1
80005100:	fd f0 d8 7f 	loop %a15,800050b0 <IfxMultican_Node_setNominalBitTiming+0x2c>
                break;      /* optimal condition */
            }
        }
    }

    if ((bestBRP == 0) && (tempBRP == (maxBRP + 1)))
80005104:	f6 a4       	jnz %d10,8000510c <IfxMultican_Node_setNominalBitTiming+0x88>
80005106:	3b f0 03 90 	mov %d9,63
8000510a:	3c 06       	j 80005116 <IfxMultican_Node_setNominalBitTiming+0x92>
8000510c:	02 bf       	mov %d15,%d11
8000510e:	02 a3       	mov %d3,%d10
80005110:	c2 f3       	add %d3,-1
80005112:	8f f3 03 91 	and %d9,%d3,63
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */
80005116:	4b 06 41 41 	itof %d4,%d6
8000511a:	7b a0 e1 23 	movh %d2,15898
8000511e:	1b a2 99 29 	addi %d2,%d2,-26214
80005122:	7b a0 00 00 	movh %d0,10
80005126:	4b 24 41 40 	mul.f %d4,%d4,%d2
8000512a:	1b 00 b1 0e 	addi %d0,%d0,-5360

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
8000512e:	3b 00 04 10 	mov %d1,64
80005132:	3b 00 04 50 	mov %d5,64
80005136:	c5 0f 3d 00 	lea %a15,3d <_.+0x3c>
    {
        sint32 tempSamplePoint = ((tempTSEG1 + 1) * 10000) / bestTBAUD;
8000513a:	4b f0 01 22 	div %e2,%d0,%d15
8000513e:	02 28       	mov %d8,%d2
        sint32 error           = __abs(tempSamplePoint - samplePoint);
80005140:	0b 62 e0 20 	absdif %d2,%d2,%d6

        if (bestError > error)
80005144:	4b 02 41 21 	itof %d2,%d2
80005148:	4b 42 01 30 	cmp.f %d3,%d2,%d4
8000514c:	37 03 61 30 	extr.u %d3,%d3,0,1
        {
            bestTSEG1 = tempTSEG1;
            bestError = (float)error;
80005150:	2b 24 50 43 	seln %d4,%d3,%d4,%d2
80005154:	2b 15 50 53 	seln %d5,%d3,%d5,%d1
        }

        if (tempSamplePoint < samplePoint)
80005158:	3f 68 0b 00 	jlt %d8,%d6,8000516e <IfxMultican_Node_setNominalBitTiming+0xea>
    /* search for best sample point */
    bestError = samplePoint * 0.15f; /* 15% tolerance in sample point as max error */

    bestTSEG1 = maxTSEG1;

    for (tempTSEG1 = maxTSEG1; tempTSEG1 >= minTSEG1; tempTSEG1--)
8000515c:	c2 f1       	add %d1,-1
8000515e:	1b 00 8f 0d 	addi %d0,%d0,-10000
80005162:	fd f0 ec 7f 	loop %a15,8000513a <IfxMultican_Node_setNominalBitTiming+0xb6>

            break;  /* least possible error has already occured */
        }
    }

    if ((tempTSEG1 == (minTSEG1 - 1)) && (bestTSEG1 == maxTSEG1))
80005166:	8b 05 04 22 	eq %d2,%d5,64
8000516a:	df 02 50 80 	jne %d2,0,8000520a <IfxMultican_Node_setNominalBitTiming+0x186>
8000516e:	1b f5 ff 8f 	addi %d8,%d5,-1
80005172:	8f f8 03 81 	and %d8,%d8,63
    {
        bestTSEG1 = minTSEG1;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    bestTSEG2 = bestTBAUD - bestTSEG1 - 1;
80005176:	52 55       	sub %d5,%d15,%d5
80005178:	c2 f5       	add %d5,-1

    if (bestTSEG2 > maxTSEG2)
8000517a:	8b 15 82 22 	ge %d2,%d5,33
8000517e:	df 02 41 80 	jne %d2,0,80005200 <IfxMultican_Node_setNominalBitTiming+0x17c>
80005182:	1b f5 ff af 	addi %d10,%d5,-1
80005186:	8f fa 01 a1 	and %d10,%d10,31
    {
        bestTSEG2 = maxTSEG2;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    if (bestTSEG2 < minTSEG2)
8000518a:	ff 25 04 00 	jge %d5,2,80005192 <IfxMultican_Node_setNominalBitTiming+0x10e>
8000518e:	82 1a       	mov %d10,1
    {
        bestTSEG2 = minTSEG2;
80005190:	82 25       	mov %d5,2
80005192:	60 5f       	mov.a %a15,%d5
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    /* search for best SJW */
    bestError = 10000;
80005194:	7b c0 61 24 	movh %d2,17948
80005198:	1b 02 00 24 	addi %d2,%d2,16384
    sint32  minTSEG2 = 2;
    sint32  maxTBAUD = maxTSEG1 + maxTSEG2 + 1;
    sint32  minTBAUD = 8;

    sint32  tempBRP, tempSJW, tempTSEG1, tempTBAUD;
    sint32  bestBRP   = 0, bestSJW = 1, bestTBAUD = 8, bestTSEG1 = 3, bestTSEG2 = 2;
8000519c:	82 10       	mov %d0,1
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
8000519e:	82 16       	mov %d6,1
800051a0:	3b 00 71 12 	mov %d1,10000
800051a4:	b0 ff       	add.a %a15,-1
800051a6:	73 16 0a 40 	mul %d4,%d6,%d1
    {
        sint32 tempSynchJumpWidth = (tempSJW * 10000) / bestTBAUD;
800051aa:	4b f4 01 42 	div %e4,%d4,%d15
        sint32 error              = __abs(tempSynchJumpWidth - synchJumpWidth);
800051ae:	0b 74 e0 40 	absdif %d4,%d4,%d7

        if (bestError > error)
800051b2:	4b 04 41 31 	itof %d3,%d4
800051b6:	4b 23 01 40 	cmp.f %d4,%d3,%d2
800051ba:	37 04 61 40 	extr.u %d4,%d4,0,1
800051be:	2b 06 40 04 	sel %d0,%d4,%d6,%d0
800051c2:	4b 23 01 40 	cmp.f %d4,%d3,%d2
800051c6:	8f 44 00 41 	and %d4,%d4,4
800051ca:	2b 23 50 24 	seln %d2,%d4,%d3,%d2
    }

    /* search for best SJW */
    bestError = 10000;

    for (tempSJW = 1; tempSJW <= bestTSEG2; tempSJW++)
800051ce:	c2 16       	add %d6,1
800051d0:	fd f0 eb 7f 	loop %a15,800051a6 <IfxMultican_Node_setNominalBitTiming+0x122>
        }
    }

    {
        Ifx_CAN_N_BTEVR nbtevr;
        nbtevr.U       = 0;
800051d4:	82 0f       	mov %d15,0
        nbtevr.B.BRP   = bestBRP - 1;
800051d6:	37 9f 06 f0 	insert %d15,%d15,%d9,0,6
        nbtevr.B.SJW   = bestSJW - 1;
800051da:	c2 f0       	add %d0,-1
800051dc:	37 0f 04 f4 	insert %d15,%d15,%d0,8,4
        nbtevr.B.TSEG1 = bestTSEG1 - 1;
800051e0:	37 8f 06 fb 	insert %d15,%d15,%d8,22,6
        nbtevr.B.TSEG2 = bestTSEG2 - 1;
800051e4:	37 af 05 f8 	insert %d15,%d15,%d10,16,5
        nbtevr.B.DIV8  = 0;
800051e8:	b7 0f 81 f7 	insert %d15,%d15,0,15,1
        //nbtr.B.FTX = 0; /* TTCAN only */

        hwNode->BTEVR.U = nbtevr.U;
800051ec:	6c 44       	st.w [%a4]16,%d15
800051ee:	00 90       	ret 
800051f0:	82 09       	mov %d9,0
        bestBRP   = maxBRP;
        bestTBAUD = tempTBAUD;
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }

    if ((bestBRP == 0) && (tempTBAUD < minTBAUD))
800051f2:	df 0a 92 7f 	jeq %d10,0,80005116 <IfxMultican_Node_setNominalBitTiming+0x92>
800051f6:	c2 fa       	add %d10,-1
800051f8:	8f fa 03 91 	and %d9,%d10,63
800051fc:	02 bf       	mov %d15,%d11
800051fe:	3c 8c       	j 80005116 <IfxMultican_Node_setNominalBitTiming+0x92>
80005200:	3b f0 01 a0 	mov %d10,31

    bestTSEG2 = bestTBAUD - bestTSEG1 - 1;

    if (bestTSEG2 > maxTSEG2)
    {
        bestTSEG2 = maxTSEG2;
80005204:	3b 00 02 50 	mov %d5,32
80005208:	3c c5       	j 80005192 <IfxMultican_Node_setNominalBitTiming+0x10e>
8000520a:	82 28       	mov %d8,2
        }
    }

    if ((tempTSEG1 == (minTSEG1 - 1)) && (bestTSEG1 == maxTSEG1))
    {
        bestTSEG1 = minTSEG1;
8000520c:	82 35       	mov %d5,3
8000520e:	3c b4       	j 80005176 <IfxMultican_Node_setNominalBitTiming+0xf2>

80005210 <IfxMultican_calcTimingFromBTR>:
void IfxMultican_calcTimingFromBTR(float32 moduleFreq, uint32 btr, uint32 *baudrate, uint16 *samplePoint, uint16 *synchJumpWidth)
{
    Ifx_CAN_N_BTR nbtr      = {.U = btr};
    uint32        tempBRP   = 1U + nbtr.B.BRP;
    uint32        tempSJW   = 1U + nbtr.B.SJW;
    uint32        tempTSEG1 = 1U + nbtr.B.TSEG1;
80005210:	37 05 64 04 	extr.u %d0,%d5,8,4
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
80005214:	37 05 63 f6 	extr.u %d15,%d5,12,3
void IfxMultican_calcTimingFromBTR(float32 moduleFreq, uint32 btr, uint32 *baudrate, uint16 *samplePoint, uint16 *synchJumpWidth)
{
    Ifx_CAN_N_BTR nbtr      = {.U = btr};
    uint32        tempBRP   = 1U + nbtr.B.BRP;
    uint32        tempSJW   = 1U + nbtr.B.SJW;
    uint32        tempTSEG1 = 1U + nbtr.B.TSEG1;
80005218:	c2 10       	add %d0,1
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;
8000521a:	bb 00 00 68 	mov.u %d6,32768
8000521e:	c2 2f       	add %d15,2


void IfxMultican_calcTimingFromBTR(float32 moduleFreq, uint32 btr, uint32 *baudrate, uint16 *samplePoint, uint16 *synchJumpWidth)
{
    Ifx_CAN_N_BTR nbtr      = {.U = btr};
    uint32        tempBRP   = 1U + nbtr.B.BRP;
80005220:	8f f5 03 71 	and %d7,%d5,63
    uint32        tempSJW   = 1U + nbtr.B.SJW;
80005224:	37 05 62 33 	extr.u %d3,%d5,6,2
    uint32        tempTSEG1 = 1U + nbtr.B.TSEG1;
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;
80005228:	3b 80 00 20 	mov %d2,8
8000522c:	26 65       	and %d5,%d6

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;
8000522e:	42 0f       	add %d15,%d0
    Ifx_CAN_N_BTR nbtr      = {.U = btr};
    uint32        tempBRP   = 1U + nbtr.B.BRP;
    uint32        tempSJW   = 1U + nbtr.B.SJW;
    uint32        tempTSEG1 = 1U + nbtr.B.TSEG1;
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;
80005230:	ab 12 80 65 	sel %d6,%d5,%d2,1
80005234:	03 f7 0a 5f 	madd %d5,%d15,%d7,%d15

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
80005238:	e2 65       	mul %d5,%d6

void IfxMultican_calcTimingFromBTR(float32 moduleFreq, uint32 btr, uint32 *baudrate, uint16 *samplePoint, uint16 *synchJumpWidth)
{
    Ifx_CAN_N_BTR nbtr      = {.U = btr};
    uint32        tempBRP   = 1U + nbtr.B.BRP;
    uint32        tempSJW   = 1U + nbtr.B.SJW;
8000523a:	c2 13       	add %d3,1
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
8000523c:	7b c0 61 24 	movh %d2,17948
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
80005240:	4b 05 41 51 	itof %d5,%d5
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
80005244:	1b 02 00 24 	addi %d2,%d2,16384
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
80005248:	4b 54 51 40 	div.f %d4,%d4,%d5
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
    *synchJumpWidth = (uint16)(((float32)tempSJW) * 10000 / ((float32)(tempTSEG)));
8000524c:	4b 03 41 31 	itof %d3,%d3
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
80005250:	4b 04 71 51 	ftouz %d5,%d4
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
80005254:	4b 00 41 41 	itof %d4,%d0
80005258:	4b 0f 41 f1 	itof %d15,%d15
8000525c:	4b 24 41 40 	mul.f %d4,%d4,%d2
    *synchJumpWidth = (uint16)(((float32)tempSJW) * 10000 / ((float32)(tempTSEG)));
80005260:	4b 23 41 20 	mul.f %d2,%d3,%d2
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
80005264:	4b f4 51 40 	div.f %d4,%d4,%d15
    uint32        tempTSEG2 = 1U + nbtr.B.TSEG2;
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
80005268:	74 45       	st.w [%a4],%d5
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
    *synchJumpWidth = (uint16)(((float32)tempSJW) * 10000 / ((float32)(tempTSEG)));
8000526a:	4b f2 51 f0 	div.f %d15,%d2,%d15
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
8000526e:	4b 04 71 41 	ftouz %d4,%d4
    *synchJumpWidth = (uint16)(((float32)tempSJW) * 10000 / ((float32)(tempTSEG)));
80005272:	4b 0f 71 f1 	ftouz %d15,%d15
    uint32        tempDIV8  = (nbtr.B.DIV8 != 0) ? 8U : 1U;

    uint32        tempTSEG  = 1 + tempTSEG1 + tempTSEG2;

    *baudrate       = (uint32)(moduleFreq / (float32)(tempDIV8 * tempBRP * tempTSEG));
    *samplePoint    = (uint16)(((float32)tempTSEG1) * 10000 / ((float32)(tempTSEG)));
80005276:	b4 54       	st.h [%a5],%d4
    *synchJumpWidth = (uint16)(((float32)tempSJW) * 10000 / ((float32)(tempTSEG)));
80005278:	ac 60       	st.h [%a6]0,%d15
8000527a:	00 90       	ret 

8000527c <IfxMultican_deinit>:
    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    /* Remove the message object from any node */
    /* Append message object to the end of the list */
    IfxMultican_setListCommand(mcan, 0x2, 0, msgObjId);

    hwObj->CTR.U   = 0x0000FFFFUL; /* to be written first */
8000527c:	bb f0 ff 6f 	mov.u %d6,65535
    *synchJumpWidth = (uint16)(((float32)tempSJW) * 10000 / ((float32)(tempTSEG)));
}


void IfxMultican_deinit(Ifx_CAN *mcan)
{
80005280:	40 4f       	mov.aa %a15,%a4
80005282:	82 03       	mov %d3,0
    hwObj->CTR.U   = 0x0000FFFFUL; /* to be written first */

    hwObj->FCR.U   = 0x00000000UL;
    hwObj->FGPR.U  = 0x00000000UL;
    hwObj->IPR.U   = 0x00000000UL;
    hwObj->AMR.U   = 0x3FFFFFFFUL;
80005284:	9b f6 ff 53 	addih %d5,%d6,16383
{
    // should use kernel reset functionality!
    uint16 i;

    /* Ifx_CAN.CLC is reset last */
    for (i = 0; i < IFXMULTICAN_NUM_MESSAGE_OBJECTS; i++)
80005288:	c5 03 3f 30 	lea %a3,ff <_.+0xfe>

void IfxMultican_setListCommand(Ifx_CAN *mcan, uint32 cmd, uint32 arg2, uint32 arg1)
{
    Ifx_CAN_PANCTR panctr;

    panctr.B.PANAR1 = arg1;
8000528c:	37 32 08 28 	insert %d2,%d2,%d3,16,8
    panctr.B.PANAR2 = arg2;
80005290:	b7 02 08 2c 	insert %d2,%d2,0,24,8
    panctr.B.PANCMD = cmd;
80005294:	b7 22 08 20 	insert %d2,%d2,2,0,8

    /** - write to CAN_PANCTR */
    mcan->PANCTR.U = panctr.U;
80005298:	59 f2 04 70 	st.w [%a15]452,%d2
}


IFX_INLINE void IfxMultican_waitListReady(Ifx_CAN *mcan)
{
    while (mcan->PANCTR.B.BUSY != 0)
8000529c:	19 ff 04 70 	ld.w %d15,[%a15]452
800052a0:	37 0f 61 f4 	extr.u %d15,%d15,8,1
800052a4:	ee fc       	jnz %d15,8000529c <IfxMultican_deinit+0x20>
    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    /* Remove the message object from any node */
    /* Append message object to the end of the list */
    IfxMultican_setListCommand(mcan, 0x2, 0, msgObjId);

    hwObj->CTR.U   = 0x0000FFFFUL; /* to be written first */
800052a6:	8f 53 00 40 	sh %d4,%d3,5
800052aa:	01 f4 00 26 	addsc.a %a2,%a15,%d4,0

    hwObj->FCR.U   = 0x00000000UL;
800052ae:	1b 03 08 40 	addi %d4,%d3,128
800052b2:	8f 54 00 70 	sh %d7,%d4,5
800052b6:	01 f7 00 46 	addsc.a %a4,%a15,%d7,0
    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(mcan, msgObjId);
    /* Remove the message object from any node */
    /* Append message object to the end of the list */
    IfxMultican_setListCommand(mcan, 0x2, 0, msgObjId);

    hwObj->CTR.U   = 0x0000FFFFUL; /* to be written first */
800052ba:	59 26 1c 01 	st.w [%a2]4124,%d6

    hwObj->FCR.U   = 0x00000000UL;
800052be:	6c 40       	st.w [%a4]0,%d15
    hwObj->FGPR.U  = 0x00000000UL;
800052c0:	59 2f 04 01 	st.w [%a2]4100,%d15
    hwObj->IPR.U   = 0x00000000UL;
800052c4:	59 2f 08 01 	st.w [%a2]4104,%d15
    hwObj->AMR.U   = 0x3FFFFFFFUL;
800052c8:	59 25 0c 01 	st.w [%a2]4108,%d5
    hwObj->DATAL.U = 0x00000000UL;
800052cc:	59 2f 10 01 	st.w [%a2]4112,%d15
    hwObj->DATAH.U = 0x00000000UL;
800052d0:	59 2f 14 01 	st.w [%a2]4116,%d15
    hwObj->AR.U    = 0x00000000UL;
800052d4:	59 2f 18 01 	st.w [%a2]4120,%d15
800052d8:	c2 13       	add %d3,1
{
    // should use kernel reset functionality!
    uint16 i;

    /* Ifx_CAN.CLC is reset last */
    for (i = 0; i < IFXMULTICAN_NUM_MESSAGE_OBJECTS; i++)
800052da:	fd 30 d9 7f 	loop %a3,8000528c <IfxMultican_deinit+0x10>
}


void IfxMultican_Node_deinit(Ifx_CAN_N *hwNode)
{
    hwNode->CR.U    = 0x00000001;
800052de:	82 19       	mov %d9,1
800052e0:	59 f9 00 80 	st.w [%a15]512,%d9
    hwNode->SR.U    = 0x00000000;
800052e4:	59 ff 04 80 	st.w [%a15]516,%d15
    hwNode->IPR.U   = 0x00000000;
800052e8:	59 ff 08 80 	st.w [%a15]520,%d15
    hwNode->PCR.U   = 0x00000000;
800052ec:	59 ff 0c 80 	st.w [%a15]524,%d15
    hwNode->BTEVR.U = 0x00000000;
800052f0:	59 ff 10 80 	st.w [%a15]528,%d15
    hwNode->ECNT.U  = 0x00600000;
800052f4:	7b 00 06 20 	movh %d2,96
800052f8:	59 f2 14 80 	st.w [%a15]532,%d2
    hwNode->FCR.U   = 0x00000000;
800052fc:	59 ff 18 80 	st.w [%a15]536,%d15
}


void IfxMultican_Node_deinit(Ifx_CAN_N *hwNode)
{
    hwNode->CR.U    = 0x00000001;
80005300:	59 f9 00 c0 	st.w [%a15]768,%d9
    hwNode->SR.U    = 0x00000000;
80005304:	59 ff 04 c0 	st.w [%a15]772,%d15
    hwNode->IPR.U   = 0x00000000;
80005308:	59 ff 08 c0 	st.w [%a15]776,%d15
    hwNode->PCR.U   = 0x00000000;
8000530c:	59 ff 0c c0 	st.w [%a15]780,%d15
    hwNode->BTEVR.U = 0x00000000;
80005310:	59 ff 10 c0 	st.w [%a15]784,%d15
    hwNode->ECNT.U  = 0x00600000;
80005314:	59 f2 14 c0 	st.w [%a15]788,%d2
    hwNode->FCR.U   = 0x00000000;
80005318:	59 ff 18 c0 	st.w [%a15]792,%d15
}


void IfxMultican_Node_deinit(Ifx_CAN_N *hwNode)
{
    hwNode->CR.U    = 0x00000001;
8000531c:	59 f9 40 00 	st.w [%a15]1024,%d9
    hwNode->SR.U    = 0x00000000;
80005320:	59 ff 44 00 	st.w [%a15]1028,%d15
    hwNode->IPR.U   = 0x00000000;
80005324:	59 ff 48 00 	st.w [%a15]1032,%d15
    hwNode->PCR.U   = 0x00000000;
80005328:	59 ff 4c 00 	st.w [%a15]1036,%d15
    hwNode->BTEVR.U = 0x00000000;
8000532c:	59 ff 50 00 	st.w [%a15]1040,%d15
    hwNode->ECNT.U  = 0x00600000;
80005330:	59 f2 54 00 	st.w [%a15]1044,%d2
    hwNode->FCR.U   = 0x00000000;
80005334:	59 ff 58 00 	st.w [%a15]1048,%d15
}


void IfxMultican_Node_deinit(Ifx_CAN_N *hwNode)
{
    hwNode->CR.U    = 0x00000001;
80005338:	59 f9 40 40 	st.w [%a15]1280,%d9
    hwNode->SR.U    = 0x00000000;
8000533c:	59 ff 44 40 	st.w [%a15]1284,%d15
    hwNode->IPR.U   = 0x00000000;
80005340:	59 ff 48 40 	st.w [%a15]1288,%d15
    hwNode->PCR.U   = 0x00000000;
80005344:	59 ff 4c 40 	st.w [%a15]1292,%d15
    hwNode->BTEVR.U = 0x00000000;
80005348:	59 ff 50 40 	st.w [%a15]1296,%d15
    hwNode->ECNT.U  = 0x00600000;
8000534c:	59 f2 54 40 	st.w [%a15]1300,%d2
        IfxMultican_Node_deinit(hwNode);
    }

    for (i = 0; i < IFXMULTICAN_NUM_SRC; i++)
    {
        MODULE_SRC.CAN.CAN[0].INT[i].U = 0x00000000;
80005350:	91 40 00 2f 	movh.a %a2,61444
80005354:	d9 22 00 08 	lea %a2,[%a2]-32768 <f0038000 <_SMALL_DATA4_+0x40030000>>
    hwNode->SR.U    = 0x00000000;
    hwNode->IPR.U   = 0x00000000;
    hwNode->PCR.U   = 0x00000000;
    hwNode->BTEVR.U = 0x00000000;
    hwNode->ECNT.U  = 0x00600000;
    hwNode->FCR.U   = 0x00000000;
80005358:	59 ff 58 40 	st.w [%a15]1304 <f0038000 <_SMALL_DATA4_+0x40030000>>,%d15
        IfxMultican_Node_deinit(hwNode);
    }

    for (i = 0; i < IFXMULTICAN_NUM_SRC; i++)
    {
        MODULE_SRC.CAN.CAN[0].INT[i].U = 0x00000000;
8000535c:	59 2f 80 40 	st.w [%a2]2304 <f0040900 <_SMALL_DATA4_+0x40038900>>,%d15
80005360:	59 2f 84 40 	st.w [%a2]2308 <f0040904 <_SMALL_DATA4_+0x40038904>>,%d15
80005364:	59 2f 88 40 	st.w [%a2]2312 <f0040908 <_SMALL_DATA4_+0x40038908>>,%d15
80005368:	59 2f 8c 40 	st.w [%a2]2316 <f004090c <_SMALL_DATA4_+0x4003890c>>,%d15
8000536c:	59 2f 90 40 	st.w [%a2]2320 <f0040910 <_SMALL_DATA4_+0x40038910>>,%d15
80005370:	59 2f 94 40 	st.w [%a2]2324 <f0040914 <_SMALL_DATA4_+0x40038914>>,%d15
80005374:	59 2f 98 40 	st.w [%a2]2328 <f0040918 <_SMALL_DATA4_+0x40038918>>,%d15
80005378:	59 2f 9c 40 	st.w [%a2]2332 <f004091c <_SMALL_DATA4_+0x4003891c>>,%d15
8000537c:	59 2f a0 40 	st.w [%a2]2336 <f0040920 <_SMALL_DATA4_+0x40038920>>,%d15
80005380:	59 2f a4 40 	st.w [%a2]2340 <f0040924 <_SMALL_DATA4_+0x40038924>>,%d15
80005384:	59 2f a8 40 	st.w [%a2]2344 <f0040928 <_SMALL_DATA4_+0x40038928>>,%d15
80005388:	59 2f ac 40 	st.w [%a2]2348 <f004092c <_SMALL_DATA4_+0x4003892c>>,%d15
8000538c:	59 2f b0 40 	st.w [%a2]2352 <f0040930 <_SMALL_DATA4_+0x40038930>>,%d15
80005390:	59 2f b4 40 	st.w [%a2]2356 <f0040934 <_SMALL_DATA4_+0x40038934>>,%d15
80005394:	59 2f b8 40 	st.w [%a2]2360 <f0040938 <_SMALL_DATA4_+0x40038938>>,%d15
80005398:	59 2f bc 40 	st.w [%a2]2364 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
    }

    for (i = 0; i < 8; i++)
    {
        mcan->MSPND[i].U = 0x00000000;
8000539c:	59 ff 00 50 	st.w [%a15]320 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
800053a0:	59 ff 04 50 	st.w [%a15]324 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
800053a4:	59 ff 08 50 	st.w [%a15]328 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
800053a8:	59 ff 0c 50 	st.w [%a15]332 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
800053ac:	59 ff 10 50 	st.w [%a15]336 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
800053b0:	59 ff 14 50 	st.w [%a15]340 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
800053b4:	59 ff 18 50 	st.w [%a15]344 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
800053b8:	59 ff 1c 50 	st.w [%a15]348 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
    }

    mcan->MSIMASK.U = 0x00000000;
800053bc:	59 ff 00 70 	st.w [%a15]448 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
    mcan->MCR.U     = 0x00000000;
800053c0:	59 ff 08 70 	st.w [%a15]456 <f004093c <_SMALL_DATA4_+0x4003893c>>,%d15
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800053c4:	6d 00 c0 21 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>
        IfxScuWdt_clearCpuEndinit(passwd);
800053c8:	02 24       	mov %d4,%d2
    }

    mcan->MSIMASK.U = 0x00000000;
    mcan->MCR.U     = 0x00000000;
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800053ca:	02 28       	mov %d8,%d2
        IfxScuWdt_clearCpuEndinit(passwd);
800053cc:	6d 00 be 20 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        mcan->FDR.U = 0x00000000;
        IfxScuWdt_setCpuEndinit(passwd);
800053d0:	02 84       	mov %d4,%d8
    mcan->MSIMASK.U = 0x00000000;
    mcan->MCR.U     = 0x00000000;
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
        IfxScuWdt_clearCpuEndinit(passwd);
        mcan->FDR.U = 0x00000000;
800053d2:	68 3f       	st.w [%a15]12,%d15
        IfxScuWdt_setCpuEndinit(passwd);
800053d4:	6d 00 fe 22 	call 800099d0 <IfxScuWdt_setCpuEndinit>
        IfxScuWdt_clearCpuEndinit(passwd);
800053d8:	02 84       	mov %d4,%d8
800053da:	6d 00 b7 20 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        mcan->CLC.U = 0x00000001;
800053de:	68 09       	st.w [%a15]0,%d9
        IfxScuWdt_setCpuEndinit(passwd);
800053e0:	02 84       	mov %d4,%d8
800053e2:	1d 00 f7 22 	j 800099d0 <IfxScuWdt_setCpuEndinit>

800053e6 <IfxMultican_getSrcPointer>:
}


volatile Ifx_SRC_SRCR *IfxMultican_getSrcPointer(Ifx_CAN *mcan, IfxMultican_SrcId srcId)
{
    return &(MODULE_SRC.CAN.CAN[0].INT[srcId]);
800053e6:	06 24       	sh %d4,2
800053e8:	60 4f       	mov.a %a15,%d4
800053ea:	d9 f2 80 48 	lea %a2,[%a15]-30464
}
800053ee:	11 42 00 2f 	addih.a %a2,%a2,61444
800053f2:	00 90       	ret 

800053f4 <IfxMultican_resetModule>:


void IfxMultican_resetModule(Ifx_CAN *can)
{
800053f4:	40 4f       	mov.aa %a15,%a4
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800053f6:	6d 00 a7 21 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
800053fa:	02 24       	mov %d4,%d2
}


void IfxMultican_resetModule(Ifx_CAN *can)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800053fc:	02 28       	mov %d8,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
800053fe:	6d 00 a5 20 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    can->KRST0.B.RST = 1;           /* Only if both Kernel reset bits are set a reset is executed */
80005402:	19 ff 34 30 	ld.w %d15,[%a15]244
    can->KRST1.B.RST = 1;
    IfxScuWdt_setCpuEndinit(passwd);
80005406:	02 84       	mov %d4,%d8
void IfxMultican_resetModule(Ifx_CAN *can)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    can->KRST0.B.RST = 1;           /* Only if both Kernel reset bits are set a reset is executed */
80005408:	96 01       	or %d15,1
8000540a:	59 ff 34 30 	st.w [%a15]244,%d15
    can->KRST1.B.RST = 1;
8000540e:	19 ff 30 30 	ld.w %d15,[%a15]240
80005412:	96 01       	or %d15,1
80005414:	59 ff 30 30 	st.w [%a15]240,%d15
    IfxScuWdt_setCpuEndinit(passwd);
80005418:	6d 00 dc 22 	call 800099d0 <IfxScuWdt_setCpuEndinit>

    while (0 == can->KRST0.B.RSTSTAT)   /* Wait until reset is executed */
8000541c:	19 ff 34 30 	ld.w %d15,[%a15]244
80005420:	6f 1f fe 7f 	jz.t %d15,1,8000541c <IfxMultican_resetModule+0x28>

    {}

    IfxScuWdt_clearCpuEndinit(passwd);
80005424:	02 84       	mov %d4,%d8
80005426:	6d 00 91 20 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    can->KRSTCLR.B.CLR = 1;         /* Clear Kernel reset status bit */
8000542a:	19 ff 2c 30 	ld.w %d15,[%a15]236
    IfxScuWdt_setCpuEndinit(passwd);
8000542e:	02 84       	mov %d4,%d8
    while (0 == can->KRST0.B.RSTSTAT)   /* Wait until reset is executed */

    {}

    IfxScuWdt_clearCpuEndinit(passwd);
    can->KRSTCLR.B.CLR = 1;         /* Clear Kernel reset status bit */
80005430:	96 01       	or %d15,1
80005432:	59 ff 2c 30 	st.w [%a15]236,%d15
    IfxScuWdt_setCpuEndinit(passwd);
80005436:	1d 00 cd 22 	j 800099d0 <IfxScuWdt_setCpuEndinit>

8000543a <IfxMultican_setListCommand>:

void IfxMultican_setListCommand(Ifx_CAN *mcan, uint32 cmd, uint32 arg2, uint32 arg1)
{
    Ifx_CAN_PANCTR panctr;

    panctr.B.PANAR1 = arg1;
8000543a:	82 0f       	mov %d15,0
8000543c:	37 6f 08 f8 	insert %d15,%d15,%d6,16,8
    panctr.B.PANAR2 = arg2;
80005440:	37 5f 08 fc 	insert %d15,%d15,%d5,24,8
    panctr.B.PANCMD = cmd;
80005444:	37 4f 08 f0 	insert %d15,%d15,%d4,0,8

    /** - write to CAN_PANCTR */
    mcan->PANCTR.U = panctr.U;
80005448:	59 4f 04 70 	st.w [%a4]452,%d15
8000544c:	19 4f 04 70 	ld.w %d15,[%a4]452
80005450:	6f 8f fe ff 	jnz.t %d15,8,8000544c <IfxMultican_setListCommand+0x12>

    IfxMultican_waitListReady(mcan);
}
80005454:	00 90       	ret 

80005456 <IfxMultican_getIndex>:

    result = IfxMultican_Index_none;

    for (index = 0; index < IFXMULTICAN_NUM_MODULES; index++)
    {
        if (IfxMultican_cfg_indexMap[index].module == multican)
80005456:	91 00 00 f8 	movh.a %a15,32768
8000545a:	d9 f2 30 d0 	lea %a2,[%a15]880 <80000370 <IfxMultican_cfg_indexMap>>
8000545e:	99 ff 30 d0 	ld.a %a15,[%a15]880 <80000370 <IfxMultican_cfg_indexMap>>
IfxMultican_Index IfxMultican_getIndex(Ifx_CAN *multican)
{
    uint32            index;
    IfxMultican_Index result;

    result = IfxMultican_Index_none;
80005462:	82 f2       	mov %d2,-1

    for (index = 0; index < IFXMULTICAN_NUM_MODULES; index++)
    {
        if (IfxMultican_cfg_indexMap[index].module == multican)
80005464:	7d 4f 03 00 	jeq.a %a15,%a4,8000546a <IfxMultican_getIndex+0x14>
            break;
        }
    }

    return result;
}
80005468:	00 90       	ret 

    for (index = 0; index < IFXMULTICAN_NUM_MODULES; index++)
    {
        if (IfxMultican_cfg_indexMap[index].module == multican)
        {
            result = (IfxMultican_Index)IfxMultican_cfg_indexMap[index].index;
8000546a:	79 22 04 00 	ld.b %d2,[%a2]4
            break;
        }
    }

    return result;
}
8000546e:	00 90       	ret 

80005470 <IfxMultican_getAddress>:
    {
        module = (Ifx_CAN *)IfxMultican_cfg_indexMap[multican].module;
    }
    else
    {
        module = NULL_PTR;
80005470:	a0 02       	mov.a %a2,0

Ifx_CAN *IfxMultican_getAddress(IfxMultican_Index multican)
{
    Ifx_CAN *module;

    if (multican < IFXMULTICAN_NUM_MODULES)
80005472:	4e 48       	jgtz %d4,80005482 <IfxMultican_getAddress+0x12>
    {
        module = (Ifx_CAN *)IfxMultican_cfg_indexMap[multican].module;
80005474:	91 00 00 f8 	movh.a %a15,32768
80005478:	d9 ff 30 d0 	lea %a15,[%a15]880 <80000370 <IfxMultican_cfg_indexMap>>
8000547c:	01 f4 03 f6 	addsc.a %a15,%a15,%d4,3
80005480:	c8 02       	ld.a %a2,[%a15]0
    {
        module = NULL_PTR;
    }

    return module;
}
80005482:	00 90       	ret 

80005484 <IfxMultican_Can_MsgObj_getConfig>:
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxMultican_Can_MsgObj_getConfig(IfxMultican_Can_MsgObj *msgObj, IfxMultican_Can_MsgObjConfig *config)
{
    Ifx_CAN_MO    *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->msgObjId);
80005484:	cc 40       	ld.a %a15,[%a4]0
80005486:	19 43 04 00 	ld.w %d3,[%a4]4
    config->control.extendedFrame       = ar.B.IDE;
    config->control.matchingId          = amr.B.MIDE;

    config->messageId                   = ar.B.ID >> ((config->control.extendedFrame != 0) ? 0 : 18);
    config->priority                    = (IfxMultican_Priority)ar.B.PRI;
    config->acceptanceMask              = amr.B.AM >> ((config->control.extendedFrame != 0) ? 0 : 18);
8000548a:	82 06       	mov %d6,0
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxMultican_Can_MsgObj_getConfig(IfxMultican_Can_MsgObj *msgObj, IfxMultican_Can_MsgObjConfig *config)
{
    Ifx_CAN_MO    *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->msgObjId);
8000548c:	4c f0       	ld.w %d15,[%a15]0

    Ifx_CAN_MO_AR  ar;
    Ifx_CAN_MO_AMR amr;
    Ifx_CAN_MO_FCR fcr;

    ar.U                                = hwObj->AR.U;
8000548e:	13 03 22 2f 	madd %d2,%d15,%d3,32
    amr.U                               = hwObj->AMR.U;
    fcr.U                               = hwObj->FCR.U;
80005492:	1b 03 08 30 	addi %d3,%d3,128
80005496:	13 03 22 4f 	madd %d4,%d15,%d3,32

    Ifx_CAN_MO_AR  ar;
    Ifx_CAN_MO_AMR amr;
    Ifx_CAN_MO_FCR fcr;

    ar.U                                = hwObj->AR.U;
8000549a:	60 2f       	mov.a %a15,%d2
    amr.U                               = hwObj->AMR.U;
    fcr.U                               = hwObj->FCR.U;
8000549c:	60 42       	mov.a %a2,%d4

    Ifx_CAN_MO_AR  ar;
    Ifx_CAN_MO_AMR amr;
    Ifx_CAN_MO_FCR fcr;

    ar.U                                = hwObj->AR.U;
8000549e:	19 f2 18 01 	ld.w %d2,[%a15]4120
    amr.U                               = hwObj->AMR.U;
800054a2:	19 f5 0c 01 	ld.w %d5,[%a15]4108
    fcr.U                               = hwObj->FCR.U;
800054a6:	54 23       	ld.w %d3,[%a2]

    config->frame                       = (hwObj->STAT.B.DIR != 0) ? IfxMultican_Frame_transmit : IfxMultican_Frame_receive;
800054a8:	19 ff 1c 01 	ld.w %d15,[%a15]4124
    config->control.messageLen          = (IfxMultican_DataLengthCode)fcr.B.DLC;
    config->control.extendedFrame       = ar.B.IDE;
    config->control.matchingId          = amr.B.MIDE;

    config->messageId                   = ar.B.ID >> ((config->control.extendedFrame != 0) ? 0 : 18);
    config->priority                    = (IfxMultican_Priority)ar.B.PRI;
800054ac:	8f 22 1e 40 	sh %d4,%d2,-30

    ar.U                                = hwObj->AR.U;
    amr.U                               = hwObj->AMR.U;
    fcr.U                               = hwObj->FCR.U;

    config->frame                       = (hwObj->STAT.B.DIR != 0) ? IfxMultican_Frame_transmit : IfxMultican_Frame_receive;
800054b0:	37 0f e1 f5 	extr.u %d15,%d15,11,1
800054b4:	e9 5f 1c 00 	st.b [%a5]28,%d15

    config->control.singleDataTransfer  = fcr.B.SDT;
800054b8:	0c 5c       	ld.bu %d15,[%a5]12
800054ba:	67 3f 00 fb 	ins.t %d15,%d15,0,%d3,22
800054be:	2c 5c       	st.b [%a5]12,%d15
    config->control.messageLen          = (IfxMultican_DataLengthCode)fcr.B.DLC;
800054c0:	37 03 64 fc 	extr.u %d15,%d3,24,4
800054c4:	2c 5d       	st.b [%a5]13,%d15
    config->control.extendedFrame       = ar.B.IDE;
800054c6:	0c 5e       	ld.bu %d15,[%a5]14
800054c8:	67 2f 80 fe 	ins.t %d15,%d15,0,%d2,29
    config->control.matchingId          = amr.B.MIDE;
800054cc:	67 5f 81 fe 	ins.t %d15,%d15,1,%d5,29
800054d0:	2c 5e       	st.b [%a5]14,%d15

    config->messageId                   = ar.B.ID >> ((config->control.extendedFrame != 0) ? 0 : 18);
800054d2:	19 57 0c 00 	ld.w %d7,[%a5]12
800054d6:	b7 02 83 fe 	insert %d15,%d2,0,29,3
    config->priority                    = (IfxMultican_Priority)ar.B.PRI;
    config->acceptanceMask              = amr.B.AM >> ((config->control.extendedFrame != 0) ? 0 : 18);
800054da:	37 05 7d 50 	extr.u %d5,%d5,0,29
    config->control.singleDataTransfer  = fcr.B.SDT;
    config->control.messageLen          = (IfxMultican_DataLengthCode)fcr.B.DLC;
    config->control.extendedFrame       = ar.B.IDE;
    config->control.matchingId          = amr.B.MIDE;

    config->messageId                   = ar.B.ID >> ((config->control.extendedFrame != 0) ? 0 : 18);
800054de:	ef 07 08 80 	jnz.t %d7,16,800054ee <IfxMultican_Can_MsgObj_getConfig+0x6a>
800054e2:	8f ef 3e f0 	sha %d15,%d15,-18
    config->priority                    = (IfxMultican_Priority)ar.B.PRI;
800054e6:	8f 22 1e 40 	sh %d4,%d2,-30
    config->acceptanceMask              = amr.B.AM >> ((config->control.extendedFrame != 0) ? 0 : 18);
800054ea:	3b 20 01 60 	mov %d6,18
800054ee:	6c 59       	st.w [%a5]36,%d15
800054f0:	8b 06 00 f1 	rsub %d15,%d6,0
800054f4:	0f f5 20 f0 	shas %d15,%d5,%d15
800054f8:	6c 58       	st.w [%a5]32,%d15
    config->control.singleTransmitTrial = fcr.B.STT;
800054fa:	0c 5c       	ld.bu %d15,[%a5]12
800054fc:	e9 54 28 00 	st.b [%a5]40,%d4
80005500:	67 3f 81 fb 	ins.t %d15,%d15,1,%d3,23
80005504:	2c 5c       	st.b [%a5]12,%d15
80005506:	00 90       	ret 

80005508 <IfxMultican_Can_MsgObj_init>:
}


IfxMultican_Status IfxMultican_Can_MsgObj_init(IfxMultican_Can_MsgObj *msgObj, const IfxMultican_Can_MsgObjConfig *config)
{
    msgObj->node        = config->node;
80005508:	d4 52       	ld.a %a2,[%a5]
    msgObj->msgObjId    = config->msgObjId;
    msgObj->msgObjCount = config->msgObjCount;
    msgObj->fifoPointer = 0;
8000550a:	82 0f       	mov %d15,0


IfxMultican_Status IfxMultican_Can_MsgObj_init(IfxMultican_Can_MsgObj *msgObj, const IfxMultican_Can_MsgObjConfig *config)
{
    msgObj->node        = config->node;
    msgObj->msgObjId    = config->msgObjId;
8000550c:	19 5b 04 00 	ld.w %d11,[%a5]4
    msgObj->msgObjCount = config->msgObjCount;
80005510:	b9 5c 08 00 	ld.hu %d12,[%a5]8
    msgObj->fifoPointer = 0;

    Ifx_CAN           *mcanSFR   = msgObj->node->mcan;
80005514:	d4 2c       	ld.a %a12,[%a2]
IfxMultican_Status IfxMultican_Can_MsgObj_init(IfxMultican_Can_MsgObj *msgObj, const IfxMultican_Can_MsgObjConfig *config)
{
    msgObj->node        = config->node;
    msgObj->msgObjId    = config->msgObjId;
    msgObj->msgObjCount = config->msgObjCount;
    msgObj->fifoPointer = 0;
80005516:	6c 43       	st.w [%a4]12,%d15

    Ifx_CAN_MO        *hwObj     = IfxMultican_MsgObj_getPointer(mcanSFR, msgObj->msgObjId);

    IfxMultican_Status status    = IfxMultican_Status_ok;

    boolean            longFrame = (config->control.messageLen > IfxMultican_DataLengthCode_8) ? TRUE : FALSE;
80005518:	0c 5d       	ld.bu %d15,[%a5]13
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
8000551a:	80 c2       	mov.d %d2,%a12
8000551c:	8b 9f a0 f2 	ge.u %d15,%d15,9
80005520:	60 fd       	mov.a %a13,%d15

    /* check for the receive frame */
    boolean            receiveFrame = (config->frame == IfxMultican_Frame_receive) ||
80005522:	39 5f 1c 00 	ld.bu %d15,[%a5]28
80005526:	1b 0b 08 a0 	addi %d10,%d11,128
8000552a:	13 0a 22 82 	madd %d8,%d2,%d10,32
                                      (config->frame == IfxMultican_Frame_remoteAnswer) ||
8000552e:	92 e2       	add %d2,%d15,-2
80005530:	8b 22 60 32 	lt.u %d3,%d2,2
80005534:	8b 0f e0 34 	or.eq %d3,%d15,0
    config->control.singleTransmitTrial = fcr.B.STT;
}


IfxMultican_Status IfxMultican_Can_MsgObj_init(IfxMultican_Can_MsgObj *msgObj, const IfxMultican_Can_MsgObjConfig *config)
{
80005538:	20 18       	sub.a %sp,24
    msgObj->node        = config->node;
8000553a:	f4 42       	st.a [%a4],%a2
    msgObj->msgObjId    = config->msgObjId;
8000553c:	59 4b 04 00 	st.w [%a4]4,%d11
    msgObj->msgObjCount = config->msgObjCount;
80005540:	f9 4c 08 00 	st.h [%a4]8,%d12
80005544:	59 a3 04 00 	st.w [%sp]4,%d3
                                      (config->frame == IfxMultican_Frame_remoteAnswer) ||
                                      (config->frame == IfxMultican_Frame_remoteRequest);

    /* check for the transmit frame */
    boolean transmitFrame = ((config->frame == IfxMultican_Frame_transmit) ||
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
80005548:	c2 ff       	add %d15,-1
    config->control.singleTransmitTrial = fcr.B.STT;
}


IfxMultican_Status IfxMultican_Can_MsgObj_init(IfxMultican_Can_MsgObj *msgObj, const IfxMultican_Can_MsgObjConfig *config)
{
8000554a:	40 4e       	mov.aa %a14,%a4
8000554c:	40 5f       	mov.aa %a15,%a5
                                      (config->frame == IfxMultican_Frame_remoteAnswer) ||
                                      (config->frame == IfxMultican_Frame_remoteRequest);

    /* check for the transmit frame */
    boolean transmitFrame = ((config->frame == IfxMultican_Frame_transmit) ||
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
8000554e:	bf 3f c6 82 	jlt.u %d15,3,80005ada <IfxMultican_Can_MsgObj_init+0x5d2>
80005552:	4c 5b       	ld.w %d15,[%a5]44
80005554:	7b 10 00 20 	movh %d2,1
80005558:	26 f2       	and %d2,%d15
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
    boolean bottomEqualsCurrent = FALSE;

    if (config->msgObjId == config->firstSlaveObjId)
8000555a:	4c 5e       	ld.w %d15,[%a5]56
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
                             (config->frame == IfxMultican_Frame_remoteRequest)) &&
                            (config->gatewayTransfers != 1);

    /* check for gateway source object */
    boolean gatewaySourceObj = (config->gatewayTransfers != 0) ? TRUE : FALSE;
8000555c:	8b 02 20 d2 	ne %d13,%d2,0

    /* check for the receive FIFO and trabsmit FIFO */
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
80005560:	0b fb 00 31 	eq %d3,%d11,%d15
80005564:	59 a3 14 00 	st.w [%sp]20,%d3
    if (config->msgObjId == config->firstSlaveObjId)
    {
        exception = TRUE;
    }

    if (config->gatewayTransfers != 1)
80005568:	df 02 e6 02 	jeq %d2,0,80005b34 <IfxMultican_Can_MsgObj_init+0x62c>
    {
        receiveFifo  = (config->msgObjCount > 1) && (receiveFrame);
8000556c:	82 03       	mov %d3,0
8000556e:	8b 2c a0 22 	ge.u %d2,%d12,2
80005572:	74 a3       	st.w [%sp],%d3
80005574:	59 a3 08 00 	st.w [%sp]8,%d3

    /* check for gateway source object */
    boolean gatewaySourceObj = (config->gatewayTransfers != 0) ? TRUE : FALSE;

    /* check for the receive FIFO and trabsmit FIFO */
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;
80005578:	82 0e       	mov %d14,0
8000557a:	59 a3 0c 00 	st.w [%sp]12,%d3
        receiveFifo  = (config->msgObjCount > 1) && (receiveFrame);
        transmitFifo = (config->msgObjCount > 1) && (transmitFrame);
    }

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);
8000557e:	26 d2       	and %d2,%d13
    uint32 i;

    /* for standard and FIFO (Tx & Rx) base objects */
    {
        /* MSGVAL: Set message as not valid */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005580:	60 84       	mov.a %a4,%d8
        receiveFifo  = (config->msgObjCount > 1) && (receiveFrame);
        transmitFifo = (config->msgObjCount > 1) && (transmitFrame);
    }

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);
80005582:	59 a2 10 00 	st.w [%sp]16,%d2
    uint32 i;

    /* for standard and FIFO (Tx & Rx) base objects */
    {
        /* MSGVAL: Set message as not valid */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005586:	82 54       	mov %d4,5
    IfxMultican_MsgObjId objId, firstSlaveObjId, lastSlaveObjId, gatewayDstObjId = 0;

    /* select the first slave object */
    if (!config->firstSlaveObjId)
    {                              // if not selected
        firstSlaveObjId = config->msgObjId + 1;
80005588:	1b 1b 00 20 	addi %d2,%d11,1
8000558c:	6a 2f       	cmovn %d15,%d15,%d2
    uint32 i;

    /* for standard and FIFO (Tx & Rx) base objects */
    {
        /* MSGVAL: Set message as not valid */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageValid);
8000558e:	6d ff e3 f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

        /*  reset RXPND */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receivePending);
80005592:	60 84       	mov.a %a4,%d8
80005594:	82 04       	mov %d4,0
80005596:	6d ff df f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

        /*  reset TXPND */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitPending);
8000559a:	60 84       	mov.a %a4,%d8
8000559c:	82 14       	mov %d4,1
8000559e:	6d ff db f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

        /*  reset RXUPD */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receiveUpdating);
800055a2:	60 84       	mov.a %a4,%d8
800055a4:	82 24       	mov %d4,2
800055a6:	6d ff d7 f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

        /*  reset NEWDAT */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_newData);
800055aa:	60 84       	mov.a %a4,%d8
800055ac:	82 34       	mov %d4,3
800055ae:	6d ff d3 f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

        /*  reset MSGLST */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageLost);
800055b2:	60 84       	mov.a %a4,%d8
800055b4:	82 44       	mov %d4,4
800055b6:	6d ff cf f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

        /*  reset RTSEL */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receiveTransmitSelected);
800055ba:	60 84       	mov.a %a4,%d8
800055bc:	82 64       	mov %d4,6
800055be:	6d ff cb f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

        /*  reset RXPND */
        IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitRequest);
800055c2:	60 84       	mov.a %a4,%d8
800055c4:	3b 80 00 40 	mov %d4,8
800055c8:	6d ff c6 f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>
        /* Configuration of the CAN Message Object List Structure */
        /* Allocate MO for the node associated list */
        {
            /* for standard, gateway and FIFO (Tx & Rx) base objects  */
            /* Append message object to the end of the list */
            IfxMultican_setListCommand(mcanSFR, 0x2, msgObj->node->nodeId + 1, msgObj->msgObjId);
800055cc:	d4 e2       	ld.a %a2,[%a14]
800055ce:	40 c4       	mov.aa %a4,%a12
800055d0:	82 24       	mov %d4,2
800055d2:	79 25 08 00 	ld.b %d5,[%a2]8
800055d6:	19 e6 04 00 	ld.w %d6,[%a14]4
800055da:	c2 15       	add %d5,1
800055dc:	6d ff 2f ff 	call 8000543a <IfxMultican_setListCommand>

            /* long frame CAN FD */
            if (longFrame)
800055e0:	bd 0d 37 83 	jnz.a %a13,80005c4e <IfxMultican_Can_MsgObj_init+0x746>
            }

            /* for all standard FIFO (Tx and Rx) and gateway FIFO slave objects */
            if (config->msgObjCount > 1)
            {
                for (i = 0; i < config->msgObjCount; i++)
800055e4:	b9 f2 08 00 	ld.hu %d2,[%a15]8
800055e8:	82 09       	mov %d9,0
800055ea:	bf 22 10 80 	jlt.u %d2,2,8000560a <IfxMultican_Can_MsgObj_init+0x102>
                {
                    objId = firstSlaveObjId + i;

                    IfxMultican_setListCommand(mcanSFR, 0x2, msgObj->node->nodeId + 1, objId);
800055ee:	d4 e2       	ld.a %a2,[%a14]
800055f0:	12 96       	add %d6,%d15,%d9
800055f2:	40 c4       	mov.aa %a4,%a12
800055f4:	79 25 08 00 	ld.b %d5,[%a2]8
800055f8:	82 24       	mov %d4,2
800055fa:	c2 15       	add %d5,1
800055fc:	6d ff 1f ff 	call 8000543a <IfxMultican_setListCommand>
            }

            /* for all standard FIFO (Tx and Rx) and gateway FIFO slave objects */
            if (config->msgObjCount > 1)
            {
                for (i = 0; i < config->msgObjCount; i++)
80005600:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005604:	c2 19       	add %d9,1
80005606:	3f 29 f4 ff 	jlt.u %d9,%d2,800055ee <IfxMultican_Can_MsgObj_init+0xe6>
                    IfxMultican_setListCommand(mcanSFR, 0x2, msgObj->node->nodeId + 1, objId);
                }
            }
        }

        if ((config->frame == IfxMultican_Frame_receive) || (config->frame == IfxMultican_Frame_remoteAnswer))
8000560a:	39 f2 1c 00 	ld.bu %d2,[%a15]28
8000560e:	8b 32 00 32 	eq %d3,%d2,3
80005612:	8b 02 e0 34 	or.eq %d3,%d2,0
80005616:	df 03 16 83 	jne %d3,0,80005c42 <IfxMultican_Can_MsgObj_init+0x73a>
            /*  set RXEN, in case of recieve frame or remote answer*/
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receiveEnable);
        }

        /*  in case of transmit frame */
        if ((transmitFrame) && (config->gatewayTransfers != 1))
8000561a:	19 a2 08 00 	ld.w %d2,[%sp]8
8000561e:	df 02 3a 02 	jeq %d2,0,80005a92 <IfxMultican_Can_MsgObj_init+0x58a>
80005622:	48 b2       	ld.w %d2,[%a15]44
80005624:	ef 02 25 02 	jz.t %d2,16,80005a6e <IfxMultican_Can_MsgObj_init+0x566>
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageDirection);
        }
        else
        {
            /*  clear DIR, in case of receive frame or gateway transfers*/
            IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageDirection);
80005628:	60 84       	mov.a %a4,%d8
8000562a:	3b b0 00 40 	mov %d4,11
8000562e:	6d ff 93 f5 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>
        }
    }
    {
        /* for standard message object */
        if (config->msgObjCount == 1)
80005632:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005636:	df 12 40 02 	jeq %d2,1,80005ab6 <IfxMultican_Can_MsgObj_init+0x5ae>
                /* select standard object for FCR.MMC */
                IfxMultican_MsgObj_setMessageMode(hwObj, IfxMultican_MsgObjMode_standard);
            }
        }
        /* for receive FIFO base object */
        else if (receiveFifo)
8000563a:	19 a3 0c 00 	ld.w %d3,[%sp]12
8000563e:	df 03 69 02 	jeq %d3,0,80005b10 <IfxMultican_Can_MsgObj_init+0x608>
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005642:	8f 5a 00 40 	sh %d4,%d10,5
80005646:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);

    /* will be used for Fifo slave objects */
    IfxMultican_MsgObjId objId, firstSlaveObjId, lastSlaveObjId, gatewayDstObjId = 0;
8000564a:	82 04       	mov %d4,0
8000564c:	54 22       	ld.w %d2,[%a2]
8000564e:	b7 12 04 20 	insert %d2,%d2,1,0,4
80005652:	74 22       	st.w [%a2],%d2
        else
        {}

        /* for standard and FIFO (Tx & Rx) base objects  */
        /* enable receive interrupt FCR.RXIE if choosen in case of receive frame */
        boolean receiveInterruptEnabled = (config->rxInterrupt.enabled) && (receiveFrame);
80005654:	39 f2 2a 00 	ld.bu %d2,[%a15]42
}


IFX_INLINE void IfxMultican_MsgObj_setReceiveInterrupt(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.RXIE = enabled ? 1 : 0;
80005658:	19 a3 04 00 	ld.w %d3,[%sp]4
8000565c:	8f 5a 00 50 	sh %d5,%d10,5
80005660:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0
80005664:	8b 02 20 22 	ne %d2,%d2,0
80005668:	26 32       	and %d2,%d3
8000566a:	8f 02 01 30 	sh %d3,%d2,16
8000566e:	54 22       	ld.w %d2,[%a2]
80005670:	b7 02 01 28 	insert %d2,%d2,0,16,1
80005674:	a6 32       	or %d2,%d3
80005676:	74 22       	st.w [%a2],%d2
        IfxMultican_MsgObj_setReceiveInterrupt(hwObj, receiveInterruptEnabled);

        /* enable transmit interrupt FCR.TXIE if choosen in case of transmit frame */
        boolean transmitInterruptEnabled = (config->txInterrupt.enabled) && (transmitFrame);
80005678:	39 f2 2c 00 	ld.bu %d2,[%a15]44
}


IFX_INLINE void IfxMultican_MsgObj_setTransmitInterrupt(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.TXIE = enabled ? 1 : 0;
8000567c:	54 a3       	ld.w %d3,[%sp]
8000567e:	8b 02 20 22 	ne %d2,%d2,0
80005682:	26 32       	and %d2,%d3
80005684:	8f 12 01 30 	sh %d3,%d2,17
80005688:	54 22       	ld.w %d2,[%a2]
8000568a:	b7 02 81 28 	insert %d2,%d2,0,17,1
8000568e:	a6 32       	or %d2,%d3
80005690:	74 22       	st.w [%a2],%d2
        IfxMultican_MsgObj_setTransmitInterrupt(hwObj, transmitInterruptEnabled);

        /* set FCR.RMM in case of remote answer */
        boolean remoteMonitoringEnabled = (config->frame == IfxMultican_Frame_remoteAnswer);
80005692:	39 f2 1c 00 	ld.bu %d2,[%a15]28
}


IFX_INLINE void IfxMultican_MsgObj_setRemoteMonitoring(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.RMM = enabled ? 1 : 0;
80005696:	8b 32 00 22 	eq %d2,%d2,3
8000569a:	8f 52 01 30 	sh %d3,%d2,21
8000569e:	54 22       	ld.w %d2,[%a2]
800056a0:	b7 02 81 2a 	insert %d2,%d2,0,21,1
800056a4:	a6 32       	or %d2,%d3
800056a6:	74 22       	st.w [%a2],%d2
        IfxMultican_MsgObj_setRemoteMonitoring(hwObj, remoteMonitoringEnabled);

        /* only in case of transmit frame; in receive frame case these bits will be set by the hardware */
        if (transmitFrame)
800056a8:	54 a2       	ld.w %d2,[%sp]
800056aa:	df 02 19 00 	jeq %d2,0,800056dc <IfxMultican_Can_MsgObj_init+0x1d4>
        {
            /* long frame CAN FD */
            /* FDEN = 1, EDL = 1 and BRS = 0/1 */
            /* in case of recieve Msg Obj, it recieves long and long+fast frames */
            if (config->node->fastNode && longFrame)
800056ae:	c8 03       	ld.a %a3,[%a15]0
800056b0:	80 d3       	mov.d %d3,%a13
800056b2:	39 32 09 00 	ld.bu %d2,[%a3]9
800056b6:	8b 02 20 22 	ne %d2,%d2,0
800056ba:	26 32       	and %d2,%d3
800056bc:	df 02 b2 02 	jeq %d2,0,80005c20 <IfxMultican_Can_MsgObj_init+0x718>
}


IFX_INLINE void IfxMultican_MsgObj_setExtendedDataLength(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.FDF = enabled ? 1 : 0;
800056c0:	54 22       	ld.w %d2,[%a2]
800056c2:	8f 02 44 21 	or %d2,%d2,64
800056c6:	74 22       	st.w [%a2],%d2
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
800056c8:	54 23       	ld.w %d3,[%a2]
800056ca:	08 d2       	ld.bu %d2,[%a15]13
800056cc:	37 23 04 2c 	insert %d2,%d3,%d2,24,4
800056d0:	74 22       	st.w [%a2],%d2

                /* set data length code FCR.DLC */
                IfxMultican_MsgObj_setDataLengthCode(hwObj, config->control.messageLen);

                /* set bit rate switch (fast bit rate enable/disable) */
                IfxMultican_MsgObj_setBitRateSwitch(hwObj, config->control.fastBitRate);
800056d2:	48 63       	ld.w %d3,[%a15]24
}


IFX_INLINE void IfxMultican_MsgObj_setBitRateSwitch(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.BRS = enabled ? 1 : 0;
800056d4:	54 22       	ld.w %d2,[%a2]
800056d6:	67 32 05 20 	ins.t %d2,%d2,5,%d3,0
800056da:	74 22       	st.w [%a2],%d2
                IfxMultican_MsgObj_setDataLengthCode(hwObj, config->control.messageLen);
            }
        }

        /* only for standard message object */
        if ((config->msgObjCount == 1) && (!gatewaySourceObj))
800056dc:	b9 f3 08 00 	ld.hu %d3,[%a15]8
800056e0:	07 dd 00 20 	nand.t %d2,%d13,0,%d13,0
800056e4:	8b 13 00 24 	and.eq %d2,%d3,1
800056e8:	df 02 63 02 	jeq %d2,0,80005bae <IfxMultican_Can_MsgObj_init+0x6a6>
        {
            /* set single transmit trial FCR.STT if choosen */
            IfxMultican_MsgObj_setSingleTransmitTrial(hwObj, config->control.singleTransmitTrial);
800056ec:	48 32       	ld.w %d2,[%a15]12
}


IFX_INLINE void IfxMultican_MsgObj_setSingleTransmitTrial(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.STT = enabled ? 1 : 0;
800056ee:	8f 5a 00 50 	sh %d5,%d10,5
800056f2:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0
800056f6:	37 02 e1 20 	extr.u %d2,%d2,1,1
800056fa:	8f 72 01 30 	sh %d3,%d2,23
800056fe:	54 22       	ld.w %d2,[%a2]
80005700:	b7 02 81 2b 	insert %d2,%d2,0,23,1
80005704:	a6 32       	or %d2,%d3
80005706:	74 22       	st.w [%a2],%d2

            /* set single data transfer FCR.SDT if choosen */
            IfxMultican_MsgObj_setSingleDataTransfer(hwObj, config->control.singleDataTransfer);
80005708:	48 33       	ld.w %d3,[%a15]12
}


IFX_INLINE void IfxMultican_MsgObj_setSingleDataTransfer(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.SDT = enabled ? 1 : 0;
8000570a:	54 22       	ld.w %d2,[%a2]
8000570c:	67 32 16 20 	ins.t %d2,%d2,22,%d3,0
80005710:	74 22       	st.w [%a2],%d2
        }
    }

    {
        /* for standard message object */
        if (config->msgObjCount == 1)
80005712:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005716:	df 12 5c 02 	jeq %d2,1,80005bce <IfxMultican_Can_MsgObj_init+0x6c6>
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
8000571a:	06 5b       	sh %d11,5
8000571c:	01 cb 00 26 	addsc.a %a2,%a12,%d11,0
80005720:	59 ab 04 00 	st.w [%sp]4,%d11
80005724:	19 23 04 01 	ld.w %d3,[%a2]4100
80005728:	8f ff 0f 21 	and %d2,%d15,255
8000572c:	8f f3 cf 31 	andn %d3,%d3,255
80005730:	a6 23       	or %d3,%d2
80005732:	59 23 04 01 	st.w [%a2]4100,%d3
        {
            /* set bottom pointer FGPR.BOT, to the next message object (first FIFO slave object) */
            IfxMultican_MsgObj_setBottomObjectPointer(hwObj, firstSlaveObjId);

            /* store the first slave object Id as the fifoPointer in msgObj structure for FIFO transfers */
            msgObj->fifoPointer = firstSlaveObjId;
80005736:	6c e3       	st.w [%a14]12,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setTopObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.TOP = objNumber;
80005738:	19 23 04 01 	ld.w %d3,[%a2]4100
    {
        firstSlaveObjId = config->firstSlaveObjId;
    }

    /* select the last slave object */
    lastSlaveObjId = firstSlaveObjId + (config->msgObjCount - 1);
8000573c:	c2 fc       	add %d12,-1
8000573e:	42 fc       	add %d12,%d15
80005740:	37 c3 08 34 	insert %d3,%d3,%d12,8,8
}


IFX_INLINE void IfxMultican_MsgObj_setCurrentObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.CUR = objNumber;
80005744:	8f 02 01 20 	sh %d2,%d2,16
}


IFX_INLINE void IfxMultican_MsgObj_setTopObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.TOP = objNumber;
80005748:	59 23 04 01 	st.w [%a2]4100,%d3
}


IFX_INLINE void IfxMultican_MsgObj_setCurrentObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.CUR = objNumber;
8000574c:	19 23 04 01 	ld.w %d3,[%a2]4100
80005750:	b7 03 08 38 	insert %d3,%d3,0,16,8
80005754:	a6 32       	or %d2,%d3
80005756:	59 22 04 01 	st.w [%a2]4100,%d2
            /* set start of FIFO (current pointer) FGPR.CUR, to first FIFO slave object (bottom pointer) */
            IfxMultican_MsgObj_setCurrentObjectPointer(hwObj, firstSlaveObjId);

            bottomEqualsCurrent = TRUE; /*S/w Flag*/

            if (receiveFifo || transmitFifo)
8000575a:	19 a2 0c 00 	ld.w %d2,[%sp]12
            IfxMultican_MsgObj_setTopObjectPointer(hwObj, lastSlaveObjId);

            /* set start of FIFO (current pointer) FGPR.CUR, to first FIFO slave object (bottom pointer) */
            IfxMultican_MsgObj_setCurrentObjectPointer(hwObj, firstSlaveObjId);

            bottomEqualsCurrent = TRUE; /*S/w Flag*/
8000575e:	82 13       	mov %d3,1

            if (receiveFifo || transmitFifo)
80005760:	a6 e2       	or %d2,%d14
80005762:	8f f2 0f 21 	and %d2,%d2,255
            IfxMultican_MsgObj_setTopObjectPointer(hwObj, lastSlaveObjId);

            /* set start of FIFO (current pointer) FGPR.CUR, to first FIFO slave object (bottom pointer) */
            IfxMultican_MsgObj_setCurrentObjectPointer(hwObj, firstSlaveObjId);

            bottomEqualsCurrent = TRUE; /*S/w Flag*/
80005766:	59 a3 08 00 	st.w [%sp]8,%d3

            if (receiveFifo || transmitFifo)
8000576a:	76 28       	jz %d2,8000577a <IfxMultican_Can_MsgObj_init+0x272>
}


IFX_INLINE void IfxMultican_MsgObj_setSelectObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.SEL = objNumber;
8000576c:	19 22 04 01 	ld.w %d2,[%a2]4100
            {
                /* set select object pointer FGPR.SEL to one object before last FIFO slave object */
                IfxMultican_MsgObj_setSelectObjectPointer(hwObj, lastSlaveObjId - 1);
80005770:	c2 fc       	add %d12,-1
80005772:	37 c2 08 cc 	insert %d12,%d2,%d12,24,8
80005776:	59 2c 04 01 	st.w [%a2]4100,%d12
    }

    {
        /* for standard, gateway and FIFO (Tx & Rx) base objects  */
        /* set the given acceptance mask */
        IfxMultican_MsgObj_setAcceptanceMask(hwObj, config->acceptanceMask, config->control.extendedFrame);
8000577a:	48 32       	ld.w %d2,[%a15]12
}


IFX_INLINE void IfxMultican_MsgObj_setAcceptanceMask(Ifx_CAN_MO *hwObj, uint32 mask, boolean extendedFrame)
{
    hwObj->AMR.B.AM = mask << ((extendedFrame != 0) ? 0 : 18);
8000577c:	19 a5 04 00 	ld.w %d5,[%sp]4
80005780:	48 84       	ld.w %d4,[%a15]32
80005782:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0
80005786:	87 22 50 28 	nor.t %d2,%d2,16,%d2,16
8000578a:	ab 22 a1 22 	seln %d2,%d2,%d2,18
8000578e:	0f 24 00 20 	sh %d2,%d4,%d2
80005792:	19 24 0c 01 	ld.w %d4,[%a2]4108
80005796:	82 03       	mov %d3,0
80005798:	37 24 1d 20 	insert %d2,%d4,%d2,0,29
8000579c:	59 22 0c 01 	st.w [%a2]4108,%d2

        /* enable matching ID if choosen */
        IfxMultican_MsgObj_setMatchingId(hwObj, config->control.matchingId);
800057a0:	48 32       	ld.w %d2,[%a15]12
}


IFX_INLINE void IfxMultican_MsgObj_setMatchingId(Ifx_CAN_MO *hwObj, boolean matchingId)
{
    hwObj->AMR.B.MIDE = matchingId;
800057a2:	37 02 e1 28 	extr.u %d2,%d2,17,1
800057a6:	8f d2 01 40 	sh %d4,%d2,29
800057aa:	19 22 0c 01 	ld.w %d2,[%a2]4108
800057ae:	b7 02 81 2e 	insert %d2,%d2,0,29,1
800057b2:	a6 42       	or %d2,%d4
800057b4:	59 22 0c 01 	st.w [%a2]4108,%d2
    }

    {
        /* for standard, gateway  and FIFO (Tx & Rx) base objects  */
        /* set message ID */
        IfxMultican_MsgObj_setMessageId(hwObj, config->messageId, config->control.extendedFrame);
800057b8:	48 32       	ld.w %d2,[%a15]12
800057ba:	48 94       	ld.w %d4,[%a15]36
}


IFX_INLINE void IfxMultican_MsgObj_setMessageId(Ifx_CAN_MO *hwObj, uint32 messageId, boolean extendedFrame)
{
    hwObj->AR.B.ID = messageId << ((extendedFrame != 0) ? 0 : 18);
800057bc:	87 22 50 28 	nor.t %d2,%d2,16,%d2,16
800057c0:	ab 22 a1 22 	seln %d2,%d2,%d2,18
800057c4:	0f 24 00 20 	sh %d2,%d4,%d2
800057c8:	19 24 18 01 	ld.w %d4,[%a2]4120
800057cc:	37 24 1d 20 	insert %d2,%d4,%d2,0,29
800057d0:	59 22 18 01 	st.w [%a2]4120,%d2

        /* set identifier extension if extended frame is choosen */
        IfxMultican_MsgObj_setIdentifierExtension(hwObj, config->control.extendedFrame);
800057d4:	48 32       	ld.w %d2,[%a15]12
}


IFX_INLINE void IfxMultican_MsgObj_setIdentifierExtension(Ifx_CAN_MO *hwObj, boolean extension)
{
    hwObj->AR.B.IDE = extension;
800057d6:	37 02 61 28 	extr.u %d2,%d2,16,1
800057da:	8f d2 01 40 	sh %d4,%d2,29
800057de:	19 22 18 01 	ld.w %d2,[%a2]4120
800057e2:	b7 02 81 2e 	insert %d2,%d2,0,29,1
800057e6:	a6 42       	or %d2,%d4
800057e8:	59 22 18 01 	st.w [%a2]4120,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setPriorityClass(Ifx_CAN_MO *hwObj, IfxMultican_Priority priority)
{
    hwObj->AR.B.PRI = priority;
800057ec:	19 24 18 01 	ld.w %d4,[%a2]4120
800057f0:	39 f2 28 00 	ld.bu %d2,[%a15]40
800057f4:	37 24 02 2f 	insert %d2,%d4,%d2,30,2
800057f8:	59 22 18 01 	st.w [%a2]4120,%d2
}


IFX_INLINE void IfxMultican_MsgObj_clearDataRegisters(Ifx_CAN_MO *hwObj)
{
    hwObj->DATAL.U = 0;
800057fc:	59 23 10 01 	st.w [%a2]4112,%d3
    hwObj->DATAH.U = 0;
80005800:	59 23 14 01 	st.w [%a2]4116,%d3
}


IFX_INLINE void IfxMultican_MsgObj_setReceiveInterruptNodePointer(Ifx_CAN_MO *hwObj, IfxMultican_SrcId srcId)
{
    hwObj->IPR.B.RXINP = srcId;
80005804:	19 23 08 01 	ld.w %d3,[%a2]4104
80005808:	39 f2 2b 00 	ld.bu %d2,[%a15]43
8000580c:	37 23 04 20 	insert %d2,%d3,%d2,0,4
80005810:	59 22 08 01 	st.w [%a2]4104,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setTransmitInterruptNodePointer(Ifx_CAN_MO *hwObj, IfxMultican_SrcId srcId)
{
    hwObj->IPR.B.TXINP = srcId;
80005814:	19 23 08 01 	ld.w %d3,[%a2]4104
80005818:	39 f2 2d 00 	ld.bu %d2,[%a15]45
8000581c:	37 23 04 22 	insert %d2,%d3,%d2,4,4
80005820:	59 22 08 01 	st.w [%a2]4104,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setMessagePendingNumber(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjId messageNumber)
{
    hwObj->IPR.B.MPN = messageNumber;
80005824:	39 e2 04 00 	ld.bu %d2,[%a14]4
80005828:	8f 82 00 30 	sh %d3,%d2,8
8000582c:	19 22 08 01 	ld.w %d2,[%a2]4104
80005830:	b7 02 08 24 	insert %d2,%d2,0,8,8
80005834:	a6 32       	or %d2,%d3
80005836:	59 22 08 01 	st.w [%a2]4104,%d2
        /* set IPR.MNP */
        IfxMultican_MsgObj_setMessagePendingNumber(hwObj, msgObj->msgObjId);
    }

    /* for each receive FIFO slave object */
    if (receiveFifo)
8000583a:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000583e:	df 02 25 00 	jeq %d2,0,80005888 <IfxMultican_Can_MsgObj_init+0x380>
    {
        for (i = 0; i < config->msgObjCount; i++)
80005842:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005846:	df 02 b0 00 	jeq %d2,0,800059a6 <IfxMultican_Can_MsgObj_init+0x49e>
8000584a:	82 09       	mov %d9,0
}


IFX_INLINE void IfxMultican_MsgObj_clearDataRegisters(Ifx_CAN_MO *hwObj)
{
    hwObj->DATAL.U = 0;
8000584c:	82 0b       	mov %d11,0
8000584e:	12 9c       	add %d12,%d15,%d9
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80005850:	1b 0c 08 20 	addi %d2,%d12,128
80005854:	8f 52 00 30 	sh %d3,%d2,5
80005858:	01 c3 00 d6 	addsc.a %a13,%a12,%d3,0
            objId = firstSlaveObjId + i; /* increment the message object ID */

            Ifx_CAN_MO *hwSlaveObj = IfxMultican_MsgObj_getPointer(mcanSFR, objId);

            /* clear all RXEN flag */
            IfxMultican_MsgObj_clearStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_receiveEnable);
8000585c:	82 74       	mov %d4,7
8000585e:	40 d4       	mov.aa %a4,%a13
80005860:	6d ff 7a f4 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
80005864:	08 d2       	ld.bu %d2,[%a15]13
80005866:	54 d3       	ld.w %d3,[%a13]
}


IFX_INLINE void IfxMultican_MsgObj_clearDataRegisters(Ifx_CAN_MO *hwObj)
{
    hwObj->DATAL.U = 0;
80005868:	8f 5c 00 40 	sh %d4,%d12,5
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
8000586c:	37 23 04 2c 	insert %d2,%d3,%d2,24,4
}


IFX_INLINE void IfxMultican_MsgObj_clearDataRegisters(Ifx_CAN_MO *hwObj)
{
    hwObj->DATAL.U = 0;
80005870:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
80005874:	74 d2       	st.w [%a13],%d2
}


IFX_INLINE void IfxMultican_MsgObj_clearDataRegisters(Ifx_CAN_MO *hwObj)
{
    hwObj->DATAL.U = 0;
80005876:	59 2b 10 01 	st.w [%a2]4112,%d11
    hwObj->DATAH.U = 0;
8000587a:	59 2b 14 01 	st.w [%a2]4116,%d11
    }

    /* for each receive FIFO slave object */
    if (receiveFifo)
    {
        for (i = 0; i < config->msgObjCount; i++)
8000587e:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005882:	c2 19       	add %d9,1
80005884:	3f 29 e5 ff 	jlt.u %d9,%d2,8000584e <IfxMultican_Can_MsgObj_init+0x346>
            IfxMultican_MsgObj_clearDataRegisters(hwSlaveObj);
        }
    }

    /* for each transmit FIFO slave object */
    if (transmitFifo)
80005888:	df 0e 8f 00 	jeq %d14,0,800059a6 <IfxMultican_Can_MsgObj_init+0x49e>
    {
        /* configure each transmit FIFO slave object as an independent transmit object */
        for (i = 0; i < config->msgObjCount; i++)
8000588c:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005890:	df 02 8b 00 	jeq %d2,0,800059a6 <IfxMultican_Can_MsgObj_init+0x49e>
80005894:	02 f9       	mov %d9,%d15
80005896:	82 0b       	mov %d11,0
}


IFX_INLINE void IfxMultican_MsgObj_clearDataRegisters(Ifx_CAN_MO *hwObj)
{
    hwObj->DATAL.U = 0;
80005898:	82 0c       	mov %d12,0
8000589a:	3c 07       	j 800058a8 <IfxMultican_Can_MsgObj_init+0x3a0>
8000589c:	b9 f2 08 00 	ld.hu %d2,[%a15]8
800058a0:	c2 1b       	add %d11,1
800058a2:	c2 19       	add %d9,1
800058a4:	7f 2b 81 80 	jge.u %d11,%d2,800059a6 <IfxMultican_Can_MsgObj_init+0x49e>
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
800058a8:	1b 09 08 20 	addi %d2,%d9,128
800058ac:	8f 52 00 50 	sh %d5,%d2,5
800058b0:	01 c5 00 d6 	addsc.a %a13,%a12,%d5,0

            /* set filtering priority */
            IfxMultican_MsgObj_setPriorityClass(hwSlaveObj, config->priority);

            /*  set TXEN0  */
            IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_transmitEnable0);
800058b4:	3b 90 00 40 	mov %d4,9
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
800058b8:	54 d2       	ld.w %d2,[%a13]
800058ba:	40 d4       	mov.aa %a4,%a13
800058bc:	b7 32 04 20 	insert %d2,%d2,3,0,4
800058c0:	74 d2       	st.w [%a13],%d2
}


IFX_INLINE void IfxMultican_MsgObj_setCurrentObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.CUR = objNumber;
800058c2:	39 e2 04 00 	ld.bu %d2,[%a14]4
800058c6:	8f 02 01 30 	sh %d3,%d2,16
800058ca:	8f 59 00 20 	sh %d2,%d9,5
800058ce:	01 c2 00 26 	addsc.a %a2,%a12,%d2,0
800058d2:	19 22 04 01 	ld.w %d2,[%a2]4100
800058d6:	b7 02 08 28 	insert %d2,%d2,0,16,8
800058da:	a6 32       	or %d2,%d3
800058dc:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
800058e0:	54 d3       	ld.w %d3,[%a13]
800058e2:	08 d2       	ld.bu %d2,[%a15]13
800058e4:	37 23 04 2c 	insert %d2,%d3,%d2,24,4
800058e8:	74 d2       	st.w [%a13],%d2
}


IFX_INLINE void IfxMultican_MsgObj_clearDataRegisters(Ifx_CAN_MO *hwObj)
{
    hwObj->DATAL.U = 0;
800058ea:	59 2c 10 01 	st.w [%a2]4112,%d12
    hwObj->DATAH.U = 0;
800058ee:	59 2c 14 01 	st.w [%a2]4116,%d12

            /* clear DATAL and DATAH registers */
            IfxMultican_MsgObj_clearDataRegisters(hwSlaveObj);

            /* set the given acceptance mask */
            IfxMultican_MsgObj_setAcceptanceMask(hwSlaveObj, config->acceptanceMask, config->control.extendedFrame);
800058f2:	48 32       	ld.w %d2,[%a15]12
800058f4:	48 83       	ld.w %d3,[%a15]32
}


IFX_INLINE void IfxMultican_MsgObj_setAcceptanceMask(Ifx_CAN_MO *hwObj, uint32 mask, boolean extendedFrame)
{
    hwObj->AMR.B.AM = mask << ((extendedFrame != 0) ? 0 : 18);
800058f6:	87 22 50 28 	nor.t %d2,%d2,16,%d2,16
800058fa:	ab 22 a1 22 	seln %d2,%d2,%d2,18
800058fe:	0f 23 00 20 	sh %d2,%d3,%d2
80005902:	19 23 0c 01 	ld.w %d3,[%a2]4108
80005906:	37 23 1d 20 	insert %d2,%d3,%d2,0,29
8000590a:	59 22 0c 01 	st.w [%a2]4108,%d2

            /* enable matching ID if choosen */
            IfxMultican_MsgObj_setMatchingId(hwSlaveObj, config->control.matchingId);
8000590e:	48 32       	ld.w %d2,[%a15]12
}


IFX_INLINE void IfxMultican_MsgObj_setMatchingId(Ifx_CAN_MO *hwObj, boolean matchingId)
{
    hwObj->AMR.B.MIDE = matchingId;
80005910:	37 02 e1 28 	extr.u %d2,%d2,17,1
80005914:	8f d2 01 30 	sh %d3,%d2,29
80005918:	19 22 0c 01 	ld.w %d2,[%a2]4108
8000591c:	b7 02 81 2e 	insert %d2,%d2,0,29,1
80005920:	a6 32       	or %d2,%d3
80005922:	59 22 0c 01 	st.w [%a2]4108,%d2

            /* set message ID */
            IfxMultican_MsgObj_setMessageId(hwSlaveObj, config->messageId, config->control.extendedFrame);
80005926:	48 32       	ld.w %d2,[%a15]12
80005928:	48 93       	ld.w %d3,[%a15]36
}


IFX_INLINE void IfxMultican_MsgObj_setMessageId(Ifx_CAN_MO *hwObj, uint32 messageId, boolean extendedFrame)
{
    hwObj->AR.B.ID = messageId << ((extendedFrame != 0) ? 0 : 18);
8000592a:	87 22 50 28 	nor.t %d2,%d2,16,%d2,16
8000592e:	ab 22 a1 22 	seln %d2,%d2,%d2,18
80005932:	0f 23 00 20 	sh %d2,%d3,%d2
80005936:	19 23 18 01 	ld.w %d3,[%a2]4120
8000593a:	37 23 1d 20 	insert %d2,%d3,%d2,0,29
8000593e:	59 22 18 01 	st.w [%a2]4120,%d2

            /* set identifier extension if extended frame is choosen */
            IfxMultican_MsgObj_setIdentifierExtension(hwSlaveObj, config->control.extendedFrame);
80005942:	48 32       	ld.w %d2,[%a15]12
}


IFX_INLINE void IfxMultican_MsgObj_setIdentifierExtension(Ifx_CAN_MO *hwObj, boolean extension)
{
    hwObj->AR.B.IDE = extension;
80005944:	37 02 61 28 	extr.u %d2,%d2,16,1
80005948:	8f d2 01 30 	sh %d3,%d2,29
8000594c:	19 22 18 01 	ld.w %d2,[%a2]4120
80005950:	b7 02 81 2e 	insert %d2,%d2,0,29,1
80005954:	a6 32       	or %d2,%d3
80005956:	59 22 18 01 	st.w [%a2]4120,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setPriorityClass(Ifx_CAN_MO *hwObj, IfxMultican_Priority priority)
{
    hwObj->AR.B.PRI = priority;
8000595a:	19 23 18 01 	ld.w %d3,[%a2]4120
8000595e:	39 f2 28 00 	ld.bu %d2,[%a15]40
80005962:	37 23 02 2f 	insert %d2,%d3,%d2,30,2
80005966:	59 22 18 01 	st.w [%a2]4120,%d2

            /* set filtering priority */
            IfxMultican_MsgObj_setPriorityClass(hwSlaveObj, config->priority);

            /*  set TXEN0  */
            IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_transmitEnable0);
8000596a:	6d ff 1f f6 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>

            /* MSGVAL: Set message as valid */
            IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
8000596e:	40 d4       	mov.aa %a4,%a13
80005970:	82 54       	mov %d4,5
80005972:	6d ff 1b f6 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>

            /* clear all TXEN1 flags expect for the slave object in the FGPR.CUR of the base FIFO object */
            if (objId == firstSlaveObjId)
            {
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_transmitEnable1);
80005976:	40 d4       	mov.aa %a4,%a13
80005978:	3b a0 00 40 	mov %d4,10

            /* MSGVAL: Set message as valid */
            IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);

            /* clear all TXEN1 flags expect for the slave object in the FGPR.CUR of the base FIFO object */
            if (objId == firstSlaveObjId)
8000597c:	5f 9f f8 00 	jeq %d15,%d9,80005b6c <IfxMultican_Can_MsgObj_init+0x664>
            {
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_transmitEnable1);
            }
            else
            {
                IfxMultican_MsgObj_clearStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_transmitEnable1);
80005980:	6d ff ea f3 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>
            }

            /*  set DIR, in case of transmit frame or remote answer*/
            if ((config->frame == IfxMultican_Frame_transmit) || (config->frame == IfxMultican_Frame_remoteAnswer))
80005984:	39 f2 1c 00 	ld.bu %d2,[%a15]28
80005988:	8f d2 0f 21 	and %d2,%d2,253
8000598c:	df 12 88 ff 	jne %d2,1,8000589c <IfxMultican_Can_MsgObj_init+0x394>
            {
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageDirection);
80005990:	40 d4       	mov.aa %a4,%a13
80005992:	3b b0 00 40 	mov %d4,11
80005996:	6d ff 09 f6 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>

    /* for each transmit FIFO slave object */
    if (transmitFifo)
    {
        /* configure each transmit FIFO slave object as an independent transmit object */
        for (i = 0; i < config->msgObjCount; i++)
8000599a:	b9 f2 08 00 	ld.hu %d2,[%a15]8
8000599e:	c2 1b       	add %d11,1
800059a0:	c2 19       	add %d9,1
800059a2:	3f 2b 83 ff 	jlt.u %d11,%d2,800058a8 <IfxMultican_Can_MsgObj_init+0x3a0>
            }
        }
    }

    /* for standard and receive FIFO base objects */
    if (config->frame == IfxMultican_Frame_receive)
800059a6:	39 f2 1c 00 	ld.bu %d2,[%a15]28
800059aa:	df 02 42 01 	jeq %d2,0,80005c2e <IfxMultican_Can_MsgObj_init+0x726>
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
800059ae:	b9 f2 08 00 	ld.hu %d2,[%a15]8
800059b2:	bf 22 33 80 	jlt.u %d2,2,80005a18 <IfxMultican_Can_MsgObj_init+0x510>
800059b6:	df 0e 90 01 	jeq %d14,0,80005cd6 <IfxMultican_Can_MsgObj_init+0x7ce>
800059ba:	19 a3 10 00 	ld.w %d3,[%sp]16
800059be:	df 03 2d 80 	jne %d3,0,80005a18 <IfxMultican_Can_MsgObj_init+0x510>
800059c2:	19 a3 14 00 	ld.w %d3,[%sp]20
800059c6:	df 03 d7 00 	jeq %d3,0,80005b74 <IfxMultican_Can_MsgObj_init+0x66c>
800059ca:	19 a3 08 00 	ld.w %d3,[%sp]8
800059ce:	df 03 16 82 	jne %d3,0,80005dfa <IfxMultican_Can_MsgObj_init+0x8f2>
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
800059d2:	8f 5a 00 40 	sh %d4,%d10,5
800059d6:	01 c4 00 36 	addsc.a %a3,%a12,%d4,0
800059da:	12 34       	add %d4,%d15,%d3
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
800059dc:	8f 54 00 50 	sh %d5,%d4,5
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
800059e0:	c2 f2       	add %d2,-1
800059e2:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0
                {            /* wrap around the FIFO by making the next pointer of last object as the first FIFO object */
                    nextFifoObj = firstSlaveObjId;
                }
                else
                {
                    nextFifoObj = objId + 1;
800059e6:	1b 14 00 60 	addi %d6,%d4,1
800059ea:	0b 23 00 21 	eq %d2,%d3,%d2
800059ee:	2b 6f 40 22 	sel %d2,%d2,%d15,%d6
800059f2:	8f f2 0f 51 	and %d5,%d2,255
800059f6:	19 22 04 01 	ld.w %d2,[%a2]4100
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
800059fa:	c2 13       	add %d3,1
800059fc:	8f f2 cf 41 	andn %d4,%d2,255
80005a00:	0f 54 a0 20 	or %d2,%d4,%d5
80005a04:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005a08:	54 32       	ld.w %d2,[%a3]
80005a0a:	b7 22 04 20 	insert %d2,%d2,2,0,4
80005a0e:	74 32       	st.w [%a3],%d2
80005a10:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005a14:	3f 23 e3 ff 	jlt.u %d3,%d2,800059da <IfxMultican_Can_MsgObj_init+0x4d2>
                }
            }
        }
    }

    if (gatewaySourceObj)
80005a18:	df 0d 29 00 	jeq %d13,0,80005a6a <IfxMultican_Can_MsgObj_init+0x562>
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCodeCopy(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.DLCC = enabled ? 1 : 0;
80005a1c:	8f 5a 00 50 	sh %d5,%d10,5
80005a20:	01 c5 00 c6 	addsc.a %a12,%a12,%d5,0
    {
        /* set FCR.DLCC if chosen*/
        IfxMultican_MsgObj_setDataLengthCodeCopy(hwObj, config->gatewayConfig.copyDataLengthCode);
80005a24:	48 c2       	ld.w %d2,[%a15]48
80005a26:	4c c0       	ld.w %d15,[%a12]0
80005a28:	67 2f 0a f0 	ins.t %d15,%d15,10,%d2,0
80005a2c:	6c c0       	st.w [%a12]0,%d15

        /* set FCR.DATC if chosen*/
        IfxMultican_MsgObj_setDataCopy(hwObj, config->gatewayConfig.copyData);
80005a2e:	4c fc       	ld.w %d15,[%a15]48
}


IFX_INLINE void IfxMultican_MsgObj_setDataCopy(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.DATC = enabled ? 1 : 0;
80005a30:	37 0f e1 f0 	extr.u %d15,%d15,1,1
80005a34:	8f bf 00 20 	sh %d2,%d15,11
80005a38:	4c c0       	ld.w %d15,[%a12]0
80005a3a:	b7 0f 81 f5 	insert %d15,%d15,0,11,1
80005a3e:	a6 2f       	or %d15,%d2
80005a40:	6c c0       	st.w [%a12]0,%d15

        /* set FCR.IDC if chosen*/
        IfxMultican_MsgObj_setIdentifierCopy(hwObj, config->gatewayConfig.copyId);
80005a42:	4c fc       	ld.w %d15,[%a15]48
}


IFX_INLINE void IfxMultican_MsgObj_setIdentifierCopy(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.IDC = enabled ? 1 : 0;
80005a44:	37 0f 61 f1 	extr.u %d15,%d15,2,1
80005a48:	8f 9f 00 20 	sh %d2,%d15,9
80005a4c:	4c c0       	ld.w %d15,[%a12]0
80005a4e:	b7 0f 81 f4 	insert %d15,%d15,0,9,1
80005a52:	a6 2f       	or %d15,%d2
80005a54:	6c c0       	st.w [%a12]0,%d15

        /* set FCR.GDFS if chosen*/
        IfxMultican_MsgObj_setGatewayDataFrameSend(hwObj, config->gatewayConfig.enableTransmit);
80005a56:	4c fc       	ld.w %d15,[%a15]48
}


IFX_INLINE void IfxMultican_MsgObj_setGatewayDataFrameSend(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.GDFS = enabled ? 1 : 0;
80005a58:	37 0f e1 f1 	extr.u %d15,%d15,3,1
80005a5c:	8f 8f 00 20 	sh %d2,%d15,8
80005a60:	4c c0       	ld.w %d15,[%a12]0
80005a62:	8f 0f d0 f1 	andn %d15,%d15,256
80005a66:	a6 2f       	or %d15,%d2
80005a68:	6c c0       	st.w [%a12]0,%d15
    }

    return status;
}
80005a6a:	82 02       	mov %d2,0
80005a6c:	00 90       	ret 

        /*  in case of transmit frame */
        if ((transmitFrame) && (config->gatewayTransfers != 1))
        {
            /*  set TXEN0  */
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitEnable0);
80005a6e:	60 84       	mov.a %a4,%d8
80005a70:	3b 90 00 40 	mov %d4,9
80005a74:	6d ff 9a f5 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>

            /*  set TXEN1  */
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_transmitEnable1);
80005a78:	60 84       	mov.a %a4,%d8
80005a7a:	3b a0 00 40 	mov %d4,10
80005a7e:	6d ff 95 f5 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>

            /*  reset RTSEL */
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receiveTransmitSelected);
80005a82:	60 84       	mov.a %a4,%d8
80005a84:	82 64       	mov %d4,6
80005a86:	6d ff 91 f5 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>

            /* MSGVAL: Set message as valid */
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005a8a:	60 84       	mov.a %a4,%d8
80005a8c:	82 54       	mov %d4,5
80005a8e:	6d ff 8d f5 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
        }

        if (((config->frame == IfxMultican_Frame_transmit) || (config->frame == IfxMultican_Frame_remoteAnswer)) && (config->gatewayTransfers != 1))
80005a92:	39 f2 1c 00 	ld.bu %d2,[%a15]28
80005a96:	8f d2 0f 21 	and %d2,%d2,253
80005a9a:	df 12 c7 fd 	jne %d2,1,80005628 <IfxMultican_Can_MsgObj_init+0x120>
80005a9e:	48 b2       	ld.w %d2,[%a15]44
80005aa0:	ef 02 c4 fd 	jnz.t %d2,16,80005628 <IfxMultican_Can_MsgObj_init+0x120>
        {
            /*  set DIR, in case of transmit frame or remote answer*/
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageDirection);
80005aa4:	60 84       	mov.a %a4,%d8
80005aa6:	3b b0 00 40 	mov %d4,11
80005aaa:	6d ff 7f f5 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
            IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageDirection);
        }
    }
    {
        /* for standard message object */
        if (config->msgObjCount == 1)
80005aae:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005ab2:	df 12 c4 fd 	jne %d2,1,8000563a <IfxMultican_Can_MsgObj_init+0x132>
        {
            /* gateway transfers */
            if (gatewaySourceObj)
80005ab6:	df 0d fc 00 	jeq %d13,0,80005cae <IfxMultican_Can_MsgObj_init+0x7a6>
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005aba:	8f 5a 00 30 	sh %d3,%d10,5
80005abe:	01 c3 00 26 	addsc.a %a2,%a12,%d3,0
80005ac2:	54 22       	ld.w %d2,[%a2]
80005ac4:	b7 42 04 20 	insert %d2,%d2,4,0,4
80005ac8:	74 22       	st.w [%a2],%d2
            {
                /* select Gateway Source mode for FCR.MMC */
                IfxMultican_MsgObj_setMessageMode(hwObj, IfxMultican_MsgObjMode_gatewaySource);

                /* select the gateway destination object as the next object if not selected */
                if (!config->gatewayConfig.gatewayDstObjId)
80005aca:	48 d4       	ld.w %d4,[%a15]52
80005acc:	df 04 c4 fd 	jne %d4,0,80005654 <IfxMultican_Can_MsgObj_init+0x14c>
                {
                    gatewayDstObjId = msgObj->msgObjId + 1;
80005ad0:	19 e4 04 00 	ld.w %d4,[%a14]4
80005ad4:	c2 14       	add %d4,1
80005ad6:	1d ff bf fd 	j 80005654 <IfxMultican_Can_MsgObj_init+0x14c>

    /* check for the transmit frame */
    boolean transmitFrame = ((config->frame == IfxMultican_Frame_transmit) ||
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
                             (config->frame == IfxMultican_Frame_remoteRequest)) &&
                            (config->gatewayTransfers != 1);
80005ada:	4c 5b       	ld.w %d15,[%a5]44
                                      (config->frame == IfxMultican_Frame_remoteRequest);

    /* check for the transmit frame */
    boolean transmitFrame = ((config->frame == IfxMultican_Frame_transmit) ||
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
                             (config->frame == IfxMultican_Frame_remoteRequest)) &&
80005adc:	ef 0f 40 80 	jnz.t %d15,16,80005b5c <IfxMultican_Can_MsgObj_init+0x654>
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
    boolean bottomEqualsCurrent = FALSE;

    if (config->msgObjId == config->firstSlaveObjId)
80005ae0:	4c 5e       	ld.w %d15,[%a5]56
    boolean gatewaySourceObj = (config->gatewayTransfers != 0) ? TRUE : FALSE;

    /* check for the receive FIFO and trabsmit FIFO */
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
80005ae2:	82 13       	mov %d3,1
80005ae4:	0b fb 00 21 	eq %d2,%d11,%d15
80005ae8:	59 a2 14 00 	st.w [%sp]20,%d2
80005aec:	74 a3       	st.w [%sp],%d3
                                      (config->frame == IfxMultican_Frame_remoteRequest);

    /* check for the transmit frame */
    boolean transmitFrame = ((config->frame == IfxMultican_Frame_transmit) ||
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
                             (config->frame == IfxMultican_Frame_remoteRequest)) &&
80005aee:	82 12       	mov %d2,1
        exception = TRUE;
    }

    if (config->gatewayTransfers != 1)
    {
        receiveFifo  = (config->msgObjCount > 1) && (receiveFrame);
80005af0:	19 a3 04 00 	ld.w %d3,[%sp]4
                                      (config->frame == IfxMultican_Frame_remoteRequest);

    /* check for the transmit frame */
    boolean transmitFrame = ((config->frame == IfxMultican_Frame_transmit) ||
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
                             (config->frame == IfxMultican_Frame_remoteRequest)) &&
80005af4:	59 a2 08 00 	st.w [%sp]8,%d2
        exception = TRUE;
    }

    if (config->gatewayTransfers != 1)
    {
        receiveFifo  = (config->msgObjCount > 1) && (receiveFrame);
80005af8:	8b 2c a0 22 	ge.u %d2,%d12,2
80005afc:	26 23       	and %d3,%d2
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
                             (config->frame == IfxMultican_Frame_remoteRequest)) &&
                            (config->gatewayTransfers != 1);

    /* check for gateway source object */
    boolean gatewaySourceObj = (config->gatewayTransfers != 0) ? TRUE : FALSE;
80005afe:	82 0d       	mov %d13,0
        exception = TRUE;
    }

    if (config->gatewayTransfers != 1)
    {
        receiveFifo  = (config->msgObjCount > 1) && (receiveFrame);
80005b00:	df 03 26 00 	jeq %d3,0,80005b4c <IfxMultican_Can_MsgObj_init+0x644>
80005b04:	82 13       	mov %d3,1
80005b06:	59 a3 0c 00 	st.w [%sp]12,%d3
80005b0a:	54 ae       	ld.w %d14,[%sp]
80005b0c:	1d ff 39 fd 	j 8000557e <IfxMultican_Can_MsgObj_init+0x76>
        {
            /* select receive FIFO base object for FCR.MMC */
            IfxMultican_MsgObj_setMessageMode(hwObj, IfxMultican_MsgObjMode_receiveFifoBase);
        }
        /* for transmit FIFO base object */
        else if (transmitFifo)
80005b10:	df 0e ab 80 	jne %d14,0,80005c66 <IfxMultican_Can_MsgObj_init+0x75e>
        {
            /* select transmit FIFO base object for FCR.MMC */
            IfxMultican_MsgObj_setMessageMode(hwObj, IfxMultican_MsgObjMode_transmitFifoBase);
        }
        /* for gateway FIFO source object */
        else if (gatewayFifo)
80005b14:	19 a2 10 00 	ld.w %d2,[%sp]16

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);

    /* will be used for Fifo slave objects */
    IfxMultican_MsgObjId objId, firstSlaveObjId, lastSlaveObjId, gatewayDstObjId = 0;
80005b18:	82 04       	mov %d4,0
        {
            /* select transmit FIFO base object for FCR.MMC */
            IfxMultican_MsgObj_setMessageMode(hwObj, IfxMultican_MsgObjMode_transmitFifoBase);
        }
        /* for gateway FIFO source object */
        else if (gatewayFifo)
80005b1a:	df 02 9d 7d 	jeq %d2,0,80005654 <IfxMultican_Can_MsgObj_init+0x14c>
80005b1e:	8f 5a 00 30 	sh %d3,%d10,5
80005b22:	01 c3 00 26 	addsc.a %a2,%a12,%d3,0

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);

    /* will be used for Fifo slave objects */
    IfxMultican_MsgObjId objId, firstSlaveObjId, lastSlaveObjId, gatewayDstObjId = 0;
80005b26:	02 e4       	mov %d4,%d14
80005b28:	54 22       	ld.w %d2,[%a2]
80005b2a:	b7 42 04 20 	insert %d2,%d2,4,0,4
80005b2e:	74 22       	st.w [%a2],%d2
80005b30:	1d ff 92 fd 	j 80005654 <IfxMultican_Can_MsgObj_init+0x14c>
80005b34:	82 03       	mov %d3,0
80005b36:	82 02       	mov %d2,0
80005b38:	59 a3 08 00 	st.w [%sp]8,%d3
        exception = TRUE;
    }

    if (config->gatewayTransfers != 1)
    {
        receiveFifo  = (config->msgObjCount > 1) && (receiveFrame);
80005b3c:	19 a3 04 00 	ld.w %d3,[%sp]4
80005b40:	74 a2       	st.w [%sp],%d2
80005b42:	8b 2c a0 22 	ge.u %d2,%d12,2
80005b46:	26 23       	and %d3,%d2
80005b48:	df 03 de ff 	jne %d3,0,80005b04 <IfxMultican_Can_MsgObj_init+0x5fc>
80005b4c:	59 a3 0c 00 	st.w [%sp]12,%d3
80005b50:	82 0e       	mov %d14,0
        transmitFifo = (config->msgObjCount > 1) && (transmitFrame);
80005b52:	df 02 16 7d 	jeq %d2,0,8000557e <IfxMultican_Can_MsgObj_init+0x76>
80005b56:	54 ae       	ld.w %d14,[%sp]
80005b58:	1d ff 13 fd 	j 8000557e <IfxMultican_Can_MsgObj_init+0x76>
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
    boolean bottomEqualsCurrent = FALSE;

    if (config->msgObjId == config->firstSlaveObjId)
80005b5c:	4c 5e       	ld.w %d15,[%a5]56
                             (config->frame == IfxMultican_Frame_remoteAnswer) ||
                             (config->frame == IfxMultican_Frame_remoteRequest)) &&
                            (config->gatewayTransfers != 1);

    /* check for gateway source object */
    boolean gatewaySourceObj = (config->gatewayTransfers != 0) ? TRUE : FALSE;
80005b5e:	82 1d       	mov %d13,1

    /* check for the receive FIFO and trabsmit FIFO */
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
80005b60:	0b fb 00 31 	eq %d3,%d11,%d15
80005b64:	59 a3 14 00 	st.w [%sp]20,%d3
80005b68:	1d ff 02 fd 	j 8000556c <IfxMultican_Can_MsgObj_init+0x64>
            IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);

            /* clear all TXEN1 flags expect for the slave object in the FGPR.CUR of the base FIFO object */
            if (objId == firstSlaveObjId)
            {
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_transmitEnable1);
80005b6c:	6d ff 1e f5 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
80005b70:	1d ff 0a ff 	j 80005984 <IfxMultican_Can_MsgObj_init+0x47c>
80005b74:	12 34       	add %d4,%d15,%d3
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005b76:	8f 54 00 50 	sh %d5,%d4,5
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005b7a:	c2 f2       	add %d2,-1
80005b7c:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0
                {            /* wrap around the FIFO by making the next pointer of last object as the first FIFO object */
                    nextFifoObj = firstSlaveObjId;
                }
                else
                {
                    nextFifoObj = objId + 1;
80005b80:	1b 14 00 60 	addi %d6,%d4,1
80005b84:	0b 32 00 21 	eq %d2,%d2,%d3
80005b88:	2b 6f 40 22 	sel %d2,%d2,%d15,%d6
80005b8c:	8f f2 0f 51 	and %d5,%d2,255
80005b90:	19 22 04 01 	ld.w %d2,[%a2]4100
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005b94:	c2 13       	add %d3,1
80005b96:	8f f2 cf 41 	andn %d4,%d2,255
80005b9a:	0f 54 a0 20 	or %d2,%d4,%d5
80005b9e:	59 22 04 01 	st.w [%a2]4100,%d2
80005ba2:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005ba6:	3f 23 e7 ff 	jlt.u %d3,%d2,80005b74 <IfxMultican_Can_MsgObj_init+0x66c>
80005baa:	1d ff 37 ff 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>
}


IFX_INLINE void IfxMultican_MsgObj_setSingleTransmitTrial(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.STT = enabled ? 1 : 0;
80005bae:	8f 5a 00 20 	sh %d2,%d10,5
80005bb2:	01 c2 00 26 	addsc.a %a2,%a12,%d2,0
80005bb6:	54 22       	ld.w %d2,[%a2]
80005bb8:	b7 02 81 2b 	insert %d2,%d2,0,23,1
80005bbc:	74 22       	st.w [%a2],%d2
}


IFX_INLINE void IfxMultican_MsgObj_setSingleDataTransfer(Ifx_CAN_MO *hwObj, boolean enabled)
{
    hwObj->FCR.B.SDT = enabled ? 1 : 0;
80005bbe:	54 22       	ld.w %d2,[%a2]
80005bc0:	b7 02 01 2b 	insert %d2,%d2,0,22,1
80005bc4:	74 22       	st.w [%a2],%d2
        }
    }

    {
        /* for standard message object */
        if (config->msgObjCount == 1)
80005bc6:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005bca:	df 12 a8 fd 	jne %d2,1,8000571a <IfxMultican_Can_MsgObj_init+0x212>
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005bce:	06 5b       	sh %d11,5
80005bd0:	59 ab 04 00 	st.w [%sp]4,%d11
80005bd4:	01 cb 00 26 	addsc.a %a2,%a12,%d11,0
        {
            /* long frame CAN FD */
            if (longFrame)
80005bd8:	bd 0d 52 80 	jnz.a %a13,80005c7c <IfxMultican_Can_MsgObj_init+0x774>

                /* set top pointer FGPR.TOP */
                IfxMultican_MsgObj_setTopObjectPointer(hwObj, config->control.topMsgObjId);
            }
            /* standard gateway transfers */
            else if (gatewaySourceObj)
80005bdc:	df 0d 08 01 	jeq %d13,0,80005dec <IfxMultican_Can_MsgObj_init+0x8e4>
80005be0:	19 22 04 01 	ld.w %d2,[%a2]4100
80005be4:	8f f4 0f 41 	and %d4,%d4,255
80005be8:	8f f2 cf 21 	andn %d2,%d2,255
80005bec:	a6 42       	or %d2,%d4
80005bee:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setTopObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.TOP = objNumber;
80005bf2:	19 22 04 01 	ld.w %d2,[%a2]4100
80005bf6:	8f 84 00 30 	sh %d3,%d4,8
80005bfa:	b7 02 08 24 	insert %d2,%d2,0,8,8
}


IFX_INLINE void IfxMultican_MsgObj_setCurrentObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.CUR = objNumber;
80005bfe:	8f 04 01 40 	sh %d4,%d4,16
}


IFX_INLINE void IfxMultican_MsgObj_setTopObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.TOP = objNumber;
80005c02:	a6 32       	or %d2,%d3
80005c04:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setCurrentObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.CUR = objNumber;
80005c08:	19 22 04 01 	ld.w %d2,[%a2]4100

    /* check for the receive FIFO and trabsmit FIFO */
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
    boolean bottomEqualsCurrent = FALSE;
80005c0c:	82 05       	mov %d5,0
80005c0e:	b7 02 08 28 	insert %d2,%d2,0,16,8
80005c12:	a6 24       	or %d4,%d2
80005c14:	59 24 04 01 	st.w [%a2]4100,%d4
80005c18:	59 a5 08 00 	st.w [%sp]8,%d5
80005c1c:	1d ff af fd 	j 8000577a <IfxMultican_Can_MsgObj_init+0x272>
}


IFX_INLINE void IfxMultican_MsgObj_setDataLengthCode(Ifx_CAN_MO *hwObj, IfxMultican_DataLengthCode code)
{
    hwObj->FCR.B.DLC = code;
80005c20:	08 d2       	ld.bu %d2,[%a15]13
80005c22:	54 23       	ld.w %d3,[%a2]
80005c24:	37 23 04 2c 	insert %d2,%d3,%d2,24,4
80005c28:	74 22       	st.w [%a2],%d2
80005c2a:	1d ff 59 fd 	j 800056dc <IfxMultican_Can_MsgObj_init+0x1d4>

    /* for standard and receive FIFO base objects */
    if (config->frame == IfxMultican_Frame_receive)
    {
        /*  set RTSEL */
        IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receiveTransmitSelected);
80005c2e:	60 84       	mov.a %a4,%d8
80005c30:	82 64       	mov %d4,6
80005c32:	6d ff bb f4 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>

        /* MSGVAL: Set message as valid */
        IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005c36:	60 84       	mov.a %a4,%d8
80005c38:	82 54       	mov %d4,5
80005c3a:	6d ff b7 f4 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
80005c3e:	1d ff b8 fe 	j 800059ae <IfxMultican_Can_MsgObj_init+0x4a6>
        }

        if ((config->frame == IfxMultican_Frame_receive) || (config->frame == IfxMultican_Frame_remoteAnswer))
        {
            /*  set RXEN, in case of recieve frame or remote answer*/
            IfxMultican_MsgObj_setStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receiveEnable);
80005c42:	60 84       	mov.a %a4,%d8
80005c44:	82 74       	mov %d4,7
80005c46:	6d ff b1 f4 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
80005c4a:	1d ff e8 fc 	j 8000561a <IfxMultican_Can_MsgObj_init+0x112>
            /* long frame CAN FD */
            if (longFrame)
            {
                /* Allocate MO with extended Data fields slected by FGPR.B.TOP and FGPR.B.BOT, for the unallocated list (0) */
                /* Append message object to the end of the list(0) */
                IfxMultican_setListCommand(mcanSFR, 0x2, 0, config->control.topMsgObjId);
80005c4e:	40 c4       	mov.aa %a4,%a12
80005c50:	48 46       	ld.w %d6,[%a15]16
80005c52:	d2 24       	mov %e4,2
80005c54:	6d ff f3 fb 	call 8000543a <IfxMultican_setListCommand>
                IfxMultican_setListCommand(mcanSFR, 0x2, 0, config->control.bottomMsgObjId);
80005c58:	40 c4       	mov.aa %a4,%a12
80005c5a:	d2 24       	mov %e4,2
80005c5c:	48 56       	ld.w %d6,[%a15]20
80005c5e:	6d ff ee fb 	call 8000543a <IfxMultican_setListCommand>
80005c62:	1d ff c1 fc 	j 800055e4 <IfxMultican_Can_MsgObj_init+0xdc>
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005c66:	8f 5a 00 50 	sh %d5,%d10,5
80005c6a:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);

    /* will be used for Fifo slave objects */
    IfxMultican_MsgObjId objId, firstSlaveObjId, lastSlaveObjId, gatewayDstObjId = 0;
80005c6e:	82 04       	mov %d4,0
80005c70:	54 22       	ld.w %d2,[%a2]
80005c72:	b7 22 04 20 	insert %d2,%d2,2,0,4
80005c76:	74 22       	st.w [%a2],%d2
80005c78:	1d ff ee fc 	j 80005654 <IfxMultican_Can_MsgObj_init+0x14c>
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005c7c:	19 22 04 01 	ld.w %d2,[%a2]4100
80005c80:	39 f3 14 00 	ld.bu %d3,[%a15]20
80005c84:	8f f2 cf 21 	andn %d2,%d2,255
80005c88:	a6 32       	or %d2,%d3
80005c8a:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setTopObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.TOP = objNumber;
80005c8e:	39 f2 10 00 	ld.bu %d2,[%a15]16
80005c92:	8f 82 00 30 	sh %d3,%d2,8
80005c96:	19 22 04 01 	ld.w %d2,[%a2]4100
80005c9a:	b7 02 08 24 	insert %d2,%d2,0,8,8
80005c9e:	a6 32       	or %d2,%d3
80005ca0:	59 22 04 01 	st.w [%a2]4100,%d2

    /* check for the receive FIFO and trabsmit FIFO */
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
    boolean bottomEqualsCurrent = FALSE;
80005ca4:	82 03       	mov %d3,0
80005ca6:	59 a3 08 00 	st.w [%sp]8,%d3
80005caa:	1d ff 68 fd 	j 8000577a <IfxMultican_Can_MsgObj_init+0x272>
                    gatewayDstObjId = config->gatewayConfig.gatewayDstObjId;
                }
            }
            /* long frame CAN FD */
            /* FDEN = 1, EDL = 1 and BRS = 0/1 */
            else if (config->node->fastNode && longFrame)
80005cae:	c8 02       	ld.a %a2,[%a15]0
80005cb0:	80 d4       	mov.d %d4,%a13
80005cb2:	39 22 09 00 	ld.bu %d2,[%a2]9
80005cb6:	8b 02 20 22 	ne %d2,%d2,0
80005cba:	26 42       	and %d2,%d4
80005cbc:	df 02 49 00 	jeq %d2,0,80005d4e <IfxMultican_Can_MsgObj_init+0x846>
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005cc0:	8f 5a 00 50 	sh %d5,%d10,5
80005cc4:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);

    /* will be used for Fifo slave objects */
    IfxMultican_MsgObjId objId, firstSlaveObjId, lastSlaveObjId, gatewayDstObjId = 0;
80005cc8:	82 04       	mov %d4,0
80005cca:	54 22       	ld.w %d2,[%a2]
80005ccc:	b7 52 04 20 	insert %d2,%d2,5,0,4
80005cd0:	74 22       	st.w [%a2],%d2
80005cd2:	1d ff c1 fc 	j 80005654 <IfxMultican_Can_MsgObj_init+0x14c>
80005cd6:	19 a2 08 00 	ld.w %d2,[%sp]8
80005cda:	df 02 45 80 	jne %d2,0,80005d64 <IfxMultican_Can_MsgObj_init+0x85c>
80005cde:	19 a3 10 00 	ld.w %d3,[%sp]16
80005ce2:	df 03 33 81 	jne %d3,0,80005f48 <IfxMultican_Can_MsgObj_init+0xa40>
80005ce6:	19 a2 14 00 	ld.w %d2,[%sp]20
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005cea:	82 08       	mov %d8,0
80005cec:	df 02 07 01 	jeq %d2,0,80005efa <IfxMultican_Can_MsgObj_init+0x9f2>
80005cf0:	8f 5a 00 50 	sh %d5,%d10,5
80005cf4:	01 c5 00 d6 	addsc.a %a13,%a12,%d5,0
80005cf8:	12 89       	add %d9,%d15,%d8
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80005cfa:	1b 09 08 20 	addi %d2,%d9,128

            /* for receive FIFO and gateway FIFO */
            if (!transmitFifo)
            {
                /* MSGVAL: Set message as valid */
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005cfe:	8f 52 00 30 	sh %d3,%d2,5
80005d02:	01 c3 00 46 	addsc.a %a4,%a12,%d3,0
80005d06:	82 54       	mov %d4,5
80005d08:	6d ff 50 f4 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005d0c:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005d10:	1b 19 00 40 	addi %d4,%d9,1
80005d14:	c2 f2       	add %d2,-1
80005d16:	0b 82 10 21 	ne %d2,%d2,%d8
80005d1a:	2b f4 40 22 	sel %d2,%d2,%d4,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005d1e:	8f 59 00 40 	sh %d4,%d9,5
80005d22:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
80005d26:	8f f2 0f 31 	and %d3,%d2,255
80005d2a:	19 22 04 01 	ld.w %d2,[%a2]4100
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005d2e:	c2 18       	add %d8,1
80005d30:	8f f2 cf 21 	andn %d2,%d2,255
80005d34:	a6 32       	or %d2,%d3
80005d36:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005d3a:	54 d2       	ld.w %d2,[%a13]
80005d3c:	b7 22 04 20 	insert %d2,%d2,2,0,4
80005d40:	74 d2       	st.w [%a13],%d2
80005d42:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005d46:	3f 28 d9 ff 	jlt.u %d8,%d2,80005cf8 <IfxMultican_Can_MsgObj_init+0x7f0>
80005d4a:	1d ff 67 fe 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>
80005d4e:	8f 5a 00 20 	sh %d2,%d10,5
80005d52:	01 c2 00 26 	addsc.a %a2,%a12,%d2,0

    /* check for the gateway FIFO */
    boolean              gatewayFifo = (config->msgObjCount > 1) && (gatewaySourceObj);

    /* will be used for Fifo slave objects */
    IfxMultican_MsgObjId objId, firstSlaveObjId, lastSlaveObjId, gatewayDstObjId = 0;
80005d56:	82 04       	mov %d4,0
80005d58:	54 22       	ld.w %d2,[%a2]
80005d5a:	8f f2 c0 21 	andn %d2,%d2,15
80005d5e:	74 22       	st.w [%a2],%d2
80005d60:	1d ff 7a fc 	j 80005654 <IfxMultican_Can_MsgObj_init+0x14c>
80005d64:	19 a2 14 00 	ld.w %d2,[%sp]20
80005d68:	df 02 8c 00 	jeq %d2,0,80005e80 <IfxMultican_Can_MsgObj_init+0x978>
80005d6c:	19 a2 10 00 	ld.w %d2,[%sp]16
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005d70:	82 08       	mov %d8,0
80005d72:	df 02 76 80 	jne %d2,0,80005e5e <IfxMultican_Can_MsgObj_init+0x956>
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005d76:	19 a5 04 00 	ld.w %d5,[%sp]4
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005d7a:	8f 5a 00 40 	sh %d4,%d10,5
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005d7e:	01 c5 00 e6 	addsc.a %a14,%a12,%d5,0
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005d82:	01 c4 00 d6 	addsc.a %a13,%a12,%d4,0
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005d86:	d9 ee 04 01 	lea %a14,[%a14]4100
80005d8a:	12 89       	add %d9,%d15,%d8
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80005d8c:	1b 09 08 20 	addi %d2,%d9,128

            /* for receive FIFO and gateway FIFO */
            if (!transmitFifo)
            {
                /* MSGVAL: Set message as valid */
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005d90:	8f 52 00 30 	sh %d3,%d2,5
80005d94:	01 c3 00 46 	addsc.a %a4,%a12,%d3,0
80005d98:	82 54       	mov %d4,5
80005d9a:	6d ff 07 f4 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005d9e:	b9 f2 08 00 	ld.hu %d2,[%a15]8
                {            /* wrap around the FIFO by making the next pointer of last object as the first FIFO object */
                    nextFifoObj = firstSlaveObjId;
                }
                else
                {
                    nextFifoObj = objId + 1;
80005da2:	1b 19 00 40 	addi %d4,%d9,1
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005da6:	c2 f2       	add %d2,-1
                {            /* wrap around the FIFO by making the next pointer of last object as the first FIFO object */
                    nextFifoObj = firstSlaveObjId;
                }
                else
                {
                    nextFifoObj = objId + 1;
80005da8:	0b 82 10 21 	ne %d2,%d2,%d8
80005dac:	2b f4 40 22 	sel %d2,%d2,%d4,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005db0:	8f 59 00 40 	sh %d4,%d9,5
80005db4:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
80005db8:	8f f2 0f 31 	and %d3,%d2,255
80005dbc:	19 22 04 01 	ld.w %d2,[%a2]4100
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005dc0:	c2 18       	add %d8,1
80005dc2:	8f f2 cf 21 	andn %d2,%d2,255
80005dc6:	a6 32       	or %d2,%d3
80005dc8:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005dcc:	54 d2       	ld.w %d2,[%a13]
80005dce:	b7 22 04 20 	insert %d2,%d2,2,0,4
80005dd2:	74 d2       	st.w [%a13],%d2
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005dd4:	54 e2       	ld.w %d2,[%a14]
80005dd6:	08 43       	ld.bu %d3,[%a15]4
80005dd8:	8f f2 cf 21 	andn %d2,%d2,255
80005ddc:	a6 32       	or %d2,%d3
80005dde:	74 e2       	st.w [%a14],%d2
80005de0:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005de4:	3f 28 d3 ff 	jlt.u %d8,%d2,80005d8a <IfxMultican_Can_MsgObj_init+0x882>
80005de8:	1d ff 18 fe 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>

    /* check for the receive FIFO and trabsmit FIFO */
    boolean receiveFifo         = FALSE, transmitFifo = FALSE;

    boolean exception           = FALSE;
    boolean bottomEqualsCurrent = FALSE;
80005dec:	82 02       	mov %d2,0
}


IFX_INLINE void IfxMultican_MsgObj_clearFifoGatewayPointers(Ifx_CAN_MO *hwObj)
{
    hwObj->FGPR.U = 0x0000000U;
80005dee:	59 2d 04 01 	st.w [%a2]4100,%d13
80005df2:	59 a2 08 00 	st.w [%sp]8,%d2
80005df6:	1d ff c2 fc 	j 8000577a <IfxMultican_Can_MsgObj_init+0x272>
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005dfa:	19 a5 04 00 	ld.w %d5,[%sp]4
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005dfe:	8f 5a 00 40 	sh %d4,%d10,5
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005e02:	01 c5 00 46 	addsc.a %a4,%a12,%d5,0
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005e06:	01 c4 00 36 	addsc.a %a3,%a12,%d4,0
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005e0a:	82 03       	mov %d3,0
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005e0c:	d9 44 04 01 	lea %a4,[%a4]4100
80005e10:	12 34       	add %d4,%d15,%d3
80005e12:	8f 54 00 50 	sh %d5,%d4,5
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005e16:	c2 f2       	add %d2,-1
80005e18:	01 c5 00 26 	addsc.a %a2,%a12,%d5,0
                {            /* wrap around the FIFO by making the next pointer of last object as the first FIFO object */
                    nextFifoObj = firstSlaveObjId;
                }
                else
                {
                    nextFifoObj = objId + 1;
80005e1c:	1b 14 00 60 	addi %d6,%d4,1
80005e20:	0b 23 00 21 	eq %d2,%d3,%d2
80005e24:	2b 6f 40 22 	sel %d2,%d2,%d15,%d6
80005e28:	8f f2 0f 51 	and %d5,%d2,255
80005e2c:	19 22 04 01 	ld.w %d2,[%a2]4100
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005e30:	c2 13       	add %d3,1
80005e32:	8f f2 cf 41 	andn %d4,%d2,255
80005e36:	0f 54 a0 20 	or %d2,%d4,%d5
80005e3a:	59 22 04 01 	st.w [%a2]4100,%d2
}


IFX_INLINE void IfxMultican_MsgObj_setMessageMode(Ifx_CAN_MO *hwObj, IfxMultican_MsgObjMode mode)
{
    hwObj->FCR.B.MMC = mode;
80005e3e:	54 32       	ld.w %d2,[%a3]
80005e40:	b7 22 04 20 	insert %d2,%d2,2,0,4
80005e44:	74 32       	st.w [%a3],%d2
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005e46:	54 42       	ld.w %d2,[%a4]
80005e48:	08 44       	ld.bu %d4,[%a15]4
80005e4a:	8f f2 cf 21 	andn %d2,%d2,255
80005e4e:	a6 42       	or %d2,%d4
80005e50:	74 42       	st.w [%a4],%d2
80005e52:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005e56:	3f 23 dd ff 	jlt.u %d3,%d2,80005e10 <IfxMultican_Can_MsgObj_init+0x908>
80005e5a:	1d ff df fd 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>
80005e5e:	12 82       	add %d2,%d15,%d8
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80005e60:	1b 02 08 20 	addi %d2,%d2,128

            /* for receive FIFO and gateway FIFO */
            if (!transmitFifo)
            {
                /* MSGVAL: Set message as valid */
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005e64:	8f 52 00 30 	sh %d3,%d2,5
80005e68:	01 c3 00 46 	addsc.a %a4,%a12,%d3,0
80005e6c:	82 54       	mov %d4,5
80005e6e:	6d ff 9d f3 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005e72:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005e76:	c2 18       	add %d8,1
80005e78:	3f 28 f3 ff 	jlt.u %d8,%d2,80005e5e <IfxMultican_Can_MsgObj_init+0x956>
80005e7c:	1d ff ce fd 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>
80005e80:	19 a3 10 00 	ld.w %d3,[%sp]16
80005e84:	82 08       	mov %d8,0
80005e86:	df 03 13 00 	jeq %d3,0,80005eac <IfxMultican_Can_MsgObj_init+0x9a4>
80005e8a:	12 82       	add %d2,%d15,%d8
80005e8c:	1b 02 08 20 	addi %d2,%d2,128

            /* for receive FIFO and gateway FIFO */
            if (!transmitFifo)
            {
                /* MSGVAL: Set message as valid */
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005e90:	8f 52 00 40 	sh %d4,%d2,5
80005e94:	01 c4 00 46 	addsc.a %a4,%a12,%d4,0
80005e98:	82 54       	mov %d4,5
80005e9a:	6d ff 87 f3 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005e9e:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005ea2:	c2 18       	add %d8,1
80005ea4:	3f 28 f3 ff 	jlt.u %d8,%d2,80005e8a <IfxMultican_Can_MsgObj_init+0x982>
80005ea8:	1d ff b8 fd 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>
80005eac:	12 89       	add %d9,%d15,%d8
80005eae:	1b 09 08 20 	addi %d2,%d9,128

            /* for receive FIFO and gateway FIFO */
            if (!transmitFifo)
            {
                /* MSGVAL: Set message as valid */
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005eb2:	8f 52 00 50 	sh %d5,%d2,5
80005eb6:	01 c5 00 46 	addsc.a %a4,%a12,%d5,0
80005eba:	82 54       	mov %d4,5
80005ebc:	6d ff 76 f3 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005ec0:	b9 f2 08 00 	ld.hu %d2,[%a15]8
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005ec4:	8f 59 00 30 	sh %d3,%d9,5
80005ec8:	c2 f2       	add %d2,-1
80005eca:	01 c3 00 26 	addsc.a %a2,%a12,%d3,0
80005ece:	0b 82 10 21 	ne %d2,%d2,%d8
80005ed2:	1b 19 00 40 	addi %d4,%d9,1
80005ed6:	2b f4 40 22 	sel %d2,%d2,%d4,%d15
80005eda:	8f f2 0f 31 	and %d3,%d2,255
80005ede:	19 22 04 01 	ld.w %d2,[%a2]4100
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005ee2:	c2 18       	add %d8,1
80005ee4:	8f f2 cf 21 	andn %d2,%d2,255
80005ee8:	a6 32       	or %d2,%d3
80005eea:	59 22 04 01 	st.w [%a2]4100,%d2
80005eee:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005ef2:	3f 28 dd ff 	jlt.u %d8,%d2,80005eac <IfxMultican_Can_MsgObj_init+0x9a4>
80005ef6:	1d ff 91 fd 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>
80005efa:	12 89       	add %d9,%d15,%d8
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80005efc:	1b 09 08 20 	addi %d2,%d9,128

            /* for receive FIFO and gateway FIFO */
            if (!transmitFifo)
            {
                /* MSGVAL: Set message as valid */
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005f00:	8f 52 00 30 	sh %d3,%d2,5
80005f04:	01 c3 00 46 	addsc.a %a4,%a12,%d3,0
80005f08:	82 54       	mov %d4,5
80005f0a:	6d ff 4f f3 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005f0e:	b9 f2 08 00 	ld.hu %d2,[%a15]8
                {            /* wrap around the FIFO by making the next pointer of last object as the first FIFO object */
                    nextFifoObj = firstSlaveObjId;
                }
                else
                {
                    nextFifoObj = objId + 1;
80005f12:	1b 19 00 40 	addi %d4,%d9,1
            /* for transmit FIFO and receive FIFO */
            if (!gatewayFifo)
            {
                /* store the next FIFO object number in the bottom pointer (FGPR.BOT) of the current FIFO object (for ease of use in transfers)*/
                /* if it is the last FIFO object */
                if (i == (config->msgObjCount - 1))
80005f16:	c2 f2       	add %d2,-1
                {            /* wrap around the FIFO by making the next pointer of last object as the first FIFO object */
                    nextFifoObj = firstSlaveObjId;
                }
                else
                {
                    nextFifoObj = objId + 1;
80005f18:	0b 82 10 21 	ne %d2,%d2,%d8
80005f1c:	2b f4 40 22 	sel %d2,%d2,%d4,%d15
}


IFX_INLINE void IfxMultican_MsgObj_setBottomObjectPointer(Ifx_CAN_MO *hwObj, sint32 objNumber)
{
    hwObj->FGPR.B.BOT = objNumber;
80005f20:	8f 59 00 40 	sh %d4,%d9,5
80005f24:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
80005f28:	8f f2 0f 31 	and %d3,%d2,255
80005f2c:	19 22 04 01 	ld.w %d2,[%a2]4100
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005f30:	c2 18       	add %d8,1
80005f32:	8f f2 cf 21 	andn %d2,%d2,255
80005f36:	a6 32       	or %d2,%d3
80005f38:	59 22 04 01 	st.w [%a2]4100,%d2
80005f3c:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005f40:	3f 28 dd ff 	jlt.u %d8,%d2,80005efa <IfxMultican_Can_MsgObj_init+0x9f2>
80005f44:	1d ff 6a fd 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>
80005f48:	82 08       	mov %d8,0
80005f4a:	12 82       	add %d2,%d15,%d8
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80005f4c:	1b 02 08 20 	addi %d2,%d2,128

            /* for receive FIFO and gateway FIFO */
            if (!transmitFifo)
            {
                /* MSGVAL: Set message as valid */
                IfxMultican_MsgObj_setStatusFlag(hwSlaveObj, IfxMultican_MsgObjStatusFlag_messageValid);
80005f50:	8f 52 00 40 	sh %d4,%d2,5
80005f54:	01 c4 00 46 	addsc.a %a4,%a12,%d4,0
80005f58:	82 54       	mov %d4,5
80005f5a:	6d ff 27 f3 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
    /* for each receive FIFO slave object */
    if (config->msgObjCount > 1)
    {
        IfxMultican_MsgObjId nextFifoObj;

        for (i = 0; i < config->msgObjCount; i++)
80005f5e:	b9 f2 08 00 	ld.hu %d2,[%a15]8
80005f62:	c2 18       	add %d8,1
80005f64:	3f 28 f3 ff 	jlt.u %d8,%d2,80005f4a <IfxMultican_Can_MsgObj_init+0xa42>
80005f68:	1d ff 58 fd 	j 80005a18 <IfxMultican_Can_MsgObj_init+0x510>

80005f6c <IfxMultican_Can_MsgObj_initConfig>:
{
//    @$GENTABLE(MsgObjConfig,defaultConfig);

    config->node                             = node;
    config->msgObjId                         = 0;
    config->msgObjCount                      = 1;
80005f6c:	82 12       	mov %d2,1
80005f6e:	f9 42 08 00 	st.h [%a4]8,%d2

    config->control.messageLen               = IfxMultican_DataLengthCode_8;
80005f72:	3b 80 00 20 	mov %d2,8
80005f76:	e9 42 0d 00 	st.b [%a4]13,%d2

    config->control.topMsgObjId              = 252;
80005f7a:	3b c0 0f 20 	mov %d2,252
80005f7e:	59 42 10 00 	st.w [%a4]16,%d2
    config->control.bottomMsgObjId           = 253;
80005f82:	3b d0 0f 20 	mov %d2,253
80005f86:	59 42 14 00 	st.w [%a4]20,%d2
    config->control.fastBitRate              = FALSE; /* fast bit rate enable/disable */
80005f8a:	39 42 18 00 	ld.bu %d2,[%a4]24
void IfxMultican_Can_MsgObj_initConfig(IfxMultican_Can_MsgObjConfig *config, IfxMultican_Can_Node *node)
{
//    @$GENTABLE(MsgObjConfig,defaultConfig);

    config->node                             = node;
    config->msgObjId                         = 0;
80005f8e:	82 0f       	mov %d15,0

    config->control.messageLen               = IfxMultican_DataLengthCode_8;

    config->control.topMsgObjId              = 252;
    config->control.bottomMsgObjId           = 253;
    config->control.fastBitRate              = FALSE; /* fast bit rate enable/disable */
80005f90:	8f 12 c0 21 	andn %d2,%d2,1
80005f94:	e9 42 18 00 	st.b [%a4]24,%d2

    config->control.extendedFrame            = FALSE;
80005f98:	39 42 0e 00 	ld.bu %d2,[%a4]14

void IfxMultican_Can_MsgObj_initConfig(IfxMultican_Can_MsgObjConfig *config, IfxMultican_Can_Node *node)
{
//    @$GENTABLE(MsgObjConfig,defaultConfig);

    config->node                             = node;
80005f9c:	f4 45       	st.a [%a4],%a5
    config->control.topMsgObjId              = 252;
    config->control.bottomMsgObjId           = 253;
    config->control.fastBitRate              = FALSE; /* fast bit rate enable/disable */

    config->control.extendedFrame            = FALSE;
    config->control.matchingId               = FALSE;
80005f9e:	8f 32 c0 21 	andn %d2,%d2,3
80005fa2:	e9 42 0e 00 	st.b [%a4]14,%d2
    config->control.singleDataTransfer       = FALSE;
80005fa6:	39 42 0c 00 	ld.bu %d2,[%a4]12
void IfxMultican_Can_MsgObj_initConfig(IfxMultican_Can_MsgObjConfig *config, IfxMultican_Can_Node *node)
{
//    @$GENTABLE(MsgObjConfig,defaultConfig);

    config->node                             = node;
    config->msgObjId                         = 0;
80005faa:	6c 41       	st.w [%a4]4,%d15
    config->control.fastBitRate              = FALSE; /* fast bit rate enable/disable */

    config->control.extendedFrame            = FALSE;
    config->control.matchingId               = FALSE;
    config->control.singleDataTransfer       = FALSE;
    config->control.singleTransmitTrial      = FALSE;
80005fac:	8f 32 c0 21 	andn %d2,%d2,3
80005fb0:	e9 42 0c 00 	st.b [%a4]12,%d2
    config->acceptanceMask                   = 0x7FFFFFFFUL;
80005fb4:	82 f2       	mov %d2,-1
80005fb6:	06 f2       	sh %d2,-1
80005fb8:	59 42 20 00 	st.w [%a4]32,%d2
    config->messageId                        = 0;

    config->frame                            = IfxMultican_Frame_receive;
    config->priority                         = IfxMultican_Priority_CAN_ID;
80005fbc:	82 22       	mov %d2,2
80005fbe:	e9 42 28 00 	st.b [%a4]40,%d2
    config->txInterrupt.enabled              = FALSE;
    config->txInterrupt.srcId                = IfxMultican_SrcId_0;

    config->firstSlaveObjId                  = 0;

    config->gatewayTransfers                 = FALSE;
80005fc2:	39 42 2e 00 	ld.bu %d2,[%a4]46
    config->control.extendedFrame            = FALSE;
    config->control.matchingId               = FALSE;
    config->control.singleDataTransfer       = FALSE;
    config->control.singleTransmitTrial      = FALSE;
    config->acceptanceMask                   = 0x7FFFFFFFUL;
    config->messageId                        = 0;
80005fc6:	6c 49       	st.w [%a4]36,%d15
    config->txInterrupt.enabled              = FALSE;
    config->txInterrupt.srcId                = IfxMultican_SrcId_0;

    config->firstSlaveObjId                  = 0;

    config->gatewayTransfers                 = FALSE;
80005fc8:	8f 12 c0 21 	andn %d2,%d2,1
80005fcc:	e9 42 2e 00 	st.b [%a4]46,%d2
    config->gatewayConfig.copyDataLengthCode = TRUE;
80005fd0:	39 42 30 00 	ld.bu %d2,[%a4]48
    config->control.singleDataTransfer       = FALSE;
    config->control.singleTransmitTrial      = FALSE;
    config->acceptanceMask                   = 0x7FFFFFFFUL;
    config->messageId                        = 0;

    config->frame                            = IfxMultican_Frame_receive;
80005fd4:	e9 4f 1c 00 	st.b [%a4]28,%d15
    config->txInterrupt.srcId                = IfxMultican_SrcId_0;

    config->firstSlaveObjId                  = 0;

    config->gatewayTransfers                 = FALSE;
    config->gatewayConfig.copyDataLengthCode = TRUE;
80005fd8:	b7 12 01 20 	insert %d2,%d2,1,0,1
    config->gatewayConfig.copyData           = TRUE;
80005fdc:	b7 12 81 20 	insert %d2,%d2,1,1,1
    config->gatewayConfig.copyId             = TRUE;
80005fe0:	b7 12 01 21 	insert %d2,%d2,1,2,1
    config->gatewayConfig.enableTransmit     = TRUE;
80005fe4:	b7 12 81 21 	insert %d2,%d2,1,3,1
    config->acceptanceMask                   = 0x7FFFFFFFUL;
    config->messageId                        = 0;

    config->frame                            = IfxMultican_Frame_receive;
    config->priority                         = IfxMultican_Priority_CAN_ID;
    config->rxInterrupt.enabled              = FALSE;
80005fe8:	e9 4f 2a 00 	st.b [%a4]42,%d15
    config->rxInterrupt.srcId                = IfxMultican_SrcId_0;
80005fec:	e9 4f 2b 00 	st.b [%a4]43,%d15
    config->txInterrupt.enabled              = FALSE;
80005ff0:	e9 4f 2c 00 	st.b [%a4]44,%d15
    config->txInterrupt.srcId                = IfxMultican_SrcId_0;
80005ff4:	e9 4f 2d 00 	st.b [%a4]45,%d15

    config->firstSlaveObjId                  = 0;
80005ff8:	6c 4e       	st.w [%a4]56,%d15

    config->gatewayTransfers                 = FALSE;
    config->gatewayConfig.copyDataLengthCode = TRUE;
    config->gatewayConfig.copyData           = TRUE;
    config->gatewayConfig.copyId             = TRUE;
    config->gatewayConfig.enableTransmit     = TRUE;
80005ffa:	e9 42 30 00 	st.b [%a4]48,%d2
    config->gatewayConfig.gatewayDstObjId    = 0;
80005ffe:	6c 4d       	st.w [%a4]52,%d15
80006000:	00 90       	ret 

80006002 <IfxMultican_Can_MsgObj_isRxPending>:
}


boolean IfxMultican_Can_MsgObj_isRxPending(IfxMultican_Can_MsgObj *msgObj)
{
    if (msgObj->msgObjCount > 1)
80006002:	b9 4f 08 00 	ld.hu %d15,[%a4]8
    {
        Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->fifoPointer);
80006006:	cc 40       	ld.a %a15,[%a4]0
}


boolean IfxMultican_Can_MsgObj_isRxPending(IfxMultican_Can_MsgObj *msgObj)
{
    if (msgObj->msgObjCount > 1)
80006008:	bf 2f 0f 80 	jlt.u %d15,2,80006026 <IfxMultican_Can_MsgObj_isRxPending+0x24>
8000600c:	4c 43       	ld.w %d15,[%a4]12
8000600e:	c8 04       	ld.a %a4,[%a15]0
80006010:	1b 0f 08 f0 	addi %d15,%d15,128
}


IFX_INLINE boolean IfxMultican_MsgObj_isRxPending(Ifx_CAN_MO *hwObj)
{
    IfxMultican_MsgObjStat msgStatus = IfxMultican_MsgObj_getStatus(hwObj);
80006014:	8f 5f 00 20 	sh %d2,%d15,5
80006018:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
8000601c:	6d ff df f0 	call 800041da <IfxMultican_MsgObj_getStatus>
    return msgStatus.B.RXPND ? TRUE : FALSE;
80006020:	8f 12 00 21 	and %d2,%d2,1
    else
    {
        Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->msgObjId);
        return IfxMultican_MsgObj_isRxPending(hwObj);
    }
}
80006024:	00 90       	ret 
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80006026:	4c 41       	ld.w %d15,[%a4]4
80006028:	3c f3       	j 8000600e <IfxMultican_Can_MsgObj_isRxPending+0xc>

8000602a <IfxMultican_Can_MsgObj_isTransmitRequested>:


boolean IfxMultican_Can_MsgObj_isTransmitRequested(IfxMultican_Can_MsgObj *msgObj)
{
    if (msgObj->msgObjCount > 1)
8000602a:	b9 4f 08 00 	ld.hu %d15,[%a4]8
    {
        Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->fifoPointer);
8000602e:	cc 40       	ld.a %a15,[%a4]0
}


boolean IfxMultican_Can_MsgObj_isTransmitRequested(IfxMultican_Can_MsgObj *msgObj)
{
    if (msgObj->msgObjCount > 1)
80006030:	bf 2f 0f 80 	jlt.u %d15,2,8000604e <IfxMultican_Can_MsgObj_isTransmitRequested+0x24>
80006034:	4c 43       	ld.w %d15,[%a4]12
80006036:	c8 04       	ld.a %a4,[%a15]0
80006038:	1b 0f 08 f0 	addi %d15,%d15,128
}


IFX_INLINE boolean IfxMultican_MsgObj_isTransmitRequested(Ifx_CAN_MO *hwObj)
{
    IfxMultican_MsgObjStat msgStatus = IfxMultican_MsgObj_getStatus(hwObj);
8000603c:	8f 5f 00 20 	sh %d2,%d15,5
80006040:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
80006044:	6d ff cb f0 	call 800041da <IfxMultican_MsgObj_getStatus>
    return msgStatus.B.TXRQ ? TRUE : FALSE;
80006048:	37 02 61 24 	extr.u %d2,%d2,8,1
    {
        Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->msgObjId);

        return IfxMultican_MsgObj_isTransmitRequested(hwObj);
    }
}
8000604c:	00 90       	ret 
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
8000604e:	4c 41       	ld.w %d15,[%a4]4
80006050:	3c f3       	j 80006036 <IfxMultican_Can_MsgObj_isTransmitRequested+0xc>

80006052 <IfxMultican_Can_MsgObj_isTxPending>:


boolean IfxMultican_Can_MsgObj_isTxPending(IfxMultican_Can_MsgObj *msgObj)
{
    if (msgObj->msgObjCount > 1)
80006052:	b9 4f 08 00 	ld.hu %d15,[%a4]8
    {
        Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->fifoPointer);
80006056:	cc 40       	ld.a %a15,[%a4]0
}


boolean IfxMultican_Can_MsgObj_isTxPending(IfxMultican_Can_MsgObj *msgObj)
{
    if (msgObj->msgObjCount > 1)
80006058:	bf 2f 0f 80 	jlt.u %d15,2,80006076 <IfxMultican_Can_MsgObj_isTxPending+0x24>
8000605c:	4c 43       	ld.w %d15,[%a4]12
8000605e:	c8 04       	ld.a %a4,[%a15]0
80006060:	1b 0f 08 f0 	addi %d15,%d15,128
}


IFX_INLINE boolean IfxMultican_MsgObj_isTxPending(Ifx_CAN_MO *hwObj)
{
    IfxMultican_MsgObjStat msgStatus = IfxMultican_MsgObj_getStatus(hwObj);
80006064:	8f 5f 00 20 	sh %d2,%d15,5
80006068:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
8000606c:	6d ff b7 f0 	call 800041da <IfxMultican_MsgObj_getStatus>
    return msgStatus.B.TXPND ? TRUE : FALSE;
80006070:	37 02 e1 20 	extr.u %d2,%d2,1,1
    {
        Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->msgObjId);

        return IfxMultican_MsgObj_isTxPending(hwObj);
    }
}
80006074:	00 90       	ret 
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
80006076:	4c 41       	ld.w %d15,[%a4]4
80006078:	3c f3       	j 8000605e <IfxMultican_Can_MsgObj_isTxPending+0xc>

8000607a <IfxMultican_Can_MsgObj_readMessage>:
IfxMultican_Status IfxMultican_Can_MsgObj_readMessage(IfxMultican_Can_MsgObj *msgObj, IfxMultican_Message *msg)
{
    IfxMultican_Status   status = IfxMultican_Status_ok;
    IfxMultican_MsgObjId objId;

    if (msgObj->msgObjCount > 1)
8000607a:	b9 4f 08 00 	ld.hu %d15,[%a4]8
    {
        /* for FIFO message Objects */
        objId = msgObj->fifoPointer;
8000607e:	80 44       	mov.d %d4,%a4
80006080:	80 43       	mov.d %d3,%a4
80006082:	1b c4 00 20 	addi %d2,%d4,12
80006086:	c2 43       	add %d3,4
80006088:	8b 2f 60 f2 	lt.u %d15,%d15,2
8000608c:	2b 23 40 ff 	sel %d15,%d15,%d3,%d2
80006090:	60 f2       	mov.a %a2,%d15
    }
}


IfxMultican_Status IfxMultican_Can_MsgObj_readMessage(IfxMultican_Can_MsgObj *msgObj, IfxMultican_Message *msg)
{
80006092:	40 4f       	mov.aa %a15,%a4
    IfxMultican_MsgObjId objId;

    if (msgObj->msgObjCount > 1)
    {
        /* for FIFO message Objects */
        objId = msgObj->fifoPointer;
80006094:	54 28       	ld.w %d8,[%a2]
    {
        /* for standard message Objects */
        objId = msgObj->msgObjId;
    }

    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, objId);
80006096:	d4 42       	ld.a %a2,[%a4]
80006098:	1b 08 08 20 	addi %d2,%d8,128
}


IFX_INLINE void IfxMultican_MsgObj_clearRxPending(Ifx_CAN_MO *hwObj)
{
    IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receivePending);
8000609c:	82 04       	mov %d4,0
8000609e:	4c 20       	ld.w %d15,[%a2]0
    }
}


IfxMultican_Status IfxMultican_Can_MsgObj_readMessage(IfxMultican_Can_MsgObj *msgObj, IfxMultican_Message *msg)
{
800060a0:	40 5d       	mov.aa %a13,%a5
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
800060a2:	13 02 22 3f 	madd %d3,%d15,%d2,32
}


IFX_INLINE void IfxMultican_MsgObj_clearRxPending(Ifx_CAN_MO *hwObj)
{
    IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receivePending);
800060a6:	60 34       	mov.a %a4,%d3
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
800060a8:	60 3c       	mov.a %a12,%d3
}


IFX_INLINE void IfxMultican_MsgObj_clearRxPending(Ifx_CAN_MO *hwObj)
{
    IfxMultican_MsgObj_clearStatusFlag(hwObj, IfxMultican_MsgObjStatusFlag_receivePending);
800060aa:	6d ff 55 f0 	call 80004154 <IfxMultican_MsgObj_clearStatusFlag>

    /* clear pending flag */
    IfxMultican_MsgObj_clearRxPending(hwObj);

    /* read the message object */
    status = IfxMultican_MsgObj_readMessage(hwObj, msg);
800060ae:	40 c4       	mov.aa %a4,%a12
800060b0:	40 d5       	mov.aa %a5,%a13
800060b2:	6d ff dd f0 	call 8000426c <IfxMultican_MsgObj_readMessage>

    /* if successfull: */
    if (status & IfxMultican_Status_newData)
800060b6:	6f 82 0d 00 	jz.t %d2,8,800060d0 <IfxMultican_Can_MsgObj_readMessage+0x56>
    {
        if (msgObj->msgObjCount > 1)
800060ba:	b9 f3 08 00 	ld.hu %d3,[%a15]8
800060be:	bf 23 09 80 	jlt.u %d3,2,800060d0 <IfxMultican_Can_MsgObj_readMessage+0x56>
}


IFX_INLINE IfxMultican_MsgObjId IfxMultican_MsgObj_getBottomObjectPointer(Ifx_CAN_MO *hwObj)
{
    return (IfxMultican_MsgObjId)(hwObj->FGPR.B.BOT);
800060c2:	13 08 22 4f 	madd %d4,%d15,%d8,32
800060c6:	60 42       	mov.a %a2,%d4
800060c8:	19 2f 04 01 	ld.w %d15,[%a2]4100
800060cc:	16 ff       	and %d15,255
800060ce:	68 3f       	st.w [%a15]12,%d15
        else
        {}
    }

    return status;
}
800060d0:	00 90       	ret 

800060d2 <IfxMultican_Can_MsgObj_sendMessage>:
IfxMultican_Status IfxMultican_Can_MsgObj_sendMessage(IfxMultican_Can_MsgObj *msgObj, const IfxMultican_Message *msg)
{
    IfxMultican_Status   status = IfxMultican_Status_ok;
    IfxMultican_MsgObjId objId;

    if (msgObj->msgObjCount > 1)
800060d2:	b9 4f 08 00 	ld.hu %d15,[%a4]8
    return status;
}


IfxMultican_Status IfxMultican_Can_MsgObj_sendMessage(IfxMultican_Can_MsgObj *msgObj, const IfxMultican_Message *msg)
{
800060d6:	40 4f       	mov.aa %a15,%a4
800060d8:	40 5c       	mov.aa %a12,%a5
    IfxMultican_Status   status = IfxMultican_Status_ok;
    IfxMultican_MsgObjId objId;

    if (msgObj->msgObjCount > 1)
800060da:	bf 2f 2c 80 	jlt.u %d15,2,80006132 <IfxMultican_Can_MsgObj_sendMessage+0x60>
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
800060de:	19 42 04 00 	ld.w %d2,[%a4]4
    {
        /* for FIFO message Objects */
        objId = msgObj->fifoPointer;

        Ifx_CAN_MO *hwBaseObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->msgObjId);
800060e2:	d4 42       	ld.a %a2,[%a4]
    IfxMultican_MsgObjId objId;

    if (msgObj->msgObjCount > 1)
    {
        /* for FIFO message Objects */
        objId = msgObj->fifoPointer;
800060e4:	19 48 0c 00 	ld.w %d8,[%a4]12
800060e8:	d4 24       	ld.a %a4,[%a2]
800060ea:	1b 02 08 f0 	addi %d15,%d2,128

        Ifx_CAN_MO *hwBaseObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, msgObj->msgObjId);

        /* set message as valid, in case of FIFO MSGVAL of base object has to be set before setting it to each slave object */
        IfxMultican_MsgObj_setStatusFlag(hwBaseObj, IfxMultican_MsgObjStatusFlag_messageValid);
800060ee:	8f 5f 00 30 	sh %d3,%d15,5
800060f2:	01 43 00 46 	addsc.a %a4,%a4,%d3,0
800060f6:	82 54       	mov %d4,5
800060f8:	6d ff 58 f2 	call 800045a8 <IfxMultican_MsgObj_setStatusFlag>
    {
        /* for standard message Objects */
        objId = msgObj->msgObjId;
    }

    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, objId);
800060fc:	c8 02       	ld.a %a2,[%a15]0
800060fe:	1b 08 08 20 	addi %d2,%d8,128
80006102:	4c 20       	ld.w %d15,[%a2]0
80006104:	13 02 22 3f 	madd %d3,%d15,%d2,32

    if (msgObj->msgObjCount > 1)
80006108:	b9 f2 08 00 	ld.hu %d2,[%a15]8
8000610c:	60 34       	mov.a %a4,%d3
8000610e:	bf 22 1b 80 	jlt.u %d2,2,80006144 <IfxMultican_Can_MsgObj_sendMessage+0x72>
    {
        /* send the message */
        status = IfxMultican_MsgObj_writeTxfifo(hwObj, msg);
80006112:	40 c5       	mov.aa %a5,%a12
80006114:	6d ff f3 f1 	call 800044fa <IfxMultican_MsgObj_writeTxfifo>
        /* send the message */
        status = IfxMultican_MsgObj_sendMessage(hwObj, msg);
    }

    /* if successfull: */
    if (status == IfxMultican_Status_ok)
80006118:	f6 2c       	jnz %d2,80006130 <IfxMultican_Can_MsgObj_sendMessage+0x5e>
    {
        if (msgObj->msgObjCount > 1)
8000611a:	b9 f3 08 00 	ld.hu %d3,[%a15]8
8000611e:	bf 23 09 80 	jlt.u %d3,2,80006130 <IfxMultican_Can_MsgObj_sendMessage+0x5e>
}


IFX_INLINE IfxMultican_MsgObjId IfxMultican_MsgObj_getBottomObjectPointer(Ifx_CAN_MO *hwObj)
{
    return (IfxMultican_MsgObjId)(hwObj->FGPR.B.BOT);
80006122:	13 08 22 3f 	madd %d3,%d15,%d8,32
80006126:	60 32       	mov.a %a2,%d3
80006128:	19 2f 04 01 	ld.w %d15,[%a2]4100
8000612c:	16 ff       	and %d15,255
8000612e:	68 3f       	st.w [%a15]12,%d15
        else
        {}
    }

    return status;
}
80006130:	00 90       	ret 
    {
        /* for standard message Objects */
        objId = msgObj->msgObjId;
    }

    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, objId);
80006132:	d4 42       	ld.a %a2,[%a4]
        IfxMultican_MsgObj_setStatusFlag(hwBaseObj, IfxMultican_MsgObjStatusFlag_messageValid);
    }
    else
    {
        /* for standard message Objects */
        objId = msgObj->msgObjId;
80006134:	19 48 04 00 	ld.w %d8,[%a4]4
    }

    Ifx_CAN_MO *hwObj = IfxMultican_MsgObj_getPointer(msgObj->node->mcan, objId);
80006138:	4c 20       	ld.w %d15,[%a2]0
}


IFX_INLINE Ifx_CAN_MO *IfxMultican_MsgObj_getPointer(Ifx_CAN *mcan, IfxMultican_MsgObjId msgObjId)
{
    return &(mcan->MO[msgObjId]);
8000613a:	1b 08 08 20 	addi %d2,%d8,128
8000613e:	13 02 22 3f 	madd %d3,%d15,%d2,32
80006142:	60 34       	mov.a %a4,%d3
        status = IfxMultican_MsgObj_writeTxfifo(hwObj, msg);
    }
    else
    {
        /* send the message */
        status = IfxMultican_MsgObj_sendMessage(hwObj, msg);
80006144:	40 c5       	mov.aa %a5,%a12
80006146:	6d ff ab f1 	call 8000449c <IfxMultican_MsgObj_sendMessage>
8000614a:	3c e7       	j 80006118 <IfxMultican_Can_MsgObj_sendMessage+0x46>

8000614c <IfxMultican_Can_Node_getConfig>:
{
    Ifx_CAN_N      *hwNode = node->node;

    IfxMultican_Can mcan;

    mcan.mcan = node->mcan;
8000614c:	d4 4d       	ld.a %a13,[%a4]
    return status;
}


void IfxMultican_Can_Node_getConfig(IfxMultican_Can_Node *node, IfxMultican_Can_NodeConfig *config)
{
8000614e:	40 5f       	mov.aa %a15,%a5
    Ifx_CAN_N      *hwNode = node->node;
80006150:	99 4c 04 00 	ld.a %a12,[%a4]4
}


IFX_INLINE IfxMultican_ClockSelect IfxMultican_getInputClock(Ifx_CAN *mcan)
{
    return (IfxMultican_ClockSelect)mcan->MCR.B.CLKSEL;
80006154:	19 df 08 70 	ld.w %d15,[%a13]456
80006158:	16 0f       	and %d15,15

void IfxMultican_Can_getConfig(IfxMultican_Can *mcan, IfxMultican_Can_Config *config)
{
    config->clockSelect = IfxMultican_getInputClock(mcan->mcan);

    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
8000615a:	9e 1c       	jeq %d15,1,80006192 <IfxMultican_Can_Node_getConfig+0x46>
        else
        {
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
8000615c:	df 2f 42 00 	jeq %d15,2,800061e0 <IfxMultican_Can_Node_getConfig+0x94>
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
80006160:	9e 45       	jeq %d15,4,8000618a <IfxMultican_Can_Node_getConfig+0x3e>
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
        }
        else
        {
            config->moduleFreq = 0;
80006162:	82 04       	mov %d4,0

    mcan.mcan = node->mcan;

    float32         fcan = IfxMultican_Can_getModuleFrequency(&mcan);

    IfxMultican_calcTimingFromBTR(fcan, hwNode->BTR.U, &config->baudrate, &config->samplePoint, &config->synchJumpWidth);
80006164:	19 c5 10 00 	ld.w %d5,[%a12]16
80006168:	d9 f4 08 00 	lea %a4,[%a15]8
8000616c:	d9 f5 0c 00 	lea %a5,[%a15]12
80006170:	d9 f6 0e 00 	lea %a6,[%a15]14
80006174:	6d ff 4e f8 	call 80005210 <IfxMultican_calcTimingFromBTR>

    config->loopBackMode = (hwNode->PCR.B.LBM != 0) ? TRUE : FALSE;
80006178:	4c c3       	ld.w %d15,[%a12]12
8000617a:	37 0f 61 f4 	extr.u %d15,%d15,8,1
8000617e:	28 6f       	st.b [%a15]6,%d15
    config->analyzerMode = (hwNode->CR.B.CALM != 0) ? TRUE : FALSE;
80006180:	4c c0       	ld.w %d15,[%a12]0
80006182:	37 0f e1 f3 	extr.u %d15,%d15,7,1
80006186:	28 5f       	st.b [%a15]5,%d15
80006188:	00 90       	ret 
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
    {
        config->moduleFreq = IfxScuCcu_getPllErayFrequency();
8000618a:	6d 00 e4 0d 	call 80007d52 <IfxScuCcu_getPllErayFrequency>
8000618e:	02 24       	mov %d4,%d2
80006190:	3c ea       	j 80006164 <IfxMultican_Can_Node_getConfig+0x18>
IFX_INLINE float32 IfxScuCcu_getCanFrequency(void)
{
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();
80006192:	6d 00 f2 0e 	call 80007f76 <IfxScuCcu_getSourceFrequency>

    if (SCU_CCUCON1.B.CANDIV == 0)
80006196:	91 30 00 2f 	movh.a %a2,61443
8000619a:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
8000619e:	54 23       	ld.w %d3,[%a2]
    {
        canFrequency = 0.0f;
800061a0:	82 0f       	mov %d15,0
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    if (SCU_CCUCON1.B.CANDIV == 0)
800061a2:	8f f3 00 31 	and %d3,%d3,15
800061a6:	76 38       	jz %d3,800061b6 <IfxMultican_Can_Node_getConfig+0x6a>
    {
        canFrequency = 0.0f;
    }
    else
    {
        canFrequency = sourceFrequency / SCU_CCUCON1.B.CANDIV;
800061a8:	54 24       	ld.w %d4,[%a2]
800061aa:	8f f4 00 41 	and %d4,%d4,15
800061ae:	4b 04 41 41 	itof %d4,%d4
800061b2:	4b 42 51 f0 	div.f %d15,%d2,%d4
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
800061b6:	19 d2 0c 00 	ld.w %d2,[%a13]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
800061ba:	19 d4 0c 00 	ld.w %d4,[%a13]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
800061be:	37 02 62 27 	extr.u %d2,%d2,14,2
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
800061c2:	b7 04 16 45 	insert %d4,%d4,0,10,22
        float32 fcan        = IfxScuCcu_getCanFrequency();

        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
800061c6:	df 12 11 00 	jeq %d2,1,800061e8 <IfxMultican_Can_Node_getConfig+0x9c>
        {
            config->moduleFreq = fcan / (1024 - stepValue);
        }
        else if (dividerMode == 2)
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
800061ca:	4b 04 41 41 	itof %d4,%d4
800061ce:	7b 00 a8 33 	movh %d3,14976
800061d2:	4b 34 41 40 	mul.f %d4,%d4,%d3
800061d6:	4b f4 41 40 	mul.f %d4,%d4,%d15

        if (dividerMode == 1)
        {
            config->moduleFreq = fcan / (1024 - stepValue);
        }
        else if (dividerMode == 2)
800061da:	df 22 c4 ff 	jne %d2,2,80006162 <IfxMultican_Can_Node_getConfig+0x16>
800061de:	3c c3       	j 80006164 <IfxMultican_Can_Node_getConfig+0x18>
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
800061e0:	6d 00 99 0d 	call 80007d12 <IfxScuCcu_getOsc0Frequency>
800061e4:	02 24       	mov %d4,%d2
800061e6:	3c bf       	j 80006164 <IfxMultican_Can_Node_getConfig+0x18>
        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
        {
            config->moduleFreq = fcan / (1024 - stepValue);
800061e8:	3b 00 40 20 	mov %d2,1024
800061ec:	0b 42 80 40 	sub %d4,%d2,%d4
800061f0:	4b 04 41 41 	itof %d4,%d4
800061f4:	4b 4f 51 40 	div.f %d4,%d15,%d4
800061f8:	3c b6       	j 80006164 <IfxMultican_Can_Node_getConfig+0x18>

800061fa <IfxMultican_Can_Node_init>:
}


IfxMultican_Status IfxMultican_Can_Node_init(IfxMultican_Can_Node *node, const IfxMultican_Can_NodeConfig *config)
{
    Ifx_CAN_N         *hwNode = IfxMultican_Node_getPointer(config->module, config->nodeId);
800061fa:	79 5f 04 00 	ld.b %d15,[%a5]4
800061fe:	d4 5e       	ld.a %a14,[%a5]
}


IFX_INLINE Ifx_CAN_N *IfxMultican_Node_getPointer(Ifx_CAN *mcan, IfxMultican_NodeId node)
{
    return &(mcan->N[node]);
80006200:	92 29       	add %d9,%d15,2
80006202:	8f 89 00 20 	sh %d2,%d9,8
80006206:	01 e2 00 c6 	addsc.a %a12,%a14,%d2,0
    IfxMultican_Status status = IfxMultican_Status_ok;

    node->mcan     = config->module;
    node->node     = hwNode;
    node->nodeId   = config->nodeId;
    node->fastNode = FALSE;
8000620a:	82 02       	mov %d2,0
8000620c:	e9 42 09 00 	st.b [%a4]9,%d2
    Ifx_CAN_N         *hwNode = IfxMultican_Node_getPointer(config->module, config->nodeId);
    IfxMultican_Status status = IfxMultican_Status_ok;

    node->mcan     = config->module;
    node->node     = hwNode;
    node->nodeId   = config->nodeId;
80006210:	2c 48       	st.b [%a4]8,%d15
IfxMultican_Status IfxMultican_Can_Node_init(IfxMultican_Can_Node *node, const IfxMultican_Can_NodeConfig *config)
{
    Ifx_CAN_N         *hwNode = IfxMultican_Node_getPointer(config->module, config->nodeId);
    IfxMultican_Status status = IfxMultican_Status_ok;

    node->mcan     = config->module;
80006212:	f4 4e       	st.a [%a4],%a14
    node->node     = hwNode;
80006214:	b5 4c 04 00 	st.a [%a4]4,%a12
}


IFX_INLINE void IfxMultican_Node_resetControlRegister(Ifx_CAN_N *hwNode)
{
    hwNode->CR.U = 0x00000041U;
80006218:	3b 10 04 20 	mov %d2,65
8000621c:	74 c2       	st.w [%a12],%d2
}


IFX_INLINE void IfxMultican_Node_setTransferInterrupt(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->CR.B.TRIE = enabled ? 1 : 0;
8000621e:	39 52 36 00 	ld.bu %d2,[%a5]54
}


IFX_INLINE void IfxMultican_Node_resetInterruptPointers(Ifx_CAN_N *hwNode)
{
    hwNode->IPR.U = 0x00000000U;
80006222:	8f 8f 00 a0 	sh %d10,%d15,8
}


IFX_INLINE void IfxMultican_Node_setTransferInterrupt(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->CR.B.TRIE = enabled ? 1 : 0;
80006226:	ab 22 a0 32 	seln %d3,%d2,%d2,2
8000622a:	54 c2       	ld.w %d2,[%a12]
}


IFX_INLINE void IfxMultican_Node_resetInterruptPointers(Ifx_CAN_N *hwNode)
{
    hwNode->IPR.U = 0x00000000U;
8000622c:	01 ea 00 26 	addsc.a %a2,%a14,%d10,0
}


IFX_INLINE void IfxMultican_Node_setTransferInterrupt(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->CR.B.TRIE = enabled ? 1 : 0;
80006230:	8f 22 c0 21 	andn %d2,%d2,2
80006234:	a6 32       	or %d2,%d3
80006236:	74 c2       	st.w [%a12],%d2
}


IFX_INLINE void IfxMultican_Node_setLastErrorCodeInterrupt(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->CR.B.LECIE = enabled ? 1 : 0;
80006238:	39 52 38 00 	ld.bu %d2,[%a5]56
}


IFX_INLINE void IfxMultican_Node_resetInterruptPointers(Ifx_CAN_N *hwNode)
{
    hwNode->IPR.U = 0x00000000U;
8000623c:	82 0f       	mov %d15,0
}


IFX_INLINE void IfxMultican_Node_setLastErrorCodeInterrupt(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->CR.B.LECIE = enabled ? 1 : 0;
8000623e:	ab 42 a0 32 	seln %d3,%d2,%d2,4
80006242:	54 c2       	ld.w %d2,[%a12]
    config->analyzerMode = (hwNode->CR.B.CALM != 0) ? TRUE : FALSE;
}


IfxMultican_Status IfxMultican_Can_Node_init(IfxMultican_Can_Node *node, const IfxMultican_Can_NodeConfig *config)
{
80006244:	40 5f       	mov.aa %a15,%a5
80006246:	8f 42 c0 21 	andn %d2,%d2,4
8000624a:	a6 32       	or %d2,%d3
8000624c:	74 c2       	st.w [%a12],%d2
}


IFX_INLINE void IfxMultican_Node_setAlertInterrupt(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->CR.B.ALIE = enabled ? 1 : 0;
8000624e:	39 52 3a 00 	ld.bu %d2,[%a5]58
80006252:	20 08       	sub.a %sp,8
80006254:	ab 82 a0 32 	seln %d3,%d2,%d2,8
80006258:	54 c2       	ld.w %d2,[%a12]
8000625a:	40 4d       	mov.aa %a13,%a4
8000625c:	8f 82 c0 21 	andn %d2,%d2,8
80006260:	a6 32       	or %d2,%d3
80006262:	74 c2       	st.w [%a12],%d2
}


IFX_INLINE void IfxMultican_Node_setAnalyzerMode(Ifx_CAN_N *hwNode, boolean mode)
{
    hwNode->CR.B.CALM = mode != FALSE;
80006264:	39 52 05 00 	ld.bu %d2,[%a5]5
80006268:	ab 02 a8 32 	seln %d3,%d2,%d2,128
8000626c:	54 c2       	ld.w %d2,[%a12]
8000626e:	8f 02 c8 21 	andn %d2,%d2,128
80006272:	a6 32       	or %d2,%d3
80006274:	74 c2       	st.w [%a12],%d2
}


IFX_INLINE void IfxMultican_Node_activate(Ifx_CAN_N *hwNode)
{
    hwNode->CR.B.INIT = 0;
80006276:	54 c2       	ld.w %d2,[%a12]
80006278:	8f 12 c0 21 	andn %d2,%d2,1
8000627c:	74 c2       	st.w [%a12],%d2
}


IFX_INLINE void IfxMultican_Node_resetInterruptPointers(Ifx_CAN_N *hwNode)
{
    hwNode->IPR.U = 0x00000000U;
8000627e:	59 2f 08 80 	st.w [%a2]520,%d15
}


IFX_INLINE void IfxMultican_Node_setTransferInterruptPointer(Ifx_CAN_N *hwNode, IfxMultican_SrcId srcId)
{
    hwNode->IPR.B.TRINP = srcId;
80006282:	19 22 08 80 	ld.w %d2,[%a2]520
80006286:	39 5f 37 00 	ld.bu %d15,[%a5]55
8000628a:	37 f2 04 f4 	insert %d15,%d2,%d15,8,4
8000628e:	59 2f 08 80 	st.w [%a2]520,%d15
}


IFX_INLINE void IfxMultican_Node_setLastErrorCodeInterruptPointer(Ifx_CAN_N *hwNode, IfxMultican_SrcId srcId)
{
    hwNode->IPR.B.LECINP = srcId;
80006292:	19 22 08 80 	ld.w %d2,[%a2]520
80006296:	39 5f 39 00 	ld.bu %d15,[%a5]57
8000629a:	37 f2 04 f2 	insert %d15,%d2,%d15,4,4
8000629e:	59 2f 08 80 	st.w [%a2]520,%d15
}


IFX_INLINE void IfxMultican_Node_setAlertInterruptPointer(Ifx_CAN_N *hwNode, IfxMultican_SrcId srcId)
{
    hwNode->IPR.B.ALINP = srcId;
800062a2:	39 5f 3b 00 	ld.bu %d15,[%a5]59
800062a6:	19 22 08 80 	ld.w %d2,[%a2]520
800062aa:	37 f2 04 f0 	insert %d15,%d2,%d15,0,4
800062ae:	59 2f 08 80 	st.w [%a2]520,%d15
}


IFX_INLINE void IfxMultican_Node_setFrameCounterInterruptPointer(Ifx_CAN_N *hwNode, IfxMultican_SrcId srcId)
{
    hwNode->IPR.B.CFCINP = srcId;
800062b2:	39 5f 3d 00 	ld.bu %d15,[%a5]61
800062b6:	19 22 08 80 	ld.w %d2,[%a2]520
800062ba:	37 f2 04 f6 	insert %d15,%d2,%d15,12,4
800062be:	59 2f 08 80 	st.w [%a2]520,%d15
}


IFX_INLINE void IfxMultican_Node_setTimerEventInterruptPointer(Ifx_CAN_N *hwNode, IfxMultican_SrcId srcId)
{
    hwNode->IPR.B.TEINP = srcId;
800062c2:	19 22 08 80 	ld.w %d2,[%a2]520
800062c6:	39 5f 3f 00 	ld.bu %d15,[%a5]63
800062ca:	37 f2 04 f8 	insert %d15,%d2,%d15,16,4
800062ce:	59 2f 08 80 	st.w [%a2]520,%d15
}


IFX_INLINE void IfxMultican_Node_resetErrorCounters(Ifx_CAN_N *hwNode)
{
    hwNode->ECNT.U = 0x00600000U;
800062d2:	7b 00 06 f0 	movh %d15,96
800062d6:	59 2f 14 80 	st.w [%a2]532,%d15
}


IFX_INLINE void IfxMultican_Node_setReceiveErrorCounter(Ifx_CAN_N *hwNode, uint8 value)
{
    hwNode->ECNT.B.REC = value;
800062da:	19 2f 14 80 	ld.w %d15,[%a2]532
800062de:	8f ff cf f1 	andn %d15,%d15,255
800062e2:	59 2f 14 80 	st.w [%a2]532,%d15
}


IFX_INLINE void IfxMultican_Node_setTransmitErrorCounter(Ifx_CAN_N *hwNode, uint8 value)
{
    hwNode->ECNT.B.TEC = value;
800062e6:	19 2f 14 80 	ld.w %d15,[%a2]532
800062ea:	b7 0f 08 f4 	insert %d15,%d15,0,8,8
800062ee:	59 2f 14 80 	st.w [%a2]532,%d15
}


IFX_INLINE void IfxMultican_Node_setErrorWarningLevel(Ifx_CAN_N *hwNode, uint8 level)
{
    hwNode->ECNT.B.EWRNLVL = level;
800062f2:	39 5f 35 00 	ld.bu %d15,[%a5]53
800062f6:	8f 0f 01 20 	sh %d2,%d15,16
800062fa:	19 2f 14 80 	ld.w %d15,[%a2]532
800062fe:	b7 0f 08 f8 	insert %d15,%d15,0,16,8
80006302:	a6 2f       	or %d15,%d2
80006304:	59 2f 14 80 	st.w [%a2]532,%d15
}


IFX_INLINE void IfxMultican_Node_setLoopBackMode(Ifx_CAN_N *hwNode, boolean mode)
{
    hwNode->PCR.B.LBM = mode != FALSE;
80006308:	39 52 06 00 	ld.bu %d2,[%a5]6
8000630c:	3b 00 10 f0 	mov %d15,256
80006310:	ab 0f 80 22 	sel %d2,%d2,%d15,0
80006314:	19 2f 0c 80 	ld.w %d15,[%a2]524
80006318:	8f 0f d0 f1 	andn %d15,%d15,256
8000631c:	a6 2f       	or %d15,%d2
8000631e:	59 2f 0c 80 	st.w [%a2]524,%d15
    }

    {                           /* NPCR write enabled only of NCR.CCE set */
        IfxMultican_Node_setLoopBackMode(hwNode, config->loopBackMode);

        if (config->txPin != NULL_PTR)
80006322:	99 55 30 00 	ld.a %a5,[%a5]48


IfxMultican_Status IfxMultican_Can_Node_init(IfxMultican_Can_Node *node, const IfxMultican_Can_NodeConfig *config)
{
    Ifx_CAN_N         *hwNode = IfxMultican_Node_getPointer(config->module, config->nodeId);
    IfxMultican_Status status = IfxMultican_Status_ok;
80006326:	82 0f       	mov %d15,0
    }

    {                           /* NPCR write enabled only of NCR.CCE set */
        IfxMultican_Node_setLoopBackMode(hwNode, config->loopBackMode);

        if (config->txPin != NULL_PTR)
80006328:	bc 5a       	jz.a %a5,8000633c <IfxMultican_Can_Node_init+0x142>
        {
            status |= (IfxMultican_Node_initTxPin(hwNode, config->txPin, config->txPinMode, config->pinDriver) ? IfxMultican_Status_ok : IfxMultican_Status_wrongPin);
8000632a:	40 c4       	mov.aa %a4,%a12
8000632c:	39 f4 34 00 	ld.bu %d4,[%a15]52
80006330:	39 f5 00 10 	ld.bu %d5,[%a15]64
80006334:	6d ff 67 f1 	call 80004602 <IfxMultican_Node_initTxPin>
80006338:	ab 4f 80 f2 	sel %d15,%d2,%d15,4
        }

        if (config->rxPin != NULL_PTR)
8000633c:	c8 a5       	ld.a %a5,[%a15]40
8000633e:	bc 5e       	jz.a %a5,8000635a <IfxMultican_Can_Node_init+0x160>
        {
            status |= (IfxMultican_Node_initRxPin(hwNode, config->rxPin, config->rxPinMode, config->pinDriver) ? IfxMultican_Status_ok : IfxMultican_Status_wrongPin);
80006340:	40 c4       	mov.aa %a4,%a12
80006342:	79 f4 2c 00 	ld.b %d4,[%a15]44
80006346:	39 f5 00 10 	ld.bu %d5,[%a15]64
8000634a:	6d ff 43 f1 	call 800045d0 <IfxMultican_Node_initRxPin>
8000634e:	82 03       	mov %d3,0
80006350:	ab 43 20 22 	caddn %d2,%d2,%d3,4
80006354:	a6 2f       	or %d15,%d2
80006356:	37 0f 70 f0 	extr.u %d15,%d15,0,16
        }
    }

    {
        IfxMultican_Can mcan;
        mcan.mcan = node->mcan;
8000635a:	d4 d2       	ld.a %a2,[%a13]
}


IFX_INLINE IfxMultican_ClockSelect IfxMultican_getInputClock(Ifx_CAN *mcan)
{
    return (IfxMultican_ClockSelect)mcan->MCR.B.CLKSEL;
8000635c:	19 22 08 70 	ld.w %d2,[%a2]456
80006360:	8f f2 00 21 	and %d2,%d2,15

void IfxMultican_Can_getConfig(IfxMultican_Can *mcan, IfxMultican_Can_Config *config)
{
    config->clockSelect = IfxMultican_getInputClock(mcan->mcan);

    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
80006364:	df 12 6e 00 	jeq %d2,1,80006440 <IfxMultican_Can_Node_init+0x246>
        else
        {
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
80006368:	df 22 98 00 	jeq %d2,2,80006498 <IfxMultican_Can_Node_init+0x29e>
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
8000636c:	df 42 66 00 	jeq %d2,4,80006438 <IfxMultican_Can_Node_init+0x23e>
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
        }
        else
        {
            config->moduleFreq = 0;
80006370:	82 08       	mov %d8,0
        IfxMultican_Can mcan;
        mcan.mcan = node->mcan;

        float32         fcan = IfxMultican_Can_getModuleFrequency(&mcan);

        if (!config->flexibleDataRate)
80006372:	39 f2 10 00 	ld.bu %d2,[%a15]16
80006376:	df 02 57 00 	jeq %d2,0,80006424 <IfxMultican_Can_Node_init+0x22a>
}


IFX_INLINE void IfxMultican_Node_setFastNode(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->CR.B.INIT = 1;
8000637a:	8f 89 00 20 	sh %d2,%d9,8
8000637e:	01 e2 00 36 	addsc.a %a3,%a14,%d2,0
        else
        {
            IfxMultican_Node_setFastNode(hwNode, TRUE);
            node->fastNode = TRUE;

            IfxMultican_Node_setNominalBitTiming(hwNode, fcan, config->fdConfig.nominalBaudrate, config->fdConfig.nominalSamplePoint, config->fdConfig.nominalSynchJumpWidth);
80006382:	40 c4       	mov.aa %a4,%a12
80006384:	54 32       	ld.w %d2,[%a3]
80006386:	02 84       	mov %d4,%d8
80006388:	8f 12 40 21 	or %d2,%d2,1
8000638c:	74 32       	st.w [%a3],%d2
    hwNode->CR.B.FDEN = enabled ? 1 : 0;
8000638e:	54 32       	ld.w %d2,[%a3]
80006390:	b7 f2 81 24 	insert %d2,%d2,15,9,1
80006394:	74 32       	st.w [%a3],%d2
    hwNode->CR.B.INIT = 0;
80006396:	54 32       	ld.w %d2,[%a3]
80006398:	8f 12 c0 21 	andn %d2,%d2,1
8000639c:	74 32       	st.w [%a3],%d2
            IfxMultican_Node_setBitTiming(hwNode, fcan, config->baudrate, config->samplePoint, config->synchJumpWidth);
        }
        else
        {
            IfxMultican_Node_setFastNode(hwNode, TRUE);
            node->fastNode = TRUE;
8000639e:	82 12       	mov %d2,1
800063a0:	e9 d2 09 00 	st.b [%a13]9,%d2

            IfxMultican_Node_setNominalBitTiming(hwNode, fcan, config->fdConfig.nominalBaudrate, config->fdConfig.nominalSamplePoint, config->fdConfig.nominalSynchJumpWidth);
800063a4:	48 55       	ld.w %d5,[%a15]20
800063a6:	b9 f6 1a 00 	ld.hu %d6,[%a15]26
800063aa:	b9 f7 18 00 	ld.hu %d7,[%a15]24
800063ae:	6d ff 6b f6 	call 80005084 <IfxMultican_Node_setNominalBitTiming>
            IfxMultican_Node_setFastBitTiming(hwNode, fcan, config->fdConfig.fastBaudrate, config->fdConfig.fastSamplePoint, config->fdConfig.fastSynchJumpWidth);
800063b2:	40 c4       	mov.aa %a4,%a12
800063b4:	02 84       	mov %d4,%d8
800063b6:	48 75       	ld.w %d5,[%a15]28
800063b8:	b9 f6 22 00 	ld.hu %d6,[%a15]34
800063bc:	b9 f7 20 00 	ld.hu %d7,[%a15]32
800063c0:	6d ff e5 f3 	call 80004b8a <IfxMultican_Node_setFastBitTiming>

            if (config->fdConfig.loopDelayOffset)
800063c4:	b9 f2 24 00 	ld.hu %d2,[%a15]36
800063c8:	76 2f       	jz %d2,800063e6 <IfxMultican_Can_Node_init+0x1ec>
}


IFX_INLINE void IfxMultican_Node_setTransceiverDelayCompensationOffset(Ifx_CAN_N *hwNode, uint16 value)
{
    hwNode->TDCR.B.TDCO = value;
800063ca:	01 ea 00 36 	addsc.a %a3,%a14,%d10,0
800063ce:	19 33 3c 80 	ld.w %d3,[%a3]572
800063d2:	37 23 04 24 	insert %d2,%d3,%d2,8,4
800063d6:	59 32 3c 80 	st.w [%a3]572,%d2
}


IFX_INLINE void IfxMultican_Node_setTransceiverDelayCompensation(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->TDCR.B.TDC = enabled ? 1 : 0;
800063da:	19 32 3c 80 	ld.w %d2,[%a3]572
800063de:	b7 f2 81 27 	insert %d2,%d2,15,15,1
800063e2:	59 32 3c 80 	st.w [%a3]572,%d2
}


IFX_INLINE void IfxMultican_Node_setFrameCounterMode(Ifx_CAN_N *hwNode, IfxMultican_FrameCounterMode mode)
{
    hwNode->FCR.B.CFMOD = mode;
800063e6:	01 ea 00 26 	addsc.a %a2,%a14,%d10,0
}


IFX_INLINE void IfxMultican_Node_disableConfigurationChange(Ifx_CAN_N *hwNode)
{
    hwNode->CR.B.CCE = 0U;
800063ea:	8f 89 00 90 	sh %d9,%d9,8
}


IFX_INLINE void IfxMultican_Node_setFrameCounterMode(Ifx_CAN_N *hwNode, IfxMultican_FrameCounterMode mode)
{
    hwNode->FCR.B.CFMOD = mode;
800063ee:	19 22 18 80 	ld.w %d2,[%a2]536
}


IFX_INLINE void IfxMultican_Node_disableConfigurationChange(Ifx_CAN_N *hwNode)
{
    hwNode->CR.B.CCE = 0U;
800063f2:	01 e9 00 e6 	addsc.a %a14,%a14,%d9,0
}


IFX_INLINE void IfxMultican_Node_setFrameCounterMode(Ifx_CAN_N *hwNode, IfxMultican_FrameCounterMode mode)
{
    hwNode->FCR.B.CFMOD = mode;
800063f6:	b7 12 82 29 	insert %d2,%d2,1,19,2
800063fa:	59 22 18 80 	st.w [%a2]536,%d2
}


IFX_INLINE void IfxMultican_Node_setFrameCounterInterrupt(Ifx_CAN_N *hwNode, boolean enabled)
{
    hwNode->FCR.B.CFCIE = enabled ? 1 : 0;
800063fe:	39 f3 3c 00 	ld.bu %d3,[%a15]60
80006402:	7b 00 04 20 	movh %d2,64
80006406:	ab 02 80 33 	sel %d3,%d3,%d2,0
8000640a:	19 22 18 80 	ld.w %d2,[%a2]536
8000640e:	b7 02 01 2b 	insert %d2,%d2,0,22,1
80006412:	a6 32       	or %d2,%d3
80006414:	59 22 18 80 	st.w [%a2]536,%d2
}


IFX_INLINE void IfxMultican_Node_disableConfigurationChange(Ifx_CAN_N *hwNode)
{
    hwNode->CR.B.CCE = 0U;
80006418:	54 e2       	ld.w %d2,[%a14]
8000641a:	8f 02 c4 21 	andn %d2,%d2,64
8000641e:	74 e2       	st.w [%a14],%d2

    IfxMultican_Node_disableConfigurationChange(hwNode);
    /* Configuration of the TTCAN Functionality: Not implemented */

    return status;
}
80006420:	02 f2       	mov %d2,%d15
80006422:	00 90       	ret 

        float32         fcan = IfxMultican_Can_getModuleFrequency(&mcan);

        if (!config->flexibleDataRate)
        {
            IfxMultican_Node_setBitTiming(hwNode, fcan, config->baudrate, config->samplePoint, config->synchJumpWidth);
80006424:	40 c4       	mov.aa %a4,%a12
80006426:	02 84       	mov %d4,%d8
80006428:	48 25       	ld.w %d5,[%a15]8
8000642a:	b9 f6 0c 00 	ld.hu %d6,[%a15]12
8000642e:	b9 f7 0e 00 	ld.hu %d7,[%a15]14
80006432:	6d ff 2f f1 	call 80004690 <IfxMultican_Node_setBitTiming>
80006436:	3c d8       	j 800063e6 <IfxMultican_Can_Node_init+0x1ec>
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
    {
        config->moduleFreq = IfxScuCcu_getPllErayFrequency();
80006438:	6d 00 8d 0c 	call 80007d52 <IfxScuCcu_getPllErayFrequency>
8000643c:	02 28       	mov %d8,%d2
8000643e:	3c 9a       	j 80006372 <IfxMultican_Can_Node_init+0x178>
IFX_INLINE float32 IfxScuCcu_getCanFrequency(void)
{
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();
80006440:	b5 a2 04 00 	st.a [%sp]4,%a2
80006444:	6d 00 99 0d 	call 80007f76 <IfxScuCcu_getSourceFrequency>

    if (SCU_CCUCON1.B.CANDIV == 0)
80006448:	91 30 00 3f 	movh.a %a3,61443
8000644c:	d9 33 34 06 	lea %a3,[%a3]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80006450:	54 34       	ld.w %d4,[%a3]
    {
        canFrequency = 0.0f;
80006452:	82 03       	mov %d3,0
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    if (SCU_CCUCON1.B.CANDIV == 0)
80006454:	8f f4 00 41 	and %d4,%d4,15
80006458:	99 a2 04 00 	ld.a %a2,[%sp]4
8000645c:	76 48       	jz %d4,8000646c <IfxMultican_Can_Node_init+0x272>
    {
        canFrequency = 0.0f;
    }
    else
    {
        canFrequency = sourceFrequency / SCU_CCUCON1.B.CANDIV;
8000645e:	54 38       	ld.w %d8,[%a3]
80006460:	8f f8 00 81 	and %d8,%d8,15
80006464:	4b 08 41 81 	itof %d8,%d8
80006468:	4b 82 51 30 	div.f %d3,%d2,%d8
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
8000646c:	19 22 0c 00 	ld.w %d2,[%a2]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
80006470:	19 28 0c 00 	ld.w %d8,[%a2]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
80006474:	37 02 62 27 	extr.u %d2,%d2,14,2
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
80006478:	b7 08 16 85 	insert %d8,%d8,0,10,22
        float32 fcan        = IfxScuCcu_getCanFrequency();

        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
8000647c:	df 12 13 00 	jeq %d2,1,800064a2 <IfxMultican_Can_Node_init+0x2a8>
        {
            config->moduleFreq = fcan / (1024 - stepValue);
        }
        else if (dividerMode == 2)
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
80006480:	4b 08 41 81 	itof %d8,%d8
80006484:	7b 00 a8 43 	movh %d4,14976
80006488:	4b 48 41 80 	mul.f %d8,%d8,%d4
8000648c:	4b 38 41 80 	mul.f %d8,%d8,%d3

        if (dividerMode == 1)
        {
            config->moduleFreq = fcan / (1024 - stepValue);
        }
        else if (dividerMode == 2)
80006490:	df 22 70 ff 	jne %d2,2,80006370 <IfxMultican_Can_Node_init+0x176>
80006494:	1d ff 6f ff 	j 80006372 <IfxMultican_Can_Node_init+0x178>
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
80006498:	6d 00 3d 0c 	call 80007d12 <IfxScuCcu_getOsc0Frequency>
8000649c:	02 28       	mov %d8,%d2
8000649e:	1d ff 6a ff 	j 80006372 <IfxMultican_Can_Node_init+0x178>
        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
        {
            config->moduleFreq = fcan / (1024 - stepValue);
800064a2:	3b 00 40 20 	mov %d2,1024
800064a6:	0b 82 80 80 	sub %d8,%d2,%d8
800064aa:	4b 08 41 81 	itof %d8,%d8
800064ae:	4b 83 51 80 	div.f %d8,%d3,%d8
800064b2:	1d ff 60 ff 	j 80006372 <IfxMultican_Can_Node_init+0x178>

800064b6 <IfxMultican_Can_Node_initConfig>:
}


void IfxMultican_Can_Node_initConfig(IfxMultican_Can_NodeConfig *config, IfxMultican_Can *mcan)
{
    config->module                         = mcan->mcan;
800064b6:	4c 50       	ld.w %d15,[%a5]0
    config->nodeId                         = IfxMultican_NodeId_0;

    config->loopBackMode                   = FALSE;
    config->analyzerMode                   = FALSE;

    config->baudrate                       = 500000;
800064b8:	7b 80 00 40 	movh %d4,8
    config->samplePoint                    = 8000;
800064bc:	3b 00 f4 21 	mov %d2,8000
    config->nodeId                         = IfxMultican_NodeId_0;

    config->loopBackMode                   = FALSE;
    config->analyzerMode                   = FALSE;

    config->baudrate                       = 500000;
800064c0:	1b 04 12 4a 	addi %d4,%d4,-24288
}


void IfxMultican_Can_Node_initConfig(IfxMultican_Can_NodeConfig *config, IfxMultican_Can *mcan)
{
    config->module                         = mcan->mcan;
800064c4:	6c 40       	st.w [%a4]0,%d15

    config->nodeId                         = IfxMultican_NodeId_0;
800064c6:	82 0f       	mov %d15,0
800064c8:	2c 44       	st.b [%a4]4,%d15

    config->loopBackMode                   = FALSE;
800064ca:	2c 46       	st.b [%a4]6,%d15
    config->analyzerMode                   = FALSE;
800064cc:	2c 45       	st.b [%a4]5,%d15

    config->baudrate                       = 500000;
    config->samplePoint                    = 8000;
800064ce:	f9 42 0c 00 	st.h [%a4]12,%d2
    config->synchJumpWidth                 = 2000;

    config->flexibleDataRate               = FALSE;
800064d2:	e9 4f 10 00 	st.b [%a4]16,%d15

    config->fdConfig.nominalBaudrate       = 500000;
    config->fdConfig.nominalSynchJumpWidth = 2000;
    config->fdConfig.nominalSamplePoint    = 8000;
800064d6:	f9 42 1a 00 	st.h [%a4]26,%d2
    config->fdConfig.fastBaudrate          = 1000000;
800064da:	8f 14 00 f0 	sh %d15,%d4,1
    config->fdConfig.fastSynchJumpWidth    = 2000;
    config->fdConfig.fastSamplePoint       = 8000;
800064de:	f9 42 22 00 	st.h [%a4]34,%d2
    config->fdConfig.loopDelayOffset       = 0;

    config->rxPin                          = NULL_PTR;
800064e2:	82 02       	mov %d2,0
    config->loopBackMode                   = FALSE;
    config->analyzerMode                   = FALSE;

    config->baudrate                       = 500000;
    config->samplePoint                    = 8000;
    config->synchJumpWidth                 = 2000;
800064e4:	3b 00 7d 30 	mov %d3,2000
    config->flexibleDataRate               = FALSE;

    config->fdConfig.nominalBaudrate       = 500000;
    config->fdConfig.nominalSynchJumpWidth = 2000;
    config->fdConfig.nominalSamplePoint    = 8000;
    config->fdConfig.fastBaudrate          = 1000000;
800064e8:	6c 47       	st.w [%a4]28,%d15
    config->fdConfig.fastSynchJumpWidth    = 2000;
    config->fdConfig.fastSamplePoint       = 8000;
    config->fdConfig.loopDelayOffset       = 0;

    config->rxPin                          = NULL_PTR;
800064ea:	59 42 28 00 	st.w [%a4]40,%d2
    config->fdConfig.nominalSynchJumpWidth = 2000;
    config->fdConfig.nominalSamplePoint    = 8000;
    config->fdConfig.fastBaudrate          = 1000000;
    config->fdConfig.fastSynchJumpWidth    = 2000;
    config->fdConfig.fastSamplePoint       = 8000;
    config->fdConfig.loopDelayOffset       = 0;
800064ee:	82 0f       	mov %d15,0

    config->rxPin                          = NULL_PTR;
    config->rxPinMode                      = IfxPort_InputMode_pullUp;
    config->txPin                          = NULL_PTR;
800064f0:	59 42 30 00 	st.w [%a4]48,%d2
    config->txPinMode                      = IfxPort_OutputMode_pushPull;
800064f4:	3b 00 f8 2f 	mov %d2,-128
    config->loopBackMode                   = FALSE;
    config->analyzerMode                   = FALSE;

    config->baudrate                       = 500000;
    config->samplePoint                    = 8000;
    config->synchJumpWidth                 = 2000;
800064f8:	f9 43 0e 00 	st.h [%a4]14,%d3

    config->flexibleDataRate               = FALSE;

    config->fdConfig.nominalBaudrate       = 500000;
    config->fdConfig.nominalSynchJumpWidth = 2000;
800064fc:	f9 43 18 00 	st.h [%a4]24,%d3
    config->fdConfig.nominalSamplePoint    = 8000;
    config->fdConfig.fastBaudrate          = 1000000;
    config->fdConfig.fastSynchJumpWidth    = 2000;
80006500:	f9 43 20 00 	st.h [%a4]32,%d3
    config->fdConfig.fastSamplePoint       = 8000;
    config->fdConfig.loopDelayOffset       = 0;
80006504:	f9 4f 24 00 	st.h [%a4]36,%d15

    config->rxPin                          = NULL_PTR;
    config->rxPinMode                      = IfxPort_InputMode_pullUp;
80006508:	3b 00 01 30 	mov %d3,16
    config->txPin                          = NULL_PTR;
    config->txPinMode                      = IfxPort_OutputMode_pushPull;
8000650c:	e9 42 34 00 	st.b [%a4]52,%d2
    config->pinDriver                      = IfxPort_PadDriver_cmosAutomotiveSpeed2; //previously hardcoded as this value for Tx pins.Now pad driver option is being given in IfxMultican_Node_initRxPin() and IfxMultican_Node_initTxPin()

    config->transferInterrupt.enabled      = FALSE;
80006510:	e9 4f 36 00 	st.b [%a4]54,%d15

    config->rxPin                          = NULL_PTR;
    config->rxPinMode                      = IfxPort_InputMode_pullUp;
    config->txPin                          = NULL_PTR;
    config->txPinMode                      = IfxPort_OutputMode_pushPull;
    config->pinDriver                      = IfxPort_PadDriver_cmosAutomotiveSpeed2; //previously hardcoded as this value for Tx pins.Now pad driver option is being given in IfxMultican_Node_initRxPin() and IfxMultican_Node_initTxPin()
80006514:	82 12       	mov %d2,1

    config->transferInterrupt.enabled      = FALSE;
    config->transferInterrupt.srcId        = IfxMultican_SrcId_0;
80006516:	e9 4f 37 00 	st.b [%a4]55,%d15

    config->lastErrorCodeInterrupt.enabled = FALSE;
8000651a:	e9 4f 38 00 	st.b [%a4]56,%d15
    config->lastErrorCodeInterrupt.srcId   = IfxMultican_SrcId_0;
8000651e:	e9 4f 39 00 	st.b [%a4]57,%d15

    config->alertInterrupt.enabled         = FALSE;
80006522:	e9 4f 3a 00 	st.b [%a4]58,%d15
    config->alertInterrupt.srcId           = IfxMultican_SrcId_0;
80006526:	e9 4f 3b 00 	st.b [%a4]59,%d15

    config->frameCounterInterrupt.enabled  = FALSE;
8000652a:	e9 4f 3c 00 	st.b [%a4]60,%d15
    config->frameCounterInterrupt.srcId    = IfxMultican_SrcId_0;
8000652e:	e9 4f 3d 00 	st.b [%a4]61,%d15

    config->timerInterrupt.enabled         = FALSE;
80006532:	e9 4f 3e 00 	st.b [%a4]62,%d15
    config->timerInterrupt.srcId           = IfxMultican_SrcId_0;
80006536:	e9 4f 3f 00 	st.b [%a4]63,%d15

    config->errorWarningLevel              = 96;
8000653a:	da 60       	mov %d15,96
    config->nodeId                         = IfxMultican_NodeId_0;

    config->loopBackMode                   = FALSE;
    config->analyzerMode                   = FALSE;

    config->baudrate                       = 500000;
8000653c:	59 44 08 00 	st.w [%a4]8,%d4
    config->samplePoint                    = 8000;
    config->synchJumpWidth                 = 2000;

    config->flexibleDataRate               = FALSE;

    config->fdConfig.nominalBaudrate       = 500000;
80006540:	59 44 14 00 	st.w [%a4]20,%d4
    config->fdConfig.fastSynchJumpWidth    = 2000;
    config->fdConfig.fastSamplePoint       = 8000;
    config->fdConfig.loopDelayOffset       = 0;

    config->rxPin                          = NULL_PTR;
    config->rxPinMode                      = IfxPort_InputMode_pullUp;
80006544:	e9 43 2c 00 	st.b [%a4]44,%d3
    config->txPin                          = NULL_PTR;
    config->txPinMode                      = IfxPort_OutputMode_pushPull;
    config->pinDriver                      = IfxPort_PadDriver_cmosAutomotiveSpeed2; //previously hardcoded as this value for Tx pins.Now pad driver option is being given in IfxMultican_Node_initRxPin() and IfxMultican_Node_initTxPin()
80006548:	e9 42 00 10 	st.b [%a4]64,%d2
    config->frameCounterInterrupt.srcId    = IfxMultican_SrcId_0;

    config->timerInterrupt.enabled         = FALSE;
    config->timerInterrupt.srcId           = IfxMultican_SrcId_0;

    config->errorWarningLevel              = 96;
8000654c:	e9 4f 35 00 	st.b [%a4]53,%d15
80006550:	00 90       	ret 

80006552 <IfxMultican_Can_Node_sendToBusOff>:
{
    uint32 i, counter;

    for (counter = 1; counter < 256; counter = counter * 2)
    {
        node->node->ECNT.B.TEC = counter;
80006552:	cc 41       	ld.a %a15,[%a4]4
80006554:	4c f5       	ld.w %d15,[%a15]20
80006556:	b7 1f 08 f4 	insert %d15,%d15,1,8,8
8000655a:	68 5f       	st.w [%a15]20,%d15
8000655c:	cc 41       	ld.a %a15,[%a4]4
8000655e:	4c f5       	ld.w %d15,[%a15]20
80006560:	b7 2f 08 f4 	insert %d15,%d15,2,8,8
80006564:	68 5f       	st.w [%a15]20,%d15
80006566:	cc 41       	ld.a %a15,[%a4]4
80006568:	4c f5       	ld.w %d15,[%a15]20
8000656a:	b7 4f 08 f4 	insert %d15,%d15,4,8,8
8000656e:	68 5f       	st.w [%a15]20,%d15
80006570:	cc 41       	ld.a %a15,[%a4]4
80006572:	4c f5       	ld.w %d15,[%a15]20
80006574:	b7 8f 08 f4 	insert %d15,%d15,8,8,8
80006578:	68 5f       	st.w [%a15]20,%d15
8000657a:	cc 41       	ld.a %a15,[%a4]4
8000657c:	4c f5       	ld.w %d15,[%a15]20
8000657e:	b7 0f 08 f4 	insert %d15,%d15,0,8,8
80006582:	b7 ff 01 f6 	insert %d15,%d15,15,12,1
80006586:	68 5f       	st.w [%a15]20,%d15
80006588:	cc 41       	ld.a %a15,[%a4]4
8000658a:	4c f5       	ld.w %d15,[%a15]20
8000658c:	b7 0f 08 f4 	insert %d15,%d15,0,8,8
80006590:	b7 ff 81 f6 	insert %d15,%d15,15,13,1
80006594:	68 5f       	st.w [%a15]20,%d15
80006596:	cc 41       	ld.a %a15,[%a4]4
80006598:	4c f5       	ld.w %d15,[%a15]20
8000659a:	b7 0f 08 f4 	insert %d15,%d15,0,8,8
8000659e:	b7 ff 01 f7 	insert %d15,%d15,15,14,1
800065a2:	68 5f       	st.w [%a15]20,%d15
800065a4:	cc 41       	ld.a %a15,[%a4]4
800065a6:	4c f5       	ld.w %d15,[%a15]20
800065a8:	b7 0f 08 f4 	insert %d15,%d15,0,8,8
800065ac:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
800065b0:	68 5f       	st.w [%a15]20,%d15
    }

    for (i = 0; i < 10; ++i)
    {
        node->node->ECNT.B.TEC = ++counter;
800065b2:	cc 41       	ld.a %a15,[%a4]4
800065b4:	4c f5       	ld.w %d15,[%a15]20
800065b6:	b7 1f 08 f4 	insert %d15,%d15,1,8,8
800065ba:	68 5f       	st.w [%a15]20,%d15
800065bc:	cc 41       	ld.a %a15,[%a4]4
800065be:	4c f5       	ld.w %d15,[%a15]20
800065c0:	b7 2f 08 f4 	insert %d15,%d15,2,8,8
800065c4:	68 5f       	st.w [%a15]20,%d15
800065c6:	cc 41       	ld.a %a15,[%a4]4
800065c8:	4c f5       	ld.w %d15,[%a15]20
800065ca:	b7 3f 08 f4 	insert %d15,%d15,3,8,8
800065ce:	68 5f       	st.w [%a15]20,%d15
800065d0:	cc 41       	ld.a %a15,[%a4]4
800065d2:	4c f5       	ld.w %d15,[%a15]20
800065d4:	b7 4f 08 f4 	insert %d15,%d15,4,8,8
800065d8:	68 5f       	st.w [%a15]20,%d15
800065da:	cc 41       	ld.a %a15,[%a4]4
800065dc:	4c f5       	ld.w %d15,[%a15]20
800065de:	b7 5f 08 f4 	insert %d15,%d15,5,8,8
800065e2:	68 5f       	st.w [%a15]20,%d15
800065e4:	cc 41       	ld.a %a15,[%a4]4
800065e6:	4c f5       	ld.w %d15,[%a15]20
800065e8:	b7 6f 08 f4 	insert %d15,%d15,6,8,8
800065ec:	68 5f       	st.w [%a15]20,%d15
800065ee:	cc 41       	ld.a %a15,[%a4]4
800065f0:	4c f5       	ld.w %d15,[%a15]20
800065f2:	b7 7f 08 f4 	insert %d15,%d15,7,8,8
800065f6:	68 5f       	st.w [%a15]20,%d15
800065f8:	cc 41       	ld.a %a15,[%a4]4
800065fa:	4c f5       	ld.w %d15,[%a15]20
800065fc:	b7 8f 08 f4 	insert %d15,%d15,8,8,8
80006600:	68 5f       	st.w [%a15]20,%d15
80006602:	cc 41       	ld.a %a15,[%a4]4
80006604:	4c f5       	ld.w %d15,[%a15]20
80006606:	b7 9f 08 f4 	insert %d15,%d15,9,8,8
8000660a:	68 5f       	st.w [%a15]20,%d15
8000660c:	cc 41       	ld.a %a15,[%a4]4
8000660e:	4c f5       	ld.w %d15,[%a15]20
80006610:	b7 af 08 f4 	insert %d15,%d15,10,8,8
80006614:	68 5f       	st.w [%a15]20,%d15
80006616:	00 90       	ret 

80006618 <IfxMultican_Can_getConfig>:
}


void IfxMultican_Can_getConfig(IfxMultican_Can *mcan, IfxMultican_Can_Config *config)
{
    config->clockSelect = IfxMultican_getInputClock(mcan->mcan);
80006618:	d4 42       	ld.a %a2,[%a4]
    }
}


void IfxMultican_Can_getConfig(IfxMultican_Can *mcan, IfxMultican_Can_Config *config)
{
8000661a:	20 08       	sub.a %sp,8
8000661c:	40 5f       	mov.aa %a15,%a5
}


IFX_INLINE IfxMultican_ClockSelect IfxMultican_getInputClock(Ifx_CAN *mcan)
{
    return (IfxMultican_ClockSelect)mcan->MCR.B.CLKSEL;
8000661e:	19 2f 08 70 	ld.w %d15,[%a2]456
80006622:	16 0f       	and %d15,15
    config->clockSelect = IfxMultican_getInputClock(mcan->mcan);
80006624:	2c 54       	st.b [%a5]4,%d15

    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
80006626:	1e 18       	jeq %d15,1,80006636 <IfxMultican_Can_getConfig+0x1e>
        else
        {
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
80006628:	df 2f 33 00 	jeq %d15,2,8000668e <IfxMultican_Can_getConfig+0x76>
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
8000662c:	df 4f 35 00 	jeq %d15,4,80006696 <IfxMultican_Can_getConfig+0x7e>
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
        }
        else
        {
            config->moduleFreq = 0;
80006630:	82 0f       	mov %d15,0
80006632:	68 2f       	st.w [%a15]8,%d15
80006634:	00 90       	ret 
IFX_INLINE float32 IfxScuCcu_getCanFrequency(void)
{
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();
80006636:	b5 a4 04 00 	st.a [%sp]4,%a4
8000663a:	6d 00 9e 0c 	call 80007f76 <IfxScuCcu_getSourceFrequency>

    if (SCU_CCUCON1.B.CANDIV == 0)
8000663e:	91 30 00 2f 	movh.a %a2,61443
80006642:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80006646:	54 23       	ld.w %d3,[%a2]
    {
        canFrequency = 0.0f;
80006648:	82 0f       	mov %d15,0
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    if (SCU_CCUCON1.B.CANDIV == 0)
8000664a:	8f f3 00 31 	and %d3,%d3,15
8000664e:	99 a4 04 00 	ld.a %a4,[%sp]4
80006652:	76 37       	jz %d3,80006660 <IfxMultican_Can_getConfig+0x48>
    {
        canFrequency = 0.0f;
    }
    else
    {
        canFrequency = sourceFrequency / SCU_CCUCON1.B.CANDIV;
80006654:	4c 20       	ld.w %d15,[%a2]0
80006656:	16 0f       	and %d15,15
80006658:	4b 0f 41 f1 	itof %d15,%d15
8000665c:	4b f2 51 f0 	div.f %d15,%d2,%d15

    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
    {
        float32 fcan        = IfxScuCcu_getCanFrequency();

        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
80006660:	d4 42       	ld.a %a2,[%a4]
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
80006662:	19 22 0c 00 	ld.w %d2,[%a2]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
80006666:	19 23 0c 00 	ld.w %d3,[%a2]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
8000666a:	37 02 62 27 	extr.u %d2,%d2,14,2
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
8000666e:	b7 03 16 35 	insert %d3,%d3,0,10,22
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
80006672:	df 12 16 00 	jeq %d2,1,8000669e <IfxMultican_Can_getConfig+0x86>
        {
            config->moduleFreq = fcan / (1024 - stepValue);
        }
        else if (dividerMode == 2)
80006676:	df 22 dd ff 	jne %d2,2,80006630 <IfxMultican_Can_getConfig+0x18>
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
8000667a:	4b 03 41 31 	itof %d3,%d3
8000667e:	7b 00 a8 23 	movh %d2,14976
80006682:	4b 23 41 30 	mul.f %d3,%d3,%d2
80006686:	4b f3 41 f0 	mul.f %d15,%d3,%d15
8000668a:	68 2f       	st.w [%a15]8,%d15
8000668c:	00 90       	ret 
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
8000668e:	6d 00 42 0b 	call 80007d12 <IfxScuCcu_getOsc0Frequency>
80006692:	68 22       	st.w [%a15]8,%d2
80006694:	00 90       	ret 
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
    {
        config->moduleFreq = IfxScuCcu_getPllErayFrequency();
80006696:	6d 00 5e 0b 	call 80007d52 <IfxScuCcu_getPllErayFrequency>
8000669a:	68 22       	st.w [%a15]8,%d2
8000669c:	00 90       	ret 
        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
        {
            config->moduleFreq = fcan / (1024 - stepValue);
8000669e:	3b 00 40 20 	mov %d2,1024
800066a2:	0b 32 80 30 	sub %d3,%d2,%d3
800066a6:	4b 03 41 31 	itof %d3,%d3
800066aa:	4b 3f 51 f0 	div.f %d15,%d15,%d3
800066ae:	68 2f       	st.w [%a15]8,%d15
800066b0:	00 90       	ret 

800066b2 <IfxMultican_Can_getModuleFrequency>:
}


void IfxMultican_Can_getConfig(IfxMultican_Can *mcan, IfxMultican_Can_Config *config)
{
    config->clockSelect = IfxMultican_getInputClock(mcan->mcan);
800066b2:	cc 40       	ld.a %a15,[%a4]0
}


IFX_INLINE IfxMultican_ClockSelect IfxMultican_getInputClock(Ifx_CAN *mcan)
{
    return (IfxMultican_ClockSelect)mcan->MCR.B.CLKSEL;
800066b4:	19 ff 08 70 	ld.w %d15,[%a15]456
800066b8:	16 0f       	and %d15,15

    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
800066ba:	1e 17       	jeq %d15,1,800066c8 <IfxMultican_Can_getModuleFrequency+0x16>
        else
        {
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
800066bc:	df 2f 2c 00 	jeq %d15,2,80006714 <IfxMultican_Can_getModuleFrequency+0x62>
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
800066c0:	df 4f 2c 00 	jeq %d15,4,80006718 <IfxMultican_Can_getModuleFrequency+0x66>
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
        }
        else
        {
            config->moduleFreq = 0;
800066c4:	82 02       	mov %d2,0
800066c6:	00 90       	ret 
800066c8:	40 4f       	mov.aa %a15,%a4
IFX_INLINE float32 IfxScuCcu_getCanFrequency(void)
{
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();
800066ca:	6d 00 56 0c 	call 80007f76 <IfxScuCcu_getSourceFrequency>

    if (SCU_CCUCON1.B.CANDIV == 0)
800066ce:	91 30 00 2f 	movh.a %a2,61443
800066d2:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800066d6:	54 23       	ld.w %d3,[%a2]
    {
        canFrequency = 0.0f;
800066d8:	82 0f       	mov %d15,0
    float32 canFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    if (SCU_CCUCON1.B.CANDIV == 0)
800066da:	8f f3 00 31 	and %d3,%d3,15
800066de:	76 37       	jz %d3,800066ec <IfxMultican_Can_getModuleFrequency+0x3a>
    {
        canFrequency = 0.0f;
    }
    else
    {
        canFrequency = sourceFrequency / SCU_CCUCON1.B.CANDIV;
800066e0:	4c 20       	ld.w %d15,[%a2]0
800066e2:	16 0f       	and %d15,15
800066e4:	4b 0f 41 f1 	itof %d15,%d15
800066e8:	4b f2 51 f0 	div.f %d15,%d2,%d15

    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
    {
        float32 fcan        = IfxScuCcu_getCanFrequency();

        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
800066ec:	c8 0f       	ld.a %a15,[%a15]0
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
800066ee:	48 33       	ld.w %d3,[%a15]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
800066f0:	48 32       	ld.w %d2,[%a15]12
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerMode(Ifx_CAN *mcan)
{
    return mcan->FDR.B.DM;
800066f2:	37 03 62 37 	extr.u %d3,%d3,14,2
}


IFX_INLINE uint16 IfxMultican_getFractionalDividerStepValue(Ifx_CAN *mcan)
{
    return mcan->FDR.B.STEP;
800066f6:	b7 02 16 25 	insert %d2,%d2,0,10,22
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
800066fa:	df 13 11 00 	jeq %d3,1,8000671c <IfxMultican_Can_getModuleFrequency+0x6a>
        {
            config->moduleFreq = fcan / (1024 - stepValue);
        }
        else if (dividerMode == 2)
        {
            config->moduleFreq = (fcan * stepValue) / 1024;
800066fe:	4b 02 41 21 	itof %d2,%d2
80006702:	7b 00 a8 43 	movh %d4,14976
80006706:	4b 42 41 20 	mul.f %d2,%d2,%d4
8000670a:	4b f2 41 20 	mul.f %d2,%d2,%d15

        if (dividerMode == 1)
        {
            config->moduleFreq = fcan / (1024 - stepValue);
        }
        else if (dividerMode == 2)
8000670e:	df 23 db ff 	jne %d3,2,800066c4 <IfxMultican_Can_getModuleFrequency+0x12>
    IfxMultican_Can_Config config;

    IfxMultican_Can_getConfig(mcan, &config);

    return config.moduleFreq;
}
80006712:	00 90       	ret 
            config->moduleFreq = 0;
        }
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fosc0)
    {
        config->moduleFreq = IfxScuCcu_getOsc0Frequency();
80006714:	1d 00 ff 0a 	j 80007d12 <IfxScuCcu_getOsc0Frequency>
    }
    else if (config->clockSelect == IfxMultican_ClockSelect_fErayPll)
    {
        config->moduleFreq = IfxScuCcu_getPllErayFrequency();
80006718:	1d 00 1d 0b 	j 80007d52 <IfxScuCcu_getPllErayFrequency>
        uint16  dividerMode = IfxMultican_getFractionalDividerMode(mcan->mcan);
        uint16  stepValue   = IfxMultican_getFractionalDividerStepValue(mcan->mcan);

        if (dividerMode == 1)
        {
            config->moduleFreq = fcan / (1024 - stepValue);
8000671c:	3b 00 40 30 	mov %d3,1024
80006720:	0b 23 80 20 	sub %d2,%d3,%d2
80006724:	4b 02 41 21 	itof %d2,%d2
80006728:	4b 2f 51 20 	div.f %d2,%d15,%d2
8000672c:	00 90       	ret 

8000672e <IfxMultican_Can_initModule>:
}


IfxMultican_Status IfxMultican_Can_initModule(IfxMultican_Can *mcan, const IfxMultican_Can_Config *config)
{
    Ifx_CAN *mcanSFR = config->module;
8000672e:	cc 50       	ld.a %a15,[%a5]0
    mcan->mcan = mcanSFR;

    uint16   stepValue, dividerMode, i;

    /* currently supports only fclc */
    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
80006730:	0c 54       	ld.bu %d15,[%a5]4
    return config.moduleFreq;
}


IfxMultican_Status IfxMultican_Can_initModule(IfxMultican_Can *mcan, const IfxMultican_Can_Config *config)
{
80006732:	40 4d       	mov.aa %a13,%a4
    Ifx_CAN *mcanSFR = config->module;

    mcan->mcan = mcanSFR;
80006734:	ec 40       	st.a [%a4]0,%a15
    return config.moduleFreq;
}


IfxMultican_Status IfxMultican_Can_initModule(IfxMultican_Can *mcan, const IfxMultican_Can_Config *config)
{
80006736:	40 5c       	mov.aa %a12,%a5
    Ifx_CAN *mcanSFR = config->module;
80006738:	40 f2       	mov.aa %a2,%a15
    mcan->mcan = mcanSFR;

    uint16   stepValue, dividerMode, i;

    /* currently supports only fclc */
    if (config->clockSelect == IfxMultican_ClockSelect_fclc)
8000673a:	df 1f 51 00 	jeq %d15,1,800067dc <IfxMultican_Can_initModule+0xae>
}


IFX_INLINE void IfxMultican_waitListReady(Ifx_CAN *mcan)
{
    while (mcan->PANCTR.B.BUSY != 0)
8000673e:	19 2f 04 70 	ld.w %d15,[%a2]452
80006742:	37 0f 61 f4 	extr.u %d15,%d15,8,1
80006746:	ee fc       	jnz %d15,8000673e <IfxMultican_Can_initModule+0x10>
}


IFX_INLINE void IfxMultican_clearPendingMessageNotification(Ifx_CAN *mcan, uint16 list)
{
    mcan->MSPND[list].U = 0x0;
80006748:	59 ff 00 50 	st.w [%a15]320,%d15
8000674c:	59 ff 04 50 	st.w [%a15]324,%d15
80006750:	59 ff 08 50 	st.w [%a15]328,%d15
80006754:	59 ff 0c 50 	st.w [%a15]332,%d15
80006758:	59 ff 10 50 	st.w [%a15]336,%d15
8000675c:	59 ff 14 50 	st.w [%a15]340,%d15
80006760:	59 ff 18 50 	st.w [%a15]344,%d15
80006764:	59 ff 1c 50 	st.w [%a15]348,%d15
}


IFX_INLINE void IfxMultican_clearMessagePendingSeletor(Ifx_CAN *mcan)
{
    mcan->MCR.B.MPSEL = 0x0U;
80006768:	19 ff 08 70 	ld.w %d15,[%a15]456
8000676c:	b7 0f 04 f6 	insert %d15,%d15,0,12,4
80006770:	59 ff 08 70 	st.w [%a15]456,%d15
}


IFX_INLINE void IfxMultican_setMessageIndexMask(Ifx_CAN *mcan, uint32 mask)
{
    mcan->MSIMASK.U = mask;
80006774:	82 ff       	mov %d15,-1
80006776:	59 ff 00 70 	st.w [%a15]448,%d15
8000677a:	82 0f       	mov %d15,0
8000677c:	3c 0a       	j 80006790 <IfxMultican_Can_initModule+0x62>
}


IFX_INLINE void IfxSrc_enable(volatile Ifx_SRC_SRCR *src)
{
    src->B.SRE = 1;
8000677e:	54 22       	ld.w %d2,[%a2]
80006780:	c2 1f       	add %d15,1
80006782:	b7 f2 01 25 	insert %d2,%d2,15,10,1
80006786:	74 22       	st.w [%a2],%d2
    IfxMultican_setMessageIndexMask(mcanSFR, 0xFFFFFFFF);

    /* Configure interrupt node pointers */
    IfxMultican_SrcId srcId;

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
80006788:	8b 0f 21 22 	ne %d2,%d15,16
8000678c:	df 02 26 00 	jeq %d2,0,800067d8 <IfxMultican_Can_initModule+0xaa>
    {
        volatile Ifx_SRC_SRCR *srcPointer = IfxMultican_getSrcPointer(mcanSFR, srcId);
80006790:	8f ff 0f 41 	and %d4,%d15,255
80006794:	40 f4       	mov.aa %a4,%a15
80006796:	6d ff 28 f6 	call 800053e6 <IfxMultican_getSrcPointer>
8000679a:	90 c3       	addsc.a %a3,%a12,%d15,2
}


IFX_INLINE void IfxSrc_init(volatile Ifx_SRC_SRCR *src, IfxSrc_Tos typOfService, Ifx_Priority priority)
{
    src->B.SRPN = priority;
8000679c:	54 24       	ld.w %d4,[%a2]
        IfxSrc_init(srcPointer, config->nodePointer[srcId].typeOfService, config->nodePointer[srcId].priority);
8000679e:	b9 32 0c 00 	ld.hu %d2,[%a3]12
800067a2:	8f f4 cf 41 	andn %d4,%d4,255
800067a6:	8f f2 0f 51 	and %d5,%d2,255
800067aa:	a6 54       	or %d4,%d5
800067ac:	39 33 0e 00 	ld.bu %d3,[%a3]14
800067b0:	74 24       	st.w [%a2],%d4
    src->B.TOS  = typOfService;
800067b2:	54 24       	ld.w %d4,[%a2]
800067b4:	37 34 82 35 	insert %d3,%d4,%d3,11,2
800067b8:	74 23       	st.w [%a2],%d3
}


IFX_INLINE void IfxSrc_clearRequest(volatile Ifx_SRC_SRCR *src)
{
    src->B.CLRR = 1;
800067ba:	54 23       	ld.w %d3,[%a2]
800067bc:	b7 f3 81 3c 	insert %d3,%d3,15,25,1
800067c0:	74 23       	st.w [%a2],%d3

        if (config->nodePointer[srcId].priority)
800067c2:	df 02 de ff 	jne %d2,0,8000677e <IfxMultican_Can_initModule+0x50>
}


IFX_INLINE void IfxSrc_disable(volatile Ifx_SRC_SRCR *src)
{
    src->B.SRE = 0;
800067c6:	54 22       	ld.w %d2,[%a2]
800067c8:	c2 1f       	add %d15,1
800067ca:	b7 02 01 25 	insert %d2,%d2,0,10,1
800067ce:	74 22       	st.w [%a2],%d2
    IfxMultican_setMessageIndexMask(mcanSFR, 0xFFFFFFFF);

    /* Configure interrupt node pointers */
    IfxMultican_SrcId srcId;

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
800067d0:	8b 0f 21 22 	ne %d2,%d15,16
800067d4:	df 02 de ff 	jne %d2,0,80006790 <IfxMultican_Can_initModule+0x62>
            IfxSrc_disable(srcPointer);
        }
    }

    return IfxMultican_Status_ok;
}
800067d8:	82 02       	mov %d2,0
800067da:	00 90       	ret 
        {
            uint16  stepN, stepF;
            boolean normalDiv;
            float32 freqN, freqF;

            float32 fsys = IfxScuCcu_getSpbFrequency();
800067dc:	6d 00 28 0c 	call 8000802c <IfxScuCcu_getSpbFrequency>

            /* Normal divider mode */
            stepN = (uint16)__minf(__maxf(0, 1024.0f - (fsys / config->moduleFreq)), 1023);
800067e0:	19 c3 08 00 	ld.w %d3,[%a12]8
800067e4:	7b 00 48 64 	movh %d6,17536
800067e8:	4b 32 51 40 	div.f %d4,%d2,%d3
800067ec:	7b 00 f8 53 	movh %d5,16256
800067f0:	4b 64 01 f0 	cmp.f %d15,%d4,%d6
800067f4:	4b 54 01 70 	cmp.f %d7,%d4,%d5
800067f8:	87 f7 22 71 	or.t %d7,%d7,2,%d15,2
800067fc:	3b f0 3f f0 	mov %d15,1023
80006800:	df 07 15 00 	jeq %d7,0,8000682a <IfxMultican_Can_initModule+0xfc>
80006804:	6b 04 31 f6 	sub.f %d15,%d6,%d4
80006808:	3b 00 40 50 	mov %d5,1024
8000680c:	4b 0f 71 f1 	ftouz %d15,%d15
80006810:	4b 64 01 70 	cmp.f %d7,%d4,%d6
80006814:	37 0f 70 f0 	extr.u %d15,%d15,0,16
80006818:	87 77 a0 70 	or.t %d7,%d7,0,%d7,1
8000681c:	a2 f5       	sub %d5,%d15
8000681e:	4b 05 41 51 	itof %d5,%d5
80006822:	ab 0f 80 f7 	sel %d15,%d7,%d15,0
80006826:	2b 65 40 57 	sel %d5,%d7,%d5,%d6
            freqN = fsys / (1024 - stepN);

            /* Fractional divider mode */
            stepF       = (uint16)__minf(((config->moduleFreq * 1024) / fsys), 1023);
8000682a:	7b 00 48 84 	movh %d8,17536
8000682e:	4b 83 41 80 	mul.f %d8,%d3,%d8
80006832:	7b 00 48 64 	movh %d6,17536
80006836:	4b 28 51 80 	div.f %d8,%d8,%d2
8000683a:	1b 06 00 6c 	addi %d6,%d6,-16384

            float32 fsys = IfxScuCcu_getSpbFrequency();

            /* Normal divider mode */
            stepN = (uint16)__minf(__maxf(0, 1024.0f - (fsys / config->moduleFreq)), 1023);
            freqN = fsys / (1024 - stepN);
8000683e:	4b 52 51 50 	div.f %d5,%d2,%d5

            /* Fractional divider mode */
            stepF       = (uint16)__minf(((config->moduleFreq * 1024) / fsys), 1023);
80006842:	4b 68 01 70 	cmp.f %d7,%d8,%d6
80006846:	4b 08 71 81 	ftouz %d8,%d8
8000684a:	37 08 70 80 	extr.u %d8,%d8,0,16
8000684e:	4b 08 41 41 	itof %d4,%d8
80006852:	6f 07 05 80 	jnz.t %d7,0,8000685c <IfxMultican_Can_initModule+0x12e>
80006856:	02 64       	mov %d4,%d6
80006858:	3b f0 3f 80 	mov %d8,1023
8000685c:	7b 00 a8 63 	movh %d6,14976
80006860:	4b 62 41 20 	mul.f %d2,%d2,%d6
            freqF       = (fsys * stepF) / 1024;

            normalDiv   = (__absf(config->moduleFreq - freqN) <= __absf(config->moduleFreq - freqF));
80006864:	6b 05 31 53 	sub.f %d5,%d3,%d5
80006868:	6b 42 71 23 	msub.f %d2,%d3,%d2,%d4
8000686c:	b7 05 81 5f 	insert %d5,%d5,0,31,1
80006870:	82 1a       	mov %d10,1
80006872:	b7 02 81 2f 	insert %d2,%d2,0,31,1

            stepValue   = (normalDiv != 0) ? stepN : stepF;
80006876:	4b 25 01 20 	cmp.f %d2,%d5,%d2
8000687a:	87 22 a0 20 	or.t %d2,%d2,0,%d2,1
8000687e:	2b 8f 40 82 	sel %d8,%d2,%d15,%d8
80006882:	ab 2a 80 a2 	sel %d10,%d2,%d10,2
            dividerMode = (normalDiv != 0) ? 1 : 2;
        }

        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006886:	6d 00 5f 17 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>
        IfxScuWdt_clearCpuEndinit(passwd);
8000688a:	02 24       	mov %d4,%d2

            stepValue   = (normalDiv != 0) ? stepN : stepF;
            dividerMode = (normalDiv != 0) ? 1 : 2;
        }

        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
8000688c:	02 29       	mov %d9,%d2
        IfxScuWdt_clearCpuEndinit(passwd);
8000688e:	6d 00 5d 16 	call 80009548 <IfxScuWdt_clearCpuEndinit>
}


IFX_INLINE void IfxMultican_enableModule(Ifx_CAN *mcan)
{
    mcan->CLC.B.DISR = 0U;
80006892:	4c f0       	ld.w %d15,[%a15]0
80006894:	8f 1f c0 f1 	andn %d15,%d15,1
80006898:	68 0f       	st.w [%a15]0,%d15
}


IFX_INLINE void IfxMultican_disableSleepMode(Ifx_CAN *mcan)
{
    mcan->CLC.B.EDIS = 1U;
8000689a:	4c f0       	ld.w %d15,[%a15]0
8000689c:	96 08       	or %d15,8
8000689e:	68 0f       	st.w [%a15]0,%d15
}


IFX_INLINE boolean IfxMultican_isModuleEnabled(Ifx_CAN *mcan)
{
    return mcan->CLC.B.DISS == 0;
800068a0:	4c f0       	ld.w %d15,[%a15]0
        /* Enable module, disregard Sleep Mode request */
        IfxMultican_enableModule(mcanSFR);
        IfxMultican_disableSleepMode(mcanSFR);

        /* Wait until module is enabled */
        while (IfxMultican_isModuleEnabled(mcanSFR) == FALSE)
800068a2:	6f 1f ff ff 	jnz.t %d15,1,800068a0 <IfxMultican_Can_initModule+0x172>
}


IFX_INLINE void IfxMultican_setInputClock(Ifx_CAN *mcan, IfxMultican_ClockSelect clockSelect)
{
    mcan->MCR.B.CLKSEL = clockSelect;
800068a6:	19 ff 08 70 	ld.w %d15,[%a15]456
}


IFX_INLINE void IfxMultican_setFractionalDividerMode(Ifx_CAN *mcan, uint16 mode)
{
    mcan->FDR.B.DM = mode;
800068aa:	8f ea 00 20 	sh %d2,%d10,14
}


IFX_INLINE void IfxMultican_setInputClock(Ifx_CAN *mcan, IfxMultican_ClockSelect clockSelect)
{
    mcan->MCR.B.CLKSEL = clockSelect;
800068ae:	8f ff c0 f1 	andn %d15,%d15,15
800068b2:	59 ff 08 70 	st.w [%a15]456,%d15
800068b6:	19 ff 08 70 	ld.w %d15,[%a15]456
        IfxMultican_setInputClock(mcanSFR, IfxMultican_ClockSelect_noClock);
        IfxMultican_setInputClock(mcanSFR, IfxMultican_ClockSelect_fclc); /* Selects Fclc = Fspb */

        IfxMultican_setFractionalDividerStepValue(mcanSFR, stepValue);
        IfxMultican_setFractionalDividerMode(mcanSFR, dividerMode);
        IfxScuWdt_setCpuEndinit(passwd);
800068ba:	02 94       	mov %d4,%d9
800068bc:	b7 1f 04 f0 	insert %d15,%d15,1,0,4
800068c0:	59 ff 08 70 	st.w [%a15]456,%d15
}


IFX_INLINE void IfxMultican_setFractionalDividerStepValue(Ifx_CAN *mcan, uint16 stepValue)
{
    mcan->FDR.B.STEP = stepValue;
800068c4:	4c f3       	ld.w %d15,[%a15]12
800068c6:	37 8f 0a 80 	insert %d8,%d15,%d8,0,10
800068ca:	68 38       	st.w [%a15]12,%d8
}


IFX_INLINE void IfxMultican_setFractionalDividerMode(Ifx_CAN *mcan, uint16 mode)
{
    mcan->FDR.B.DM = mode;
800068cc:	4c f3       	ld.w %d15,[%a15]12
800068ce:	b7 0f 02 f7 	insert %d15,%d15,0,14,2
800068d2:	a6 2f       	or %d15,%d2
800068d4:	68 3f       	st.w [%a15]12,%d15
800068d6:	6d 00 7d 18 	call 800099d0 <IfxScuWdt_setCpuEndinit>
800068da:	d4 d2       	ld.a %a2,[%a13]
800068dc:	1d ff 31 ff 	j 8000673e <IfxMultican_Can_initModule+0x10>

800068e0 <IfxMultican_Can_initModuleConfig>:
    IfxMultican_SrcId srcId;
    /** - take over module pointer */
    config->module = mcan;

    /** - Selected input clock is from CLC */
    config->clockSelect = IfxMultican_ClockSelect_fclc;
800068e0:	82 1f       	mov %d15,1
800068e2:	2c 44       	st.b [%a4]4,%d15

void IfxMultican_Can_initModuleConfig(IfxMultican_Can_Config *config, Ifx_CAN *mcan)
{
    IfxMultican_SrcId srcId;
    /** - take over module pointer */
    config->module = mcan;
800068e4:	f4 45       	st.a [%a4],%a5
    return IfxMultican_Status_ok;
}


void IfxMultican_Can_initModuleConfig(IfxMultican_Can_Config *config, Ifx_CAN *mcan)
{
800068e6:	40 4f       	mov.aa %a15,%a4

    /** - Selected input clock is from CLC */
    config->clockSelect = IfxMultican_ClockSelect_fclc;

    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();
800068e8:	6d 00 a2 0b 	call 8000802c <IfxScuCcu_getSpbFrequency>

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
800068ec:	82 0f       	mov %d15,0

    /** - Selected input clock is from CLC */
    config->clockSelect = IfxMultican_ClockSelect_fclc;

    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();
800068ee:	68 22       	st.w [%a15]8,%d2

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
800068f0:	a8 6f       	st.h [%a15]12,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
800068f2:	28 ef       	st.b [%a15]14,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
800068f4:	a8 8f       	st.h [%a15]16,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
800068f6:	e9 ff 12 00 	st.b [%a15]18,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
800068fa:	a8 af       	st.h [%a15]20,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
800068fc:	e9 ff 16 00 	st.b [%a15]22,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
80006900:	a8 cf       	st.h [%a15]24,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006902:	e9 ff 1a 00 	st.b [%a15]26,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
80006906:	a8 ef       	st.h [%a15]28,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006908:	e9 ff 1e 00 	st.b [%a15]30,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
8000690c:	f9 ff 20 00 	st.h [%a15]32,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006910:	e9 ff 22 00 	st.b [%a15]34,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
80006914:	f9 ff 24 00 	st.h [%a15]36,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006918:	e9 ff 26 00 	st.b [%a15]38,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
8000691c:	f9 ff 28 00 	st.h [%a15]40,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006920:	e9 ff 2a 00 	st.b [%a15]42,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
80006924:	f9 ff 2c 00 	st.h [%a15]44,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006928:	e9 ff 2e 00 	st.b [%a15]46,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
8000692c:	f9 ff 30 00 	st.h [%a15]48,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006930:	e9 ff 32 00 	st.b [%a15]50,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
80006934:	f9 ff 34 00 	st.h [%a15]52,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006938:	e9 ff 36 00 	st.b [%a15]54,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
8000693c:	f9 ff 38 00 	st.h [%a15]56,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006940:	e9 ff 3a 00 	st.b [%a15]58,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
80006944:	f9 ff 3c 00 	st.h [%a15]60,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006948:	e9 ff 3e 00 	st.b [%a15]62,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
8000694c:	f9 ff 00 10 	st.h [%a15]64,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006950:	e9 ff 02 10 	st.b [%a15]66,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
80006954:	f9 ff 04 10 	st.h [%a15]68,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006958:	e9 ff 06 10 	st.b [%a15]70,%d15
    /** - Module frequency is fSPB */
    config->moduleFreq = IfxScuCcu_getSpbFrequency();

    for (srcId = IfxMultican_SrcId_0; srcId < IFXMULTICAN_NUM_SRC; srcId++)
    {
        config->nodePointer[srcId].priority      = 0;
8000695c:	f9 ff 08 10 	st.h [%a15]72,%d15
        config->nodePointer[srcId].typeOfService = IfxSrc_Tos_cpu0;
80006960:	e9 ff 0a 10 	st.b [%a15]74,%d15
80006964:	00 90       	ret 

80006966 <IfxPort_disableEmergencyStop>:
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
80006966:	91 00 00 28 	movh.a %a2,32768
8000696a:	d9 2f 38 f0 	lea %a15,[%a2]1016 <800003f8 <IfxPort_cfg_esrMasks>>
8000696e:	99 22 38 f0 	ld.a %a2,[%a2]1016 <800003f8 <IfxPort_cfg_esrMasks>>
80006972:	7d 42 58 00 	jeq.a %a2,%a4,80006a22 <IfxPort_disableEmergencyStop+0xbc>
80006976:	c8 22       	ld.a %a2,[%a15]8
80006978:	7d 42 57 00 	jeq.a %a2,%a4,80006a26 <IfxPort_disableEmergencyStop+0xc0>
8000697c:	c8 42       	ld.a %a2,[%a15]16
8000697e:	7d 42 56 00 	jeq.a %a2,%a4,80006a2a <IfxPort_disableEmergencyStop+0xc4>
80006982:	c8 62       	ld.a %a2,[%a15]24
80006984:	7d 42 55 00 	jeq.a %a2,%a4,80006a2e <IfxPort_disableEmergencyStop+0xc8>
80006988:	c8 82       	ld.a %a2,[%a15]32
8000698a:	7d 42 54 00 	jeq.a %a2,%a4,80006a32 <IfxPort_disableEmergencyStop+0xcc>
8000698e:	c8 a2       	ld.a %a2,[%a15]40
80006990:	7d 42 53 00 	jeq.a %a2,%a4,80006a36 <IfxPort_disableEmergencyStop+0xd0>
80006994:	c8 c2       	ld.a %a2,[%a15]48
80006996:	7d 42 52 00 	jeq.a %a2,%a4,80006a3a <IfxPort_disableEmergencyStop+0xd4>
8000699a:	c8 e2       	ld.a %a2,[%a15]56
8000699c:	7d 42 51 00 	jeq.a %a2,%a4,80006a3e <IfxPort_disableEmergencyStop+0xd8>
800069a0:	99 f2 00 10 	ld.a %a2,[%a15]64
800069a4:	7d 42 4f 00 	jeq.a %a2,%a4,80006a42 <IfxPort_disableEmergencyStop+0xdc>
800069a8:	99 f2 08 10 	ld.a %a2,[%a15]72
800069ac:	7d 42 4d 00 	jeq.a %a2,%a4,80006a46 <IfxPort_disableEmergencyStop+0xe0>
800069b0:	99 f2 10 10 	ld.a %a2,[%a15]80
800069b4:	7d 42 4b 00 	jeq.a %a2,%a4,80006a4a <IfxPort_disableEmergencyStop+0xe4>
800069b8:	99 f2 18 10 	ld.a %a2,[%a15]88
800069bc:	7d 42 49 00 	jeq.a %a2,%a4,80006a4e <IfxPort_disableEmergencyStop+0xe8>
800069c0:	99 f2 20 10 	ld.a %a2,[%a15]96
800069c4:	7d 42 47 00 	jeq.a %a2,%a4,80006a52 <IfxPort_disableEmergencyStop+0xec>
800069c8:	99 f2 28 10 	ld.a %a2,[%a15]104
800069cc:	7d 42 45 00 	jeq.a %a2,%a4,80006a56 <IfxPort_disableEmergencyStop+0xf0>
800069d0:	99 f2 30 10 	ld.a %a2,[%a15]112
800069d4:	7d 42 09 00 	jeq.a %a2,%a4,800069e6 <IfxPort_disableEmergencyStop+0x80>
800069d8:	99 f2 38 10 	ld.a %a2,[%a15]120
/******************************************************************************/

boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;
800069dc:	82 02       	mov %d2,0

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
800069de:	da 0f       	mov %d15,15
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
800069e0:	7d 42 04 00 	jeq.a %a2,%a4,800069e8 <IfxPort_disableEmergencyStop+0x82>
            break;
        }
    }

    return result;
}
800069e4:	00 90       	ret 
boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
800069e6:	da 0e       	mov %d15,14
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
800069e8:	d0 ff       	addsc.a %a15,%a15,%d15,3
/******************************************************************************/

boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;
800069ea:	82 02       	mov %d2,0

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
800069ec:	b9 ff 04 00 	ld.hu %d15,[%a15]4
800069f0:	57 0f 61 f4 	extr.u %d15,%d15,%d4,1
800069f4:	6e f8       	jz %d15,800069e4 <IfxPort_disableEmergencyStop+0x7e>
800069f6:	02 48       	mov %d8,%d4
800069f8:	40 4f       	mov.aa %a15,%a4
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800069fa:	6d 00 a5 16 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
800069fe:	02 24       	mov %d4,%d2
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006a00:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006a02:	6d 00 a3 15 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    __ldmst(&port->ESR.U, 1U << pinIndex, 0);
80006a06:	82 12       	mov %d2,1
80006a08:	d9 f4 10 10 	lea %a4,[%a15]80
80006a0c:	0f 82 00 20 	sh %d2,%d2,%d8

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006a10:	d2 06       	mov %e6,0
80006a12:	02 27       	mov %d7,%d2
80006a14:	49 46 40 08 	ldmst [%a4]0,%e6
    IfxScuWdt_setCpuEndinit(passwd);
80006a18:	02 f4       	mov %d4,%d15
80006a1a:	6d 00 db 17 	call 800099d0 <IfxScuWdt_setCpuEndinit>
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
            {
                IfxPort_resetESR(port, pinIndex);
                result = TRUE;
80006a1e:	82 12       	mov %d2,1
            break;
        }
    }

    return result;
}
80006a20:	00 90       	ret 
boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80006a22:	82 0f       	mov %d15,0
80006a24:	3c e2       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a26:	82 1f       	mov %d15,1
80006a28:	3c e0       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a2a:	82 2f       	mov %d15,2
80006a2c:	3c de       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a2e:	82 3f       	mov %d15,3
80006a30:	3c dc       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a32:	82 4f       	mov %d15,4
80006a34:	3c da       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a36:	82 5f       	mov %d15,5
80006a38:	3c d8       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a3a:	82 6f       	mov %d15,6
80006a3c:	3c d6       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a3e:	82 7f       	mov %d15,7
80006a40:	3c d4       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a42:	da 08       	mov %d15,8
80006a44:	3c d2       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a46:	da 09       	mov %d15,9
80006a48:	3c d0       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a4a:	da 0a       	mov %d15,10
80006a4c:	3c ce       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a4e:	da 0b       	mov %d15,11
80006a50:	3c cc       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a52:	da 0c       	mov %d15,12
80006a54:	3c ca       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>
80006a56:	da 0d       	mov %d15,13
80006a58:	3c c8       	j 800069e8 <IfxPort_disableEmergencyStop+0x82>

80006a5a <IfxPort_enableEmergencyStop>:
    return result;
}


boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
80006a5a:	82 18       	mov %d8,1
80006a5c:	0f 48 00 80 	sh %d8,%d8,%d4
80006a60:	91 00 00 d8 	movh.a %a13,32768
80006a64:	40 4c       	mov.aa %a12,%a4
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006a66:	53 18 40 a0 	mul.u %e10,%d8,1
    sint32  portIndex;
    boolean result = FALSE;
80006a6a:	82 02       	mov %d2,0

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80006a6c:	82 0f       	mov %d15,0
80006a6e:	d9 dd 38 f0 	lea %a13,[%a13]1016 <800003f8 <IfxPort_cfg_esrMasks>>
void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    __ldmst(&port->ESR.U, 1U << pinIndex, 1U << pinIndex);
80006a72:	d9 4e 10 10 	lea %a14,[%a4]80 <800003f8 <IfxPort_cfg_esrMasks>>
80006a76:	3c 06       	j 80006a82 <IfxPort_enableEmergencyStop+0x28>
boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80006a78:	c2 1f       	add %d15,1
80006a7a:	8b 0f 21 32 	ne %d3,%d15,16
80006a7e:	df 03 1d 00 	jeq %d3,0,80006ab8 <IfxPort_enableEmergencyStop+0x5e>
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
80006a82:	d0 df       	addsc.a %a15,%a13,%d15,3
80006a84:	c8 02       	ld.a %a2,[%a15]0
80006a86:	7d c2 f9 ff 	jne.a %a2,%a12,80006a78 <IfxPort_enableEmergencyStop+0x1e>
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
80006a8a:	b9 f3 04 00 	ld.hu %d3,[%a15]4
80006a8e:	26 83       	and %d3,%d8
80006a90:	df 03 f4 7f 	jeq %d3,0,80006a78 <IfxPort_enableEmergencyStop+0x1e>
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006a94:	6d 00 58 16 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80006a98:	02 24       	mov %d4,%d2
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006a9a:	02 29       	mov %d9,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006a9c:	6d 00 56 15 	call 80009548 <IfxScuWdt_clearCpuEndinit>

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006aa0:	02 8b       	mov %d11,%d8
80006aa2:	49 ea 40 08 	ldmst [%a14]0,%e10
    __ldmst(&port->ESR.U, 1U << pinIndex, 1U << pinIndex);
    IfxScuWdt_setCpuEndinit(passwd);
80006aa6:	02 94       	mov %d4,%d9
80006aa8:	6d 00 94 17 	call 800099d0 <IfxScuWdt_setCpuEndinit>
boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80006aac:	c2 1f       	add %d15,1
80006aae:	8b 0f 21 32 	ne %d3,%d15,16
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
            {
                IfxPort_setESR(port, pinIndex);
                result = TRUE;
80006ab2:	82 12       	mov %d2,1
boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80006ab4:	df 03 e7 ff 	jne %d3,0,80006a82 <IfxPort_enableEmergencyStop+0x28>
            }
        }
    }

    return result;
}
80006ab8:	00 90       	ret 

80006aba <IfxPort_getAddress>:


Ifx_P *IfxPort_getAddress(IfxPort_Index port)
{
80006aba:	91 00 00 38 	movh.a %a3,32768
80006abe:	82 0f       	mov %d15,0
80006ac0:	d9 33 38 d0 	lea %a3,[%a3]888 <80000378 <IfxPort_cfg_indexMap>>
80006ac4:	3c 0a       	j 80006ad8 <IfxPort_getAddress+0x1e>
80006ac6:	c2 12       	add %d2,1
    Ifx_P *module = NULL_PTR;
    uint8  i      = 0;

    while ((i < IFXPORT_NUM_MODULES) && (module == NULL_PTR))
80006ac8:	8f f2 0f 21 	and %d2,%d2,255
80006acc:	8b 02 61 22 	lt.u %d2,%d2,16
80006ad0:	26 32       	and %d2,%d3
80006ad2:	c2 1f       	add %d15,1
80006ad4:	df 02 19 00 	jeq %d2,0,80006b06 <IfxPort_getAddress+0x4c>
80006ad8:	8f ff 0f 31 	and %d3,%d15,255
    {
        if (IfxPort_cfg_indexMap[i].index == port)
80006adc:	01 33 03 f6 	addsc.a %a15,%a3,%d3,3
80006ae0:	8f ff 0f 21 	and %d2,%d15,255
80006ae4:	48 15       	ld.w %d5,[%a15]4
80006ae6:	82 13       	mov %d3,1
80006ae8:	a0 02       	mov.a %a2,0
80006aea:	5f 45 ee ff 	jne %d5,%d4,80006ac6 <IfxPort_getAddress+0xc>
        {
            module = IfxPort_cfg_indexMap[i].module;
80006aee:	c8 02       	ld.a %a2,[%a15]0
80006af0:	c2 12       	add %d2,1
Ifx_P *IfxPort_getAddress(IfxPort_Index port)
{
    Ifx_P *module = NULL_PTR;
    uint8  i      = 0;

    while ((i < IFXPORT_NUM_MODULES) && (module == NULL_PTR))
80006af2:	8f f2 0f 21 	and %d2,%d2,255
80006af6:	01 02 80 34 	eqz.a %d3,%a2
80006afa:	8b 02 61 22 	lt.u %d2,%d2,16
80006afe:	26 32       	and %d2,%d3
80006b00:	c2 1f       	add %d15,1
80006b02:	df 02 eb ff 	jne %d2,0,80006ad8 <IfxPort_getAddress+0x1e>

        i++;
    }

    return module;
}
80006b06:	00 90       	ret 

80006b08 <IfxPort_getIndex>:

    result = IfxPort_Index_none;

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
    {
        if (IfxPort_cfg_indexMap[index].module == port)
80006b08:	91 00 00 28 	movh.a %a2,32768
80006b0c:	d9 2f 38 d0 	lea %a15,[%a2]888 <80000378 <IfxPort_cfg_indexMap>>
80006b10:	99 22 38 d0 	ld.a %a2,[%a2]888 <80000378 <IfxPort_cfg_indexMap>>
80006b14:	7d 42 3f 00 	jeq.a %a2,%a4,80006b92 <IfxPort_getIndex+0x8a>
80006b18:	c8 22       	ld.a %a2,[%a15]8
80006b1a:	7d 42 3e 00 	jeq.a %a2,%a4,80006b96 <IfxPort_getIndex+0x8e>
80006b1e:	c8 42       	ld.a %a2,[%a15]16
80006b20:	7d 42 3d 00 	jeq.a %a2,%a4,80006b9a <IfxPort_getIndex+0x92>
80006b24:	c8 62       	ld.a %a2,[%a15]24
80006b26:	7d 42 3c 00 	jeq.a %a2,%a4,80006b9e <IfxPort_getIndex+0x96>
80006b2a:	c8 82       	ld.a %a2,[%a15]32
80006b2c:	7d 42 3b 00 	jeq.a %a2,%a4,80006ba2 <IfxPort_getIndex+0x9a>
80006b30:	c8 a2       	ld.a %a2,[%a15]40
80006b32:	7d 42 3a 00 	jeq.a %a2,%a4,80006ba6 <IfxPort_getIndex+0x9e>
80006b36:	c8 c2       	ld.a %a2,[%a15]48
80006b38:	7d 42 39 00 	jeq.a %a2,%a4,80006baa <IfxPort_getIndex+0xa2>
80006b3c:	c8 e2       	ld.a %a2,[%a15]56
80006b3e:	7d 42 38 00 	jeq.a %a2,%a4,80006bae <IfxPort_getIndex+0xa6>
80006b42:	99 f2 00 10 	ld.a %a2,[%a15]64
80006b46:	7d 42 36 00 	jeq.a %a2,%a4,80006bb2 <IfxPort_getIndex+0xaa>
80006b4a:	99 f2 08 10 	ld.a %a2,[%a15]72
80006b4e:	7d 42 34 00 	jeq.a %a2,%a4,80006bb6 <IfxPort_getIndex+0xae>
80006b52:	99 f2 10 10 	ld.a %a2,[%a15]80
80006b56:	7d 42 32 00 	jeq.a %a2,%a4,80006bba <IfxPort_getIndex+0xb2>
80006b5a:	99 f2 18 10 	ld.a %a2,[%a15]88
80006b5e:	7d 42 30 00 	jeq.a %a2,%a4,80006bbe <IfxPort_getIndex+0xb6>
80006b62:	99 f2 20 10 	ld.a %a2,[%a15]96
80006b66:	7d 42 2e 00 	jeq.a %a2,%a4,80006bc2 <IfxPort_getIndex+0xba>
80006b6a:	99 f2 28 10 	ld.a %a2,[%a15]104
80006b6e:	7d 42 2c 00 	jeq.a %a2,%a4,80006bc6 <IfxPort_getIndex+0xbe>
80006b72:	99 f2 30 10 	ld.a %a2,[%a15]112
80006b76:	7d 42 09 00 	jeq.a %a2,%a4,80006b88 <IfxPort_getIndex+0x80>
80006b7a:	99 f2 38 10 	ld.a %a2,[%a15]120
IfxPort_Index IfxPort_getIndex(Ifx_P *port)
{
    uint32        index;
    IfxPort_Index result;

    result = IfxPort_Index_none;
80006b7e:	82 f2       	mov %d2,-1

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
80006b80:	da 0f       	mov %d15,15
    {
        if (IfxPort_cfg_indexMap[index].module == port)
80006b82:	7d 42 04 00 	jeq.a %a2,%a4,80006b8a <IfxPort_getIndex+0x82>
            break;
        }
    }

    return result;
}
80006b86:	00 90       	ret 
    uint32        index;
    IfxPort_Index result;

    result = IfxPort_Index_none;

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
80006b88:	da 0e       	mov %d15,14
    {
        if (IfxPort_cfg_indexMap[index].module == port)
        {
            result = (IfxPort_Index)IfxPort_cfg_indexMap[index].index;
80006b8a:	d0 ff       	addsc.a %a15,%a15,%d15,3
80006b8c:	79 f2 04 00 	ld.b %d2,[%a15]4
            break;
        }
    }

    return result;
}
80006b90:	00 90       	ret 
    uint32        index;
    IfxPort_Index result;

    result = IfxPort_Index_none;

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
80006b92:	82 0f       	mov %d15,0
80006b94:	3c fb       	j 80006b8a <IfxPort_getIndex+0x82>
80006b96:	82 1f       	mov %d15,1
80006b98:	3c f9       	j 80006b8a <IfxPort_getIndex+0x82>
80006b9a:	82 2f       	mov %d15,2
80006b9c:	3c f7       	j 80006b8a <IfxPort_getIndex+0x82>
80006b9e:	82 3f       	mov %d15,3
80006ba0:	3c f5       	j 80006b8a <IfxPort_getIndex+0x82>
80006ba2:	82 4f       	mov %d15,4
80006ba4:	3c f3       	j 80006b8a <IfxPort_getIndex+0x82>
80006ba6:	82 5f       	mov %d15,5
80006ba8:	3c f1       	j 80006b8a <IfxPort_getIndex+0x82>
80006baa:	82 6f       	mov %d15,6
80006bac:	3c ef       	j 80006b8a <IfxPort_getIndex+0x82>
80006bae:	82 7f       	mov %d15,7
80006bb0:	3c ed       	j 80006b8a <IfxPort_getIndex+0x82>
80006bb2:	da 08       	mov %d15,8
80006bb4:	3c eb       	j 80006b8a <IfxPort_getIndex+0x82>
80006bb6:	da 09       	mov %d15,9
80006bb8:	3c e9       	j 80006b8a <IfxPort_getIndex+0x82>
80006bba:	da 0a       	mov %d15,10
80006bbc:	3c e7       	j 80006b8a <IfxPort_getIndex+0x82>
80006bbe:	da 0b       	mov %d15,11
80006bc0:	3c e5       	j 80006b8a <IfxPort_getIndex+0x82>
80006bc2:	da 0c       	mov %d15,12
80006bc4:	3c e3       	j 80006b8a <IfxPort_getIndex+0x82>
80006bc6:	da 0d       	mov %d15,13
80006bc8:	3c e1       	j 80006b8a <IfxPort_getIndex+0x82>

80006bca <IfxPort_resetESR>:
    return result;
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
80006bca:	40 4f       	mov.aa %a15,%a4
80006bcc:	02 48       	mov %d8,%d4
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006bce:	6d 00 bb 15 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80006bd2:	02 24       	mov %d4,%d2
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006bd4:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006bd6:	6d 00 b9 14 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    __ldmst(&port->ESR.U, 1U << pinIndex, 0);
80006bda:	82 12       	mov %d2,1
80006bdc:	d9 f4 10 10 	lea %a4,[%a15]80
80006be0:	0f 82 00 20 	sh %d2,%d2,%d8
80006be4:	d2 06       	mov %e6,0
80006be6:	02 27       	mov %d7,%d2
80006be8:	49 46 40 08 	ldmst [%a4]0,%e6
    IfxScuWdt_setCpuEndinit(passwd);
80006bec:	02 f4       	mov %d4,%d15
80006bee:	1d 00 f1 16 	j 800099d0 <IfxScuWdt_setCpuEndinit>

80006bf2 <IfxPort_setESR>:
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
80006bf2:	40 4f       	mov.aa %a15,%a4
80006bf4:	02 48       	mov %d8,%d4
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006bf6:	6d 00 a7 15 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80006bfa:	02 24       	mov %d4,%d2
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006bfc:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006bfe:	6d 00 a5 14 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    __ldmst(&port->ESR.U, 1U << pinIndex, 1U << pinIndex);
80006c02:	82 12       	mov %d2,1
80006c04:	0f 82 00 20 	sh %d2,%d2,%d8
80006c08:	d9 f4 10 10 	lea %a4,[%a15]80
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006c0c:	53 12 40 60 	mul.u %e6,%d2,1

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006c10:	02 27       	mov %d7,%d2
80006c12:	49 46 40 08 	ldmst [%a4]0,%e6
    IfxScuWdt_setCpuEndinit(passwd);
80006c16:	02 f4       	mov %d4,%d15
80006c18:	1d 00 dc 16 	j 800099d0 <IfxScuWdt_setCpuEndinit>

80006c1c <IfxPort_setGroupModeInput>:
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006c1c:	82 0f       	mov %d15,0
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxPort_setGroupModeInput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_InputMode mode)
{
80006c1e:	20 20       	sub.a %sp,32
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006c20:	78 00       	st.w [%sp]0,%d15
        iocrMask[i] = 0;
80006c22:	78 04       	st.w [%sp]16,%d15
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006c24:	78 01       	st.w [%sp]4,%d15
        iocrMask[i] = 0;
80006c26:	78 05       	st.w [%sp]20,%d15
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006c28:	78 02       	st.w [%sp]8,%d15
        iocrMask[i] = 0;
80006c2a:	78 06       	st.w [%sp]24,%d15
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006c2c:	78 03       	st.w [%sp]12,%d15
        iocrMask[i] = 0;
80006c2e:	78 07       	st.w [%sp]28,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
80006c30:	8b 04 a1 f2 	ge.u %d15,%d4,16
        iocrVal[i]  = 0;
        iocrMask[i] = 0;
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;
80006c34:	0f 45 00 50 	sh %d5,%d5,%d4

    for (i = pinIndex; i < 16; i++)
80006c38:	ee 23       	jnz %d15,80006c7e <IfxPort_setGroupModeInput+0x62>
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80006c3a:	8b f4 00 f1 	rsub %d15,%d4,15
80006c3e:	60 ff       	mov.a %a15,%d15
80006c40:	3b 80 0f 30 	mov %d3,248
    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
80006c44:	57 05 61 f4 	extr.u %d15,%d5,%d4,1
80006c48:	6e 18       	jz %d15,80006c78 <IfxPort_setGroupModeInput+0x5c>
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80006c4a:	8f 34 c0 21 	andn %d2,%d4,3
80006c4e:	d9 a3 20 00 	lea %a3,[%sp]32
80006c52:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
80006c56:	8f 34 00 f1 	and %d15,%d4,3
80006c5a:	06 3f       	sh %d15,3
            iocrMask[index] |= (0x1FU << 3) << shift;
80006c5c:	19 27 f0 ff 	ld.w %d7,[%a2]-16
80006c60:	0f f3 00 20 	sh %d2,%d3,%d15
80006c64:	a6 72       	or %d2,%d7
80006c66:	59 22 f0 ff 	st.w [%a2]-16,%d2
            iocrVal[index]  |= (mode) << shift;
80006c6a:	19 22 e0 ff 	ld.w %d2,[%a2]-32
80006c6e:	0f f6 00 f0 	sh %d15,%d6,%d15
80006c72:	a6 2f       	or %d15,%d2
80006c74:	59 2f e0 ff 	st.w [%a2]-32,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
80006c78:	c2 14       	add %d4,1
80006c7a:	fd f0 e5 7f 	loop %a15,80006c44 <IfxPort_setGroupModeInput+0x28>
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006c7e:	58 04       	ld.w %d15,[%sp]16
80006c80:	6e 08       	jz %d15,80006c90 <IfxPort_setGroupModeInput+0x74>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006c82:	d9 4f 10 00 	lea %a15,[%a4]16
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006c86:	54 a2       	ld.w %d2,[%sp]
80006c88:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006c8a:	02 f3       	mov %d3,%d15
80006c8c:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006c90:	58 05       	ld.w %d15,[%sp]20
80006c92:	6e 09       	jz %d15,80006ca4 <IfxPort_setGroupModeInput+0x88>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006c94:	d9 4f 14 00 	lea %a15,[%a4]20
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006c98:	19 a2 04 00 	ld.w %d2,[%sp]4
80006c9c:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006c9e:	02 f3       	mov %d3,%d15
80006ca0:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006ca4:	58 06       	ld.w %d15,[%sp]24
80006ca6:	6e 09       	jz %d15,80006cb8 <IfxPort_setGroupModeInput+0x9c>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006ca8:	d9 4f 18 00 	lea %a15,[%a4]24
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006cac:	19 a2 08 00 	ld.w %d2,[%sp]8
80006cb0:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006cb2:	02 f3       	mov %d3,%d15
80006cb4:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006cb8:	58 07       	ld.w %d15,[%sp]28
80006cba:	6e 0a       	jz %d15,80006cce <IfxPort_setGroupModeInput+0xb2>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006cbc:	d9 44 1c 00 	lea %a4,[%a4]28
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006cc0:	19 a2 0c 00 	ld.w %d2,[%sp]12
80006cc4:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006cc6:	02 f3       	mov %d3,%d15
80006cc8:	49 42 40 08 	ldmst [%a4]0,%e2
80006ccc:	00 90       	ret 
80006cce:	00 90       	ret 

80006cd0 <IfxPort_setGroupModeOutput>:
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006cd0:	82 0f       	mov %d15,0
    }
}


void IfxPort_setGroupModeOutput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_OutputMode mode, IfxPort_OutputIdx index)
{
80006cd2:	20 20       	sub.a %sp,32
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006cd4:	78 00       	st.w [%sp]0,%d15
        iocrMask[i] = 0;
80006cd6:	78 04       	st.w [%sp]16,%d15
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006cd8:	78 01       	st.w [%sp]4,%d15
        iocrMask[i] = 0;
80006cda:	78 05       	st.w [%sp]20,%d15
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006cdc:	78 02       	st.w [%sp]8,%d15
        iocrMask[i] = 0;
80006cde:	78 06       	st.w [%sp]24,%d15
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80006ce0:	78 03       	st.w [%sp]12,%d15
        iocrMask[i] = 0;
80006ce2:	78 07       	st.w [%sp]28,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
80006ce4:	8b 04 a1 f2 	ge.u %d15,%d4,16
        iocrVal[i]  = 0;
        iocrMask[i] = 0;
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;
80006ce8:	0f 45 00 50 	sh %d5,%d5,%d4

    for (i = pinIndex; i < 16; i++)
80006cec:	ee 24       	jnz %d15,80006d34 <IfxPort_setGroupModeOutput+0x64>
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80006cee:	8b f4 00 f1 	rsub %d15,%d4,15
80006cf2:	60 ff       	mov.a %a15,%d15
80006cf4:	3b 80 0f 70 	mov %d7,248
    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
80006cf8:	57 05 61 f4 	extr.u %d15,%d5,%d4,1
80006cfc:	6e 19       	jz %d15,80006d2e <IfxPort_setGroupModeOutput+0x5e>
        {
            uint32 index = i / 4;
80006cfe:	8f e4 1f 20 	sh %d2,%d4,-2
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80006d02:	d9 a3 20 00 	lea %a3,[%sp]32
80006d06:	01 32 02 26 	addsc.a %a2,%a3,%d2,2
    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
80006d0a:	8f 34 00 f1 	and %d15,%d4,3
80006d0e:	06 3f       	sh %d15,3
            iocrMask[index] |= (0x1FU << 3) << shift;
            iocrVal[index]  |= (mode | index) << shift;
80006d10:	a6 62       	or %d2,%d6
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80006d12:	0f f7 00 30 	sh %d3,%d7,%d15
80006d16:	19 20 f0 ff 	ld.w %d0,[%a2]-16
            iocrVal[index]  |= (mode | index) << shift;
80006d1a:	0f f2 00 f0 	sh %d15,%d2,%d15
80006d1e:	19 22 e0 ff 	ld.w %d2,[%a2]-32
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80006d22:	a6 03       	or %d3,%d0
            iocrVal[index]  |= (mode | index) << shift;
80006d24:	a6 2f       	or %d15,%d2
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80006d26:	59 23 f0 ff 	st.w [%a2]-16,%d3
            iocrVal[index]  |= (mode | index) << shift;
80006d2a:	59 2f e0 ff 	st.w [%a2]-32,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
80006d2e:	c2 14       	add %d4,1
80006d30:	fd f0 e4 7f 	loop %a15,80006cf8 <IfxPort_setGroupModeOutput+0x28>
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006d34:	58 04       	ld.w %d15,[%sp]16
80006d36:	6e 08       	jz %d15,80006d46 <IfxPort_setGroupModeOutput+0x76>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006d38:	d9 4f 10 00 	lea %a15,[%a4]16
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006d3c:	54 a2       	ld.w %d2,[%sp]
80006d3e:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006d40:	02 f3       	mov %d3,%d15
80006d42:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006d46:	58 05       	ld.w %d15,[%sp]20
80006d48:	6e 09       	jz %d15,80006d5a <IfxPort_setGroupModeOutput+0x8a>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006d4a:	d9 4f 14 00 	lea %a15,[%a4]20
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006d4e:	19 a2 04 00 	ld.w %d2,[%sp]4
80006d52:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006d54:	02 f3       	mov %d3,%d15
80006d56:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006d5a:	58 06       	ld.w %d15,[%sp]24
80006d5c:	6e 09       	jz %d15,80006d6e <IfxPort_setGroupModeOutput+0x9e>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006d5e:	d9 4f 18 00 	lea %a15,[%a4]24
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006d62:	19 a2 08 00 	ld.w %d2,[%sp]8
80006d66:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006d68:	02 f3       	mov %d3,%d15
80006d6a:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80006d6e:	58 07       	ld.w %d15,[%sp]28
80006d70:	6e 0a       	jz %d15,80006d84 <IfxPort_setGroupModeOutput+0xb4>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80006d72:	d9 44 1c 00 	lea %a4,[%a4]28
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006d76:	19 a2 0c 00 	ld.w %d2,[%sp]12
80006d7a:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006d7c:	02 f3       	mov %d3,%d15
80006d7e:	49 42 40 08 	ldmst [%a4]0,%e2
80006d82:	00 90       	ret 
80006d84:	00 90       	ret 

80006d86 <IfxPort_setGroupPadDriver>:
    }
}


void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver)
{
80006d86:	20 10       	sub.a %sp,16
80006d88:	02 4f       	mov %d15,%d4
80006d8a:	02 5a       	mov %d10,%d5
80006d8c:	40 4c       	mov.aa %a12,%a4
80006d8e:	02 68       	mov %d8,%d6
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006d90:	6d 00 da 14 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80006d94:	02 24       	mov %d4,%d2
}


void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006d96:	02 29       	mov %d9,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006d98:	6d 00 d8 13 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        uint32 pdrMask[2];

        /* initialise */
        for (i = 0; i < 2; i++)
        {
            pdrVal[i]  = 0;
80006d9c:	82 03       	mov %d3,0
80006d9e:	74 a3       	st.w [%sp],%d3
            pdrMask[i] = 0;
80006da0:	59 a3 08 00 	st.w [%sp]8,%d3
        uint32 pdrMask[2];

        /* initialise */
        for (i = 0; i < 2; i++)
        {
            pdrVal[i]  = 0;
80006da4:	59 a3 04 00 	st.w [%sp]4,%d3
            pdrMask[i] = 0;
80006da8:	59 a3 0c 00 	st.w [%sp]12,%d3
        }

        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;

        for (i = pinIndex; i < 16; i++)
80006dac:	8b 0f a1 22 	ge.u %d2,%d15,16
            pdrVal[i]  = 0;
            pdrMask[i] = 0;
        }

        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;
80006db0:	0f fa 00 50 	sh %d5,%d10,%d15

        for (i = pinIndex; i < 16; i++)
80006db4:	df 02 36 80 	jne %d2,0,80006e20 <IfxPort_setGroupPadDriver+0x9a>
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
80006db8:	8b ff 00 21 	rsub %d2,%d15,15
80006dbc:	60 2f       	mov.a %a15,%d2
        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;

        for (i = pinIndex; i < 16; i++)
        {
            if ((imask & (1U << i)) != 0)
80006dbe:	57 05 61 3f 	extr.u %d3,%d5,%d15,1
80006dc2:	df 03 18 00 	jeq %d3,0,80006df2 <IfxPort_setGroupPadDriver+0x6c>
            {
                uint32 index = i / 8;
80006dc6:	8f df 1f 70 	sh %d7,%d15,-3
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
80006dca:	d9 a3 10 00 	lea %a3,[%sp]16
80006dce:	01 37 02 26 	addsc.a %a2,%a3,%d7,2
        for (i = pinIndex; i < 16; i++)
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
80006dd2:	8f 7f 00 31 	and %d3,%d15,7
                pdrMask[index] |= (0xFUL << shift);
80006dd6:	19 27 f8 ff 	ld.w %d7,[%a2]-8
        for (i = pinIndex; i < 16; i++)
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
80006dda:	06 23       	sh %d3,2
                pdrMask[index] |= (0xFUL << shift);
                pdrVal[index]  |= (padDriver << shift);
80006ddc:	19 22 f0 ff 	ld.w %d2,[%a2]-16
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
80006de0:	d7 f7 04 73 	insert %d7,%d7,15,%d3,4
                pdrVal[index]  |= (padDriver << shift);
80006de4:	0f 38 00 30 	sh %d3,%d8,%d3
80006de8:	a6 23       	or %d3,%d2
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
80006dea:	59 27 f8 ff 	st.w [%a2]-8,%d7
                pdrVal[index]  |= (padDriver << shift);
80006dee:	59 23 f0 ff 	st.w [%a2]-16,%d3
        }

        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;

        for (i = pinIndex; i < 16; i++)
80006df2:	c2 1f       	add %d15,1
80006df4:	fd f0 e5 7f 	loop %a15,80006dbe <IfxPort_setGroupPadDriver+0x38>
        }

        /* write PDRx */
        for (i = 0; i < 2; i++)
        {
            if (pdrMask[i] != 0)
80006df8:	19 a2 08 00 	ld.w %d2,[%sp]8
80006dfc:	58 03       	ld.w %d15,[%sp]12
80006dfe:	76 28       	jz %d2,80006e0e <IfxPort_setGroupPadDriver+0x88>
            {
                __ldmst(&((&(port->PDR0.U))[i]), pdrMask[i], pdrVal[i]);
80006e00:	d9 cf 00 10 	lea %a15,[%a12]64
80006e04:	54 a6       	ld.w %d6,[%sp]
80006e06:	82 07       	mov %d7,0
80006e08:	02 27       	mov %d7,%d2
80006e0a:	49 f6 40 08 	ldmst [%a15]0,%e6
        }

        /* write PDRx */
        for (i = 0; i < 2; i++)
        {
            if (pdrMask[i] != 0)
80006e0e:	6e 09       	jz %d15,80006e20 <IfxPort_setGroupPadDriver+0x9a>
            {
                __ldmst(&((&(port->PDR0.U))[i]), pdrMask[i], pdrVal[i]);
80006e10:	d9 cc 04 10 	lea %a12,[%a12]68
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006e14:	19 a6 04 00 	ld.w %d6,[%sp]4
80006e18:	82 07       	mov %d7,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006e1a:	02 f7       	mov %d7,%d15
80006e1c:	49 c6 40 08 	ldmst [%a12]0,%e6
            }
        }
    }
    IfxScuWdt_setCpuEndinit(passwd);
80006e20:	02 94       	mov %d4,%d9
}
80006e22:	d9 aa 10 00 	lea %sp,[%sp]16
            {
                __ldmst(&((&(port->PDR0.U))[i]), pdrMask[i], pdrVal[i]);
            }
        }
    }
    IfxScuWdt_setCpuEndinit(passwd);
80006e26:	1d 00 d5 15 	j 800099d0 <IfxScuWdt_setCpuEndinit>

80006e2a <IfxPort_setPinMode>:
{
    volatile Ifx_P_IOCR0 *iocr      = &(port->IOCR0);
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;

    if (port == &MODULE_P40)
80006e2a:	91 40 00 2f 	movh.a %a2,61444

void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode)
{
    volatile Ifx_P_IOCR0 *iocr      = &(port->IOCR0);
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;
80006e2e:	8f 34 00 81 	and %d8,%d4,3

    if (port == &MODULE_P40)
80006e32:	d9 22 00 0e 	lea %a2,[%a2]-8192 <f003e000 <_SMALL_DATA4_+0x40036000>>
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode)
{
80006e36:	20 08       	sub.a %sp,8
80006e38:	02 4f       	mov %d15,%d4
    volatile Ifx_P_IOCR0 *iocr      = &(port->IOCR0);
80006e3a:	d9 4f 10 00 	lea %a15,[%a4]16
    uint8                 iocrIndex = (pinIndex / 4);
80006e3e:	8f e4 1f 90 	sh %d9,%d4,-2
    uint8                 shift     = (pinIndex & 0x3U) * 8;
80006e42:	06 38       	sh %d8,3

    if (port == &MODULE_P40)
80006e44:	7d 24 0e 00 	jeq.a %a4,%a2,80006e60 <IfxPort_setPinMode+0x36>
        IfxScuWdt_clearCpuEndinit(passwd);
        port->PDISC.U &= ~(1 << pinIndex);
        IfxScuWdt_setCpuEndinit(passwd);
    }

    __ldmst(&iocr[iocrIndex].U, (0xFFUL << shift), (mode << shift));
80006e48:	da ff       	mov %d15,255
80006e4a:	01 f9 02 f6 	addsc.a %a15,%a15,%d9,2
80006e4e:	0f 8f 00 f0 	sh %d15,%d15,%d8
80006e52:	0f 85 00 20 	sh %d2,%d5,%d8
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006e56:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006e58:	02 f3       	mov %d3,%d15
80006e5a:	49 f2 40 08 	ldmst [%a15]0,%e2
80006e5e:	00 90       	ret 
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;

    if (port == &MODULE_P40)
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006e60:	74 a5       	st.w [%sp],%d5
80006e62:	b5 a4 04 00 	st.a [%sp]4,%a4
80006e66:	6d 00 6f 14 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>
        IfxScuWdt_clearCpuEndinit(passwd);
80006e6a:	02 24       	mov %d4,%d2
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;

    if (port == &MODULE_P40)
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006e6c:	02 2a       	mov %d10,%d2
        IfxScuWdt_clearCpuEndinit(passwd);
80006e6e:	6d 00 6d 13 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        port->PDISC.U &= ~(1 << pinIndex);
80006e72:	99 a4 04 00 	ld.a %a4,[%sp]4
        IfxScuWdt_setCpuEndinit(passwd);
80006e76:	02 a4       	mov %d4,%d10

    if (port == &MODULE_P40)
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
        IfxScuWdt_clearCpuEndinit(passwd);
        port->PDISC.U &= ~(1 << pinIndex);
80006e78:	19 42 20 10 	ld.w %d2,[%a4]96
80006e7c:	d7 02 01 ff 	insert %d15,%d2,0,%d15,1
80006e80:	59 4f 20 10 	st.w [%a4]96,%d15
        IfxScuWdt_setCpuEndinit(passwd);
80006e84:	6d 00 a6 15 	call 800099d0 <IfxScuWdt_setCpuEndinit>
80006e88:	54 a5       	ld.w %d5,[%sp]
80006e8a:	3c df       	j 80006e48 <IfxPort_setPinMode+0x1e>

80006e8c <IfxPort_setPinModeLvdsHigh>:
    __ldmst(&iocr[iocrIndex].U, (0xFFUL << shift), (mode << shift));
}


void IfxPort_setPinModeLvdsHigh(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode, IfxPort_ControlledBy enablePortControlled)
{
80006e8c:	0b 45 10 88 	mov %e8,%d5,%d4
80006e90:	40 4f       	mov.aa %a15,%a4
80006e92:	02 6a       	mov %d10,%d6
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006e94:	6d 00 58 14 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80006e98:	02 24       	mov %d4,%d2
}


void IfxPort_setPinModeLvdsHigh(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode, IfxPort_ControlledBy enablePortControlled)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006e9a:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006e9c:	6d 00 56 13 	call 80009548 <IfxScuWdt_clearCpuEndinit>

    if (mode < IfxPort_Mode_outputPushPullGeneral)
80006ea0:	37 09 48 50 	extr %d5,%d9,0,8
80006ea4:	bf 05 13 00 	jlt %d5,0,80006eca <IfxPort_setPinModeLvdsHigh+0x3e>
    {
        if (pinIndex < 2)
80006ea8:	bf 28 0e 80 	jlt.u %d8,2,80006ec4 <IfxPort_setPinModeLvdsHigh+0x38>
        {}
        else
        {
            port->LPCR1.B_P21.RDIS_CTRL = enablePortControlled;
80006eac:	19 f2 24 20 	ld.w %d2,[%a15]164
80006eb0:	37 a2 01 a0 	insert %d10,%d2,%d10,0,1
80006eb4:	59 fa 24 20 	st.w [%a15]164,%d10
            port->LPCR1.B_P21.RX_DIS    = 0;
80006eb8:	19 f2 24 20 	ld.w %d2,[%a15]164
80006ebc:	8f 22 c0 21 	andn %d2,%d2,2
80006ec0:	59 f2 24 20 	st.w [%a15]164,%d2
        port->LPCR2.B.TDIS_CTRL = enablePortControlled;
        port->LPCR2.B.TX_DIS    = 0;
        port->LPCR2.B.TX_PD     = 0;
    }

    IfxScuWdt_setCpuEndinit(passwd);
80006ec4:	02 f4       	mov %d4,%d15
80006ec6:	1d 00 85 15 	j 800099d0 <IfxScuWdt_setCpuEndinit>
            port->LPCR1.B_P21.RX_DIS    = 0;
        }
    }
    else
    {
        port->LPCR2.B.TDIS_CTRL = enablePortControlled;
80006eca:	19 f2 28 20 	ld.w %d2,[%a15]168
        port->LPCR2.B.TX_DIS    = 0;
        port->LPCR2.B.TX_PD     = 0;
    }

    IfxScuWdt_setCpuEndinit(passwd);
80006ece:	02 f4       	mov %d4,%d15
            port->LPCR1.B_P21.RX_DIS    = 0;
        }
    }
    else
    {
        port->LPCR2.B.TDIS_CTRL = enablePortControlled;
80006ed0:	67 a2 0c a0 	ins.t %d10,%d2,12,%d10,0
80006ed4:	59 fa 28 20 	st.w [%a15]168,%d10
        port->LPCR2.B.TX_DIS    = 0;
80006ed8:	19 f2 28 20 	ld.w %d2,[%a15]168
80006edc:	b7 02 81 26 	insert %d2,%d2,0,13,1
80006ee0:	59 f2 28 20 	st.w [%a15]168,%d2
        port->LPCR2.B.TX_PD     = 0;
80006ee4:	19 f2 28 20 	ld.w %d2,[%a15]168
80006ee8:	b7 02 01 27 	insert %d2,%d2,0,14,1
80006eec:	59 f2 28 20 	st.w [%a15]168,%d2
    }

    IfxScuWdt_setCpuEndinit(passwd);
80006ef0:	1d 00 70 15 	j 800099d0 <IfxScuWdt_setCpuEndinit>

80006ef4 <IfxPort_setPinModeLvdsMedium>:
}


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
80006ef4:	0b 65 10 a8 	mov %e10,%d5,%d6
80006ef8:	40 4f       	mov.aa %a15,%a4
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
80006efa:	8f f4 1f 90 	sh %d9,%d4,-1
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
80006efe:	02 48       	mov %d8,%d4
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();
80006f00:	6d 00 22 14 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80006f04:	02 24       	mov %d4,%d2
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();
80006f06:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006f08:	6d 00 20 13 	call 80009548 <IfxScuWdt_clearCpuEndinit>
}


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
    uint32                pdrOffset  = (pinIndex / 8);
80006f0c:	06 d8       	sh %d8,-3
    uint32                shift      = ((pinIndex / 2) * 8);
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
80006f0e:	d9 f2 00 10 	lea %a2,[%a15]64
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
80006f12:	01 28 02 26 	addsc.a %a2,%a2,%d8,2


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
80006f16:	8f 39 00 20 	sh %d2,%d9,3
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
80006f1a:	d9 f4 20 20 	lea %a4,[%a15]160
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
        lpcr[lpcrOffset].B.PS1 = padSupply;
80006f1e:	01 49 02 46 	addsc.a %a4,%a4,%d9,2
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
80006f22:	0f 2b 00 50 	sh %d5,%d11,%d2
80006f26:	74 25       	st.w [%a2],%d5
        lpcr[lpcrOffset].B.PS1 = padSupply;
80006f28:	54 46       	ld.w %d6,[%a4]
    }
    IfxScuWdt_setCpuEndinit(passwd);
80006f2a:	02 f4       	mov %d4,%d15
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
        lpcr[lpcrOffset].B.PS1 = padSupply;
80006f2c:	67 a6 01 60 	ins.t %d6,%d6,1,%d10,0
80006f30:	74 46       	st.w [%a4],%d6
    }
    IfxScuWdt_setCpuEndinit(passwd);
80006f32:	1d 00 4f 15 	j 800099d0 <IfxScuWdt_setCpuEndinit>

80006f36 <IfxPort_setPinPadDriver>:
}


void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver)
{
80006f36:	0b 45 10 88 	mov %e8,%d5,%d4
80006f3a:	40 4f       	mov.aa %a15,%a4
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006f3c:	6d 00 04 14 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80006f40:	02 24       	mov %d4,%d2
}


void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80006f42:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80006f44:	6d 00 02 13 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    {
        volatile uint32 *pdr      = (volatile uint32 *)&(port->PDR0.U);
        uint8            pdrIndex = (pinIndex / 8);
        uint8            shift    = (pinIndex & 0x7U) * 4;
80006f48:	8f 78 00 21 	and %d2,%d8,7
        __ldmst(&(pdr[pdrIndex]), (0xFUL << shift), (padDriver << shift));
80006f4c:	06 22       	sh %d2,2
80006f4e:	06 d8       	sh %d8,-3
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        volatile uint32 *pdr      = (volatile uint32 *)&(port->PDR0.U);
80006f50:	d9 ff 00 10 	lea %a15,[%a15]64
        uint8            pdrIndex = (pinIndex / 8);
        uint8            shift    = (pinIndex & 0x7U) * 4;
        __ldmst(&(pdr[pdrIndex]), (0xFUL << shift), (padDriver << shift));
80006f54:	3b f0 00 30 	mov %d3,15
80006f58:	01 f8 02 f6 	addsc.a %a15,%a15,%d8,2
80006f5c:	0f 23 00 30 	sh %d3,%d3,%d2
80006f60:	0f 29 00 60 	sh %d6,%d9,%d2
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80006f64:	82 07       	mov %d7,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80006f66:	02 37       	mov %d7,%d3
80006f68:	49 f6 40 08 	ldmst [%a15]0,%e6
    }
    IfxScuWdt_setCpuEndinit(passwd);
80006f6c:	02 f4       	mov %d4,%d15
80006f6e:	1d 00 31 15 	j 800099d0 <IfxScuWdt_setCpuEndinit>
	...

80006f74 <IfxScuCcu_wait>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80006f74:	91 30 00 ff 	movh.a %a15,61443
80006f78:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80006f7c:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80006f7e:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80006f82:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80006f86:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80006f8a:	df 02 2c 00 	jeq %d2,0,80006fe2 <IfxScuCcu_wait+0x6e>
80006f8e:	df 12 41 80 	jne %d2,1,80007010 <IfxScuCcu_wait+0x9c>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80006f92:	91 30 00 ff 	movh.a %a15,61443
80006f96:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80006f9a:	48 02       	ld.w %d2,[%a15]0
80006f9c:	37 02 62 2e 	extr.u %d2,%d2,28,2
80006fa0:	df 02 3a 80 	jne %d2,0,80007014 <IfxScuCcu_wait+0xa0>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80006fa4:	91 30 00 ff 	movh.a %a15,61443
80006fa8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006fac:	48 52       	ld.w %d2,[%a15]20
80006fae:	6f 02 40 80 	jnz.t %d2,0,8000702e <IfxScuCcu_wait+0xba>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80006fb2:	48 52       	ld.w %d2,[%a15]20
80006fb4:	6f 32 46 80 	jnz.t %d2,3,80007040 <IfxScuCcu_wait+0xcc>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80006fb8:	48 65       	ld.w %d5,[%a15]24
80006fba:	48 72       	ld.w %d2,[%a15]28
80006fbc:	37 05 e7 54 	extr.u %d5,%d5,9,7
80006fc0:	8f f2 07 31 	and %d3,%d2,127
80006fc4:	48 62       	ld.w %d2,[%a15]24
80006fc6:	c2 15       	add %d5,1
80006fc8:	37 02 64 2c 	extr.u %d2,%d2,24,4
80006fcc:	4b 05 41 51 	itof %d5,%d5
80006fd0:	c2 12       	add %d2,1
80006fd2:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
80006fd6:	4b 5f 41 f0 	mul.f %d15,%d15,%d5
80006fda:	4b 02 41 21 	itof %d2,%d2
80006fde:	4b 2f 51 f0 	div.f %d15,%d15,%d2
}


IFX_INLINE float32 IfxScuCcu_getStmFrequency(void)
{
    return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.STMDIV;
80006fe2:	91 30 00 ff 	movh.a %a15,61443
80006fe6:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80006fea:	48 02       	ld.w %d2,[%a15]0
80006fec:	37 02 64 24 	extr.u %d2,%d2,8,4
80006ff0:	4b 02 41 21 	itof %d2,%d2
80006ff4:	4b 2f 51 f0 	div.f %d15,%d15,%d2


IFX_STATIC void IfxScuCcu_wait(float32 timeSec)
{
    uint32 stmCount      = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
    uint32 stmCountBegin = STM0_TIM0.U;
80006ff8:	85 f2 10 00 	ld.w %d2,f0000010 <_SMALL_DATA4_+0x3fff8010>
}


IFX_STATIC void IfxScuCcu_wait(float32 timeSec)
{
    uint32 stmCount      = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
80006ffc:	4b 4f 41 40 	mul.f %d4,%d15,%d4
80007000:	4b 04 71 41 	ftouz %d4,%d4
    uint32 stmCountBegin = STM0_TIM0.U;

    while ((uint32)(STM0_TIM0.U - stmCountBegin) < stmCount)
80007004:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
80007008:	a2 2f       	sub %d15,%d2
8000700a:	3f 4f fd ff 	jlt.u %d15,%d4,80007004 <IfxScuCcu_wait+0x90>
         * the subtraction result will be as expected, as long as both are unsigned 32 bits
         * eg: stmCountBegin= 0xFFFFFFFE (before overflow)
         *     stmCountNow = 0x00000002 (before overflow)
         *     diff= stmCountNow - stmCountBegin = 4 as expected.*/
    }
}
8000700e:	00 90       	ret 
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80007010:	82 0f       	mov %d15,0
80007012:	3c e8       	j 80006fe2 <IfxScuCcu_wait+0x6e>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007014:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007016:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007018:	37 02 62 2e 	extr.u %d2,%d2,28,2
8000701c:	df 12 c4 ff 	jne %d2,1,80006fa4 <IfxScuCcu_wait+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007020:	91 00 00 f7 	movh.a %a15,28672
80007024:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007028:	4b 0f 61 f1 	utof %d15,%d15
8000702c:	3c bc       	j 80006fa4 <IfxScuCcu_wait+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
8000702e:	48 72       	ld.w %d2,[%a15]28
80007030:	37 02 67 28 	extr.u %d2,%d2,16,7
80007034:	c2 12       	add %d2,1
80007036:	4b 02 41 21 	itof %d2,%d2
8000703a:	4b 2f 51 f0 	div.f %d15,%d15,%d2
8000703e:	3c d2       	j 80006fe2 <IfxScuCcu_wait+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80007040:	4c f7       	ld.w %d15,[%a15]28
80007042:	7b f0 cb 24 	movh %d2,19647
80007046:	16 7f       	and %d15,127
80007048:	c2 1f       	add %d15,1
8000704a:	4b 0f 41 f1 	itof %d15,%d15
8000704e:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007052:	4b f2 51 f0 	div.f %d15,%d2,%d15
80007056:	3c c6       	j 80006fe2 <IfxScuCcu_wait+0x6e>

80007058 <IfxScuCcu_calculateSysPllDividers>:
        //' K2+1 div should be even for 50% duty cycle
        k2Steps = 2;

        if (fPll > 240000000)
        {
            k2Steps = 1;
80007058:	7b e0 e4 30 	movh %d3,3662
8000705c:	1b 13 c0 31 	addi %d3,%d3,7169
80007060:	0b 34 30 e1 	lt.u %d14,%d4,%d3
80007064:	82 2f       	mov %d15,2
80007066:	ab 1f 80 ee 	sel %d14,%d14,%d15,1
8000706a:	8f 4e 00 50 	sh %d5,%d14,4
        uint32       bestK2 = 0, bestN = 0, bestP = 0;

        uint64       fRef, fVco;
        uint64       fPllLeastError;

        fPllLeastError = fPllMax;
8000706e:	7b c0 be 60 	movh %d6,3052

        for (p = pMax; p >= pMin; p--)
        {
            fRef = (fOsc / p);

            if ((fRef >= fRefMin) && (fRef <= fRefMax))
80007072:	91 40 0f 60 	movh.a %a6,244
            {
                for (k2 = k2Min; k2 <= k2Max; k2 += k2Steps)
                {
                    fVco = ((uint64)fPll) * k2;

                    if ((fVco >= fVcoMin) && (fVco <= fVcoMax))
80007076:	7b 80 82 ce 	movh %d12,59432
8000707a:	91 80 7d 51 	movh.a %a5,6104

boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll)
{
    boolean retVal           = 0;
    uint8   deviationAllowed = 2;
    uint32  fOsc             = cfg->xtalFrequency;
8000707e:	19 4a 10 10 	ld.w %d10,[%a4]80
80007082:	60 53       	mov.a %a3,%d5
        uint32       bestK2 = 0, bestN = 0, bestP = 0;

        uint64       fRef, fVco;
        uint64       fPllLeastError;

        fPllLeastError = fPllMax;
80007084:	1b 06 20 6c 	addi %d6,%d6,-15872

        uint32       p;
        uint32       n;
        uint32       k2;
        uint32       k2Steps;
        uint32       bestK2 = 0, bestN = 0, bestP = 0;
80007088:	d2 00       	mov %e0,0
8000708a:	82 07       	mov %d7,0
        if (fPll > 240000000)
        {
            k2Steps = 1;
        }

        for (p = pMax; p >= pMin; p--)
8000708c:	3b 00 01 90 	mov %d9,16
        {
            fRef = (fOsc / p);

            if ((fRef >= fRefMin) && (fRef <= fRefMax))
80007090:	d9 66 41 02 	lea %a6,[%a6]9217 <f42401 <__DSPR1_SIZE+0xf24401>>
            {
                for (k2 = k2Min; k2 <= k2Max; k2 += k2Steps)
                {
                    fVco = ((uint64)fPll) * k2;

                    if ((fVco >= fVcoMin) && (fVco <= fVcoMax))
80007094:	82 fd       	mov %d13,-1
80007096:	1b 0c c0 c7 	addi %d12,%d12,31744
8000709a:	d9 55 41 08 	lea %a5,[%a5]-31743 <17d78401 <__DSPR1_SIZE+0x17d5a401>>
8000709e:	a0 f2       	mov.a %a2,15
            k2Steps = 1;
        }

        for (p = pMax; p >= pMin; p--)
        {
            fRef = (fOsc / p);
800070a0:	4b 9a 11 22 	div.u %e2,%d10,%d9

            if ((fRef >= fRefMin) && (fRef <= fRefMax))
800070a4:	7b 60 f8 5f 	movh %d5,65414
800070a8:	1b 05 e0 5e 	addi %d5,%d5,-4608
            k2Steps = 1;
        }

        for (p = pMax; p >= pMin; p--)
        {
            fRef = (fOsc / p);
800070ac:	82 03       	mov %d3,0

            if ((fRef >= fRefMin) && (fRef <= fRefMax))
800070ae:	0b 52 40 50 	addx %d5,%d2,%d5
800070b2:	8b f3 bf 20 	addc %d2,%d3,-1
800070b6:	80 63       	mov.d %d3,%a6
800070b8:	ba 02       	eq %d15,%d2,0
800070ba:	0b 35 50 f2 	and.ge.u %d15,%d5,%d3
800070be:	8b 02 00 f5 	or.ne %d15,%d2,0
800070c2:	ee 24       	jnz %d15,8000710a <IfxScuCcu_calculateSysPllDividers+0xb2>
800070c4:	02 9b       	mov %d11,%d9
800070c6:	82 18       	mov %d8,1
            {
                for (k2 = k2Min; k2 <= k2Max; k2 += k2Steps)
                {
                    fVco = ((uint64)fPll) * k2;

                    if ((fVco >= fVcoMin) && (fVco <= fVcoMax))
800070c8:	03 48 68 2c 	madd.u %e2,%e12,%d8,%d4
800070cc:	80 55       	mov.d %d5,%a5
800070ce:	ba 03       	eq %d15,%d3,0
800070d0:	0b 52 50 f2 	and.ge.u %d15,%d2,%d5
800070d4:	8b 03 00 f5 	or.ne %d15,%d3,0
800070d8:	ee 13       	jnz %d15,800070fe <IfxScuCcu_calculateSysPllDividers+0xa6>
800070da:	82 15       	mov %d5,1
800070dc:	c5 0f 3f 10 	lea %a15,7f <_.+0x7e>
                    {
                        for (n = nMin; n <= nMax; n++)
                        {
                            uint64 fPllError;
                            fPllError = ((((n) / (p * k2)) * fOsc) - fPll);
800070e0:	4b b5 11 22 	div.u %e2,%d5,%d11
800070e4:	e2 a2       	mul %d2,%d10
800070e6:	a2 42       	sub %d2,%d4

                            if (fPllError == 0)
800070e8:	df 02 1b 00 	jeq %d2,0,8000711e <IfxScuCcu_calculateSysPllDividers+0xc6>
                                bestP          = p;

                                goto EXITCALC_LOOP;
                            }

                            if (fPllLeastError > fPllError)
800070ec:	82 1f       	mov %d15,1
800070ee:	0b 62 50 f2 	and.ge.u %d15,%d2,%d6
800070f2:	6a 50       	cmovn %d0,%d15,%d5
800070f4:	6a 26       	cmovn %d6,%d15,%d2
800070f6:	6a 91       	cmovn %d1,%d15,%d9
800070f8:	6a 87       	cmovn %d7,%d15,%d8
                {
                    fVco = ((uint64)fPll) * k2;

                    if ((fVco >= fVcoMin) && (fVco <= fVcoMax))
                    {
                        for (n = nMin; n <= nMax; n++)
800070fa:	c2 15       	add %d5,1
800070fc:	fc f2       	loop %a15,800070e0 <IfxScuCcu_calculateSysPllDividers+0x88>
800070fe:	80 3f       	mov.d %d15,%a3
        {
            fRef = (fOsc / p);

            if ((fRef >= fRefMin) && (fRef <= fRefMax))
            {
                for (k2 = k2Min; k2 <= k2Max; k2 += k2Steps)
80007100:	42 e8       	add %d8,%d14
80007102:	42 fb       	add %d11,%d15
80007104:	8b 18 68 f2 	lt.u %d15,%d8,129
80007108:	ee e0       	jnz %d15,800070c8 <IfxScuCcu_calculateSysPllDividers+0x70>
8000710a:	60 ef       	mov.a %a15,%d14
        if (fPll > 240000000)
        {
            k2Steps = 1;
        }

        for (p = pMax; p >= pMin; p--)
8000710c:	c2 f9       	add %d9,-1
8000710e:	01 f3 20 30 	sub.a %a3,%a3,%a15
80007112:	fd 20 c7 7f 	loop %a2,800070a0 <IfxScuCcu_calculateSysPllDividers+0x48>
80007116:	02 19       	mov %d9,%d1
80007118:	02 05       	mov %d5,%d0
8000711a:	02 78       	mov %d8,%d7
8000711c:	3c 02       	j 80007120 <IfxScuCcu_calculateSysPllDividers+0xc8>
                            uint64 fPllError;
                            fPllError = ((((n) / (p * k2)) * fOsc) - fPll);

                            if (fPllError == 0)
                            {
                                fPllLeastError = fPllError;
8000711e:	82 06       	mov %d6,0
            }
        }

EXITCALC_LOOP:

        if ((fPllLeastError) < ((fPll * deviationAllowed) / 100)) // percent ALLOWED_DEVIATION error allowed
80007120:	7b c0 1e 25 	movh %d2,20972
80007124:	06 14       	sh %d4,1
80007126:	1b f2 51 28 	addi %d2,%d2,-31457
8000712a:	73 24 68 20 	mul.u %e2,%d4,%d2
8000712e:	82 1f       	mov %d15,1
80007130:	8f b3 1f 20 	sh %d2,%d3,-5
80007134:	0b 26 50 f2 	and.ge.u %d15,%d6,%d2
            cfg->sysPll.pllInitialStep.waitTime  = 0; // wait time = 0
            cfg->sysPll.numOfPllDividerSteps     = 0; // no step clock incr
        }
        else
        {
            retVal = 1;
80007138:	82 12       	mov %d2,1
            }
        }

EXITCALC_LOOP:

        if ((fPllLeastError) < ((fPll * deviationAllowed) / 100)) // percent ALLOWED_DEVIATION error allowed
8000713a:	ee 0f       	jnz %d15,80007158 <IfxScuCcu_calculateSysPllDividers+0x100>
        {
            cfg->sysPll.pllInitialStep.nDivider  = (uint8)(bestN - 1);
            cfg->sysPll.pllInitialStep.pDivider  = (uint8)(bestP - 1);
            cfg->sysPll.pllInitialStep.k2Initial = (uint8)(bestK2 - 1);
            cfg->sysPll.pllInitialStep.waitTime  = 0; // wait time = 0
8000713c:	82 02       	mov %d2,0

EXITCALC_LOOP:

        if ((fPllLeastError) < ((fPll * deviationAllowed) / 100)) // percent ALLOWED_DEVIATION error allowed
        {
            cfg->sysPll.pllInitialStep.nDivider  = (uint8)(bestN - 1);
8000713e:	c2 f5       	add %d5,-1
            cfg->sysPll.pllInitialStep.pDivider  = (uint8)(bestP - 1);
80007140:	c2 f9       	add %d9,-1
            cfg->sysPll.pllInitialStep.k2Initial = (uint8)(bestK2 - 1);
80007142:	c2 f8       	add %d8,-1
            cfg->sysPll.pllInitialStep.waitTime  = 0; // wait time = 0
80007144:	59 42 0c 00 	st.w [%a4]12,%d2

EXITCALC_LOOP:

        if ((fPllLeastError) < ((fPll * deviationAllowed) / 100)) // percent ALLOWED_DEVIATION error allowed
        {
            cfg->sysPll.pllInitialStep.nDivider  = (uint8)(bestN - 1);
80007148:	e9 45 09 00 	st.b [%a4]9,%d5
            cfg->sysPll.pllInitialStep.pDivider  = (uint8)(bestP - 1);
8000714c:	e9 49 08 00 	st.b [%a4]8,%d9
            cfg->sysPll.pllInitialStep.k2Initial = (uint8)(bestK2 - 1);
80007150:	e9 48 0a 00 	st.b [%a4]10,%d8
            cfg->sysPll.pllInitialStep.waitTime  = 0; // wait time = 0
            cfg->sysPll.numOfPllDividerSteps     = 0; // no step clock incr
80007154:	2c 40       	st.b [%a4]0,%d15
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll)
{
    boolean retVal           = 0;
80007156:	82 02       	mov %d2,0
        {
            retVal = 1;
        }
    }
    return retVal;
}
80007158:	00 90       	ret 

8000715a <IfxScuCcu_getBaud1Frequency>:


float32 IfxScuCcu_getBaud1Frequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
8000715a:	91 30 00 ff 	movh.a %a15,61443
8000715e:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007162:	4c f0       	ld.w %d15,[%a15]0

    if (ccucon0.B.BAUD1DIV == 0)
    {
        frequency = 0;
80007164:	82 02       	mov %d2,0


float32 IfxScuCcu_getBaud1Frequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
80007166:	8f ff 00 31 	and %d3,%d15,15

    if (ccucon0.B.BAUD1DIV == 0)
8000716a:	f6 32       	jnz %d3,8000716e <IfxScuCcu_getBaud1Frequency+0x14>
    {
        frequency = IfxScuCcu_getMaxFrequency() / ccucon0.B.BAUD1DIV;
    }

    return frequency;
}
8000716c:	00 90       	ret 

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000716e:	48 04       	ld.w %d4,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007170:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007174:	37 04 62 4e 	extr.u %d4,%d4,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007178:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000717c:	df 04 2c 00 	jeq %d4,0,800071d4 <IfxScuCcu_getBaud1Frequency+0x7a>
80007180:	df 14 46 80 	jne %d4,1,8000720c <IfxScuCcu_getBaud1Frequency+0xb2>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007184:	91 30 00 ff 	movh.a %a15,61443
80007188:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
8000718c:	48 04       	ld.w %d4,[%a15]0
8000718e:	37 04 62 4e 	extr.u %d4,%d4,28,2
80007192:	df 04 79 80 	jne %d4,0,80007284 <IfxScuCcu_getBaud1Frequency+0x12a>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007196:	91 30 00 ff 	movh.a %a15,61443
8000719a:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000719e:	48 52       	ld.w %d2,[%a15]20
800071a0:	6f 02 80 80 	jnz.t %d2,0,800072a0 <IfxScuCcu_getBaud1Frequency+0x146>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
800071a4:	48 52       	ld.w %d2,[%a15]20
800071a6:	6f 32 86 80 	jnz.t %d2,3,800072b2 <IfxScuCcu_getBaud1Frequency+0x158>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
800071aa:	48 65       	ld.w %d5,[%a15]24
800071ac:	48 72       	ld.w %d2,[%a15]28
800071ae:	37 05 e7 54 	extr.u %d5,%d5,9,7
800071b2:	8f f2 07 41 	and %d4,%d2,127
800071b6:	48 62       	ld.w %d2,[%a15]24
800071b8:	c2 15       	add %d5,1
800071ba:	37 02 64 2c 	extr.u %d2,%d2,24,4
800071be:	4b 05 41 51 	itof %d5,%d5
800071c2:	c2 12       	add %d2,1
800071c4:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
800071c8:	4b 5f 41 f0 	mul.f %d15,%d15,%d5
800071cc:	4b 02 41 21 	itof %d2,%d2
800071d0:	4b 2f 51 f0 	div.f %d15,%d15,%d2
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800071d4:	91 30 00 ff 	movh.a %a15,61443
800071d8:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800071dc:	48 02       	ld.w %d2,[%a15]0
800071de:	37 02 64 26 	extr.u %d2,%d2,12,4
800071e2:	bf 52 04 80 	jlt.u %d2,5,800071ea <IfxScuCcu_getBaud1Frequency+0x90>
        break;
    case 4:
        maxFrequency = sourceFrequency / 120;
        break;
    default:
        maxFrequency = 0.0f;
800071e6:	82 0f       	mov %d15,0
800071e8:	3c 23       	j 8000722e <IfxScuCcu_getBaud1Frequency+0xd4>
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800071ea:	91 00 00 f8 	movh.a %a15,32768
800071ee:	d9 ff 38 77 	lea %a15,[%a15]29176 <800071f8 <IfxScuCcu_getBaud1Frequency+0x9e>>
800071f2:	01 f2 02 f6 	addsc.a %a15,%a15,%d2,2
800071f6:	dc 0f       	ji %a15
800071f8:	1d 00 2e 00 	j 80007254 <IfxScuCcu_getBaud1Frequency+0xfa>
800071fc:	1d 00 25 00 	j 80007246 <IfxScuCcu_getBaud1Frequency+0xec>
80007200:	1d 00 1c 00 	j 80007238 <IfxScuCcu_getBaud1Frequency+0xde>
80007204:	1d 00 0f 00 	j 80007222 <IfxScuCcu_getBaud1Frequency+0xc8>
80007208:	1d 00 37 00 	j 80007276 <IfxScuCcu_getBaud1Frequency+0x11c>
8000720c:	91 30 00 ff 	movh.a %a15,61443
80007210:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007214:	48 02       	ld.w %d2,[%a15]0
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80007216:	82 0f       	mov %d15,0
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007218:	37 02 64 26 	extr.u %d2,%d2,12,4
8000721c:	ff 52 e5 ff 	jge.u %d2,5,800071e6 <IfxScuCcu_getBaud1Frequency+0x8c>
80007220:	3c e5       	j 800071ea <IfxScuCcu_getBaud1Frequency+0x90>
        break;
    case 2:
        maxFrequency = sourceFrequency / 30;
        break;
    case 3:
        maxFrequency = sourceFrequency / 60;
80007222:	7b 90 c8 23 	movh %d2,15497
80007226:	1b 92 88 28 	addi %d2,%d2,-30583
8000722a:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
    {
        frequency = 0;
    }
    else
    {
        frequency = IfxScuCcu_getMaxFrequency() / ccucon0.B.BAUD1DIV;
8000722e:	4b 03 41 21 	itof %d2,%d3
80007232:	4b 2f 51 20 	div.f %d2,%d15,%d2
    }

    return frequency;
}
80007236:	00 90       	ret 
        break;
    case 1:
        maxFrequency = sourceFrequency / 15;
        break;
    case 2:
        maxFrequency = sourceFrequency / 30;
80007238:	7b 90 d0 23 	movh %d2,15625
8000723c:	1b 92 88 28 	addi %d2,%d2,-30583
80007240:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
80007244:	3c f5       	j 8000722e <IfxScuCcu_getBaud1Frequency+0xd4>
            maxFrequency = sourceFrequency / SCU_CCUCON5.B.MAXDIV;
        }

        break;
    case 1:
        maxFrequency = sourceFrequency / 15;
80007246:	7b 90 d8 23 	movh %d2,15753
8000724a:	1b 92 88 28 	addi %d2,%d2,-30583
8000724e:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
80007252:	3c ee       	j 8000722e <IfxScuCcu_getBaud1Frequency+0xd4>

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON5.B.MAXDIV == 0)
80007254:	91 30 00 ff 	movh.a %a15,61443
80007258:	d9 ff 0c 16 	lea %a15,[%a15]24652 <f003604c <_SMALL_DATA4_+0x4002e04c>>
8000725c:	48 02       	ld.w %d2,[%a15]0
8000725e:	8f f2 00 21 	and %d2,%d2,15
80007262:	df 02 e6 7f 	jeq %d2,0,8000722e <IfxScuCcu_getBaud1Frequency+0xd4>
        {
            maxFrequency = sourceFrequency;
        }
        else
        {
            maxFrequency = sourceFrequency / SCU_CCUCON5.B.MAXDIV;
80007266:	48 02       	ld.w %d2,[%a15]0
80007268:	8f f2 00 21 	and %d2,%d2,15
8000726c:	4b 02 41 21 	itof %d2,%d2
80007270:	4b 2f 51 f0 	div.f %d15,%d15,%d2
80007274:	3c dd       	j 8000722e <IfxScuCcu_getBaud1Frequency+0xd4>
        break;
    case 3:
        maxFrequency = sourceFrequency / 60;
        break;
    case 4:
        maxFrequency = sourceFrequency / 120;
80007276:	7b 90 c0 23 	movh %d2,15369
8000727a:	1b 92 88 28 	addi %d2,%d2,-30583
8000727e:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
80007282:	3c d6       	j 8000722e <IfxScuCcu_getBaud1Frequency+0xd4>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007284:	48 04       	ld.w %d4,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007286:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007288:	37 04 62 4e 	extr.u %d4,%d4,28,2
8000728c:	df 14 85 ff 	jne %d4,1,80007196 <IfxScuCcu_getBaud1Frequency+0x3c>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007290:	91 00 00 f7 	movh.a %a15,28672
80007294:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007298:	4b 0f 61 f1 	utof %d15,%d15
8000729c:	1d ff 7d ff 	j 80007196 <IfxScuCcu_getBaud1Frequency+0x3c>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
800072a0:	48 72       	ld.w %d2,[%a15]28
800072a2:	37 02 67 28 	extr.u %d2,%d2,16,7
800072a6:	c2 12       	add %d2,1
800072a8:	4b 02 41 21 	itof %d2,%d2
800072ac:	4b 2f 51 f0 	div.f %d15,%d15,%d2
800072b0:	3c 92       	j 800071d4 <IfxScuCcu_getBaud1Frequency+0x7a>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
800072b2:	4c f7       	ld.w %d15,[%a15]28
800072b4:	7b f0 cb 24 	movh %d2,19647
800072b8:	16 7f       	and %d15,127
800072ba:	c2 1f       	add %d15,1
800072bc:	4b 0f 41 f1 	itof %d15,%d15
800072c0:	1b 02 c2 2b 	addi %d2,%d2,-17376
800072c4:	4b f2 51 f0 	div.f %d15,%d2,%d15
800072c8:	3c 86       	j 800071d4 <IfxScuCcu_getBaud1Frequency+0x7a>

800072ca <IfxScuCcu_getBaud2Frequency>:


float32 IfxScuCcu_getBaud2Frequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
800072ca:	91 30 00 ff 	movh.a %a15,61443
800072ce:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800072d2:	4c f0       	ld.w %d15,[%a15]0

    if (ccucon0.B.BAUD2DIV == 0)
    {
        frequency = 0;
800072d4:	82 02       	mov %d2,0


float32 IfxScuCcu_getBaud2Frequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
800072d6:	37 0f 64 32 	extr.u %d3,%d15,4,4

    if (ccucon0.B.BAUD2DIV == 0)
800072da:	16 f0       	and %d15,240
800072dc:	ee 02       	jnz %d15,800072e0 <IfxScuCcu_getBaud2Frequency+0x16>
    {
        frequency = IfxScuCcu_getMaxFrequency() / ccucon0.B.BAUD2DIV;
    }

    return frequency;
}
800072de:	00 90       	ret 

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
800072e0:	48 04       	ld.w %d4,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
800072e2:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
800072e6:	37 04 62 4e 	extr.u %d4,%d4,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
800072ea:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
800072ee:	df 04 2c 00 	jeq %d4,0,80007346 <IfxScuCcu_getBaud2Frequency+0x7c>
800072f2:	df 14 47 80 	jne %d4,1,80007380 <IfxScuCcu_getBaud2Frequency+0xb6>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
800072f6:	91 30 00 ff 	movh.a %a15,61443
800072fa:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800072fe:	48 04       	ld.w %d4,[%a15]0
80007300:	37 04 62 4e 	extr.u %d4,%d4,28,2
80007304:	df 04 7a 80 	jne %d4,0,800073f8 <IfxScuCcu_getBaud2Frequency+0x12e>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007308:	91 30 00 ff 	movh.a %a15,61443
8000730c:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007310:	48 52       	ld.w %d2,[%a15]20
80007312:	6f 02 81 80 	jnz.t %d2,0,80007414 <IfxScuCcu_getBaud2Frequency+0x14a>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80007316:	48 52       	ld.w %d2,[%a15]20
80007318:	6f 32 87 80 	jnz.t %d2,3,80007426 <IfxScuCcu_getBaud2Frequency+0x15c>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
8000731c:	48 65       	ld.w %d5,[%a15]24
8000731e:	48 72       	ld.w %d2,[%a15]28
80007320:	37 05 e7 54 	extr.u %d5,%d5,9,7
80007324:	8f f2 07 41 	and %d4,%d2,127
80007328:	48 62       	ld.w %d2,[%a15]24
8000732a:	c2 15       	add %d5,1
8000732c:	37 02 64 2c 	extr.u %d2,%d2,24,4
80007330:	4b 05 41 51 	itof %d5,%d5
80007334:	c2 12       	add %d2,1
80007336:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
8000733a:	4b 5f 41 f0 	mul.f %d15,%d15,%d5
8000733e:	4b 02 41 21 	itof %d2,%d2
80007342:	4b 2f 51 f0 	div.f %d15,%d15,%d2
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007346:	91 30 00 ff 	movh.a %a15,61443
8000734a:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000734e:	48 02       	ld.w %d2,[%a15]0
80007350:	37 02 64 26 	extr.u %d2,%d2,12,4
80007354:	bf 52 04 80 	jlt.u %d2,5,8000735c <IfxScuCcu_getBaud2Frequency+0x92>
        break;
    case 4:
        maxFrequency = sourceFrequency / 120;
        break;
    default:
        maxFrequency = 0.0f;
80007358:	82 0f       	mov %d15,0
8000735a:	3c 24       	j 800073a2 <IfxScuCcu_getBaud2Frequency+0xd8>
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
8000735c:	91 00 00 f8 	movh.a %a15,32768
80007360:	d9 ff 2c d7 	lea %a15,[%a15]29548 <8000736c <IfxScuCcu_getBaud2Frequency+0xa2>>
80007364:	01 f2 02 f6 	addsc.a %a15,%a15,%d2,2
80007368:	dc 0f       	ji %a15
8000736a:	00 00       	nop 
8000736c:	1d 00 2e 00 	j 800073c8 <IfxScuCcu_getBaud2Frequency+0xfe>
80007370:	1d 00 25 00 	j 800073ba <IfxScuCcu_getBaud2Frequency+0xf0>
80007374:	1d 00 1c 00 	j 800073ac <IfxScuCcu_getBaud2Frequency+0xe2>
80007378:	1d 00 0f 00 	j 80007396 <IfxScuCcu_getBaud2Frequency+0xcc>
8000737c:	1d 00 37 00 	j 800073ea <IfxScuCcu_getBaud2Frequency+0x120>
80007380:	91 30 00 ff 	movh.a %a15,61443
80007384:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007388:	48 02       	ld.w %d2,[%a15]0
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
8000738a:	82 0f       	mov %d15,0
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
8000738c:	37 02 64 26 	extr.u %d2,%d2,12,4
80007390:	ff 52 e4 ff 	jge.u %d2,5,80007358 <IfxScuCcu_getBaud2Frequency+0x8e>
80007394:	3c e4       	j 8000735c <IfxScuCcu_getBaud2Frequency+0x92>
        break;
    case 2:
        maxFrequency = sourceFrequency / 30;
        break;
    case 3:
        maxFrequency = sourceFrequency / 60;
80007396:	7b 90 c8 23 	movh %d2,15497
8000739a:	1b 92 88 28 	addi %d2,%d2,-30583
8000739e:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
    {
        frequency = 0;
    }
    else
    {
        frequency = IfxScuCcu_getMaxFrequency() / ccucon0.B.BAUD2DIV;
800073a2:	4b 03 41 21 	itof %d2,%d3
800073a6:	4b 2f 51 20 	div.f %d2,%d15,%d2
    }

    return frequency;
}
800073aa:	00 90       	ret 
        break;
    case 1:
        maxFrequency = sourceFrequency / 15;
        break;
    case 2:
        maxFrequency = sourceFrequency / 30;
800073ac:	7b 90 d0 23 	movh %d2,15625
800073b0:	1b 92 88 28 	addi %d2,%d2,-30583
800073b4:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
800073b8:	3c f5       	j 800073a2 <IfxScuCcu_getBaud2Frequency+0xd8>
            maxFrequency = sourceFrequency / SCU_CCUCON5.B.MAXDIV;
        }

        break;
    case 1:
        maxFrequency = sourceFrequency / 15;
800073ba:	7b 90 d8 23 	movh %d2,15753
800073be:	1b 92 88 28 	addi %d2,%d2,-30583
800073c2:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
800073c6:	3c ee       	j 800073a2 <IfxScuCcu_getBaud2Frequency+0xd8>

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON5.B.MAXDIV == 0)
800073c8:	91 30 00 ff 	movh.a %a15,61443
800073cc:	d9 ff 0c 16 	lea %a15,[%a15]24652 <f003604c <_SMALL_DATA4_+0x4002e04c>>
800073d0:	48 02       	ld.w %d2,[%a15]0
800073d2:	8f f2 00 21 	and %d2,%d2,15
800073d6:	df 02 e6 7f 	jeq %d2,0,800073a2 <IfxScuCcu_getBaud2Frequency+0xd8>
        {
            maxFrequency = sourceFrequency;
        }
        else
        {
            maxFrequency = sourceFrequency / SCU_CCUCON5.B.MAXDIV;
800073da:	48 02       	ld.w %d2,[%a15]0
800073dc:	8f f2 00 21 	and %d2,%d2,15
800073e0:	4b 02 41 21 	itof %d2,%d2
800073e4:	4b 2f 51 f0 	div.f %d15,%d15,%d2
800073e8:	3c dd       	j 800073a2 <IfxScuCcu_getBaud2Frequency+0xd8>
        break;
    case 3:
        maxFrequency = sourceFrequency / 60;
        break;
    case 4:
        maxFrequency = sourceFrequency / 120;
800073ea:	7b 90 c0 23 	movh %d2,15369
800073ee:	1b 92 88 28 	addi %d2,%d2,-30583
800073f2:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
800073f6:	3c d6       	j 800073a2 <IfxScuCcu_getBaud2Frequency+0xd8>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800073f8:	48 04       	ld.w %d4,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
800073fa:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800073fc:	37 04 62 4e 	extr.u %d4,%d4,28,2
80007400:	df 14 84 ff 	jne %d4,1,80007308 <IfxScuCcu_getBaud2Frequency+0x3e>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007404:	91 00 00 f7 	movh.a %a15,28672
80007408:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
8000740c:	4b 0f 61 f1 	utof %d15,%d15
80007410:	1d ff 7c ff 	j 80007308 <IfxScuCcu_getBaud2Frequency+0x3e>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80007414:	48 72       	ld.w %d2,[%a15]28
80007416:	37 02 67 28 	extr.u %d2,%d2,16,7
8000741a:	c2 12       	add %d2,1
8000741c:	4b 02 41 21 	itof %d2,%d2
80007420:	4b 2f 51 f0 	div.f %d15,%d15,%d2
80007424:	3c 91       	j 80007346 <IfxScuCcu_getBaud2Frequency+0x7c>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80007426:	4c f7       	ld.w %d15,[%a15]28
80007428:	7b f0 cb 24 	movh %d2,19647
8000742c:	16 7f       	and %d15,127
8000742e:	c2 1f       	add %d15,1
80007430:	4b 0f 41 f1 	itof %d15,%d15
80007434:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007438:	4b f2 51 f0 	div.f %d15,%d2,%d15
8000743c:	3c 85       	j 80007346 <IfxScuCcu_getBaud2Frequency+0x7c>

8000743e <IfxScuCcu_getBbbFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000743e:	91 30 00 ff 	movh.a %a15,61443
80007442:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007446:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007448:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000744c:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007450:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007454:	df 02 2c 00 	jeq %d2,0,800074ac <IfxScuCcu_getBbbFrequency+0x6e>
80007458:	df 12 4d 80 	jne %d2,1,800074f2 <IfxScuCcu_getBbbFrequency+0xb4>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
8000745c:	91 30 00 ff 	movh.a %a15,61443
80007460:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007464:	48 02       	ld.w %d2,[%a15]0
80007466:	37 02 62 2e 	extr.u %d2,%d2,28,2
8000746a:	df 02 6d 80 	jne %d2,0,80007544 <IfxScuCcu_getBbbFrequency+0x106>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
8000746e:	91 30 00 ff 	movh.a %a15,61443
80007472:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007476:	48 52       	ld.w %d2,[%a15]20
80007478:	6f 02 73 80 	jnz.t %d2,0,8000755e <IfxScuCcu_getBbbFrequency+0x120>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
8000747c:	48 52       	ld.w %d2,[%a15]20
8000747e:	6f 32 79 80 	jnz.t %d2,3,80007570 <IfxScuCcu_getBbbFrequency+0x132>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80007482:	48 64       	ld.w %d4,[%a15]24
80007484:	48 72       	ld.w %d2,[%a15]28
80007486:	37 04 e7 44 	extr.u %d4,%d4,9,7
8000748a:	8f f2 07 31 	and %d3,%d2,127
8000748e:	48 62       	ld.w %d2,[%a15]24
80007490:	c2 14       	add %d4,1
80007492:	37 02 64 2c 	extr.u %d2,%d2,24,4
80007496:	4b 04 41 41 	itof %d4,%d4
8000749a:	c2 12       	add %d2,1
8000749c:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
800074a0:	4b 4f 41 f0 	mul.f %d15,%d15,%d4
800074a4:	4b 02 41 21 	itof %d2,%d2
800074a8:	4b 2f 51 f0 	div.f %d15,%d15,%d2
    float32 bbbFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800074ac:	91 30 00 ff 	movh.a %a15,61443
800074b0:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800074b4:	48 03       	ld.w %d3,[%a15]0
        break;
    case 4:
        bbbFrequency = sourceFrequency / 240;
        break;
    default:
        bbbFrequency = 0.0f;
800074b6:	82 02       	mov %d2,0
    float32 bbbFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800074b8:	37 03 64 36 	extr.u %d3,%d3,12,4
800074bc:	ff 53 1a 80 	jge.u %d3,5,800074f0 <IfxScuCcu_getBbbFrequency+0xb2>
800074c0:	91 00 00 f8 	movh.a %a15,32768
800074c4:	d9 ff 50 37 	lea %a15,[%a15]29904 <800074d0 <IfxScuCcu_getBbbFrequency+0x92>>
800074c8:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
800074cc:	dc 0f       	ji %a15
800074ce:	00 00       	nop 
800074d0:	1d 00 1a 00 	j 80007504 <IfxScuCcu_getBbbFrequency+0xc6>
800074d4:	1d 00 2a 00 	j 80007528 <IfxScuCcu_getBbbFrequency+0xea>
800074d8:	1d 00 2f 00 	j 80007536 <IfxScuCcu_getBbbFrequency+0xf8>
800074dc:	1d 00 0d 00 	j 800074f6 <IfxScuCcu_getBbbFrequency+0xb8>
800074e0:	1d 00 02 00 	j 800074e4 <IfxScuCcu_getBbbFrequency+0xa6>
        break;
    case 3:
        bbbFrequency = sourceFrequency / 120;
        break;
    case 4:
        bbbFrequency = sourceFrequency / 240;
800074e4:	7b 90 b8 23 	movh %d2,15241
800074e8:	1b 92 88 28 	addi %d2,%d2,-30583
800074ec:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        bbbFrequency = 0.0f;
        break;
    }

    return bbbFrequency;
}
800074f0:	00 90       	ret 
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
800074f2:	82 0f       	mov %d15,0
800074f4:	3c dc       	j 800074ac <IfxScuCcu_getBbbFrequency+0x6e>
        break;
    case 2:
        bbbFrequency = sourceFrequency / 60;
        break;
    case 3:
        bbbFrequency = sourceFrequency / 120;
800074f6:	7b 90 c0 23 	movh %d2,15369
800074fa:	1b 92 88 28 	addi %d2,%d2,-30583
800074fe:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
80007502:	00 90       	ret 

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON2.B.BBBDIV == 0)
80007504:	91 30 00 ff 	movh.a %a15,61443
80007508:	d9 ff 00 16 	lea %a15,[%a15]24640 <f0036040 <_SMALL_DATA4_+0x4002e040>>
8000750c:	48 03       	ld.w %d3,[%a15]0
        {
            bbbFrequency = 0.0f;
8000750e:	82 02       	mov %d2,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON2.B.BBBDIV == 0)
80007510:	8f f3 00 31 	and %d3,%d3,15
80007514:	df 03 ee 7f 	jeq %d3,0,800074f0 <IfxScuCcu_getBbbFrequency+0xb2>
        {
            bbbFrequency = 0.0f;
        }
        else
        {
            bbbFrequency = sourceFrequency / SCU_CCUCON2.B.BBBDIV;
80007518:	48 02       	ld.w %d2,[%a15]0
8000751a:	8f f2 00 21 	and %d2,%d2,15
8000751e:	4b 02 41 21 	itof %d2,%d2
80007522:	4b 2f 51 20 	div.f %d2,%d15,%d2
80007526:	00 90       	ret 
        }

        break;
    case 1:
        bbbFrequency = sourceFrequency / 30;
80007528:	7b 90 d0 23 	movh %d2,15625
8000752c:	1b 92 88 28 	addi %d2,%d2,-30583
80007530:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
80007534:	00 90       	ret 
    case 2:
        bbbFrequency = sourceFrequency / 60;
80007536:	7b 90 c8 23 	movh %d2,15497
8000753a:	1b 92 88 28 	addi %d2,%d2,-30583
8000753e:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
80007542:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007544:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007546:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007548:	37 02 62 2e 	extr.u %d2,%d2,28,2
8000754c:	df 12 91 ff 	jne %d2,1,8000746e <IfxScuCcu_getBbbFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007550:	91 00 00 f7 	movh.a %a15,28672
80007554:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007558:	4b 0f 61 f1 	utof %d15,%d15
8000755c:	3c 89       	j 8000746e <IfxScuCcu_getBbbFrequency+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
8000755e:	48 72       	ld.w %d2,[%a15]28
80007560:	37 02 67 28 	extr.u %d2,%d2,16,7
80007564:	c2 12       	add %d2,1
80007566:	4b 02 41 21 	itof %d2,%d2
8000756a:	4b 2f 51 f0 	div.f %d15,%d15,%d2
8000756e:	3c 9f       	j 800074ac <IfxScuCcu_getBbbFrequency+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80007570:	4c f7       	ld.w %d15,[%a15]28
80007572:	7b f0 cb 24 	movh %d2,19647
80007576:	16 7f       	and %d15,127
80007578:	c2 1f       	add %d15,1
8000757a:	4b 0f 41 f1 	itof %d15,%d15
8000757e:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007582:	4b f2 51 f0 	div.f %d15,%d2,%d15
80007586:	3c 93       	j 800074ac <IfxScuCcu_getBbbFrequency+0x6e>

80007588 <IfxScuCcu_getCpuFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007588:	91 30 00 ff 	movh.a %a15,61443
8000758c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007590:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007592:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007596:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
8000759a:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000759e:	df 02 2c 00 	jeq %d2,0,800075f6 <IfxScuCcu_getCpuFrequency+0x6e>
800075a2:	df 12 6a 80 	jne %d2,1,80007676 <IfxScuCcu_getCpuFrequency+0xee>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
800075a6:	91 30 00 ff 	movh.a %a15,61443
800075aa:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800075ae:	48 02       	ld.w %d2,[%a15]0
800075b0:	37 02 62 2e 	extr.u %d2,%d2,28,2
800075b4:	df 02 8d 80 	jne %d2,0,800076ce <IfxScuCcu_getCpuFrequency+0x146>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
800075b8:	91 30 00 ff 	movh.a %a15,61443
800075bc:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800075c0:	48 52       	ld.w %d2,[%a15]20
800075c2:	6f 02 94 80 	jnz.t %d2,0,800076ea <IfxScuCcu_getCpuFrequency+0x162>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
800075c6:	48 52       	ld.w %d2,[%a15]20
800075c8:	6f 32 9b 80 	jnz.t %d2,3,800076fe <IfxScuCcu_getCpuFrequency+0x176>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
800075cc:	48 65       	ld.w %d5,[%a15]24
800075ce:	48 72       	ld.w %d2,[%a15]28
800075d0:	37 05 e7 54 	extr.u %d5,%d5,9,7
800075d4:	8f f2 07 31 	and %d3,%d2,127
800075d8:	48 62       	ld.w %d2,[%a15]24
800075da:	c2 15       	add %d5,1
800075dc:	37 02 64 2c 	extr.u %d2,%d2,24,4
800075e0:	4b 05 41 51 	itof %d5,%d5
800075e4:	c2 12       	add %d2,1
800075e6:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
800075ea:	4b 5f 41 f0 	mul.f %d15,%d15,%d5
800075ee:	4b 02 41 21 	itof %d2,%d2
800075f2:	4b 2f 51 f0 	div.f %d15,%d15,%d2
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800075f6:	91 30 00 ff 	movh.a %a15,61443
800075fa:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800075fe:	48 03       	ld.w %d3,[%a15]0
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
        break;
    default:
        sriFrequency = 0.0f;
80007600:	82 02       	mov %d2,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007602:	37 03 64 36 	extr.u %d3,%d3,12,4
80007606:	ff 53 23 80 	jge.u %d3,5,8000764c <IfxScuCcu_getCpuFrequency+0xc4>
8000760a:	91 00 00 f8 	movh.a %a15,32768
8000760e:	d9 ff 58 87 	lea %a15,[%a15]30232 <80007618 <IfxScuCcu_getCpuFrequency+0x90>>
80007612:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
80007616:	dc 0f       	ji %a15
80007618:	1d 00 0a 00 	j 8000762c <IfxScuCcu_getCpuFrequency+0xa4>
8000761c:	1d 00 4b 00 	j 800076b2 <IfxScuCcu_getCpuFrequency+0x12a>
80007620:	1d 00 50 00 	j 800076c0 <IfxScuCcu_getCpuFrequency+0x138>
80007624:	1d 00 39 00 	j 80007696 <IfxScuCcu_getCpuFrequency+0x10e>
80007628:	1d 00 3e 00 	j 800076a4 <IfxScuCcu_getCpuFrequency+0x11c>
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
8000762c:	91 30 00 ff 	movh.a %a15,61443
80007630:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007634:	48 03       	ld.w %d3,[%a15]0
        {
            sriFrequency = 0.0f;
80007636:	82 02       	mov %d2,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
80007638:	37 03 64 34 	extr.u %d3,%d3,8,4
8000763c:	76 38       	jz %d3,8000764c <IfxScuCcu_getCpuFrequency+0xc4>
        {
            sriFrequency = 0.0f;
        }
        else
        {
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
8000763e:	48 02       	ld.w %d2,[%a15]0
80007640:	37 02 64 24 	extr.u %d2,%d2,8,4
80007644:	4b 02 41 21 	itof %d2,%d2
80007648:	4b 2f 51 20 	div.f %d2,%d15,%d2
float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu)
{
    float32 frequency = IfxScuCcu_getSriFrequency();
    uint32  cpuDiv    = 0;

    switch (cpu)
8000764c:	df 14 1f 00 	jeq %d4,1,8000768a <IfxScuCcu_getCpuFrequency+0x102>
80007650:	df 04 17 00 	jeq %d4,0,8000767e <IfxScuCcu_getCpuFrequency+0xf6>
80007654:	df 24 13 80 	jne %d4,2,8000767a <IfxScuCcu_getCpuFrequency+0xf2>
        break;
    case IfxCpu_ResourceCpu_1:
        cpuDiv = SCU_CCUCON7.U;
        break;
    case IfxCpu_ResourceCpu_2:
        cpuDiv = SCU_CCUCON8.U;
80007658:	91 30 00 ff 	movh.a %a15,61443
8000765c:	d9 ff 08 26 	lea %a15,[%a15]24712 <f0036088 <_SMALL_DATA4_+0x4002e088>>
80007660:	4c f0       	ld.w %d15,[%a15]0
    default:
        frequency = 0.0f;
        break;
    }

    if (cpuDiv != 0)
80007662:	6e 0d       	jz %d15,8000767c <IfxScuCcu_getCpuFrequency+0xf4>
80007664:	7b 00 c8 33 	movh %d3,15488
80007668:	4b 32 41 20 	mul.f %d2,%d2,%d3
    {
        frequency = frequency * (cpuDiv / 64.0f);
8000766c:	4b 0f 61 f1 	utof %d15,%d15
80007670:	4b f2 41 20 	mul.f %d2,%d2,%d15
80007674:	00 90       	ret 
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80007676:	82 0f       	mov %d15,0
80007678:	3c bf       	j 800075f6 <IfxScuCcu_getCpuFrequency+0x6e>
        break;
    case IfxCpu_ResourceCpu_2:
        cpuDiv = SCU_CCUCON8.U;
        break;
    default:
        frequency = 0.0f;
8000767a:	82 02       	mov %d2,0
    {
        frequency = frequency * (cpuDiv / 64.0f);
    }

    return frequency;
}
8000767c:	00 90       	ret 
    uint32  cpuDiv    = 0;

    switch (cpu)
    {
    case IfxCpu_ResourceCpu_0:
        cpuDiv = SCU_CCUCON6.U;
8000767e:	91 30 00 ff 	movh.a %a15,61443
80007682:	d9 ff 00 26 	lea %a15,[%a15]24704 <f0036080 <_SMALL_DATA4_+0x4002e080>>
80007686:	4c f0       	ld.w %d15,[%a15]0
        break;
80007688:	3c ed       	j 80007662 <IfxScuCcu_getCpuFrequency+0xda>
    case IfxCpu_ResourceCpu_1:
        cpuDiv = SCU_CCUCON7.U;
8000768a:	91 30 00 ff 	movh.a %a15,61443
8000768e:	d9 ff 04 26 	lea %a15,[%a15]24708 <f0036084 <_SMALL_DATA4_+0x4002e084>>
80007692:	4c f0       	ld.w %d15,[%a15]0
        break;
80007694:	3c e7       	j 80007662 <IfxScuCcu_getCpuFrequency+0xda>
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
80007696:	7b 90 c0 23 	movh %d2,15369
8000769a:	1b 92 88 28 	addi %d2,%d2,-30583
8000769e:	4b 2f 41 20 	mul.f %d2,%d15,%d2
800076a2:	3c d5       	j 8000764c <IfxScuCcu_getCpuFrequency+0xc4>
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
800076a4:	7b 90 b8 23 	movh %d2,15241
800076a8:	1b 92 88 28 	addi %d2,%d2,-30583
800076ac:	4b 2f 41 20 	mul.f %d2,%d15,%d2
800076b0:	3c ce       	j 8000764c <IfxScuCcu_getCpuFrequency+0xc4>
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
        }

        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
800076b2:	7b 90 d0 23 	movh %d2,15625
800076b6:	1b 92 88 28 	addi %d2,%d2,-30583
800076ba:	4b 2f 41 20 	mul.f %d2,%d15,%d2
800076be:	3c c7       	j 8000764c <IfxScuCcu_getCpuFrequency+0xc4>
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
800076c0:	7b 90 c8 23 	movh %d2,15497
800076c4:	1b 92 88 28 	addi %d2,%d2,-30583
800076c8:	4b 2f 41 20 	mul.f %d2,%d15,%d2
800076cc:	3c c0       	j 8000764c <IfxScuCcu_getCpuFrequency+0xc4>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800076ce:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
800076d0:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800076d2:	37 02 62 2e 	extr.u %d2,%d2,28,2
800076d6:	df 12 71 ff 	jne %d2,1,800075b8 <IfxScuCcu_getCpuFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
800076da:	91 00 00 f7 	movh.a %a15,28672
800076de:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
800076e2:	4b 0f 61 f1 	utof %d15,%d15
800076e6:	1d ff 69 ff 	j 800075b8 <IfxScuCcu_getCpuFrequency+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
800076ea:	48 72       	ld.w %d2,[%a15]28
800076ec:	37 02 67 28 	extr.u %d2,%d2,16,7
800076f0:	c2 12       	add %d2,1
800076f2:	4b 02 41 21 	itof %d2,%d2
800076f6:	4b 2f 51 f0 	div.f %d15,%d15,%d2
800076fa:	1d ff 7e ff 	j 800075f6 <IfxScuCcu_getCpuFrequency+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
800076fe:	4c f7       	ld.w %d15,[%a15]28
80007700:	7b f0 cb 24 	movh %d2,19647
80007704:	16 7f       	and %d15,127
80007706:	c2 1f       	add %d15,1
80007708:	4b 0f 41 f1 	itof %d15,%d15
8000770c:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007710:	4b f2 51 f0 	div.f %d15,%d2,%d15
80007714:	1d ff 71 ff 	j 800075f6 <IfxScuCcu_getCpuFrequency+0x6e>

80007718 <IfxScuCcu_getFsi2Frequency>:


float32 IfxScuCcu_getFsi2Frequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
80007718:	91 30 00 ff 	movh.a %a15,61443
8000771c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007720:	4c f0       	ld.w %d15,[%a15]0

    if (ccucon0.B.FSI2DIV == 0)
80007722:	7b 00 03 30 	movh %d3,48
80007726:	26 f3       	and %d3,%d15


float32 IfxScuCcu_getFsi2Frequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
80007728:	37 0f 62 4a 	extr.u %d4,%d15,20,2

    if (ccucon0.B.FSI2DIV == 0)
    {
        frequency = 0;
8000772c:	82 02       	mov %d2,0
float32 IfxScuCcu_getFsi2Frequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;

    if (ccucon0.B.FSI2DIV == 0)
8000772e:	f6 32       	jnz %d3,80007732 <IfxScuCcu_getFsi2Frequency+0x1a>
            frequency = frequency / ccucon0.B.FSI2DIV;
        }
    }

    return frequency;
}
80007730:	00 90       	ret 

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007732:	48 05       	ld.w %d5,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007734:	7b f0 cb 34 	movh %d3,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007738:	37 05 62 5e 	extr.u %d5,%d5,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
8000773c:	1b 03 c2 3b 	addi %d3,%d3,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007740:	df 05 2c 00 	jeq %d5,0,80007798 <IfxScuCcu_getFsi2Frequency+0x80>
80007744:	df 15 52 80 	jne %d5,1,800077e8 <IfxScuCcu_getFsi2Frequency+0xd0>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007748:	91 30 00 ff 	movh.a %a15,61443
8000774c:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007750:	48 05       	ld.w %d5,[%a15]0
80007752:	37 05 62 5e 	extr.u %d5,%d5,28,2
80007756:	df 05 83 80 	jne %d5,0,8000785c <IfxScuCcu_getFsi2Frequency+0x144>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
8000775a:	91 30 00 ff 	movh.a %a15,61443
8000775e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007762:	48 52       	ld.w %d2,[%a15]20
80007764:	6f 02 8a 80 	jnz.t %d2,0,80007878 <IfxScuCcu_getFsi2Frequency+0x160>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80007768:	48 52       	ld.w %d2,[%a15]20
8000776a:	6f 32 90 80 	jnz.t %d2,3,8000788a <IfxScuCcu_getFsi2Frequency+0x172>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
8000776e:	48 66       	ld.w %d6,[%a15]24
80007770:	48 72       	ld.w %d2,[%a15]28
80007772:	37 06 e7 64 	extr.u %d6,%d6,9,7
80007776:	8f f2 07 51 	and %d5,%d2,127
8000777a:	48 62       	ld.w %d2,[%a15]24
8000777c:	c2 16       	add %d6,1
8000777e:	37 02 64 2c 	extr.u %d2,%d2,24,4
80007782:	4b 06 41 61 	itof %d6,%d6
80007786:	c2 12       	add %d2,1
80007788:	03 25 0a 22 	madd %d2,%d2,%d5,%d2
8000778c:	4b 63 41 30 	mul.f %d3,%d3,%d6
80007790:	4b 02 41 21 	itof %d2,%d2
80007794:	4b 23 51 30 	div.f %d3,%d3,%d2
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007798:	91 30 00 ff 	movh.a %a15,61443
8000779c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800077a0:	48 05       	ld.w %d5,[%a15]0
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
        break;
    default:
        sriFrequency = 0.0f;
800077a2:	82 02       	mov %d2,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800077a4:	37 05 64 56 	extr.u %d5,%d5,12,4
800077a8:	bf 55 0f 80 	jlt.u %d5,5,800077c6 <IfxScuCcu_getFsi2Frequency+0xae>
    }
    else
    {
        frequency = IfxScuCcu_getSriFrequency();

        if ((ccucon0.B.SRIDIV == 1) || (ccucon0.B.SRIDIV == 2))
800077ac:	3b 00 f0 30 	mov %d3,3840
800077b0:	26 3f       	and %d15,%d3
800077b2:	1b 0f f0 ff 	addi %d15,%d15,-256
800077b6:	8f 0f d0 f1 	andn %d15,%d15,256
800077ba:	ee bb       	jnz %d15,80007730 <IfxScuCcu_getFsi2Frequency+0x18>
        {
            frequency = frequency / ccucon0.B.FSI2DIV;
800077bc:	4b 04 41 41 	itof %d4,%d4
800077c0:	4b 42 51 20 	div.f %d2,%d2,%d4
        }
    }

    return frequency;
}
800077c4:	00 90       	ret 
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800077c6:	91 00 00 f8 	movh.a %a15,32768
800077ca:	d9 ff 54 f7 	lea %a15,[%a15]30676 <800077d4 <IfxScuCcu_getFsi2Frequency+0xbc>>
800077ce:	01 f5 02 f6 	addsc.a %a15,%a15,%d5,2
800077d2:	dc 0f       	ji %a15
800077d4:	1d 00 2b 00 	j 8000782a <IfxScuCcu_getFsi2Frequency+0x112>
800077d8:	1d 00 22 00 	j 8000781c <IfxScuCcu_getFsi2Frequency+0x104>
800077dc:	1d 00 19 00 	j 8000780e <IfxScuCcu_getFsi2Frequency+0xf6>
800077e0:	1d 00 10 00 	j 80007800 <IfxScuCcu_getFsi2Frequency+0xe8>
800077e4:	1d 00 35 00 	j 8000784e <IfxScuCcu_getFsi2Frequency+0x136>
800077e8:	91 30 00 ff 	movh.a %a15,61443
800077ec:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800077f0:	48 05       	ld.w %d5,[%a15]0
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
800077f2:	82 03       	mov %d3,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800077f4:	37 05 64 56 	extr.u %d5,%d5,12,4
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
        break;
    default:
        sriFrequency = 0.0f;
800077f8:	82 02       	mov %d2,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800077fa:	ff 55 d9 ff 	jge.u %d5,5,800077ac <IfxScuCcu_getFsi2Frequency+0x94>
800077fe:	3c e4       	j 800077c6 <IfxScuCcu_getFsi2Frequency+0xae>
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
80007800:	7b 90 c0 23 	movh %d2,15369
80007804:	1b 92 88 28 	addi %d2,%d2,-30583
80007808:	4b 23 41 20 	mul.f %d2,%d3,%d2
8000780c:	3c d0       	j 800077ac <IfxScuCcu_getFsi2Frequency+0x94>
        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
8000780e:	7b 90 c8 23 	movh %d2,15497
80007812:	1b 92 88 28 	addi %d2,%d2,-30583
80007816:	4b 23 41 20 	mul.f %d2,%d3,%d2
8000781a:	3c c9       	j 800077ac <IfxScuCcu_getFsi2Frequency+0x94>
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
        }

        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
8000781c:	7b 90 d0 23 	movh %d2,15625
80007820:	1b 92 88 28 	addi %d2,%d2,-30583
80007824:	4b 23 41 20 	mul.f %d2,%d3,%d2
80007828:	3c c2       	j 800077ac <IfxScuCcu_getFsi2Frequency+0x94>

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
8000782a:	91 30 00 ff 	movh.a %a15,61443
8000782e:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007832:	48 05       	ld.w %d5,[%a15]0
        {
            sriFrequency = 0.0f;
80007834:	82 02       	mov %d2,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
80007836:	37 05 64 54 	extr.u %d5,%d5,8,4
8000783a:	df 05 b9 7f 	jeq %d5,0,800077ac <IfxScuCcu_getFsi2Frequency+0x94>
        {
            sriFrequency = 0.0f;
        }
        else
        {
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
8000783e:	48 02       	ld.w %d2,[%a15]0
80007840:	37 02 64 24 	extr.u %d2,%d2,8,4
80007844:	4b 02 41 21 	itof %d2,%d2
80007848:	4b 23 51 20 	div.f %d2,%d3,%d2
8000784c:	3c b0       	j 800077ac <IfxScuCcu_getFsi2Frequency+0x94>
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
8000784e:	7b 90 b8 23 	movh %d2,15241
80007852:	1b 92 88 28 	addi %d2,%d2,-30583
80007856:	4b 23 41 20 	mul.f %d2,%d3,%d2
8000785a:	3c a9       	j 800077ac <IfxScuCcu_getFsi2Frequency+0x94>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
8000785c:	48 05       	ld.w %d5,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
8000785e:	82 03       	mov %d3,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007860:	37 05 62 5e 	extr.u %d5,%d5,28,2
80007864:	df 15 7b ff 	jne %d5,1,8000775a <IfxScuCcu_getFsi2Frequency+0x42>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007868:	91 00 00 f7 	movh.a %a15,28672
8000786c:	19 f3 f8 c0 	ld.w %d3,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007870:	4b 03 61 31 	utof %d3,%d3
80007874:	1d ff 73 ff 	j 8000775a <IfxScuCcu_getFsi2Frequency+0x42>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80007878:	48 72       	ld.w %d2,[%a15]28
8000787a:	37 02 67 28 	extr.u %d2,%d2,16,7
8000787e:	c2 12       	add %d2,1
80007880:	4b 02 41 21 	itof %d2,%d2
80007884:	4b 23 51 30 	div.f %d3,%d3,%d2
80007888:	3c 88       	j 80007798 <IfxScuCcu_getFsi2Frequency+0x80>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
8000788a:	48 73       	ld.w %d3,[%a15]28
8000788c:	8f f3 07 31 	and %d3,%d3,127
80007890:	c2 13       	add %d3,1
80007892:	4b 03 41 21 	itof %d2,%d3
80007896:	7b f0 cb 34 	movh %d3,19647
8000789a:	1b 03 c2 3b 	addi %d3,%d3,-17376
8000789e:	4b 23 51 30 	div.f %d3,%d3,%d2
800078a2:	1d ff 7b ff 	j 80007798 <IfxScuCcu_getFsi2Frequency+0x80>

800078a6 <IfxScuCcu_getFsiFrequency>:


float32 IfxScuCcu_getFsiFrequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
800078a6:	91 30 00 ff 	movh.a %a15,61443
800078aa:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800078ae:	4c f0       	ld.w %d15,[%a15]0

    if (ccucon0.B.FSIDIV == 0)
800078b0:	7b 00 30 30 	movh %d3,768
800078b4:	26 f3       	and %d3,%d15


float32 IfxScuCcu_getFsiFrequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
800078b6:	37 0f 62 4c 	extr.u %d4,%d15,24,2

    if (ccucon0.B.FSIDIV == 0)
    {
        frequency = 0;
800078ba:	82 02       	mov %d2,0
float32 IfxScuCcu_getFsiFrequency(void)
{
    float32         frequency;
    Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;

    if (ccucon0.B.FSIDIV == 0)
800078bc:	f6 32       	jnz %d3,800078c0 <IfxScuCcu_getFsiFrequency+0x1a>
            frequency = frequency / ccucon0.B.FSIDIV;
        }
    }

    return frequency;
}
800078be:	00 90       	ret 

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
800078c0:	48 05       	ld.w %d5,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
800078c2:	7b f0 cb 34 	movh %d3,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
800078c6:	37 05 62 5e 	extr.u %d5,%d5,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
800078ca:	1b 03 c2 3b 	addi %d3,%d3,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
800078ce:	df 05 2c 00 	jeq %d5,0,80007926 <IfxScuCcu_getFsiFrequency+0x80>
800078d2:	df 15 53 80 	jne %d5,1,80007978 <IfxScuCcu_getFsiFrequency+0xd2>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
800078d6:	91 30 00 ff 	movh.a %a15,61443
800078da:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800078de:	48 05       	ld.w %d5,[%a15]0
800078e0:	37 05 62 5e 	extr.u %d5,%d5,28,2
800078e4:	df 05 84 80 	jne %d5,0,800079ec <IfxScuCcu_getFsiFrequency+0x146>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
800078e8:	91 30 00 ff 	movh.a %a15,61443
800078ec:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800078f0:	48 52       	ld.w %d2,[%a15]20
800078f2:	6f 02 8b 80 	jnz.t %d2,0,80007a08 <IfxScuCcu_getFsiFrequency+0x162>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
800078f6:	48 52       	ld.w %d2,[%a15]20
800078f8:	6f 32 91 80 	jnz.t %d2,3,80007a1a <IfxScuCcu_getFsiFrequency+0x174>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
800078fc:	48 66       	ld.w %d6,[%a15]24
800078fe:	48 72       	ld.w %d2,[%a15]28
80007900:	37 06 e7 64 	extr.u %d6,%d6,9,7
80007904:	8f f2 07 51 	and %d5,%d2,127
80007908:	48 62       	ld.w %d2,[%a15]24
8000790a:	c2 16       	add %d6,1
8000790c:	37 02 64 2c 	extr.u %d2,%d2,24,4
80007910:	4b 06 41 61 	itof %d6,%d6
80007914:	c2 12       	add %d2,1
80007916:	03 25 0a 22 	madd %d2,%d2,%d5,%d2
8000791a:	4b 63 41 30 	mul.f %d3,%d3,%d6
8000791e:	4b 02 41 21 	itof %d2,%d2
80007922:	4b 23 51 30 	div.f %d3,%d3,%d2
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007926:	91 30 00 ff 	movh.a %a15,61443
8000792a:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000792e:	48 05       	ld.w %d5,[%a15]0
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
        break;
    default:
        sriFrequency = 0.0f;
80007930:	82 02       	mov %d2,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007932:	37 05 64 56 	extr.u %d5,%d5,12,4
80007936:	bf 55 0f 80 	jlt.u %d5,5,80007954 <IfxScuCcu_getFsiFrequency+0xae>
    }
    else
    {
        frequency = IfxScuCcu_getSriFrequency();

        if ((ccucon0.B.SRIDIV == 1) || (ccucon0.B.SRIDIV == 2))
8000793a:	3b 00 f0 30 	mov %d3,3840
8000793e:	26 3f       	and %d15,%d3
80007940:	1b 0f f0 ff 	addi %d15,%d15,-256
80007944:	8f 0f d0 f1 	andn %d15,%d15,256
80007948:	ee bb       	jnz %d15,800078be <IfxScuCcu_getFsiFrequency+0x18>
        {
            frequency = frequency / ccucon0.B.FSIDIV;
8000794a:	4b 04 41 41 	itof %d4,%d4
8000794e:	4b 42 51 20 	div.f %d2,%d2,%d4
        }
    }

    return frequency;
}
80007952:	00 90       	ret 
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007954:	91 00 00 f8 	movh.a %a15,32768
80007958:	d9 ff a4 57 	lea %a15,[%a15]31076 <80007964 <IfxScuCcu_getFsiFrequency+0xbe>>
8000795c:	01 f5 02 f6 	addsc.a %a15,%a15,%d5,2
80007960:	dc 0f       	ji %a15
80007962:	00 00       	nop 
80007964:	1d 00 2b 00 	j 800079ba <IfxScuCcu_getFsiFrequency+0x114>
80007968:	1d 00 22 00 	j 800079ac <IfxScuCcu_getFsiFrequency+0x106>
8000796c:	1d 00 19 00 	j 8000799e <IfxScuCcu_getFsiFrequency+0xf8>
80007970:	1d 00 10 00 	j 80007990 <IfxScuCcu_getFsiFrequency+0xea>
80007974:	1d 00 35 00 	j 800079de <IfxScuCcu_getFsiFrequency+0x138>
80007978:	91 30 00 ff 	movh.a %a15,61443
8000797c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007980:	48 05       	ld.w %d5,[%a15]0
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80007982:	82 03       	mov %d3,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007984:	37 05 64 56 	extr.u %d5,%d5,12,4
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
        break;
    default:
        sriFrequency = 0.0f;
80007988:	82 02       	mov %d2,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
8000798a:	ff 55 d8 ff 	jge.u %d5,5,8000793a <IfxScuCcu_getFsiFrequency+0x94>
8000798e:	3c e3       	j 80007954 <IfxScuCcu_getFsiFrequency+0xae>
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
80007990:	7b 90 c0 23 	movh %d2,15369
80007994:	1b 92 88 28 	addi %d2,%d2,-30583
80007998:	4b 23 41 20 	mul.f %d2,%d3,%d2
8000799c:	3c cf       	j 8000793a <IfxScuCcu_getFsiFrequency+0x94>
        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
8000799e:	7b 90 c8 23 	movh %d2,15497
800079a2:	1b 92 88 28 	addi %d2,%d2,-30583
800079a6:	4b 23 41 20 	mul.f %d2,%d3,%d2
800079aa:	3c c8       	j 8000793a <IfxScuCcu_getFsiFrequency+0x94>
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
        }

        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
800079ac:	7b 90 d0 23 	movh %d2,15625
800079b0:	1b 92 88 28 	addi %d2,%d2,-30583
800079b4:	4b 23 41 20 	mul.f %d2,%d3,%d2
800079b8:	3c c1       	j 8000793a <IfxScuCcu_getFsiFrequency+0x94>

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
800079ba:	91 30 00 ff 	movh.a %a15,61443
800079be:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800079c2:	48 05       	ld.w %d5,[%a15]0
        {
            sriFrequency = 0.0f;
800079c4:	82 02       	mov %d2,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
800079c6:	37 05 64 54 	extr.u %d5,%d5,8,4
800079ca:	df 05 b8 7f 	jeq %d5,0,8000793a <IfxScuCcu_getFsiFrequency+0x94>
        {
            sriFrequency = 0.0f;
        }
        else
        {
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
800079ce:	48 02       	ld.w %d2,[%a15]0
800079d0:	37 02 64 24 	extr.u %d2,%d2,8,4
800079d4:	4b 02 41 21 	itof %d2,%d2
800079d8:	4b 23 51 20 	div.f %d2,%d3,%d2
800079dc:	3c af       	j 8000793a <IfxScuCcu_getFsiFrequency+0x94>
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
800079de:	7b 90 b8 23 	movh %d2,15241
800079e2:	1b 92 88 28 	addi %d2,%d2,-30583
800079e6:	4b 23 41 20 	mul.f %d2,%d3,%d2
800079ea:	3c a8       	j 8000793a <IfxScuCcu_getFsiFrequency+0x94>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800079ec:	48 05       	ld.w %d5,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
800079ee:	82 03       	mov %d3,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800079f0:	37 05 62 5e 	extr.u %d5,%d5,28,2
800079f4:	df 15 7a ff 	jne %d5,1,800078e8 <IfxScuCcu_getFsiFrequency+0x42>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
800079f8:	91 00 00 f7 	movh.a %a15,28672
800079fc:	19 f3 f8 c0 	ld.w %d3,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007a00:	4b 03 61 31 	utof %d3,%d3
80007a04:	1d ff 72 ff 	j 800078e8 <IfxScuCcu_getFsiFrequency+0x42>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80007a08:	48 72       	ld.w %d2,[%a15]28
80007a0a:	37 02 67 28 	extr.u %d2,%d2,16,7
80007a0e:	c2 12       	add %d2,1
80007a10:	4b 02 41 21 	itof %d2,%d2
80007a14:	4b 23 51 30 	div.f %d3,%d3,%d2
80007a18:	3c 87       	j 80007926 <IfxScuCcu_getFsiFrequency+0x80>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80007a1a:	48 73       	ld.w %d3,[%a15]28
80007a1c:	8f f3 07 31 	and %d3,%d3,127
80007a20:	c2 13       	add %d3,1
80007a22:	4b 03 41 21 	itof %d2,%d3
80007a26:	7b f0 cb 34 	movh %d3,19647
80007a2a:	1b 03 c2 3b 	addi %d3,%d3,-17376
80007a2e:	4b 23 51 30 	div.f %d3,%d3,%d2
80007a32:	1d ff 7a ff 	j 80007926 <IfxScuCcu_getFsiFrequency+0x80>

80007a36 <IfxScuCcu_getMaxFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007a36:	91 30 00 ff 	movh.a %a15,61443
80007a3a:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007a3e:	4c f0       	ld.w %d15,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007a40:	7b f0 cb 24 	movh %d2,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007a44:	37 0f 62 fe 	extr.u %d15,%d15,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007a48:	1b 02 c2 2b 	addi %d2,%d2,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007a4c:	6e 2a       	jz %d15,80007aa0 <IfxScuCcu_getMaxFrequency+0x6a>
80007a4e:	df 1f 45 80 	jne %d15,1,80007ad8 <IfxScuCcu_getMaxFrequency+0xa2>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007a52:	91 30 00 ff 	movh.a %a15,61443
80007a56:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007a5a:	4c f0       	ld.w %d15,[%a15]0
80007a5c:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007a60:	ee 68       	jnz %d15,80007b30 <IfxScuCcu_getMaxFrequency+0xfa>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007a62:	91 30 00 ff 	movh.a %a15,61443
80007a66:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007a6a:	4c f5       	ld.w %d15,[%a15]20
80007a6c:	6f 0f 6f 80 	jnz.t %d15,0,80007b4a <IfxScuCcu_getMaxFrequency+0x114>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80007a70:	4c f5       	ld.w %d15,[%a15]20
80007a72:	6f 3f 75 80 	jnz.t %d15,3,80007b5c <IfxScuCcu_getMaxFrequency+0x126>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80007a76:	48 64       	ld.w %d4,[%a15]24
80007a78:	4c f7       	ld.w %d15,[%a15]28
80007a7a:	37 04 e7 44 	extr.u %d4,%d4,9,7
80007a7e:	8f ff 07 31 	and %d3,%d15,127
80007a82:	4c f6       	ld.w %d15,[%a15]24
80007a84:	c2 14       	add %d4,1
80007a86:	37 0f 64 fc 	extr.u %d15,%d15,24,4
80007a8a:	4b 04 41 41 	itof %d4,%d4
80007a8e:	c2 1f       	add %d15,1
80007a90:	03 f3 0a ff 	madd %d15,%d15,%d3,%d15
80007a94:	4b 42 41 20 	mul.f %d2,%d2,%d4
80007a98:	4b 0f 41 f1 	itof %d15,%d15
80007a9c:	4b f2 51 20 	div.f %d2,%d2,%d15
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007aa0:	91 30 00 ff 	movh.a %a15,61443
80007aa4:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007aa8:	4c f0       	ld.w %d15,[%a15]0
80007aaa:	37 0f 64 f6 	extr.u %d15,%d15,12,4
80007aae:	bf 5f 04 80 	jlt.u %d15,5,80007ab6 <IfxScuCcu_getMaxFrequency+0x80>
        break;
    case 4:
        maxFrequency = sourceFrequency / 120;
        break;
    default:
        maxFrequency = 0.0f;
80007ab2:	82 02       	mov %d2,0
        break;
    }

    return maxFrequency;
}
80007ab4:	00 90       	ret 
{
    float32 maxFrequency;
    float32 sourceFrequency;
    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007ab6:	91 00 00 f8 	movh.a %a15,32768
80007aba:	d9 ff 84 b7 	lea %a15,[%a15]31428 <80007ac4 <IfxScuCcu_getMaxFrequency+0x8e>>
80007abe:	90 ff       	addsc.a %a15,%a15,%d15,2
80007ac0:	dc 0f       	ji %a15
80007ac2:	00 00       	nop 
80007ac4:	1d 00 1a 00 	j 80007af8 <IfxScuCcu_getMaxFrequency+0xc2>
80007ac8:	1d 00 26 00 	j 80007b14 <IfxScuCcu_getMaxFrequency+0xde>
80007acc:	1d 00 2b 00 	j 80007b22 <IfxScuCcu_getMaxFrequency+0xec>
80007ad0:	1d 00 06 00 	j 80007adc <IfxScuCcu_getMaxFrequency+0xa6>
80007ad4:	1d 00 0b 00 	j 80007aea <IfxScuCcu_getMaxFrequency+0xb4>
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80007ad8:	82 02       	mov %d2,0
80007ada:	3c e3       	j 80007aa0 <IfxScuCcu_getMaxFrequency+0x6a>
        break;
    case 2:
        maxFrequency = sourceFrequency / 30;
        break;
    case 3:
        maxFrequency = sourceFrequency / 60;
80007adc:	7b 90 c8 f3 	movh %d15,15497
80007ae0:	1b 9f 88 f8 	addi %d15,%d15,-30583
80007ae4:	4b f2 41 20 	mul.f %d2,%d2,%d15
        break;
80007ae8:	00 90       	ret 
    case 4:
        maxFrequency = sourceFrequency / 120;
80007aea:	7b 90 c0 f3 	movh %d15,15369
80007aee:	1b 9f 88 f8 	addi %d15,%d15,-30583
80007af2:	4b f2 41 20 	mul.f %d2,%d2,%d15
        break;
80007af6:	00 90       	ret 

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON5.B.MAXDIV == 0)
80007af8:	91 30 00 ff 	movh.a %a15,61443
80007afc:	d9 ff 0c 16 	lea %a15,[%a15]24652 <f003604c <_SMALL_DATA4_+0x4002e04c>>
80007b00:	4c f0       	ld.w %d15,[%a15]0
80007b02:	16 0f       	and %d15,15
80007b04:	6e d8       	jz %d15,80007ab4 <IfxScuCcu_getMaxFrequency+0x7e>
        {
            maxFrequency = sourceFrequency;
        }
        else
        {
            maxFrequency = sourceFrequency / SCU_CCUCON5.B.MAXDIV;
80007b06:	4c f0       	ld.w %d15,[%a15]0
80007b08:	16 0f       	and %d15,15
80007b0a:	4b 0f 41 f1 	itof %d15,%d15
80007b0e:	4b f2 51 20 	div.f %d2,%d2,%d15
80007b12:	00 90       	ret 
        }

        break;
    case 1:
        maxFrequency = sourceFrequency / 15;
80007b14:	7b 90 d8 f3 	movh %d15,15753
80007b18:	1b 9f 88 f8 	addi %d15,%d15,-30583
80007b1c:	4b f2 41 20 	mul.f %d2,%d2,%d15
        break;
80007b20:	00 90       	ret 
    case 2:
        maxFrequency = sourceFrequency / 30;
80007b22:	7b 90 d0 f3 	movh %d15,15625
80007b26:	1b 9f 88 f8 	addi %d15,%d15,-30583
80007b2a:	4b f2 41 20 	mul.f %d2,%d2,%d15
        break;
80007b2e:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007b30:	4c f0       	ld.w %d15,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007b32:	82 02       	mov %d2,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007b34:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007b38:	df 1f 95 ff 	jne %d15,1,80007a62 <IfxScuCcu_getMaxFrequency+0x2c>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007b3c:	91 00 00 f7 	movh.a %a15,28672
80007b40:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007b44:	4b 02 61 21 	utof %d2,%d2
80007b48:	3c 8d       	j 80007a62 <IfxScuCcu_getMaxFrequency+0x2c>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80007b4a:	4c f7       	ld.w %d15,[%a15]28
80007b4c:	37 0f 67 f8 	extr.u %d15,%d15,16,7
80007b50:	c2 1f       	add %d15,1
80007b52:	4b 0f 41 f1 	itof %d15,%d15
80007b56:	4b f2 51 20 	div.f %d2,%d2,%d15
80007b5a:	3c a3       	j 80007aa0 <IfxScuCcu_getMaxFrequency+0x6a>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80007b5c:	48 72       	ld.w %d2,[%a15]28
80007b5e:	8f f2 07 21 	and %d2,%d2,127
80007b62:	c2 12       	add %d2,1
80007b64:	4b 02 41 f1 	itof %d15,%d2
80007b68:	7b f0 cb 24 	movh %d2,19647
80007b6c:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007b70:	4b f2 51 20 	div.f %d2,%d2,%d15
80007b74:	3c 96       	j 80007aa0 <IfxScuCcu_getMaxFrequency+0x6a>

80007b76 <IfxScuCcu_getModuleFrequency>:
float32 IfxScuCcu_getModuleFrequency(void)
{
    float32     spbFreq;
    float32     moduleFreq;
    Ifx_SCU_FDR scuFdr;
    scuFdr  = SCU_FDR;
80007b76:	91 30 00 ff 	movh.a %a15,61443
80007b7a:	d9 ff 38 06 	lea %a15,[%a15]24632 <f0036038 <_SMALL_DATA4_+0x4002e038>>
80007b7e:	48 05       	ld.w %d5,[%a15]0

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007b80:	91 30 00 ff 	movh.a %a15,61443
80007b84:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007b88:	48 03       	ld.w %d3,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007b8a:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007b8e:	37 03 62 3e 	extr.u %d3,%d3,28,2
float32 IfxScuCcu_getModuleFrequency(void)
{
    float32     spbFreq;
    float32     moduleFreq;
    Ifx_SCU_FDR scuFdr;
    scuFdr  = SCU_FDR;
80007b92:	b7 05 16 65 	insert %d6,%d5,0,10,22
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007b96:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007b9a:	df 03 2c 00 	jeq %d3,0,80007bf2 <IfxScuCcu_getModuleFrequency+0x7c>
80007b9e:	df 13 60 80 	jne %d3,1,80007c5e <IfxScuCcu_getModuleFrequency+0xe8>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007ba2:	91 30 00 ff 	movh.a %a15,61443
80007ba6:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007baa:	48 02       	ld.w %d2,[%a15]0
80007bac:	37 02 62 2e 	extr.u %d2,%d2,28,2
80007bb0:	df 02 8c 80 	jne %d2,0,80007cc8 <IfxScuCcu_getModuleFrequency+0x152>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007bb4:	91 30 00 ff 	movh.a %a15,61443
80007bb8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007bbc:	48 52       	ld.w %d2,[%a15]20
80007bbe:	6f 02 93 80 	jnz.t %d2,0,80007ce4 <IfxScuCcu_getModuleFrequency+0x16e>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80007bc2:	48 52       	ld.w %d2,[%a15]20
80007bc4:	6f 32 9a 80 	jnz.t %d2,3,80007cf8 <IfxScuCcu_getModuleFrequency+0x182>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80007bc8:	48 64       	ld.w %d4,[%a15]24
80007bca:	48 72       	ld.w %d2,[%a15]28
80007bcc:	37 04 e7 44 	extr.u %d4,%d4,9,7
80007bd0:	8f f2 07 31 	and %d3,%d2,127
80007bd4:	48 62       	ld.w %d2,[%a15]24
80007bd6:	c2 14       	add %d4,1
80007bd8:	37 02 64 2c 	extr.u %d2,%d2,24,4
80007bdc:	4b 04 41 41 	itof %d4,%d4
80007be0:	c2 12       	add %d2,1
80007be2:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
80007be6:	4b 4f 41 f0 	mul.f %d15,%d15,%d4
80007bea:	4b 02 41 21 	itof %d2,%d2
80007bee:	4b 2f 51 f0 	div.f %d15,%d15,%d2
    float32 spbFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007bf2:	91 30 00 ff 	movh.a %a15,61443
80007bf6:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007bfa:	48 04       	ld.w %d4,[%a15]0
        break;
    case 4:
        spbFrequency = sourceFrequency / 240;
        break;
    default:
        spbFrequency = 0.0f;
80007bfc:	82 03       	mov %d3,0
    float32 spbFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
80007bfe:	37 04 64 46 	extr.u %d4,%d4,12,4
80007c02:	ff 54 23 80 	jge.u %d4,5,80007c48 <IfxScuCcu_getModuleFrequency+0xd2>
80007c06:	91 00 00 f8 	movh.a %a15,32768
80007c0a:	d9 ff d4 07 	lea %a15,[%a15]31764 <80007c14 <IfxScuCcu_getModuleFrequency+0x9e>>
80007c0e:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80007c12:	dc 0f       	ji %a15
80007c14:	1d 00 0a 00 	j 80007c28 <IfxScuCcu_getModuleFrequency+0xb2>
80007c18:	1d 00 4a 00 	j 80007cac <IfxScuCcu_getModuleFrequency+0x136>
80007c1c:	1d 00 4f 00 	j 80007cba <IfxScuCcu_getModuleFrequency+0x144>
80007c20:	1d 00 2a 00 	j 80007c74 <IfxScuCcu_getModuleFrequency+0xfe>
80007c24:	1d 00 3d 00 	j 80007c9e <IfxScuCcu_getModuleFrequency+0x128>
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SPBDIV == 0)
80007c28:	91 30 00 ff 	movh.a %a15,61443
80007c2c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007c30:	48 02       	ld.w %d2,[%a15]0
        {
            spbFrequency = 0.0f;
80007c32:	82 03       	mov %d3,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SPBDIV == 0)
80007c34:	37 02 64 28 	extr.u %d2,%d2,16,4
80007c38:	76 28       	jz %d2,80007c48 <IfxScuCcu_getModuleFrequency+0xd2>
        {
            spbFrequency = 0.0f;
        }
        else
        {
            spbFrequency = sourceFrequency / SCU_CCUCON0.B.SPBDIV;
80007c3a:	48 03       	ld.w %d3,[%a15]0
80007c3c:	37 03 64 38 	extr.u %d3,%d3,16,4
80007c40:	4b 03 41 31 	itof %d3,%d3
80007c44:	4b 3f 51 30 	div.f %d3,%d15,%d3
    float32     moduleFreq;
    Ifx_SCU_FDR scuFdr;
    scuFdr  = SCU_FDR;
    spbFreq = IfxScuCcu_getSpbFrequency();

    if (scuFdr.B.DM == 1)
80007c48:	bb 00 00 fc 	mov.u %d15,49152
80007c4c:	26 5f       	and %d15,%d5
80007c4e:	3b 00 00 24 	mov %d2,16384
80007c52:	be 2e       	jeq %d15,%d2,80007c8e <IfxScuCcu_getModuleFrequency+0x118>
    {
        moduleFreq = spbFreq / (1024 - scuFdr.B.STEP);
    }
    else if (scuFdr.B.DM == 2)
80007c54:	bb 00 00 48 	mov.u %d4,32768
    {
        moduleFreq = (spbFreq * scuFdr.B.STEP) / 1024;
    }
    else
    {
        moduleFreq = 0;
80007c58:	82 02       	mov %d2,0

    if (scuFdr.B.DM == 1)
    {
        moduleFreq = spbFreq / (1024 - scuFdr.B.STEP);
    }
    else if (scuFdr.B.DM == 2)
80007c5a:	3e 44       	jeq %d15,%d4,80007c62 <IfxScuCcu_getModuleFrequency+0xec>
    {
        moduleFreq = 0;
    }

    return moduleFreq;
}
80007c5c:	00 90       	ret 
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80007c5e:	82 0f       	mov %d15,0
80007c60:	3c c9       	j 80007bf2 <IfxScuCcu_getModuleFrequency+0x7c>
    {
        moduleFreq = spbFreq / (1024 - scuFdr.B.STEP);
    }
    else if (scuFdr.B.DM == 2)
    {
        moduleFreq = (spbFreq * scuFdr.B.STEP) / 1024;
80007c62:	4b 06 41 21 	itof %d2,%d6
80007c66:	7b 00 a8 f3 	movh %d15,14976
80007c6a:	4b f2 41 20 	mul.f %d2,%d2,%d15
80007c6e:	4b 32 41 20 	mul.f %d2,%d2,%d3
    {
        moduleFreq = 0;
    }

    return moduleFreq;
}
80007c72:	00 90       	ret 
        break;
    case 2:
        spbFrequency = sourceFrequency / 60;
        break;
    case 3:
        spbFrequency = sourceFrequency / 120;
80007c74:	7b 90 c0 33 	movh %d3,15369
80007c78:	1b 93 88 38 	addi %d3,%d3,-30583
80007c7c:	4b 3f 41 30 	mul.f %d3,%d15,%d3
    float32     moduleFreq;
    Ifx_SCU_FDR scuFdr;
    scuFdr  = SCU_FDR;
    spbFreq = IfxScuCcu_getSpbFrequency();

    if (scuFdr.B.DM == 1)
80007c80:	bb 00 00 fc 	mov.u %d15,49152
80007c84:	26 5f       	and %d15,%d5
80007c86:	3b 00 00 24 	mov %d2,16384
80007c8a:	5f 2f e5 ff 	jne %d15,%d2,80007c54 <IfxScuCcu_getModuleFrequency+0xde>
    {
        moduleFreq = spbFreq / (1024 - scuFdr.B.STEP);
80007c8e:	3b 00 40 20 	mov %d2,1024
80007c92:	a2 62       	sub %d2,%d6
80007c94:	4b 02 41 21 	itof %d2,%d2
80007c98:	4b 23 51 20 	div.f %d2,%d3,%d2
80007c9c:	00 90       	ret 
        break;
    case 3:
        spbFrequency = sourceFrequency / 120;
        break;
    case 4:
        spbFrequency = sourceFrequency / 240;
80007c9e:	7b 90 b8 33 	movh %d3,15241
80007ca2:	1b 93 88 38 	addi %d3,%d3,-30583
80007ca6:	4b 3f 41 30 	mul.f %d3,%d15,%d3
80007caa:	3c cf       	j 80007c48 <IfxScuCcu_getModuleFrequency+0xd2>
            spbFrequency = sourceFrequency / SCU_CCUCON0.B.SPBDIV;
        }

        break;
    case 1:
        spbFrequency = sourceFrequency / 30;
80007cac:	7b 90 d0 33 	movh %d3,15625
80007cb0:	1b 93 88 38 	addi %d3,%d3,-30583
80007cb4:	4b 3f 41 30 	mul.f %d3,%d15,%d3
80007cb8:	3c c8       	j 80007c48 <IfxScuCcu_getModuleFrequency+0xd2>
        break;
    case 2:
        spbFrequency = sourceFrequency / 60;
80007cba:	7b 90 c8 33 	movh %d3,15497
80007cbe:	1b 93 88 38 	addi %d3,%d3,-30583
80007cc2:	4b 3f 41 30 	mul.f %d3,%d15,%d3
80007cc6:	3c c1       	j 80007c48 <IfxScuCcu_getModuleFrequency+0xd2>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007cc8:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007cca:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007ccc:	37 02 62 2e 	extr.u %d2,%d2,28,2
80007cd0:	df 12 72 ff 	jne %d2,1,80007bb4 <IfxScuCcu_getModuleFrequency+0x3e>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007cd4:	91 00 00 f7 	movh.a %a15,28672
80007cd8:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007cdc:	4b 0f 61 f1 	utof %d15,%d15
80007ce0:	1d ff 6a ff 	j 80007bb4 <IfxScuCcu_getModuleFrequency+0x3e>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80007ce4:	48 72       	ld.w %d2,[%a15]28
80007ce6:	37 02 67 28 	extr.u %d2,%d2,16,7
80007cea:	c2 12       	add %d2,1
80007cec:	4b 02 41 21 	itof %d2,%d2
80007cf0:	4b 2f 51 f0 	div.f %d15,%d15,%d2
80007cf4:	1d ff 7f ff 	j 80007bf2 <IfxScuCcu_getModuleFrequency+0x7c>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80007cf8:	4c f7       	ld.w %d15,[%a15]28
80007cfa:	7b f0 cb 24 	movh %d2,19647
80007cfe:	16 7f       	and %d15,127
80007d00:	c2 1f       	add %d15,1
80007d02:	4b 0f 41 f1 	itof %d15,%d15
80007d06:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007d0a:	4b f2 51 f0 	div.f %d15,%d2,%d15
80007d0e:	1d ff 72 ff 	j 80007bf2 <IfxScuCcu_getModuleFrequency+0x7c>

80007d12 <IfxScuCcu_getOsc0Frequency>:
}


float32 IfxScuCcu_getOsc0Frequency(void)
{
    return (float32)IfxScuCcu_xtalFrequency;
80007d12:	91 00 00 f7 	movh.a %a15,28672
80007d16:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
}
80007d1a:	4b 02 61 21 	utof %d2,%d2
80007d1e:	00 90       	ret 

80007d20 <IfxScuCcu_getOscFrequency>:

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007d20:	91 30 00 ff 	movh.a %a15,61443
80007d24:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007d28:	4c f0       	ld.w %d15,[%a15]0
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
80007d2a:	7b f0 cb 24 	movh %d2,19647

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007d2e:	37 0f 62 fe 	extr.u %d15,%d15,28,2
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
80007d32:	1b 02 c2 2b 	addi %d2,%d2,-17376

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007d36:	6e 06       	jz %d15,80007d42 <IfxScuCcu_getOscFrequency+0x22>
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007d38:	4c f0       	ld.w %d15,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007d3a:	82 02       	mov %d2,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007d3c:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007d40:	1e 12       	jeq %d15,1,80007d44 <IfxScuCcu_getOscFrequency+0x24>
        /* Reserved values, this */
        freq = 0.0f;
    }

    return freq;
}
80007d42:	00 90       	ret 
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007d44:	91 00 00 f7 	movh.a %a15,28672
80007d48:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007d4c:	4b 02 61 21 	utof %d2,%d2
        /* Reserved values, this */
        freq = 0.0f;
    }

    return freq;
}
80007d50:	00 90       	ret 

80007d52 <IfxScuCcu_getPllErayFrequency>:

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007d52:	91 30 00 ff 	movh.a %a15,61443
80007d56:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007d5a:	48 02       	ld.w %d2,[%a15]0
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
80007d5c:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007d60:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
80007d64:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007d68:	df 02 1e 80 	jne %d2,0,80007da4 <IfxScuCcu_getPllErayFrequency+0x52>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLERAYSTAT.B.VCOBYST == 1)
80007d6c:	91 30 00 ff 	movh.a %a15,61443
80007d70:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007d74:	48 92       	ld.w %d2,[%a15]36
80007d76:	6f 02 2a 80 	jnz.t %d2,0,80007dca <IfxScuCcu_getPllErayFrequency+0x78>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLERAYCON1.B.K1DIV + 1);
    }
    else if (scu->PLLERAYSTAT.B.FINDIS == 1)
80007d7a:	48 92       	ld.w %d2,[%a15]36
80007d7c:	6f 32 30 80 	jnz.t %d2,3,80007ddc <IfxScuCcu_getPllErayFrequency+0x8a>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLERAYCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLERAYCON0.B.NDIV + 1)) / (scu->PLLERAYCON1.B.K2DIV + 1);
80007d80:	48 a2       	ld.w %d2,[%a15]40
80007d82:	48 b3       	ld.w %d3,[%a15]44
80007d84:	37 02 e5 24 	extr.u %d2,%d2,9,5
80007d88:	8f f3 07 31 	and %d3,%d3,127
80007d8c:	c2 12       	add %d2,1
80007d8e:	4b 02 41 21 	itof %d2,%d2
80007d92:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
80007d96:	1b 13 00 20 	addi %d2,%d3,1
80007d9a:	4b 02 41 31 	itof %d3,%d2
80007d9e:	4b 3f 51 20 	div.f %d2,%d15,%d3
    }

    return freq;
}
80007da2:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007da4:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007da6:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007da8:	37 02 62 2e 	extr.u %d2,%d2,28,2
80007dac:	df 12 e0 ff 	jne %d2,1,80007d6c <IfxScuCcu_getPllErayFrequency+0x1a>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007db0:	91 00 00 f7 	movh.a %a15,28672
80007db4:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLERAYSTAT.B.VCOBYST == 1)
80007db8:	91 30 00 ff 	movh.a %a15,61443
80007dbc:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007dc0:	4b 02 61 f1 	utof %d15,%d2
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLERAYSTAT.B.VCOBYST == 1)
80007dc4:	48 92       	ld.w %d2,[%a15]36
80007dc6:	6f 02 da 7f 	jz.t %d2,0,80007d7a <IfxScuCcu_getPllErayFrequency+0x28>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLERAYCON1.B.K1DIV + 1);
80007dca:	48 b2       	ld.w %d2,[%a15]44
80007dcc:	37 02 67 28 	extr.u %d2,%d2,16,7
80007dd0:	c2 12       	add %d2,1
80007dd2:	4b 02 41 21 	itof %d2,%d2
80007dd6:	4b 2f 51 20 	div.f %d2,%d15,%d2
80007dda:	00 90       	ret 
    }
    else if (scu->PLLERAYSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLERAYCON1.B.K2DIV + 1);
80007ddc:	48 b2       	ld.w %d2,[%a15]44
80007dde:	8f f2 07 21 	and %d2,%d2,127
80007de2:	c2 12       	add %d2,1
80007de4:	4b 02 41 f1 	itof %d15,%d2
80007de8:	7b f0 cb 24 	movh %d2,19647
80007dec:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007df0:	4b f2 51 20 	div.f %d2,%d2,%d15
80007df4:	00 90       	ret 

80007df6 <IfxScuCcu_getPllErayVcoFrequency>:

float32 IfxScuCcu_getPllErayVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLERAYSTAT.B.FINDIS == 1)
80007df6:	91 30 00 ff 	movh.a %a15,61443
80007dfa:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
80007dfe:	4c f0       	ld.w %d15,[%a15]0
    {
        /* Free running mode */
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
80007e00:	7b f0 cb 24 	movh %d2,19647
80007e04:	1b 02 c2 2b 	addi %d2,%d2,-17376

float32 IfxScuCcu_getPllErayVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLERAYSTAT.B.FINDIS == 1)
80007e08:	6f 3f 1e 80 	jnz.t %d15,3,80007e44 <IfxScuCcu_getPllErayVcoFrequency+0x4e>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007e0c:	91 30 00 ff 	movh.a %a15,61443
80007e10:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007e14:	4c f0       	ld.w %d15,[%a15]0
80007e16:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007e1a:	ee 16       	jnz %d15,80007e46 <IfxScuCcu_getPllErayVcoFrequency+0x50>
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
    }
    else
    {
        /* Normal mode */
        vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLERAYCON0.B.NDIV + 1)) / (SCU_PLLERAYCON0.B.PDIV + 1);
80007e1c:	91 30 00 ff 	movh.a %a15,61443
80007e20:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
80007e24:	48 03       	ld.w %d3,[%a15]0
80007e26:	4c f0       	ld.w %d15,[%a15]0
80007e28:	37 03 e5 34 	extr.u %d3,%d3,9,5
80007e2c:	37 0f 64 fc 	extr.u %d15,%d15,24,4
80007e30:	c2 13       	add %d3,1
80007e32:	4b 03 41 31 	itof %d3,%d3
80007e36:	c2 1f       	add %d15,1
80007e38:	4b 32 41 20 	mul.f %d2,%d2,%d3
80007e3c:	4b 0f 41 f1 	itof %d15,%d15
80007e40:	4b f2 51 20 	div.f %d2,%d2,%d15
    }

    return vcoFreq;
}
80007e44:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007e46:	4c f0       	ld.w %d15,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007e48:	82 02       	mov %d2,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007e4a:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007e4e:	df 1f e7 ff 	jne %d15,1,80007e1c <IfxScuCcu_getPllErayVcoFrequency+0x26>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007e52:	91 00 00 f7 	movh.a %a15,28672
80007e56:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007e5a:	4b 02 61 21 	utof %d2,%d2
80007e5e:	3c df       	j 80007e1c <IfxScuCcu_getPllErayVcoFrequency+0x26>

80007e60 <IfxScuCcu_getPllFrequency>:

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007e60:	91 30 00 ff 	movh.a %a15,61443
80007e64:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007e68:	48 02       	ld.w %d2,[%a15]0
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
80007e6a:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007e6e:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
80007e72:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007e76:	df 02 22 80 	jne %d2,0,80007eba <IfxScuCcu_getPllFrequency+0x5a>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007e7a:	91 30 00 ff 	movh.a %a15,61443
80007e7e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007e82:	48 52       	ld.w %d2,[%a15]20
80007e84:	6f 02 2e 80 	jnz.t %d2,0,80007ee0 <IfxScuCcu_getPllFrequency+0x80>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80007e88:	48 52       	ld.w %d2,[%a15]20
80007e8a:	6f 32 34 80 	jnz.t %d2,3,80007ef2 <IfxScuCcu_getPllFrequency+0x92>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80007e8e:	48 62       	ld.w %d2,[%a15]24
80007e90:	48 73       	ld.w %d3,[%a15]28
80007e92:	37 02 e7 24 	extr.u %d2,%d2,9,7
80007e96:	8f f3 07 41 	and %d4,%d3,127
80007e9a:	48 63       	ld.w %d3,[%a15]24
80007e9c:	c2 12       	add %d2,1
80007e9e:	37 03 64 3c 	extr.u %d3,%d3,24,4
80007ea2:	4b 02 41 21 	itof %d2,%d2
80007ea6:	c2 13       	add %d3,1
80007ea8:	03 34 0a 33 	madd %d3,%d3,%d4,%d3
80007eac:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
80007eb0:	4b 03 41 31 	itof %d3,%d3
80007eb4:	4b 3f 51 20 	div.f %d2,%d15,%d3
    }

    return freq;
}
80007eb8:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007eba:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007ebc:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007ebe:	37 02 62 2e 	extr.u %d2,%d2,28,2
80007ec2:	df 12 dc ff 	jne %d2,1,80007e7a <IfxScuCcu_getPllFrequency+0x1a>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007ec6:	91 00 00 f7 	movh.a %a15,28672
80007eca:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007ece:	91 30 00 ff 	movh.a %a15,61443
80007ed2:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007ed6:	4b 02 61 f1 	utof %d15,%d2
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007eda:	48 52       	ld.w %d2,[%a15]20
80007edc:	6f 02 d6 7f 	jz.t %d2,0,80007e88 <IfxScuCcu_getPllFrequency+0x28>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80007ee0:	48 72       	ld.w %d2,[%a15]28
80007ee2:	37 02 67 28 	extr.u %d2,%d2,16,7
80007ee6:	c2 12       	add %d2,1
80007ee8:	4b 02 41 21 	itof %d2,%d2
80007eec:	4b 2f 51 20 	div.f %d2,%d15,%d2
80007ef0:	00 90       	ret 
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80007ef2:	48 72       	ld.w %d2,[%a15]28
80007ef4:	8f f2 07 21 	and %d2,%d2,127
80007ef8:	c2 12       	add %d2,1
80007efa:	4b 02 41 f1 	itof %d15,%d2
80007efe:	7b f0 cb 24 	movh %d2,19647
80007f02:	1b 02 c2 2b 	addi %d2,%d2,-17376
80007f06:	4b f2 51 20 	div.f %d2,%d2,%d15
80007f0a:	00 90       	ret 

80007f0c <IfxScuCcu_getPllVcoFrequency>:

float32 IfxScuCcu_getPllVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLSTAT.B.FINDIS == 1)
80007f0c:	91 30 00 ff 	movh.a %a15,61443
80007f10:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
80007f14:	4c f0       	ld.w %d15,[%a15]0
    {
        /* Free running mode */
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
80007f16:	7b f0 cb 24 	movh %d2,19647
80007f1a:	1b 02 c2 2b 	addi %d2,%d2,-17376

float32 IfxScuCcu_getPllVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLSTAT.B.FINDIS == 1)
80007f1e:	6f 3f 1e 80 	jnz.t %d15,3,80007f5a <IfxScuCcu_getPllVcoFrequency+0x4e>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007f22:	91 30 00 ff 	movh.a %a15,61443
80007f26:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007f2a:	4c f0       	ld.w %d15,[%a15]0
80007f2c:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007f30:	ee 16       	jnz %d15,80007f5c <IfxScuCcu_getPllVcoFrequency+0x50>
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
    }
    else
    {
        /* Normal mode */
        vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLCON0.B.NDIV + 1)) / (SCU_PLLCON0.B.PDIV + 1);
80007f32:	91 30 00 ff 	movh.a %a15,61443
80007f36:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80007f3a:	48 03       	ld.w %d3,[%a15]0
80007f3c:	4c f0       	ld.w %d15,[%a15]0
80007f3e:	37 03 e7 34 	extr.u %d3,%d3,9,7
80007f42:	37 0f 64 fc 	extr.u %d15,%d15,24,4
80007f46:	c2 13       	add %d3,1
80007f48:	4b 03 41 31 	itof %d3,%d3
80007f4c:	c2 1f       	add %d15,1
80007f4e:	4b 32 41 20 	mul.f %d2,%d2,%d3
80007f52:	4b 0f 41 f1 	itof %d15,%d15
80007f56:	4b f2 51 20 	div.f %d2,%d2,%d15
    }

    return vcoFreq;
}
80007f5a:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007f5c:	4c f0       	ld.w %d15,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007f5e:	82 02       	mov %d2,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007f60:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007f64:	df 1f e7 ff 	jne %d15,1,80007f32 <IfxScuCcu_getPllVcoFrequency+0x26>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007f68:	91 00 00 f7 	movh.a %a15,28672
80007f6c:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007f70:	4b 02 61 21 	utof %d2,%d2
80007f74:	3c df       	j 80007f32 <IfxScuCcu_getPllVcoFrequency+0x26>

80007f76 <IfxScuCcu_getSourceFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007f76:	91 30 00 ff 	movh.a %a15,61443
80007f7a:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007f7e:	4c f0       	ld.w %d15,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007f80:	7b f0 cb 24 	movh %d2,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007f84:	37 0f 62 fe 	extr.u %d15,%d15,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80007f88:	1b 02 c2 2b 	addi %d2,%d2,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80007f8c:	6e 2a       	jz %d15,80007fe0 <IfxScuCcu_getSourceFrequency+0x6a>
80007f8e:	df 1f 2a 80 	jne %d15,1,80007fe2 <IfxScuCcu_getSourceFrequency+0x6c>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80007f92:	91 30 00 ff 	movh.a %a15,61443
80007f96:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80007f9a:	4c f0       	ld.w %d15,[%a15]0
80007f9c:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007fa0:	ee 23       	jnz %d15,80007fe6 <IfxScuCcu_getSourceFrequency+0x70>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80007fa2:	91 30 00 ff 	movh.a %a15,61443
80007fa6:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80007faa:	4c f5       	ld.w %d15,[%a15]20
80007fac:	6f 0f 2a 80 	jnz.t %d15,0,80008000 <_SMALL_DATA2_>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80007fb0:	4c f5       	ld.w %d15,[%a15]20
80007fb2:	6f 3f 30 80 	jnz.t %d15,3,80008012 <_SMALL_DATA2_+0x12>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80007fb6:	48 64       	ld.w %d4,[%a15]24
80007fb8:	4c f7       	ld.w %d15,[%a15]28
80007fba:	37 04 e7 44 	extr.u %d4,%d4,9,7
80007fbe:	8f ff 07 31 	and %d3,%d15,127
80007fc2:	4c f6       	ld.w %d15,[%a15]24
80007fc4:	c2 14       	add %d4,1
80007fc6:	37 0f 64 fc 	extr.u %d15,%d15,24,4
80007fca:	4b 04 41 41 	itof %d4,%d4
80007fce:	c2 1f       	add %d15,1
80007fd0:	03 f3 0a ff 	madd %d15,%d15,%d3,%d15
80007fd4:	4b 42 41 20 	mul.f %d2,%d2,%d4
80007fd8:	4b 0f 41 f1 	itof %d15,%d15
80007fdc:	4b f2 51 20 	div.f %d2,%d2,%d15
        sourcefreq = 0;
        break;
    }

    return sourcefreq;
}
80007fe0:	00 90       	ret 
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80007fe2:	82 02       	mov %d2,0
80007fe4:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007fe6:	4c f0       	ld.w %d15,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80007fe8:	82 02       	mov %d2,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80007fea:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80007fee:	df 1f da ff 	jne %d15,1,80007fa2 <IfxScuCcu_getSourceFrequency+0x2c>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80007ff2:	91 00 00 f7 	movh.a %a15,28672
80007ff6:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80007ffa:	4b 02 61 21 	utof %d2,%d2
80007ffe:	3c d2       	j 80007fa2 <IfxScuCcu_getSourceFrequency+0x2c>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80008000:	4c f7       	ld.w %d15,[%a15]28
80008002:	37 0f 67 f8 	extr.u %d15,%d15,16,7
80008006:	c2 1f       	add %d15,1
80008008:	4b 0f 41 f1 	itof %d15,%d15
8000800c:	4b f2 51 20 	div.f %d2,%d2,%d15
80008010:	00 90       	ret 
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80008012:	48 72       	ld.w %d2,[%a15]28
80008014:	8f f2 07 21 	and %d2,%d2,127
80008018:	c2 12       	add %d2,1
8000801a:	4b 02 41 f1 	itof %d15,%d2
8000801e:	7b f0 cb 24 	movh %d2,19647
80008022:	1b 02 c2 2b 	addi %d2,%d2,-17376
80008026:	4b f2 51 20 	div.f %d2,%d2,%d15
8000802a:	00 90       	ret 

8000802c <IfxScuCcu_getSpbFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000802c:	91 30 00 ff 	movh.a %a15,61443
80008030:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008034:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008036:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000803a:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
8000803e:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008042:	df 02 2c 00 	jeq %d2,0,8000809a <IfxScuCcu_getSpbFrequency+0x6e>
80008046:	df 12 4c 80 	jne %d2,1,800080de <IfxScuCcu_getSpbFrequency+0xb2>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
8000804a:	91 30 00 ff 	movh.a %a15,61443
8000804e:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008052:	48 02       	ld.w %d2,[%a15]0
80008054:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008058:	df 02 6c 80 	jne %d2,0,80008130 <IfxScuCcu_getSpbFrequency+0x104>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
8000805c:	91 30 00 ff 	movh.a %a15,61443
80008060:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80008064:	48 52       	ld.w %d2,[%a15]20
80008066:	6f 02 72 80 	jnz.t %d2,0,8000814a <IfxScuCcu_getSpbFrequency+0x11e>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
8000806a:	48 52       	ld.w %d2,[%a15]20
8000806c:	6f 32 78 80 	jnz.t %d2,3,8000815c <IfxScuCcu_getSpbFrequency+0x130>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80008070:	48 64       	ld.w %d4,[%a15]24
80008072:	48 72       	ld.w %d2,[%a15]28
80008074:	37 04 e7 44 	extr.u %d4,%d4,9,7
80008078:	8f f2 07 31 	and %d3,%d2,127
8000807c:	48 62       	ld.w %d2,[%a15]24
8000807e:	c2 14       	add %d4,1
80008080:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008084:	4b 04 41 41 	itof %d4,%d4
80008088:	c2 12       	add %d2,1
8000808a:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
8000808e:	4b 4f 41 f0 	mul.f %d15,%d15,%d4
80008092:	4b 02 41 21 	itof %d2,%d2
80008096:	4b 2f 51 f0 	div.f %d15,%d15,%d2
    float32 spbFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
8000809a:	91 30 00 ff 	movh.a %a15,61443
8000809e:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800080a2:	48 03       	ld.w %d3,[%a15]0
        break;
    case 4:
        spbFrequency = sourceFrequency / 240;
        break;
    default:
        spbFrequency = 0.0f;
800080a4:	82 02       	mov %d2,0
    float32 spbFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800080a6:	37 03 64 36 	extr.u %d3,%d3,12,4
800080aa:	ff 53 19 80 	jge.u %d3,5,800080dc <IfxScuCcu_getSpbFrequency+0xb0>
800080ae:	91 10 00 f8 	movh.a %a15,32769
800080b2:	d9 ff 3c 28 	lea %a15,[%a15]-32580 <800080bc <IfxScuCcu_getSpbFrequency+0x90>>
800080b6:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
800080ba:	dc 0f       	ji %a15
800080bc:	1d 00 1a 00 	j 800080f0 <IfxScuCcu_getSpbFrequency+0xc4>
800080c0:	1d 00 2a 00 	j 80008114 <IfxScuCcu_getSpbFrequency+0xe8>
800080c4:	1d 00 2f 00 	j 80008122 <IfxScuCcu_getSpbFrequency+0xf6>
800080c8:	1d 00 0d 00 	j 800080e2 <IfxScuCcu_getSpbFrequency+0xb6>
800080cc:	1d 00 02 00 	j 800080d0 <IfxScuCcu_getSpbFrequency+0xa4>
        break;
    case 3:
        spbFrequency = sourceFrequency / 120;
        break;
    case 4:
        spbFrequency = sourceFrequency / 240;
800080d0:	7b 90 b8 23 	movh %d2,15241
800080d4:	1b 92 88 28 	addi %d2,%d2,-30583
800080d8:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        spbFrequency = 0.0f;
        break;
    }

    return spbFrequency;
}
800080dc:	00 90       	ret 
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
800080de:	82 0f       	mov %d15,0
800080e0:	3c dd       	j 8000809a <IfxScuCcu_getSpbFrequency+0x6e>
        break;
    case 2:
        spbFrequency = sourceFrequency / 60;
        break;
    case 3:
        spbFrequency = sourceFrequency / 120;
800080e2:	7b 90 c0 23 	movh %d2,15369
800080e6:	1b 92 88 28 	addi %d2,%d2,-30583
800080ea:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
800080ee:	00 90       	ret 

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SPBDIV == 0)
800080f0:	91 30 00 ff 	movh.a %a15,61443
800080f4:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800080f8:	48 03       	ld.w %d3,[%a15]0
        {
            spbFrequency = 0.0f;
800080fa:	82 02       	mov %d2,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SPBDIV == 0)
800080fc:	37 03 64 38 	extr.u %d3,%d3,16,4
80008100:	df 03 ee 7f 	jeq %d3,0,800080dc <IfxScuCcu_getSpbFrequency+0xb0>
        {
            spbFrequency = 0.0f;
        }
        else
        {
            spbFrequency = sourceFrequency / SCU_CCUCON0.B.SPBDIV;
80008104:	48 02       	ld.w %d2,[%a15]0
80008106:	37 02 64 28 	extr.u %d2,%d2,16,4
8000810a:	4b 02 41 21 	itof %d2,%d2
8000810e:	4b 2f 51 20 	div.f %d2,%d15,%d2
80008112:	00 90       	ret 
        }

        break;
    case 1:
        spbFrequency = sourceFrequency / 30;
80008114:	7b 90 d0 23 	movh %d2,15625
80008118:	1b 92 88 28 	addi %d2,%d2,-30583
8000811c:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
80008120:	00 90       	ret 
    case 2:
        spbFrequency = sourceFrequency / 60;
80008122:	7b 90 c8 23 	movh %d2,15497
80008126:	1b 92 88 28 	addi %d2,%d2,-30583
8000812a:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
8000812e:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008130:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008132:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008134:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008138:	df 12 92 ff 	jne %d2,1,8000805c <IfxScuCcu_getSpbFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
8000813c:	91 00 00 f7 	movh.a %a15,28672
80008140:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008144:	4b 0f 61 f1 	utof %d15,%d15
80008148:	3c 8a       	j 8000805c <IfxScuCcu_getSpbFrequency+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
8000814a:	48 72       	ld.w %d2,[%a15]28
8000814c:	37 02 67 28 	extr.u %d2,%d2,16,7
80008150:	c2 12       	add %d2,1
80008152:	4b 02 41 21 	itof %d2,%d2
80008156:	4b 2f 51 f0 	div.f %d15,%d15,%d2
8000815a:	3c a0       	j 8000809a <IfxScuCcu_getSpbFrequency+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
8000815c:	4c f7       	ld.w %d15,[%a15]28
8000815e:	7b f0 cb 24 	movh %d2,19647
80008162:	16 7f       	and %d15,127
80008164:	c2 1f       	add %d15,1
80008166:	4b 0f 41 f1 	itof %d15,%d15
8000816a:	1b 02 c2 2b 	addi %d2,%d2,-17376
8000816e:	4b f2 51 f0 	div.f %d15,%d2,%d15
80008172:	3c 94       	j 8000809a <IfxScuCcu_getSpbFrequency+0x6e>

80008174 <IfxScuCcu_getSriFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008174:	91 30 00 ff 	movh.a %a15,61443
80008178:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000817c:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
8000817e:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008182:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008186:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000818a:	df 02 2c 00 	jeq %d2,0,800081e2 <IfxScuCcu_getSriFrequency+0x6e>
8000818e:	df 12 4c 80 	jne %d2,1,80008226 <IfxScuCcu_getSriFrequency+0xb2>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008192:	91 30 00 ff 	movh.a %a15,61443
80008196:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
8000819a:	48 02       	ld.w %d2,[%a15]0
8000819c:	37 02 62 2e 	extr.u %d2,%d2,28,2
800081a0:	df 02 6c 80 	jne %d2,0,80008278 <IfxScuCcu_getSriFrequency+0x104>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
800081a4:	91 30 00 ff 	movh.a %a15,61443
800081a8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800081ac:	48 52       	ld.w %d2,[%a15]20
800081ae:	6f 02 72 80 	jnz.t %d2,0,80008292 <IfxScuCcu_getSriFrequency+0x11e>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
800081b2:	48 52       	ld.w %d2,[%a15]20
800081b4:	6f 32 78 80 	jnz.t %d2,3,800082a4 <IfxScuCcu_getSriFrequency+0x130>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
800081b8:	48 64       	ld.w %d4,[%a15]24
800081ba:	48 72       	ld.w %d2,[%a15]28
800081bc:	37 04 e7 44 	extr.u %d4,%d4,9,7
800081c0:	8f f2 07 31 	and %d3,%d2,127
800081c4:	48 62       	ld.w %d2,[%a15]24
800081c6:	c2 14       	add %d4,1
800081c8:	37 02 64 2c 	extr.u %d2,%d2,24,4
800081cc:	4b 04 41 41 	itof %d4,%d4
800081d0:	c2 12       	add %d2,1
800081d2:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
800081d6:	4b 4f 41 f0 	mul.f %d15,%d15,%d4
800081da:	4b 02 41 21 	itof %d2,%d2
800081de:	4b 2f 51 f0 	div.f %d15,%d15,%d2
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800081e2:	91 30 00 ff 	movh.a %a15,61443
800081e6:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800081ea:	48 03       	ld.w %d3,[%a15]0
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
        break;
    default:
        sriFrequency = 0.0f;
800081ec:	82 02       	mov %d2,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800081ee:	37 03 64 36 	extr.u %d3,%d3,12,4
800081f2:	ff 53 19 80 	jge.u %d3,5,80008224 <IfxScuCcu_getSriFrequency+0xb0>
800081f6:	91 10 00 f8 	movh.a %a15,32769
800081fa:	d9 ff 04 88 	lea %a15,[%a15]-32252 <80008204 <IfxScuCcu_getSriFrequency+0x90>>
800081fe:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
80008202:	dc 0f       	ji %a15
80008204:	1d 00 1a 00 	j 80008238 <IfxScuCcu_getSriFrequency+0xc4>
80008208:	1d 00 2a 00 	j 8000825c <IfxScuCcu_getSriFrequency+0xe8>
8000820c:	1d 00 2f 00 	j 8000826a <IfxScuCcu_getSriFrequency+0xf6>
80008210:	1d 00 0d 00 	j 8000822a <IfxScuCcu_getSriFrequency+0xb6>
80008214:	1d 00 02 00 	j 80008218 <IfxScuCcu_getSriFrequency+0xa4>
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
80008218:	7b 90 b8 23 	movh %d2,15241
8000821c:	1b 92 88 28 	addi %d2,%d2,-30583
80008220:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        sriFrequency = 0.0f;
        break;
    }

    return sriFrequency;
}
80008224:	00 90       	ret 
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80008226:	82 0f       	mov %d15,0
80008228:	3c dd       	j 800081e2 <IfxScuCcu_getSriFrequency+0x6e>
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
8000822a:	7b 90 c0 23 	movh %d2,15369
8000822e:	1b 92 88 28 	addi %d2,%d2,-30583
80008232:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
80008236:	00 90       	ret 

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
80008238:	91 30 00 ff 	movh.a %a15,61443
8000823c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008240:	48 03       	ld.w %d3,[%a15]0
        {
            sriFrequency = 0.0f;
80008242:	82 02       	mov %d2,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
80008244:	37 03 64 34 	extr.u %d3,%d3,8,4
80008248:	df 03 ee 7f 	jeq %d3,0,80008224 <IfxScuCcu_getSriFrequency+0xb0>
        {
            sriFrequency = 0.0f;
        }
        else
        {
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
8000824c:	48 02       	ld.w %d2,[%a15]0
8000824e:	37 02 64 24 	extr.u %d2,%d2,8,4
80008252:	4b 02 41 21 	itof %d2,%d2
80008256:	4b 2f 51 20 	div.f %d2,%d15,%d2
8000825a:	00 90       	ret 
        }

        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
8000825c:	7b 90 d0 23 	movh %d2,15625
80008260:	1b 92 88 28 	addi %d2,%d2,-30583
80008264:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
80008268:	00 90       	ret 
    case 2:
        sriFrequency = sourceFrequency / 60;
8000826a:	7b 90 c8 23 	movh %d2,15497
8000826e:	1b 92 88 28 	addi %d2,%d2,-30583
80008272:	4b 2f 41 20 	mul.f %d2,%d15,%d2
        break;
80008276:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008278:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
8000827a:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
8000827c:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008280:	df 12 92 ff 	jne %d2,1,800081a4 <IfxScuCcu_getSriFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008284:	91 00 00 f7 	movh.a %a15,28672
80008288:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
8000828c:	4b 0f 61 f1 	utof %d15,%d15
80008290:	3c 8a       	j 800081a4 <IfxScuCcu_getSriFrequency+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80008292:	48 72       	ld.w %d2,[%a15]28
80008294:	37 02 67 28 	extr.u %d2,%d2,16,7
80008298:	c2 12       	add %d2,1
8000829a:	4b 02 41 21 	itof %d2,%d2
8000829e:	4b 2f 51 f0 	div.f %d15,%d15,%d2
800082a2:	3c a0       	j 800081e2 <IfxScuCcu_getSriFrequency+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
800082a4:	4c f7       	ld.w %d15,[%a15]28
800082a6:	7b f0 cb 24 	movh %d2,19647
800082aa:	16 7f       	and %d15,127
800082ac:	c2 1f       	add %d15,1
800082ae:	4b 0f 41 f1 	itof %d15,%d15
800082b2:	1b 02 c2 2b 	addi %d2,%d2,-17376
800082b6:	4b f2 51 f0 	div.f %d15,%d2,%d15
800082ba:	3c 94       	j 800081e2 <IfxScuCcu_getSriFrequency+0x6e>

800082bc <IfxScuCcu_init>:
{
    uint8   smuTrapEnable;
    uint16  endinit_pw, endinitSfty_pw;
    boolean status = 0;
    /* Store the crystal frequency */
    IfxScuCcu_xtalFrequency = cfg->xtalFrequency;
800082bc:	19 42 10 10 	ld.w %d2,[%a4]80
800082c0:	91 00 00 d7 	movh.a %a13,28672
    return sriFrequency;
}


boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg)
{
800082c4:	40 4c       	mov.aa %a12,%a4
    uint8   smuTrapEnable;
    uint16  endinit_pw, endinitSfty_pw;
    boolean status = 0;
    /* Store the crystal frequency */
    IfxScuCcu_xtalFrequency = cfg->xtalFrequency;
800082c6:	59 d2 f8 c0 	st.w [%a13]3896 <70000f38 <IfxScuCcu_xtalFrequency>>,%d2

    endinit_pw              = IfxScuWdt_getCpuWatchdogPassword();
800082ca:	6d 00 3d 0a 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>
800082ce:	02 2a       	mov %d10,%d2
    endinitSfty_pw          = IfxScuWdt_getSafetyWatchdogPassword();
800082d0:	6d 00 58 0a 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>

    {
        /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
800082d4:	02 a4       	mov %d4,%d10
    boolean status = 0;
    /* Store the crystal frequency */
    IfxScuCcu_xtalFrequency = cfg->xtalFrequency;

    endinit_pw              = IfxScuWdt_getCpuWatchdogPassword();
    endinitSfty_pw          = IfxScuWdt_getSafetyWatchdogPassword();
800082d6:	02 28       	mov %d8,%d2

    {
        /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
800082d8:	6d 00 38 09 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
800082dc:	91 30 00 ff 	movh.a %a15,61443
800082e0:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
800082e4:	48 0c       	ld.w %d12,[%a15]0
        SCU_TRAPDIS.B.SMUT = 1U;
800082e6:	4c f0       	ld.w %d15,[%a15]0
        IfxScuWdt_setCpuEndinit(endinit_pw);
800082e8:	02 a4       	mov %d4,%d10

    {
        /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
        SCU_TRAPDIS.B.SMUT = 1U;
800082ea:	96 08       	or %d15,8
800082ec:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setCpuEndinit(endinit_pw);
800082ee:	6d 00 71 0b 	call 800099d0 <IfxScuWdt_setCpuEndinit>
    }

    {
        /* Select fback (fosc-evr) as CCU input clock */
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
800082f2:	02 84       	mov %d4,%d8
800082f4:	6d 00 45 09 	call 8000957e <IfxScuWdt_clearSafetyEndinit>
    endinitSfty_pw          = IfxScuWdt_getSafetyWatchdogPassword();

    {
        /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
800082f8:	37 0c e1 c1 	extr.u %d12,%d12,3,1

    {
        /* Select fback (fosc-evr) as CCU input clock */
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

        while (SCU_CCUCON0.B.LCK != 0U)
800082fc:	91 30 00 2f 	movh.a %a2,61443
80008300:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008304:	4c 20       	ld.w %d15,[%a2]0
80008306:	91 30 00 ff 	movh.a %a15,61443
8000830a:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000830e:	bf 0f fb 7f 	jlt %d15,0,80008304 <IfxScuCcu_init+0x48>
        {
            /*Wait till ccucon0 lock is set */
            /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
        }

        SCU_CCUCON0.B.CLKSEL = 0; /*Select the EVR as fOSC for the clock distribution */
80008312:	4c f0       	ld.w %d15,[%a15]0
        /* Disconnet PLL (SETFINDIS=1): oscillator clock is disconnected from PLL */
        SCU_PLLCON0.B.SETFINDIS = 1;
        /* Now PLL is in free running mode */

        /* Select Clock Source as PLL input clock */
        while (SCU_CCUCON1.B.LCK != 0U)
80008314:	91 30 00 2f 	movh.a %a2,61443
        {
            /*Wait till ccucon0 lock is set */
            /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
        }

        SCU_CCUCON0.B.CLKSEL = 0; /*Select the EVR as fOSC for the clock distribution */
80008318:	b7 0f 02 fe 	insert %d15,%d15,0,28,2
        /* Disconnet PLL (SETFINDIS=1): oscillator clock is disconnected from PLL */
        SCU_PLLCON0.B.SETFINDIS = 1;
        /* Now PLL is in free running mode */

        /* Select Clock Source as PLL input clock */
        while (SCU_CCUCON1.B.LCK != 0U)
8000831c:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
        {
            /*Wait till ccucon0 lock is set */
            /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
        }

        SCU_CCUCON0.B.CLKSEL = 0; /*Select the EVR as fOSC for the clock distribution */
80008320:	68 0f       	st.w [%a15]0,%d15
        SCU_CCUCON0.B.UP     = 1; /*Update the ccucon0 register */
80008322:	4c f0       	ld.w %d15,[%a15]0
80008324:	b7 ff 01 ff 	insert %d15,%d15,15,30,1
80008328:	68 0f       	st.w [%a15]0,%d15

        /* Disconnet PLL (SETFINDIS=1): oscillator clock is disconnected from PLL */
        SCU_PLLCON0.B.SETFINDIS = 1;
8000832a:	91 30 00 ff 	movh.a %a15,61443
8000832e:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80008332:	4c f0       	ld.w %d15,[%a15]0
80008334:	96 10       	or %d15,16
80008336:	68 0f       	st.w [%a15]0,%d15
        /* Now PLL is in free running mode */

        /* Select Clock Source as PLL input clock */
        while (SCU_CCUCON1.B.LCK != 0U)
80008338:	4c 20       	ld.w %d15,[%a2]0
8000833a:	91 30 00 ff 	movh.a %a15,61443
8000833e:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008342:	bf 0f fb 7f 	jlt %d15,0,80008338 <IfxScuCcu_init+0x7c>
        {
            /*Wait till ccucon1 lock is set */
            /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
        }

        SCU_CCUCON1.B.INSEL = 1; /*Select oscillator OSC0 as clock to PLL */
80008346:	4c f0       	ld.w %d15,[%a15]0
80008348:	b7 1f 02 fe 	insert %d15,%d15,1,28,2
8000834c:	68 0f       	st.w [%a15]0,%d15
        SCU_CCUCON1.B.UP    = 1; /*Update the ccucon0 register */
8000834e:	4c f0       	ld.w %d15,[%a15]0
80008350:	b7 ff 01 ff 	insert %d15,%d15,15,30,1
80008354:	68 0f       	st.w [%a15]0,%d15
    uint16  endinitPw  = IfxScuWdt_getCpuWatchdogPassword();

    /* Mode External Crystal / Ceramic Resonator Mode and External Input Clock.
     * The oscillator Power-Saving Mode is not entered
     */
    SCU_OSCCON.B.MODE = 0U;
80008356:	91 30 00 ff 	movh.a %a15,61443
IFX_STATIC boolean IfxScuCcu_isOscillatorStable(void)
{
    sint32  TimeoutCtr = IFXSCUCCU_OSC_STABLECHK_TIME;
    boolean status     = 0;

    uint16  endinitPw  = IfxScuWdt_getCpuWatchdogPassword();
8000835a:	6d 00 f5 09 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    /* Mode External Crystal / Ceramic Resonator Mode and External Input Clock.
     * The oscillator Power-Saving Mode is not entered
     */
    SCU_OSCCON.B.MODE = 0U;
8000835e:	d9 ff 10 06 	lea %a15,[%a15]24592 <f0036010 <_SMALL_DATA4_+0x4002e010>>
80008362:	4c f0       	ld.w %d15,[%a15]0
IFX_STATIC boolean IfxScuCcu_isOscillatorStable(void)
{
    sint32  TimeoutCtr = IFXSCUCCU_OSC_STABLECHK_TIME;
    boolean status     = 0;

    uint16  endinitPw  = IfxScuWdt_getCpuWatchdogPassword();
80008364:	02 29       	mov %d9,%d2

    /* Mode External Crystal / Ceramic Resonator Mode and External Input Clock.
     * The oscillator Power-Saving Mode is not entered
     */
    SCU_OSCCON.B.MODE = 0U;
80008366:	8f 0f c6 f1 	andn %d15,%d15,96
8000836a:	68 0f       	st.w [%a15]0,%d15

    /* OSCVAL  defines the divider value that generates  the reference clock
     *  that is supervised by the oscillator watchdog.
     *  fOSC / (OSCVAL + 1) ~ 2.5Mhz  => OSCVAL = (fOSC / 2.5Mhz) - 1 */

    SCU_OSCCON.B.OSCVAL = ((uint32)IfxScuCcu_xtalFrequency / 2500000) - 1;
8000836c:	19 d6 f8 c0 	ld.w %d6,[%a13]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008370:	7b 00 b6 f6 	movh %d15,27488
80008374:	1b bf a6 fc 	addi %d15,%d15,-13717
80008378:	73 f6 68 60 	mul.u %e6,%d6,%d15
8000837c:	48 02       	ld.w %d2,[%a15]0

    /* The Oscillator Watchdog of the PLL is cleared and restarted */
    SCU_OSCCON.B.OSCRES = 1U;

    /* wait until PLLLV and PLLHV flags are set */
    while ((SCU_OSCCON.B.PLLLV == 0) || (SCU_OSCCON.B.PLLHV == 0))
8000837e:	40 f2       	mov.aa %a2,%a15

    /* OSCVAL  defines the divider value that generates  the reference clock
     *  that is supervised by the oscillator watchdog.
     *  fOSC / (OSCVAL + 1) ~ 2.5Mhz  => OSCVAL = (fOSC / 2.5Mhz) - 1 */

    SCU_OSCCON.B.OSCVAL = ((uint32)IfxScuCcu_xtalFrequency / 2500000) - 1;
80008380:	8f c7 1e f0 	sh %d15,%d7,-20
80008384:	c2 ff       	add %d15,-1
80008386:	37 f2 05 f8 	insert %d15,%d2,%d15,16,5
8000838a:	68 0f       	st.w [%a15]0,%d15

    /* The Oscillator Watchdog of the PLL is cleared and restarted */
    SCU_OSCCON.B.OSCRES = 1U;
8000838c:	4c f0       	ld.w %d15,[%a15]0
8000838e:	96 04       	or %d15,4
80008390:	68 0f       	st.w [%a15]0,%d15

    /* wait until PLLLV and PLLHV flags are set */
    while ((SCU_OSCCON.B.PLLLV == 0) || (SCU_OSCCON.B.PLLHV == 0))
80008392:	c5 0f 3f 90 	lea %a15,27f <_.+0x27e>
80008396:	4c 20       	ld.w %d15,[%a2]0
80008398:	2e 14       	jz.t %d15,1,800083a0 <IfxScuCcu_init+0xe4>
8000839a:	4c 20       	ld.w %d15,[%a2]0
8000839c:	6f 8f 1d 80 	jnz.t %d15,8,800083d6 <IfxScuCcu_init+0x11a>
800083a0:	fc fb       	loop %a15,80008396 <IfxScuCcu_init+0xda>
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
800083a2:	91 30 00 ff 	movh.a %a15,61443
        }
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
800083a6:	02 94       	mov %d4,%d9
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
800083a8:	d9 ff 2c 46 	lea %a15,[%a15]24876 <f003612c <_SMALL_DATA4_+0x4002e12c>>
        }
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
800083ac:	6d 00 ce 08 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
800083b0:	4c f0       	ld.w %d15,[%a15]0
        SCU_TRAPDIS.B.SMUT = 1U;    /* TODO Can this be removed? */
        IfxScuWdt_setCpuEndinit(endinitPw);
800083b2:	02 94       	mov %d4,%d9
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
800083b4:	96 08       	or %d15,8
800083b6:	68 0f       	st.w [%a15]0,%d15
        SCU_TRAPDIS.B.SMUT = 1U;    /* TODO Can this be removed? */
800083b8:	91 30 00 ff 	movh.a %a15,61443
800083bc:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
800083c0:	4c f0       	ld.w %d15,[%a15]0
    {
        TimeoutCtr--;

        if (TimeoutCtr == 0)
        {
            status = 1;
800083c2:	82 19       	mov %d9,1

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
        SCU_TRAPDIS.B.SMUT = 1U;    /* TODO Can this be removed? */
800083c4:	96 08       	or %d15,8
800083c6:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setCpuEndinit(endinitPw);
800083c8:	6d 00 04 0b 	call 800099d0 <IfxScuWdt_setCpuEndinit>
        SCU_CCUCON1.B.INSEL = 1; /*Select oscillator OSC0 as clock to PLL */
        SCU_CCUCON1.B.UP    = 1; /*Update the ccucon0 register */

        status             |= IfxScuCcu_isOscillatorStable();

        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800083cc:	02 84       	mov %d4,%d8
800083ce:	6d 00 1c 0b 	call 80009a06 <IfxScuWdt_setSafetyEndinit>
800083d2:	1d 00 46 01 	j 8000865e <IfxScuCcu_init+0x3a2>
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
800083d6:	91 30 00 ff 	movh.a %a15,61443
800083da:	d9 ff 2c 46 	lea %a15,[%a15]24876 <f003612c <_SMALL_DATA4_+0x4002e12c>>
        }
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
800083de:	02 94       	mov %d4,%d9
800083e0:	6d 00 b4 08 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
800083e4:	4c f0       	ld.w %d15,[%a15]0
        SCU_TRAPDIS.B.SMUT = 1U;    /* TODO Can this be removed? */
        IfxScuWdt_setCpuEndinit(endinitPw);
800083e6:	02 94       	mov %d4,%d9
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
800083e8:	96 08       	or %d15,8
800083ea:	68 0f       	st.w [%a15]0,%d15
        SCU_TRAPDIS.B.SMUT = 1U;    /* TODO Can this be removed? */
800083ec:	91 30 00 ff 	movh.a %a15,61443
800083f0:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
800083f4:	4c f0       	ld.w %d15,[%a15]0
800083f6:	96 08       	or %d15,8
800083f8:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setCpuEndinit(endinitPw);
800083fa:	6d 00 eb 0a 	call 800099d0 <IfxScuWdt_setCpuEndinit>
        SCU_CCUCON1.B.INSEL = 1; /*Select oscillator OSC0 as clock to PLL */
        SCU_CCUCON1.B.UP    = 1; /*Update the ccucon0 register */

        status             |= IfxScuCcu_isOscillatorStable();

        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800083fe:	02 84       	mov %d4,%d8
80008400:	6d 00 03 0b 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

        /*Setting up P N and K2 values equate pll to evr osc freq */
        {
            {
                /*Set the K2 divider value for the step corresponding to step count */
                IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80008404:	02 84       	mov %d4,%d8
80008406:	6d 00 bc 08 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

                while (SCU_PLLSTAT.B.K2RDY == 0U)
8000840a:	91 30 00 ff 	movh.a %a15,61443
8000840e:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
80008412:	4c f0       	ld.w %d15,[%a15]0
80008414:	6f 5f ff 7f 	jz.t %d15,5,80008412 <IfxScuCcu_init+0x156>
                {
                    /*Wait until K2 divider is ready */
                    /*No "timeout" required because Safety Endinit will give a trap */
                }

                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllInitialStep.k2Initial;
80008418:	91 30 00 ff 	movh.a %a15,61443
8000841c:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
80008420:	48 02       	ld.w %d2,[%a15]0
80008422:	0c ca       	ld.bu %d15,[%a12]10
                    SCU_PLLCON0.B.PLLPWD     = 1; // set PLL to normal

                    /* Restart PLL lock detection (RESLD = 1) */
                    SCU_PLLCON0.B.RESLD = 1;

                    IfxScuCcu_wait(0.000050F);  /*Wait for 50us */
80008424:	7b 20 85 43 	movh %d4,14418
                {
                    /*Wait until K2 divider is ready */
                    /*No "timeout" required because Safety Endinit will give a trap */
                }

                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllInitialStep.k2Initial;
80008428:	37 f2 07 f0 	insert %d15,%d2,%d15,0,7
                    SCU_PLLCON0.B.PLLPWD     = 1; // set PLL to normal

                    /* Restart PLL lock detection (RESLD = 1) */
                    SCU_PLLCON0.B.RESLD = 1;

                    IfxScuCcu_wait(0.000050F);  /*Wait for 50us */
8000842c:	1b 74 71 4b 	addi %d4,%d4,-18665
                {
                    /*Wait until K2 divider is ready */
                    /*No "timeout" required because Safety Endinit will give a trap */
                }

                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllInitialStep.k2Initial;
80008430:	68 0f       	st.w [%a15]0,%d15

                {
                    /*change P and N divider values */
                    SCU_PLLCON0.B.PDIV = cfg->sysPll.pllInitialStep.pDivider;
80008432:	91 30 00 ff 	movh.a %a15,61443
80008436:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000843a:	48 02       	ld.w %d2,[%a15]0
8000843c:	0c c8       	ld.bu %d15,[%a12]8
8000843e:	37 f2 04 fc 	insert %d15,%d2,%d15,24,4
80008442:	68 0f       	st.w [%a15]0,%d15
                    SCU_PLLCON0.B.NDIV = cfg->sysPll.pllInitialStep.nDivider;
80008444:	48 02       	ld.w %d2,[%a15]0
80008446:	0c c9       	ld.bu %d15,[%a12]9
80008448:	37 f2 87 f4 	insert %d15,%d2,%d15,9,7
8000844c:	68 0f       	st.w [%a15]0,%d15

                    /* Disable oscillator disconnect feature
                     * in case of PLL unlock, PLL stays connected to fref */
                    SCU_PLLCON0.B.OSCDISCDIS = 1;
8000844e:	4c f0       	ld.w %d15,[%a15]0
80008450:	96 40       	or %d15,64
80008452:	68 0f       	st.w [%a15]0,%d15
                    //                    workaround for Errata: PLL TC 005
                    SCU_PLLCON0.B.PLLPWD     = 0; // set PLL to power down
80008454:	4c f0       	ld.w %d15,[%a15]0
80008456:	b7 0f 01 f8 	insert %d15,%d15,0,16,1
8000845a:	68 0f       	st.w [%a15]0,%d15
                    /* Connect PLL to fREF as oscillator clock is connected to PLL   */
                    SCU_PLLCON0.B.CLRFINDIS  = 1;
8000845c:	4c f0       	ld.w %d15,[%a15]0
8000845e:	96 20       	or %d15,32
80008460:	68 0f       	st.w [%a15]0,%d15
                    SCU_PLLCON0.B.PLLPWD     = 1; // set PLL to normal
80008462:	4c f0       	ld.w %d15,[%a15]0
80008464:	b7 ff 01 f8 	insert %d15,%d15,15,16,1
80008468:	68 0f       	st.w [%a15]0,%d15

                    /* Restart PLL lock detection (RESLD = 1) */
                    SCU_PLLCON0.B.RESLD = 1;
8000846a:	4c f0       	ld.w %d15,[%a15]0
8000846c:	b7 ff 01 f9 	insert %d15,%d15,15,18,1
80008470:	68 0f       	st.w [%a15]0,%d15

                    IfxScuCcu_wait(0.000050F);  /*Wait for 50us */
80008472:	6d ff 81 f5 	call 80006f74 <IfxScuCcu_wait>

                    while (SCU_PLLSTAT.B.VCOLOCK == 0U)
80008476:	91 30 00 ff 	movh.a %a15,61443
8000847a:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000847e:	4c f0       	ld.w %d15,[%a15]0
80008480:	6f 2f ff 7f 	jz.t %d15,2,8000847e <IfxScuCcu_init+0x1c2>
                    {
                        /* Wait for PLL lock */
                        /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                    }

                    SCU_PLLCON0.B.VCOBYP = 0; /*VCO bypass disabled */
80008484:	91 30 00 ff 	movh.a %a15,61443
80008488:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000848c:	4c f0       	ld.w %d15,[%a15]0
8000848e:	8f 1f c0 f1 	andn %d15,%d15,1
80008492:	68 0f       	st.w [%a15]0,%d15

                    while (SCU_CCUCON0.B.LCK != 0U)
80008494:	91 30 00 ff 	movh.a %a15,61443
80008498:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000849c:	4c f0       	ld.w %d15,[%a15]0
8000849e:	91 30 00 2f 	movh.a %a2,61443
800084a2:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800084a6:	bf 0f fb 7f 	jlt %d15,0,8000849c <IfxScuCcu_init+0x1e0>
                    {
                        /*Wait till ccucon registers can be written with new value */
                        /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                    }

                    SCU_CCUCON0.B.CLKSEL = 0x01;
800084aa:	4c 20       	ld.w %d15,[%a2]0

                    /*Configure the clock distribution */
                    while (SCU_CCUCON0.B.LCK != 0U)
800084ac:	40 2f       	mov.aa %a15,%a2
                    {
                        /*Wait till ccucon registers can be written with new value */
                        /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                    }

                    SCU_CCUCON0.B.CLKSEL = 0x01;
800084ae:	b7 1f 02 fe 	insert %d15,%d15,1,28,2
800084b2:	6c 20       	st.w [%a2]0,%d15

                    /*Configure the clock distribution */
                    while (SCU_CCUCON0.B.LCK != 0U)
800084b4:	4c f0       	ld.w %d15,[%a15]0
800084b6:	91 30 00 df 	movh.a %a13,61443
800084ba:	d9 dd 30 06 	lea %a13,[%a13]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800084be:	bf 0f fb 7f 	jlt %d15,0,800084b4 <IfxScuCcu_init+0x1f8>
                        /*Wait till ccucon registers can be written with new value */
                        /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                    }

                    /*Wait until the initial clock configurations take in to effect for the PLL*/
                    IfxScuCcu_wait(cfg->sysPll.pllInitialStep.waitTime); /*Wait for configured initial time */
800084c2:	19 c4 0c 00 	ld.w %d4,[%a12]12
800084c6:	6d ff 57 f5 	call 80006f74 <IfxScuCcu_wait>

                    {                                                    /*Write CCUCON0 configuration */
                        Ifx_SCU_CCUCON0 ccucon0;
                        ccucon0.U        = SCU_CCUCON0.U & ~cfg->clockDistribution.ccucon0.mask;
800084ca:	4c c5       	ld.w %d15,[%a12]20
800084cc:	54 d2       	ld.w %d2,[%a13]
                        /*update with configured value */
                        ccucon0.U       |= (cfg->clockDistribution.ccucon0.mask & cfg->clockDistribution.ccucon0.value);
800084ce:	19 c3 10 00 	ld.w %d3,[%a12]16
                    /*Wait until the initial clock configurations take in to effect for the PLL*/
                    IfxScuCcu_wait(cfg->sysPll.pllInitialStep.waitTime); /*Wait for configured initial time */

                    {                                                    /*Write CCUCON0 configuration */
                        Ifx_SCU_CCUCON0 ccucon0;
                        ccucon0.U        = SCU_CCUCON0.U & ~cfg->clockDistribution.ccucon0.mask;
800084d2:	0f f2 e0 20 	andn %d2,%d2,%d15
                        /*update with configured value */
                        ccucon0.U       |= (cfg->clockDistribution.ccucon0.mask & cfg->clockDistribution.ccucon0.value);
800084d6:	26 3f       	and %d15,%d3
800084d8:	a6 2f       	or %d15,%d2
                        ccucon0.B.CLKSEL = 0x01;    /*  Select fpll as CCU input clock, even if this was not selected by configuration */
800084da:	b7 1f 02 fe 	insert %d15,%d15,1,28,2
                        ccucon0.B.UP     = 1;
800084de:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
                        SCU_CCUCON0      = ccucon0; /*Set update bit explicitly to make above configurations effective */
                    }

                    while (SCU_CCUCON1.B.LCK != 0U)
800084e2:	91 30 00 ff 	movh.a %a15,61443
                        ccucon0.U        = SCU_CCUCON0.U & ~cfg->clockDistribution.ccucon0.mask;
                        /*update with configured value */
                        ccucon0.U       |= (cfg->clockDistribution.ccucon0.mask & cfg->clockDistribution.ccucon0.value);
                        ccucon0.B.CLKSEL = 0x01;    /*  Select fpll as CCU input clock, even if this was not selected by configuration */
                        ccucon0.B.UP     = 1;
                        SCU_CCUCON0      = ccucon0; /*Set update bit explicitly to make above configurations effective */
800084e6:	6c d0       	st.w [%a13]0,%d15
                    }

                    while (SCU_CCUCON1.B.LCK != 0U)
800084e8:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800084ec:	4c f0       	ld.w %d15,[%a15]0
800084ee:	91 30 00 2f 	movh.a %a2,61443
800084f2:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800084f6:	bf 0f fb 7f 	jlt %d15,0,800084ec <IfxScuCcu_init+0x230>
                    }

                    {
                        /*Write CCUCON1 configuration */
                        Ifx_SCU_CCUCON1 ccucon1;
                        ccucon1.U       = SCU_CCUCON1.U & ~cfg->clockDistribution.ccucon1.mask;
800084fa:	4c c7       	ld.w %d15,[%a12]28
800084fc:	54 22       	ld.w %d2,[%a2]
                        /*update with configured value */
                        ccucon1.U      |= (cfg->clockDistribution.ccucon1.mask & cfg->clockDistribution.ccucon1.value);
800084fe:	19 c3 18 00 	ld.w %d3,[%a12]24
                    }

                    {
                        /*Write CCUCON1 configuration */
                        Ifx_SCU_CCUCON1 ccucon1;
                        ccucon1.U       = SCU_CCUCON1.U & ~cfg->clockDistribution.ccucon1.mask;
80008502:	0f f2 e0 20 	andn %d2,%d2,%d15
                        /*update with configured value */
                        ccucon1.U      |= (cfg->clockDistribution.ccucon1.mask & cfg->clockDistribution.ccucon1.value);
80008506:	26 3f       	and %d15,%d3
80008508:	a6 2f       	or %d15,%d2
                        ccucon1.B.INSEL = 1;
8000850a:	b7 1f 02 fe 	insert %d15,%d15,1,28,2
                        ccucon1.B.UP    = 1;
8000850e:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
                        SCU_CCUCON1     = ccucon1;
                    }

                    while (SCU_CCUCON2.B.LCK != 0U)
80008512:	91 30 00 ff 	movh.a %a15,61443
                        ccucon1.U       = SCU_CCUCON1.U & ~cfg->clockDistribution.ccucon1.mask;
                        /*update with configured value */
                        ccucon1.U      |= (cfg->clockDistribution.ccucon1.mask & cfg->clockDistribution.ccucon1.value);
                        ccucon1.B.INSEL = 1;
                        ccucon1.B.UP    = 1;
                        SCU_CCUCON1     = ccucon1;
80008516:	6c 20       	st.w [%a2]0,%d15
                    }

                    while (SCU_CCUCON2.B.LCK != 0U)
80008518:	d9 ff 00 16 	lea %a15,[%a15]24640 <f0036040 <_SMALL_DATA4_+0x4002e040>>
8000851c:	4c f0       	ld.w %d15,[%a15]0
8000851e:	91 30 00 2f 	movh.a %a2,61443
80008522:	d9 22 00 16 	lea %a2,[%a2]24640 <f0036040 <_SMALL_DATA4_+0x4002e040>>
80008526:	bf 0f fb 7f 	jlt %d15,0,8000851c <IfxScuCcu_init+0x260>
                    }

                    {
                        /*Write CCUCON2 configuration */
                        Ifx_SCU_CCUCON2 ccucon2;
                        ccucon2.U    = SCU_CCUCON2.U & ~cfg->clockDistribution.ccucon2.mask;
8000852a:	4c c9       	ld.w %d15,[%a12]36
8000852c:	54 22       	ld.w %d2,[%a2]
                        /*update with configured value */
                        ccucon2.U   |= (cfg->clockDistribution.ccucon2.mask & cfg->clockDistribution.ccucon2.value);
8000852e:	19 c3 20 00 	ld.w %d3,[%a12]32
                    }

                    {
                        /*Write CCUCON2 configuration */
                        Ifx_SCU_CCUCON2 ccucon2;
                        ccucon2.U    = SCU_CCUCON2.U & ~cfg->clockDistribution.ccucon2.mask;
80008532:	0f f2 e0 20 	andn %d2,%d2,%d15
                        /*update with configured value */
                        ccucon2.U   |= (cfg->clockDistribution.ccucon2.mask & cfg->clockDistribution.ccucon2.value);
80008536:	26 3f       	and %d15,%d3
80008538:	a6 2f       	or %d15,%d2
                        ccucon2.B.UP = 1;
8000853a:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
                        SCU_CCUCON2  = ccucon2;
                    }

                    while (SCU_CCUCON5.B.LCK != 0U)
8000853e:	91 30 00 ff 	movh.a %a15,61443
                        Ifx_SCU_CCUCON2 ccucon2;
                        ccucon2.U    = SCU_CCUCON2.U & ~cfg->clockDistribution.ccucon2.mask;
                        /*update with configured value */
                        ccucon2.U   |= (cfg->clockDistribution.ccucon2.mask & cfg->clockDistribution.ccucon2.value);
                        ccucon2.B.UP = 1;
                        SCU_CCUCON2  = ccucon2;
80008542:	6c 20       	st.w [%a2]0,%d15
                    }

                    while (SCU_CCUCON5.B.LCK != 0U)
80008544:	d9 ff 0c 16 	lea %a15,[%a15]24652 <f003604c <_SMALL_DATA4_+0x4002e04c>>
80008548:	4c f0       	ld.w %d15,[%a15]0
8000854a:	91 30 00 2f 	movh.a %a2,61443
8000854e:	d9 22 0c 16 	lea %a2,[%a2]24652 <f003604c <_SMALL_DATA4_+0x4002e04c>>
80008552:	bf 0f fb 7f 	jlt %d15,0,80008548 <IfxScuCcu_init+0x28c>
                        /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                    }

                    {           /*Write CCUCON5 configuration */
                        Ifx_SCU_CCUCON5 ccucon5;
                        ccucon5.U    = SCU_CCUCON5.U & ~cfg->clockDistribution.ccucon5.mask;
80008556:	54 22       	ld.w %d2,[%a2]
80008558:	4c cb       	ld.w %d15,[%a12]44
                        /*update with configured value */
                        ccucon5.U   |= (cfg->clockDistribution.ccucon5.mask & cfg->clockDistribution.ccucon5.value);
8000855a:	19 c3 28 00 	ld.w %d3,[%a12]40
                        /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                    }

                    {           /*Write CCUCON5 configuration */
                        Ifx_SCU_CCUCON5 ccucon5;
                        ccucon5.U    = SCU_CCUCON5.U & ~cfg->clockDistribution.ccucon5.mask;
8000855e:	0f f2 e0 20 	andn %d2,%d2,%d15
                        /*update with configured value */
                        ccucon5.U   |= (cfg->clockDistribution.ccucon5.mask & cfg->clockDistribution.ccucon5.value);
80008562:	26 3f       	and %d15,%d3
80008564:	a6 2f       	or %d15,%d2
                        ccucon5.B.UP = 1;
80008566:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
                        SCU_CCUCON5  = ccucon5;
                    }

                    {           /*Write CCUCON6 configuration */
                        Ifx_SCU_CCUCON6 ccucon6;
                        ccucon6.U   = SCU_CCUCON6.U & ~cfg->clockDistribution.ccucon6.mask;
8000856a:	91 30 00 ff 	movh.a %a15,61443
                        Ifx_SCU_CCUCON5 ccucon5;
                        ccucon5.U    = SCU_CCUCON5.U & ~cfg->clockDistribution.ccucon5.mask;
                        /*update with configured value */
                        ccucon5.U   |= (cfg->clockDistribution.ccucon5.mask & cfg->clockDistribution.ccucon5.value);
                        ccucon5.B.UP = 1;
                        SCU_CCUCON5  = ccucon5;
8000856e:	6c 20       	st.w [%a2]0,%d15
                    }

                    {           /*Write CCUCON6 configuration */
                        Ifx_SCU_CCUCON6 ccucon6;
                        ccucon6.U   = SCU_CCUCON6.U & ~cfg->clockDistribution.ccucon6.mask;
80008570:	d9 ff 00 26 	lea %a15,[%a15]24704 <f0036080 <_SMALL_DATA4_+0x4002e080>>
80008574:	48 02       	ld.w %d2,[%a15]0
80008576:	4c cd       	ld.w %d15,[%a12]52
                        /*update with configured value */
                        ccucon6.U  |= (cfg->clockDistribution.ccucon6.mask & cfg->clockDistribution.ccucon6.value);
80008578:	19 c3 30 00 	ld.w %d3,[%a12]48 <f0030000 <_SMALL_DATA4_+0x40028000>>
                        SCU_CCUCON5  = ccucon5;
                    }

                    {           /*Write CCUCON6 configuration */
                        Ifx_SCU_CCUCON6 ccucon6;
                        ccucon6.U   = SCU_CCUCON6.U & ~cfg->clockDistribution.ccucon6.mask;
8000857c:	0f f2 e0 20 	andn %d2,%d2,%d15
                        /*update with configured value */
                        ccucon6.U  |= (cfg->clockDistribution.ccucon6.mask & cfg->clockDistribution.ccucon6.value);
80008580:	26 3f       	and %d15,%d3
80008582:	a6 2f       	or %d15,%d2
                        SCU_CCUCON6 = ccucon6;
80008584:	68 0f       	st.w [%a15]0,%d15
                    }

                    {
                        /*Write CCUCON7 configuration */
                        Ifx_SCU_CCUCON7 ccucon7;
                        ccucon7.U   = SCU_CCUCON7.U & ~cfg->clockDistribution.ccucon7.mask;
80008586:	91 30 00 ff 	movh.a %a15,61443
8000858a:	d9 ff 04 26 	lea %a15,[%a15]24708 <f0036084 <_SMALL_DATA4_+0x4002e084>>
8000858e:	48 02       	ld.w %d2,[%a15]0
80008590:	4c cf       	ld.w %d15,[%a12]60
                        /*update with configured value */
                        ccucon7.U  |= (cfg->clockDistribution.ccucon7.mask & cfg->clockDistribution.ccucon7.value);
80008592:	19 c3 38 00 	ld.w %d3,[%a12]56 <f0030000 <_SMALL_DATA4_+0x40028000>>
                    }

                    {
                        /*Write CCUCON7 configuration */
                        Ifx_SCU_CCUCON7 ccucon7;
                        ccucon7.U   = SCU_CCUCON7.U & ~cfg->clockDistribution.ccucon7.mask;
80008596:	0f f2 e0 20 	andn %d2,%d2,%d15
                        /*update with configured value */
                        ccucon7.U  |= (cfg->clockDistribution.ccucon7.mask & cfg->clockDistribution.ccucon7.value);
8000859a:	26 3f       	and %d15,%d3
8000859c:	a6 2f       	or %d15,%d2
                        SCU_CCUCON7 = ccucon7;
8000859e:	68 0f       	st.w [%a15]0,%d15
                    }

                    {
                        /*Write CCUCON8 configuration */
                        Ifx_SCU_CCUCON8 ccucon8;
                        ccucon8.U   = SCU_CCUCON8.U & ~cfg->clockDistribution.ccucon8.mask;
800085a0:	91 30 00 ff 	movh.a %a15,61443
800085a4:	d9 ff 08 26 	lea %a15,[%a15]24712 <f0036088 <_SMALL_DATA4_+0x4002e088>>
800085a8:	48 02       	ld.w %d2,[%a15]0
800085aa:	19 cf 04 10 	ld.w %d15,[%a12]68 <f0030000 <_SMALL_DATA4_+0x40028000>>
                        /*update with configured value */
                        ccucon8.U  |= (cfg->clockDistribution.ccucon8.mask & cfg->clockDistribution.ccucon8.value);
800085ae:	19 c3 00 10 	ld.w %d3,[%a12]64 <f0030000 <_SMALL_DATA4_+0x40028000>>
                    }

                    {
                        /*Write CCUCON8 configuration */
                        Ifx_SCU_CCUCON8 ccucon8;
                        ccucon8.U   = SCU_CCUCON8.U & ~cfg->clockDistribution.ccucon8.mask;
800085b2:	0f f2 e0 20 	andn %d2,%d2,%d15
                        /*update with configured value */
                        ccucon8.U  |= (cfg->clockDistribution.ccucon8.mask & cfg->clockDistribution.ccucon8.value);
800085b6:	26 3f       	and %d15,%d3
800085b8:	a6 2f       	or %d15,%d2
                        SCU_CCUCON8 = ccucon8;
800085ba:	68 0f       	st.w [%a15]0,%d15
                    }
                }

                IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800085bc:	02 84       	mov %d4,%d8
800085be:	6d 00 24 0a 	call 80009a06 <IfxScuWdt_setSafetyEndinit>
            }
        }

        {           /*Write Flash waitstate configuration */
            Ifx_FLASH_FCON fcon;
            fcon.U = FLASH0_FCON.U & ~cfg->flashFconWaitStateConfig.mask;
800085c2:	91 00 80 ff 	movh.a %a15,63488
800085c6:	d9 ff 14 02 	lea %a15,[%a15]8212 <f8002014 <_SMALL_DATA4_+0x47ffa014>>
800085ca:	48 02       	ld.w %d2,[%a15]0
800085cc:	19 cf 0c 10 	ld.w %d15,[%a12]76 <f8000000 <_SMALL_DATA4_+0x47ff8000>>

            /*update with configured value */
            fcon.U &= ~cfg->flashFconWaitStateConfig.mask;
            fcon.U |= (cfg->flashFconWaitStateConfig.mask & cfg->flashFconWaitStateConfig.value);
800085d0:	19 c3 08 10 	ld.w %d3,[%a12]72 <f8000000 <_SMALL_DATA4_+0x47ff8000>>
        {           /*Write Flash waitstate configuration */
            Ifx_FLASH_FCON fcon;
            fcon.U = FLASH0_FCON.U & ~cfg->flashFconWaitStateConfig.mask;

            /*update with configured value */
            fcon.U &= ~cfg->flashFconWaitStateConfig.mask;
800085d4:	0f f2 e0 20 	andn %d2,%d2,%d15
            fcon.U |= (cfg->flashFconWaitStateConfig.mask & cfg->flashFconWaitStateConfig.value);
            {
                IfxScuWdt_clearCpuEndinit(endinit_pw);
800085d8:	02 a4       	mov %d4,%d10
            Ifx_FLASH_FCON fcon;
            fcon.U = FLASH0_FCON.U & ~cfg->flashFconWaitStateConfig.mask;

            /*update with configured value */
            fcon.U &= ~cfg->flashFconWaitStateConfig.mask;
            fcon.U |= (cfg->flashFconWaitStateConfig.mask & cfg->flashFconWaitStateConfig.value);
800085da:	26 3f       	and %d15,%d3
800085dc:	a6 2f       	or %d15,%d2
            {
                IfxScuWdt_clearCpuEndinit(endinit_pw);
800085de:	6d 00 b5 07 	call 80009548 <IfxScuWdt_clearCpuEndinit>
                FLASH0_FCON = fcon;
800085e2:	68 0f       	st.w [%a15]0,%d15
                IfxScuWdt_setCpuEndinit(endinit_pw);
800085e4:	02 a4       	mov %d4,%d10
800085e6:	6d 00 f5 09 	call 800099d0 <IfxScuWdt_setCpuEndinit>
            }
        }

        /*Start Pll ramp up sequence */
        for (pllStepsCount = 0; pllStepsCount < cfg->sysPll.numOfPllDividerSteps; pllStepsCount++)
800085ea:	0c c0       	ld.bu %d15,[%a12]0
        {                       /*iterate through number of pll steps */
            {
                IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

                /*Configure K2 divider */
                while (SCU_PLLSTAT.B.K2RDY == 0U)
800085ec:	91 30 00 ff 	movh.a %a15,61443
                    /*Wait until K2 divider is ready */
                    /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                }

                /*Now set the K2 divider value for the step corresponding to step count */
                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount].k2Step;
800085f0:	91 30 00 df 	movh.a %a13,61443
                IfxScuWdt_setCpuEndinit(endinit_pw);
            }
        }

        /*Start Pll ramp up sequence */
        for (pllStepsCount = 0; pllStepsCount < cfg->sysPll.numOfPllDividerSteps; pllStepsCount++)
800085f4:	82 09       	mov %d9,0
        {                       /*iterate through number of pll steps */
            {
                IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

                /*Configure K2 divider */
                while (SCU_PLLSTAT.B.K2RDY == 0U)
800085f6:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
                    /*Wait until K2 divider is ready */
                    /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                }

                /*Now set the K2 divider value for the step corresponding to step count */
                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount].k2Step;
800085fa:	d9 dd 1c 06 	lea %a13,[%a13]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
                IfxScuWdt_setCpuEndinit(endinit_pw);
            }
        }

        /*Start Pll ramp up sequence */
        for (pllStepsCount = 0; pllStepsCount < cfg->sysPll.numOfPllDividerSteps; pllStepsCount++)
800085fe:	6e 2f       	jz %d15,8000865c <IfxScuCcu_init+0x3a0>
        {                       /*iterate through number of pll steps */
            {
                IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80008600:	02 84       	mov %d4,%d8
80008602:	8f f9 0f b1 	and %d11,%d9,255
80008606:	6d 00 bc 07 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

                /*Configure K2 divider */
                while (SCU_PLLSTAT.B.K2RDY == 0U)
8000860a:	4c f0       	ld.w %d15,[%a15]0
8000860c:	6f 5f ff 7f 	jz.t %d15,5,8000860a <IfxScuCcu_init+0x34e>
                    /*Wait until K2 divider is ready */
                    /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                }

                /*Now set the K2 divider value for the step corresponding to step count */
                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount].k2Step;
80008610:	8f f9 0f f1 	and %d15,%d9,255
80008614:	99 c3 04 00 	ld.a %a3,[%a12]4
80008618:	53 cf 20 f0 	mul %d15,%d15,12
8000861c:	54 d3       	ld.w %d3,[%a13]
                IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
8000861e:	02 84       	mov %d4,%d8
                    /*Wait until K2 divider is ready */
                    /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
                }

                /*Now set the K2 divider value for the step corresponding to step count */
                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount].k2Step;
80008620:	10 32       	addsc.a %a2,%a3,%d15,0
80008622:	14 22       	ld.bu %d2,[%a2]
80008624:	37 23 07 20 	insert %d2,%d3,%d2,0,7
80008628:	74 d2       	st.w [%a13],%d2
                IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
8000862a:	6d 00 ee 09 	call 80009a06 <IfxScuWdt_setSafetyEndinit>
            }

            /*call the hook function if configured */
            if (cfg->sysPll.pllDividerStep[pllStepsCount].hookFunction != (IfxScuCcu_PllStepsFunctionHook)0)
8000862e:	99 c3 04 00 	ld.a %a3,[%a12]4
80008632:	10 32       	addsc.a %a2,%a3,%d15,0
80008634:	99 23 08 00 	ld.a %a3,[%a2]8
80008638:	bc 36       	jz.a %a3,80008644 <IfxScuCcu_init+0x388>
            {
                cfg->sysPll.pllDividerStep[pllStepsCount].hookFunction();
8000863a:	2d 03 00 00 	calli %a3
8000863e:	99 c3 04 00 	ld.a %a3,[%a12]4
80008642:	10 32       	addsc.a %a2,%a3,%d15,0
            }

            /*Wait for waitCounter corresponding to the pll step */
            IfxScuCcu_wait(cfg->sysPll.pllDividerStep[pllStepsCount].waitTime);
80008644:	19 24 04 00 	ld.w %d4,[%a2]4
80008648:	6d ff 96 f4 	call 80006f74 <IfxScuCcu_wait>
8000864c:	1b 1b 00 20 	addi %d2,%d11,1
                IfxScuWdt_setCpuEndinit(endinit_pw);
            }
        }

        /*Start Pll ramp up sequence */
        for (pllStepsCount = 0; pllStepsCount < cfg->sysPll.numOfPllDividerSteps; pllStepsCount++)
80008650:	0c c0       	ld.bu %d15,[%a12]0
80008652:	8f f2 0f 21 	and %d2,%d2,255
80008656:	c2 19       	add %d9,1
80008658:	3f f2 d4 ff 	jlt.u %d2,%d15,80008600 <IfxScuCcu_init+0x344>


IFX_STATIC boolean IfxScuCcu_isOscillatorStable(void)
{
    sint32  TimeoutCtr = IFXSCUCCU_OSC_STABLECHK_TIME;
    boolean status     = 0;
8000865c:	82 09       	mov %d9,0
            IfxScuCcu_wait(cfg->sysPll.pllDividerStep[pllStepsCount].waitTime);
        }
    }

    {                           /* Enable oscillator disconnect feature */
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000865e:	02 84       	mov %d4,%d8
80008660:	6d 00 8f 07 	call 8000957e <IfxScuWdt_clearSafetyEndinit>
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
80008664:	91 30 00 ff 	movh.a %a15,61443
80008668:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000866c:	4c f0       	ld.w %d15,[%a15]0
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
8000866e:	02 84       	mov %d4,%d8
        }
    }

    {                           /* Enable oscillator disconnect feature */
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
80008670:	8f 0f c4 f1 	andn %d15,%d15,64
80008674:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008676:	6d 00 c8 09 	call 80009a06 <IfxScuWdt_setSafetyEndinit>
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
8000867a:	91 30 00 ff 	movh.a %a15,61443
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
8000867e:	02 a4       	mov %d4,%d10
        SCU_TRAPCLR.B.SMUT = 1U;
80008680:	d9 ff 2c 46 	lea %a15,[%a15]24876 <f003612c <_SMALL_DATA4_+0x4002e12c>>
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
80008684:	6d 00 62 07 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        SCU_TRAPCLR.B.SMUT = 1U;
80008688:	4c f0       	ld.w %d15,[%a15]0
        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
8000868a:	06 3c       	sh %d12,3
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
8000868c:	96 08       	or %d15,8
8000868e:	68 0f       	st.w [%a15]0,%d15
        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
80008690:	91 30 00 ff 	movh.a %a15,61443
80008694:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
80008698:	4c f0       	ld.w %d15,[%a15]0
        IfxScuWdt_setCpuEndinit(endinit_pw);
8000869a:	02 a4       	mov %d4,%d10
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
8000869c:	8f 8f c0 f1 	andn %d15,%d15,8
800086a0:	a6 fc       	or %d12,%d15
800086a2:	68 0c       	st.w [%a15]0,%d12
        IfxScuWdt_setCpuEndinit(endinit_pw);
800086a4:	6d 00 96 09 	call 800099d0 <IfxScuWdt_setCpuEndinit>
    }
    return status;
}
800086a8:	02 92       	mov %d2,%d9
800086aa:	00 90       	ret 

800086ac <IfxScuCcu_initConfig>:


void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg)
{
    *cfg = IfxScuCcu_defaultClockConfig;
800086ac:	7b 00 00 28 	movh %d2,32768
800086b0:	60 22       	mov.a %a2,%d2
800086b2:	d9 2f 40 20 	lea %a15,[%a2]1152
800086b6:	a0 92       	mov.a %a2,9
800086b8:	09 f2 48 01 	ld.d %e2,[%a15+]8
800086bc:	89 42 48 01 	st.d [%a4+]8,%e2
800086c0:	fc 2c       	loop %a2,800086b8 <IfxScuCcu_initConfig+0xc>
800086c2:	44 f2       	ld.w %d2,[%a15+]
800086c4:	64 42       	st.w [%a4+],%d2
800086c6:	00 90       	ret 

800086c8 <IfxScuCcu_initErayPll>:
}


boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg)
{
800086c8:	40 4c       	mov.aa %a12,%a4
    uint8   smuTrapEnable;
    uint16  endinit_pw, endinitSfty_pw;
    boolean status = 0;

    endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();
800086ca:	6d 00 3d 08 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>
800086ce:	02 28       	mov %d8,%d2
    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
800086d0:	6d 00 58 08 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>

    {                           /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
800086d4:	02 84       	mov %d4,%d8
    uint8   smuTrapEnable;
    uint16  endinit_pw, endinitSfty_pw;
    boolean status = 0;

    endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();
    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
800086d6:	02 29       	mov %d9,%d2

    {                           /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
800086d8:	6d 00 38 07 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
800086dc:	91 30 00 ff 	movh.a %a15,61443
800086e0:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
800086e4:	48 02       	ld.w %d2,[%a15]0
        SCU_TRAPDIS.B.SMUT = 1U;
800086e6:	4c f0       	ld.w %d15,[%a15]0
        IfxScuWdt_setCpuEndinit(endinit_pw);
800086e8:	02 84       	mov %d4,%d8
    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();

    {                           /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
        SCU_TRAPDIS.B.SMUT = 1U;
800086ea:	96 08       	or %d15,8
800086ec:	68 0f       	st.w [%a15]0,%d15
    endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();
    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();

    {                           /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
800086ee:	37 02 e1 b1 	extr.u %d11,%d2,3,1
        SCU_TRAPDIS.B.SMUT = 1U;
        IfxScuWdt_setCpuEndinit(endinit_pw);
800086f2:	6d 00 6f 09 	call 800099d0 <IfxScuWdt_setCpuEndinit>
    }
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

    // ensure that PLL enabled
    if (!SCU_PLLERAYCON0.B.PLLPWD || SCU_PLLERAYCON0.B.VCOPWD || SCU_PLLERAYSTAT.B.PWDSTAT)
800086f6:	91 30 00 ff 	movh.a %a15,61443
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
        SCU_TRAPDIS.B.SMUT = 1U;
        IfxScuWdt_setCpuEndinit(endinit_pw);
    }
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
800086fa:	02 94       	mov %d4,%d9

    // ensure that PLL enabled
    if (!SCU_PLLERAYCON0.B.PLLPWD || SCU_PLLERAYCON0.B.VCOPWD || SCU_PLLERAYSTAT.B.PWDSTAT)
800086fc:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
        SCU_TRAPDIS.B.SMUT = 1U;
        IfxScuWdt_setCpuEndinit(endinit_pw);
    }
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80008700:	6d 00 3f 07 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

    // ensure that PLL enabled
    if (!SCU_PLLERAYCON0.B.PLLPWD || SCU_PLLERAYCON0.B.VCOPWD || SCU_PLLERAYSTAT.B.PWDSTAT)
80008704:	4c f0       	ld.w %d15,[%a15]0
80008706:	ef 0f 05 00 	jz.t %d15,16,80008710 <IfxScuCcu_initErayPll+0x48>
8000870a:	4c f0       	ld.w %d15,[%a15]0
8000870c:	6f 1f a1 00 	jz.t %d15,1,8000884e <IfxScuCcu_initErayPll+0x186>
    {   // PLLPWD=0 or VCOPWD=1 or PWDSTAT=1?
      // enable PLL and leave power saving mode
        SCU_PLLERAYCON0.B.PLLPWD = 1;
80008710:	91 30 00 ff 	movh.a %a15,61443
80008714:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
80008718:	4c f0       	ld.w %d15,[%a15]0
8000871a:	b7 ff 01 f8 	insert %d15,%d15,15,16,1
8000871e:	68 0f       	st.w [%a15]0,%d15
        SCU_PLLERAYCON0.B.VCOPWD = 0;
80008720:	4c f0       	ld.w %d15,[%a15]0
80008722:	8f 2f c0 f1 	andn %d15,%d15,2
80008726:	68 0f       	st.w [%a15]0,%d15

        while (SCU_PLLERAYSTAT.B.PWDSTAT)  // poll PWDSTAT
80008728:	91 30 00 ff 	movh.a %a15,61443
8000872c:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
80008730:	4c f0       	ld.w %d15,[%a15]0
80008732:	6f 1f ff ff 	jnz.t %d15,1,80008730 <IfxScuCcu_initErayPll+0x68>
        {}

        /*Wait for waitCounter corresponding to the pll step */
        IfxScuCcu_wait(cfg->pllInitialStep.waitTime);
80008736:	19 c4 04 00 	ld.w %d4,[%a12]4
8000873a:	6d ff 1d f4 	call 80006f74 <IfxScuCcu_wait>
    }

    /* Enter Prescalar mode */
    /* Update K and N dividers */
    if (!SCU_PLLERAYSTAT.B.VCOBYST)      // checking PLLERAYBYPST flag
8000873e:	91 30 00 ff 	movh.a %a15,61443
80008742:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
80008746:	4c f0       	ld.w %d15,[%a15]0
80008748:	6f 0f 38 00 	jz.t %d15,0,800087b8 <IfxScuCcu_initErayPll+0xf0>

        // activate VCO bypass (bit 0: VCOBYP=1)
        SCU_PLLERAYCON0.B.VCOBYP = 1;
    }

    while (!SCU_PLLERAYSTAT.B.K2RDY)     // poll K1RDY before changing K
8000874c:	91 30 00 ff 	movh.a %a15,61443
80008750:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
80008754:	4c f0       	ld.w %d15,[%a15]0
80008756:	6f 5f ff 7f 	jz.t %d15,5,80008754 <IfxScuCcu_initErayPll+0x8c>
    {}

    SCU_PLLERAYCON1.B.K2DIV = cfg->pllInitialStep.k2Initial;
8000875a:	91 30 00 ff 	movh.a %a15,61443
8000875e:	d9 ff 2c 06 	lea %a15,[%a15]24620 <f003602c <_SMALL_DATA4_+0x4002e02c>>
80008762:	48 02       	ld.w %d2,[%a15]0
80008764:	0c c2       	ld.bu %d15,[%a12]2
     */

    SCU_PLLERAYCON0.B.RESLD     = 1U;
    SCU_PLLERAYCON0.B.CLRFINDIS = 1U;

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008766:	02 94       	mov %d4,%d9
    }

    while (!SCU_PLLERAYSTAT.B.K2RDY)     // poll K1RDY before changing K
    {}

    SCU_PLLERAYCON1.B.K2DIV = cfg->pllInitialStep.k2Initial;
80008768:	37 f2 07 f0 	insert %d15,%d2,%d15,0,7
8000876c:	68 0f       	st.w [%a15]0,%d15
    SCU_PLLERAYCON0.B.PDIV  = cfg->pllInitialStep.pDivider;
8000876e:	91 30 00 ff 	movh.a %a15,61443
80008772:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
80008776:	48 02       	ld.w %d2,[%a15]0
80008778:	0c c0       	ld.bu %d15,[%a12]0
8000877a:	37 f2 04 fc 	insert %d15,%d2,%d15,24,4
8000877e:	68 0f       	st.w [%a15]0,%d15
    SCU_PLLERAYCON0.B.NDIV  = cfg->pllInitialStep.nDivider;
80008780:	48 02       	ld.w %d2,[%a15]0
80008782:	0c c1       	ld.bu %d15,[%a12]1
80008784:	37 f2 85 f4 	insert %d15,%d2,%d15,9,5
80008788:	68 0f       	st.w [%a15]0,%d15
     *  CLRFINDIS = 1 ==> Connect OSC to PLL
     *  PLLPWD = 1    ==> PLL Power Saving Mode : Normal behaviour
     *  NDIV = NDIV
     */

    SCU_PLLERAYCON0.B.RESLD     = 1U;
8000878a:	4c f0       	ld.w %d15,[%a15]0
8000878c:	b7 ff 01 f9 	insert %d15,%d15,15,18,1
80008790:	68 0f       	st.w [%a15]0,%d15
    SCU_PLLERAYCON0.B.CLRFINDIS = 1U;
80008792:	4c f0       	ld.w %d15,[%a15]0
80008794:	96 20       	or %d15,32
80008796:	68 0f       	st.w [%a15]0,%d15

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008798:	6d 00 37 09 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

    // Wait until VCO LOCK bit is set
    uint32 time_out_ctr = 50000; // higher time out value as for clib_pll, since system is clocked much faster while polling the lock flag

    while (--time_out_ctr && !SCU_PLLERAYSTAT.B.VCOLOCK)
8000879c:	91 10 00 f0 	movh.a %a15,1
800087a0:	91 30 00 2f 	movh.a %a2,61443
800087a4:	d9 22 24 06 	lea %a2,[%a2]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
800087a8:	d9 ff 0e dc 	lea %a15,[%a15]-15538 <c34e <__TRICORE_DERIVATE_MEMORY_MAP__+0x9c4e>>
800087ac:	4c 20       	ld.w %d15,[%a2]0
800087ae:	6f 2f 18 80 	jnz.t %d15,2,800087de <IfxScuCcu_initErayPll+0x116>
800087b2:	fc fd       	loop %a15,800087ac <IfxScuCcu_initErayPll+0xe4>
    {}

    // check for timeout, exit immediately (don't disable VCO bypass) of not locked
    if (!time_out_ctr)
    {
        status = TRUE;
800087b4:	82 1a       	mov %d10,1
800087b6:	3c 15       	j 800087e0 <IfxScuCcu_initErayPll+0x118>

    /* Enter Prescalar mode */
    /* Update K and N dividers */
    if (!SCU_PLLERAYSTAT.B.VCOBYST)      // checking PLLERAYBYPST flag
    {                                    // select "secure" K1 value - please check @silicon if K1=4 is ok
        while (!SCU_PLLERAYSTAT.B.K1RDY) // poll K1RDY before changing K
800087b8:	4c f0       	ld.w %d15,[%a15]0
800087ba:	6f 4f ff 7f 	jz.t %d15,4,800087b8 <IfxScuCcu_initErayPll+0xf0>
        {}

        SCU_PLLERAYCON1.B.K1DIV = 3;
800087be:	91 30 00 ff 	movh.a %a15,61443
800087c2:	d9 ff 2c 06 	lea %a15,[%a15]24620 <f003602c <_SMALL_DATA4_+0x4002e02c>>
800087c6:	4c f0       	ld.w %d15,[%a15]0
800087c8:	b7 3f 07 f8 	insert %d15,%d15,3,16,7
800087cc:	68 0f       	st.w [%a15]0,%d15

        // activate VCO bypass (bit 0: VCOBYP=1)
        SCU_PLLERAYCON0.B.VCOBYP = 1;
800087ce:	91 30 00 ff 	movh.a %a15,61443
800087d2:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
800087d6:	4c f0       	ld.w %d15,[%a15]0
800087d8:	96 01       	or %d15,1
800087da:	68 0f       	st.w [%a15]0,%d15
800087dc:	3c b8       	j 8000874c <IfxScuCcu_initErayPll+0x84>

boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg)
{
    uint8   smuTrapEnable;
    uint16  endinit_pw, endinitSfty_pw;
    boolean status = 0;
800087de:	82 0a       	mov %d10,0
        status = TRUE;
    }

    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
    /*Bypass VCO*/
    SCU_PLLERAYCON0.B.VCOBYP = 0U;
800087e0:	91 30 00 ff 	movh.a %a15,61443
800087e4:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
    if (!time_out_ctr)
    {
        status = TRUE;
    }

    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
800087e8:	02 94       	mov %d4,%d9
800087ea:	6d 00 ca 06 	call 8000957e <IfxScuWdt_clearSafetyEndinit>
    /*Bypass VCO*/
    SCU_PLLERAYCON0.B.VCOBYP = 0U;
800087ee:	4c f0       	ld.w %d15,[%a15]0
800087f0:	8f 1f c0 f1 	andn %d15,%d15,1
800087f4:	68 0f       	st.w [%a15]0,%d15

    // wait until bypass has been deactivated
    while (SCU_PLLERAYSTAT.B.VCOBYST)         // poll VCOBYST
800087f6:	91 30 00 ff 	movh.a %a15,61443
800087fa:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
800087fe:	4c f0       	ld.w %d15,[%a15]0
80008800:	6f 0f ff ff 	jnz.t %d15,0,800087fe <IfxScuCcu_initErayPll+0x136>
    {}

    if (!SCU_PLLERAYSTAT.B.VCOLOCK)
80008804:	91 30 00 ff 	movh.a %a15,61443
    {
        status = TRUE;
    }

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008808:	02 94       	mov %d4,%d9

    // wait until bypass has been deactivated
    while (SCU_PLLERAYSTAT.B.VCOBYST)         // poll VCOBYST
    {}

    if (!SCU_PLLERAYSTAT.B.VCOLOCK)
8000880a:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
8000880e:	4c f0       	ld.w %d15,[%a15]0
    {
        status = TRUE;
    }

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008810:	6d 00 fb 08 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

    // wait until bypass has been deactivated
    while (SCU_PLLERAYSTAT.B.VCOBYST)         // poll VCOBYST
    {}

    if (!SCU_PLLERAYSTAT.B.VCOLOCK)
80008814:	37 0f 61 f1 	extr.u %d15,%d15,2,1

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);

    {                           /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
80008818:	91 30 00 ff 	movh.a %a15,61443
    }

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);

    {                           /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
8000881c:	02 84       	mov %d4,%d8
        SCU_TRAPCLR.B.SMUT = 1U;
8000881e:	d9 ff 2c 46 	lea %a15,[%a15]24876 <f003612c <_SMALL_DATA4_+0x4002e12c>>
    }

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);

    {                           /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
80008822:	6d 00 93 06 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    while (SCU_PLLERAYSTAT.B.VCOBYST)         // poll VCOBYST
    {}

    if (!SCU_PLLERAYSTAT.B.VCOLOCK)
    {
        status = TRUE;
80008826:	ea 1a       	cmovn %d10,%d15,1

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);

    {                           /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
80008828:	4c f0       	ld.w %d15,[%a15]0
        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
8000882a:	8f 3b 00 20 	sh %d2,%d11,3

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);

    {                           /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
8000882e:	96 08       	or %d15,8
80008830:	68 0f       	st.w [%a15]0,%d15
        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
80008832:	91 30 00 ff 	movh.a %a15,61443
80008836:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
8000883a:	4c f0       	ld.w %d15,[%a15]0
        IfxScuWdt_setCpuEndinit(endinit_pw);
8000883c:	02 84       	mov %d4,%d8
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);

    {                           /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
8000883e:	8f 8f c0 f1 	andn %d15,%d15,8
80008842:	a6 2f       	or %d15,%d2
80008844:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setCpuEndinit(endinit_pw);
80008846:	6d 00 c5 08 	call 800099d0 <IfxScuWdt_setCpuEndinit>
    }
    return status;
}
8000884a:	02 a2       	mov %d2,%d10
8000884c:	00 90       	ret 
        IfxScuWdt_setCpuEndinit(endinit_pw);
    }
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

    // ensure that PLL enabled
    if (!SCU_PLLERAYCON0.B.PLLPWD || SCU_PLLERAYCON0.B.VCOPWD || SCU_PLLERAYSTAT.B.PWDSTAT)
8000884e:	91 30 00 ff 	movh.a %a15,61443
80008852:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
80008856:	4c f0       	ld.w %d15,[%a15]0
80008858:	6f 1f 73 7f 	jz.t %d15,1,8000873e <IfxScuCcu_initErayPll+0x76>
8000885c:	1d ff 5a ff 	j 80008710 <IfxScuCcu_initErayPll+0x48>

80008860 <IfxScuCcu_initErayPllConfig>:
}


void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg)
{
    *cfg = IfxScuCcu_defaultErayPllConfig;
80008860:	82 0f       	mov %d15,0
80008862:	2c 40       	st.b [%a4]0,%d15
80008864:	da 17       	mov %d15,23
80008866:	2c 41       	st.b [%a4]1,%d15
80008868:	82 5f       	mov %d15,5
8000886a:	2c 42       	st.b [%a4]2,%d15
8000886c:	82 0f       	mov %d15,0
8000886e:	6c 41       	st.w [%a4]4,%d15
80008870:	00 90       	ret 

80008872 <IfxScuCcu_setCpuFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008872:	91 30 00 ff 	movh.a %a15,61443
80008876:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000887a:	4c f0       	ld.w %d15,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
8000887c:	7b f0 cb 24 	movh %d2,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008880:	37 0f 62 fe 	extr.u %d15,%d15,28,2
    return status;
}


float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq)
{
80008884:	02 49       	mov %d9,%d4
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008886:	1b 02 c2 2b 	addi %d2,%d2,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000888a:	6e 2b       	jz %d15,800088e0 <IfxScuCcu_setCpuFrequency+0x6e>
8000888c:	df 1f 91 80 	jne %d15,1,800089ae <IfxScuCcu_setCpuFrequency+0x13c>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008890:	91 30 00 ff 	movh.a %a15,61443
80008894:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008898:	4c f0       	ld.w %d15,[%a15]0
8000889a:	37 0f 62 fe 	extr.u %d15,%d15,28,2
8000889e:	df 0f b4 80 	jne %d15,0,80008a06 <IfxScuCcu_setCpuFrequency+0x194>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
800088a2:	91 30 00 ff 	movh.a %a15,61443
800088a6:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800088aa:	4c f5       	ld.w %d15,[%a15]20
800088ac:	6f 0f bb 80 	jnz.t %d15,0,80008a22 <IfxScuCcu_setCpuFrequency+0x1b0>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
800088b0:	4c f5       	ld.w %d15,[%a15]20
800088b2:	6f 3f c2 80 	jnz.t %d15,3,80008a36 <IfxScuCcu_setCpuFrequency+0x1c4>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
800088b6:	48 64       	ld.w %d4,[%a15]24
800088b8:	4c f7       	ld.w %d15,[%a15]28
800088ba:	37 04 e7 44 	extr.u %d4,%d4,9,7
800088be:	8f ff 07 31 	and %d3,%d15,127
800088c2:	4c f6       	ld.w %d15,[%a15]24
800088c4:	c2 14       	add %d4,1
800088c6:	37 0f 64 fc 	extr.u %d15,%d15,24,4
800088ca:	4b 04 41 41 	itof %d4,%d4
800088ce:	c2 1f       	add %d15,1
800088d0:	03 f3 0a ff 	madd %d15,%d15,%d3,%d15
800088d4:	4b 42 41 20 	mul.f %d2,%d2,%d4
800088d8:	4b 0f 41 f1 	itof %d15,%d15
800088dc:	4b f2 51 20 	div.f %d2,%d2,%d15
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800088e0:	91 30 00 ff 	movh.a %a15,61443
800088e4:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800088e8:	48 03       	ld.w %d3,[%a15]0
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
        break;
    default:
        sriFrequency = 0.0f;
800088ea:	82 0f       	mov %d15,0
    float32 sriFrequency;
    float32 sourceFrequency;

    sourceFrequency = IfxScuCcu_getSourceFrequency();

    switch (SCU_CCUCON0.B.LPDIV)
800088ec:	37 03 64 36 	extr.u %d3,%d3,12,4
800088f0:	ff 53 24 80 	jge.u %d3,5,80008938 <IfxScuCcu_setCpuFrequency+0xc6>
800088f4:	91 10 00 f8 	movh.a %a15,32769
800088f8:	d9 ff 84 48 	lea %a15,[%a15]-30460 <80008904 <IfxScuCcu_setCpuFrequency+0x92>>
800088fc:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
80008900:	dc 0f       	ji %a15
80008902:	00 00       	nop 
80008904:	1d 00 0a 00 	j 80008918 <IfxScuCcu_setCpuFrequency+0xa6>
80008908:	1d 00 78 00 	j 800089f8 <IfxScuCcu_setCpuFrequency+0x186>
8000890c:	1d 00 68 00 	j 800089dc <IfxScuCcu_setCpuFrequency+0x16a>
80008910:	1d 00 6d 00 	j 800089ea <IfxScuCcu_setCpuFrequency+0x178>
80008914:	1d 00 5d 00 	j 800089ce <IfxScuCcu_setCpuFrequency+0x15c>
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
80008918:	91 30 00 ff 	movh.a %a15,61443
8000891c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008920:	48 03       	ld.w %d3,[%a15]0
        {
            sriFrequency = 0.0f;
80008922:	82 0f       	mov %d15,0

    switch (SCU_CCUCON0.B.LPDIV)
    {
    case 0:                    /*Not in low power mode */

        if (SCU_CCUCON0.B.SRIDIV == 0)
80008924:	37 03 64 34 	extr.u %d3,%d3,8,4
80008928:	76 38       	jz %d3,80008938 <IfxScuCcu_setCpuFrequency+0xc6>
        {
            sriFrequency = 0.0f;
        }
        else
        {
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
8000892a:	4c f0       	ld.w %d15,[%a15]0
8000892c:	37 0f 64 f4 	extr.u %d15,%d15,8,4
80008930:	4b 0f 41 f1 	itof %d15,%d15
80008934:	4b f2 51 f0 	div.f %d15,%d2,%d15
    float32 sriFreq;
    uint32  cpuDiv;

    sriFreq = IfxScuCcu_getSriFrequency();

    if (cpuFreq >= sriFreq)
80008938:	4b f5 01 20 	cmp.f %d2,%d5,%d15
8000893c:	87 22 a2 20 	or.t %d2,%d2,2,%d2,1
80008940:	df 02 24 80 	jne %d2,0,80008988 <IfxScuCcu_setCpuFrequency+0x116>
    {
        cpuDiv = 0;
    }
    else
    {
        cpuDiv = (uint32)((cpuFreq * 64) / sriFreq);
80008944:	7b 00 28 84 	movh %d8,17024
80008948:	4b 85 41 80 	mul.f %d8,%d5,%d8
8000894c:	4b f8 51 80 	div.f %d8,%d8,%d15
80008950:	4b 08 71 81 	ftouz %d8,%d8
    }

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
80008954:	6d 00 16 07 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>

    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80008958:	02 24       	mov %d4,%d2
    else
    {
        cpuDiv = (uint32)((cpuFreq * 64) / sriFreq);
    }

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
8000895a:	02 2a       	mov %d10,%d2

    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000895c:	6d 00 11 06 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

        switch (cpu)
80008960:	df 19 2a 00 	jeq %d9,1,800089b4 <IfxScuCcu_setCpuFrequency+0x142>
80008964:	df 09 2f 00 	jeq %d9,0,800089c2 <IfxScuCcu_setCpuFrequency+0x150>
80008968:	df 29 1d 00 	jeq %d9,2,800089a2 <IfxScuCcu_setCpuFrequency+0x130>

        default:
            break;
        }

        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
8000896c:	02 a4       	mov %d4,%d10
8000896e:	6d 00 4c 08 	call 80009a06 <IfxScuWdt_setSafetyEndinit>
    }

    if (cpuDiv != 0)
80008972:	76 89       	jz %d8,80008984 <IfxScuCcu_setCpuFrequency+0x112>
80008974:	7b 00 c8 23 	movh %d2,15488
80008978:	4b 2f 41 f0 	mul.f %d15,%d15,%d2
    {
        sriFreq = sriFreq * (cpuDiv / 64.0f);
8000897c:	4b 08 61 81 	utof %d8,%d8
80008980:	4b 8f 41 f0 	mul.f %d15,%d15,%d8
    }

    return sriFreq;
}
80008984:	02 f2       	mov %d2,%d15
80008986:	00 90       	ret 
    else
    {
        cpuDiv = (uint32)((cpuFreq * 64) / sriFreq);
    }

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
80008988:	6d 00 fc 06 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>

    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000898c:	02 24       	mov %d4,%d2
    else
    {
        cpuDiv = (uint32)((cpuFreq * 64) / sriFreq);
    }

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
8000898e:	02 2a       	mov %d10,%d2

    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80008990:	6d 00 f7 05 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

        switch (cpu)
80008994:	df 19 0f 00 	jeq %d9,1,800089b2 <IfxScuCcu_setCpuFrequency+0x140>
80008998:	df 09 14 00 	jeq %d9,0,800089c0 <IfxScuCcu_setCpuFrequency+0x14e>
8000899c:	df 29 5b 80 	jne %d9,2,80008a52 <IfxScuCcu_setCpuFrequency+0x1e0>

    sriFreq = IfxScuCcu_getSriFrequency();

    if (cpuFreq >= sriFreq)
    {
        cpuDiv = 0;
800089a0:	82 08       	mov %d8,0
            break;
        case IfxCpu_ResourceCpu_1:
            SCU_CCUCON7.U = cpuDiv;
            break;
        case IfxCpu_ResourceCpu_2:
            SCU_CCUCON8.U = cpuDiv;
800089a2:	91 30 00 ff 	movh.a %a15,61443
800089a6:	d9 ff 08 26 	lea %a15,[%a15]24712 <f0036088 <_SMALL_DATA4_+0x4002e088>>
800089aa:	68 08       	st.w [%a15]0,%d8
            break;
800089ac:	3c e0       	j 8000896c <IfxScuCcu_setCpuFrequency+0xfa>
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
800089ae:	82 02       	mov %d2,0
800089b0:	3c 98       	j 800088e0 <IfxScuCcu_setCpuFrequency+0x6e>

    sriFreq = IfxScuCcu_getSriFrequency();

    if (cpuFreq >= sriFreq)
    {
        cpuDiv = 0;
800089b2:	82 08       	mov %d8,0
        {
        case IfxCpu_ResourceCpu_0:
            SCU_CCUCON6.U = cpuDiv;
            break;
        case IfxCpu_ResourceCpu_1:
            SCU_CCUCON7.U = cpuDiv;
800089b4:	91 30 00 ff 	movh.a %a15,61443
800089b8:	d9 ff 04 26 	lea %a15,[%a15]24708 <f0036084 <_SMALL_DATA4_+0x4002e084>>
800089bc:	68 08       	st.w [%a15]0,%d8
            break;
800089be:	3c d7       	j 8000896c <IfxScuCcu_setCpuFrequency+0xfa>

    sriFreq = IfxScuCcu_getSriFrequency();

    if (cpuFreq >= sriFreq)
    {
        cpuDiv = 0;
800089c0:	82 08       	mov %d8,0
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

        switch (cpu)
        {
        case IfxCpu_ResourceCpu_0:
            SCU_CCUCON6.U = cpuDiv;
800089c2:	91 30 00 ff 	movh.a %a15,61443
800089c6:	d9 ff 00 26 	lea %a15,[%a15]24704 <f0036080 <_SMALL_DATA4_+0x4002e080>>
800089ca:	68 08       	st.w [%a15]0,%d8
            break;
800089cc:	3c d0       	j 8000896c <IfxScuCcu_setCpuFrequency+0xfa>
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
        break;
    case 4:
        sriFrequency = sourceFrequency / 240;
800089ce:	7b 90 b8 f3 	movh %d15,15241
800089d2:	1b 9f 88 f8 	addi %d15,%d15,-30583
800089d6:	4b f2 41 f0 	mul.f %d15,%d2,%d15
800089da:	3c af       	j 80008938 <IfxScuCcu_setCpuFrequency+0xc6>
        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
        break;
    case 2:
        sriFrequency = sourceFrequency / 60;
800089dc:	7b 90 c8 f3 	movh %d15,15497
800089e0:	1b 9f 88 f8 	addi %d15,%d15,-30583
800089e4:	4b f2 41 f0 	mul.f %d15,%d2,%d15
800089e8:	3c a8       	j 80008938 <IfxScuCcu_setCpuFrequency+0xc6>
        break;
    case 3:
        sriFrequency = sourceFrequency / 120;
800089ea:	7b 90 c0 f3 	movh %d15,15369
800089ee:	1b 9f 88 f8 	addi %d15,%d15,-30583
800089f2:	4b f2 41 f0 	mul.f %d15,%d2,%d15
800089f6:	3c a1       	j 80008938 <IfxScuCcu_setCpuFrequency+0xc6>
            sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
        }

        break;
    case 1:
        sriFrequency = sourceFrequency / 30;
800089f8:	7b 90 d0 f3 	movh %d15,15625
800089fc:	1b 9f 88 f8 	addi %d15,%d15,-30583
80008a00:	4b f2 41 f0 	mul.f %d15,%d2,%d15
80008a04:	3c 9a       	j 80008938 <IfxScuCcu_setCpuFrequency+0xc6>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008a06:	4c f0       	ld.w %d15,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008a08:	82 02       	mov %d2,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008a0a:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80008a0e:	df 1f 4a ff 	jne %d15,1,800088a2 <IfxScuCcu_setCpuFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008a12:	91 00 00 f7 	movh.a %a15,28672
80008a16:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008a1a:	4b 02 61 21 	utof %d2,%d2
80008a1e:	1d ff 42 ff 	j 800088a2 <IfxScuCcu_setCpuFrequency+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80008a22:	4c f7       	ld.w %d15,[%a15]28
80008a24:	37 0f 67 f8 	extr.u %d15,%d15,16,7
80008a28:	c2 1f       	add %d15,1
80008a2a:	4b 0f 41 f1 	itof %d15,%d15
80008a2e:	4b f2 51 20 	div.f %d2,%d2,%d15
80008a32:	1d ff 57 ff 	j 800088e0 <IfxScuCcu_setCpuFrequency+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80008a36:	48 72       	ld.w %d2,[%a15]28
80008a38:	8f f2 07 21 	and %d2,%d2,127
80008a3c:	c2 12       	add %d2,1
80008a3e:	4b 02 41 f1 	itof %d15,%d2
80008a42:	7b f0 cb 24 	movh %d2,19647
80008a46:	1b 02 c2 2b 	addi %d2,%d2,-17376
80008a4a:	4b f2 51 20 	div.f %d2,%d2,%d15
80008a4e:	1d ff 49 ff 	j 800088e0 <IfxScuCcu_setCpuFrequency+0x6e>

        default:
            break;
        }

        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008a52:	02 a4       	mov %d4,%d10
80008a54:	6d 00 d9 07 	call 80009a06 <IfxScuWdt_setSafetyEndinit>
80008a58:	3c 96       	j 80008984 <IfxScuCcu_setCpuFrequency+0x112>

80008a5a <IfxScuCcu_setGtmFrequency>:


float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq)
{
    uint16          l_SEndInitPW;
    Ifx_SCU_CCUCON1 ccucon1   = SCU_CCUCON1;
80008a5a:	91 30 00 ff 	movh.a %a15,61443

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008a5e:	91 30 00 2f 	movh.a %a2,61443


float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq)
{
    uint16          l_SEndInitPW;
    Ifx_SCU_CCUCON1 ccucon1   = SCU_CCUCON1;
80008a62:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008a66:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>


float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq)
{
    uint16          l_SEndInitPW;
    Ifx_SCU_CCUCON1 ccucon1   = SCU_CCUCON1;
80008a6a:	48 08       	ld.w %d8,[%a15]0

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008a6c:	54 22       	ld.w %d2,[%a2]
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008a6e:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008a72:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008a76:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008a7a:	df 02 28 00 	jeq %d2,0,80008aca <IfxScuCcu_setGtmFrequency+0x70>
80008a7e:	df 12 a0 80 	jne %d2,1,80008bbe <IfxScuCcu_setGtmFrequency+0x164>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008a82:	48 02       	ld.w %d2,[%a15]0
80008a84:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008a88:	df 02 aa 80 	jne %d2,0,80008bdc <IfxScuCcu_setGtmFrequency+0x182>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80008a8c:	91 30 00 ff 	movh.a %a15,61443
80008a90:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80008a94:	48 52       	ld.w %d2,[%a15]20
80008a96:	6f 02 b1 80 	jnz.t %d2,0,80008bf8 <IfxScuCcu_setGtmFrequency+0x19e>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80008a9a:	48 52       	ld.w %d2,[%a15]20
80008a9c:	6f 32 c1 80 	jnz.t %d2,3,80008c1e <IfxScuCcu_setGtmFrequency+0x1c4>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80008aa0:	48 65       	ld.w %d5,[%a15]24
80008aa2:	48 72       	ld.w %d2,[%a15]28
80008aa4:	37 05 e7 54 	extr.u %d5,%d5,9,7
80008aa8:	8f f2 07 31 	and %d3,%d2,127
80008aac:	48 62       	ld.w %d2,[%a15]24
80008aae:	c2 15       	add %d5,1
80008ab0:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008ab4:	4b 05 41 51 	itof %d5,%d5
80008ab8:	c2 12       	add %d2,1
80008aba:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
80008abe:	4b 5f 41 f0 	mul.f %d15,%d15,%d5
80008ac2:	4b 02 41 21 	itof %d2,%d2
80008ac6:	4b 2f 51 f0 	div.f %d15,%d15,%d2
{
    uint16          l_SEndInitPW;
    Ifx_SCU_CCUCON1 ccucon1   = SCU_CCUCON1;

    float32         inputFreq = IfxScuCcu_getSourceFrequency();
    uint32          gtmDiv    = (uint32)__roundf(inputFreq / gtmFreq);
80008aca:	4b 4f 51 f0 	div.f %d15,%d15,%d4
80008ace:	4b 0f 31 21 	ftoiz %d2,%d15
80008ad2:	4b 02 41 31 	itof %d3,%d2
80008ad6:	6b 03 31 ff 	sub.f %d15,%d15,%d3
80008ada:	7b 00 f0 33 	movh %d3,16128
80008ade:	4b 3f 01 f0 	cmp.f %d15,%d15,%d3
80008ae2:	37 0f 61 f1 	extr.u %d15,%d15,2,1
80008ae6:	42 2f       	add %d15,%d2
/** Return maximum of two unsigned integers
 */
IFX_INLINE uint32 Ifx__maxu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("max.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
80008ae8:	82 12       	mov %d2,1
80008aea:	0b 2f b0 f1 	max.u %d15,%d15,%d2
    gtmDiv = __maxu(gtmDiv, 1);

    /*gtmDiv       = gtmDiv & 0x2U;*//* only even dividers */
    if ((gtmDiv >= 7) && (gtmDiv < 14) && ((gtmDiv & 1) == 1))
80008aee:	92 92       	add %d2,%d15,-7
80008af0:	ff 72 5e 80 	jge.u %d2,7,80008bac <IfxScuCcu_setGtmFrequency+0x152>
    {
        gtmDiv = gtmDiv - 1;
80008af4:	8f 1f c0 f1 	andn %d15,%d15,1
80008af8:	8f ff 00 a1 	and %d10,%d15,15
    if (gtmDiv == 14)
    {
        gtmDiv = 12;
    }

    l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
80008afc:	6d 00 42 06 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>
    IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
80008b00:	02 24       	mov %d4,%d2
    if (gtmDiv == 14)
    {
        gtmDiv = 12;
    }

    l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
80008b02:	02 29       	mov %d9,%d2
    IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
80008b04:	6d 00 3d 05 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

    while (SCU_CCUCON1.B.LCK != 0U)
80008b08:	91 30 00 ff 	movh.a %a15,61443
80008b0c:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008b10:	4c f0       	ld.w %d15,[%a15]0
80008b12:	91 30 00 cf 	movh.a %a12,61443
80008b16:	d9 cc 34 06 	lea %a12,[%a12]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008b1a:	bf 0f fb 7f 	jlt %d15,0,80008b10 <IfxScuCcu_setGtmFrequency+0xb6>
    {}

    ccucon1.B.GTMDIV = gtmDiv;
80008b1e:	37 a8 04 86 	insert %d8,%d8,%d10,12,4
    ccucon1.B.UP     = 1U;
80008b22:	b7 18 01 8f 	insert %d8,%d8,1,30,1
    SCU_CCUCON1.U    = ccucon1.U;

    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
80008b26:	02 94       	mov %d4,%d9
    while (SCU_CCUCON1.B.LCK != 0U)
    {}

    ccucon1.B.GTMDIV = gtmDiv;
    ccucon1.B.UP     = 1U;
    SCU_CCUCON1.U    = ccucon1.U;
80008b28:	74 c8       	st.w [%a12],%d8

    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
80008b2a:	6d 00 6e 07 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008b2e:	91 30 00 ff 	movh.a %a15,61443
80008b32:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008b36:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008b38:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008b3c:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008b40:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008b44:	df 02 28 00 	jeq %d2,0,80008b94 <IfxScuCcu_setGtmFrequency+0x13a>
80008b48:	df 12 39 80 	jne %d2,1,80008bba <IfxScuCcu_setGtmFrequency+0x160>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008b4c:	54 c2       	ld.w %d2,[%a12]
80008b4e:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008b52:	df 02 38 80 	jne %d2,0,80008bc2 <IfxScuCcu_setGtmFrequency+0x168>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80008b56:	91 30 00 ff 	movh.a %a15,61443
80008b5a:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80008b5e:	48 52       	ld.w %d2,[%a15]20
80008b60:	6f 02 56 80 	jnz.t %d2,0,80008c0c <IfxScuCcu_setGtmFrequency+0x1b2>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80008b64:	48 52       	ld.w %d2,[%a15]20
80008b66:	6f 32 69 80 	jnz.t %d2,3,80008c38 <IfxScuCcu_setGtmFrequency+0x1de>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80008b6a:	48 64       	ld.w %d4,[%a15]24
80008b6c:	48 72       	ld.w %d2,[%a15]28
80008b6e:	37 04 e7 44 	extr.u %d4,%d4,9,7
80008b72:	8f f2 07 31 	and %d3,%d2,127
80008b76:	48 62       	ld.w %d2,[%a15]24
80008b78:	c2 14       	add %d4,1
80008b7a:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008b7e:	4b 04 41 41 	itof %d4,%d4
80008b82:	c2 12       	add %d2,1
80008b84:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
80008b88:	4b 4f 41 f0 	mul.f %d15,%d15,%d4
80008b8c:	4b 02 41 21 	itof %d2,%d2
80008b90:	4b 2f 51 f0 	div.f %d15,%d15,%d2
}


IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
{
    return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
80008b94:	91 30 00 ff 	movh.a %a15,61443
80008b98:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008b9c:	48 02       	ld.w %d2,[%a15]0
80008b9e:	37 02 64 26 	extr.u %d2,%d2,12,4
80008ba2:	4b 02 41 21 	itof %d2,%d2
    SCU_CCUCON1.U    = ccucon1.U;

    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);

    return IfxScuCcu_getGtmFrequency();
}
80008ba6:	4b 2f 51 20 	div.f %d2,%d15,%d2
80008baa:	00 90       	ret 
    if ((gtmDiv >= 7) && (gtmDiv < 14) && ((gtmDiv & 1) == 1))
    {
        gtmDiv = gtmDiv - 1;
    }

    if (gtmDiv == 14)
80008bac:	8b ef 00 22 	eq %d2,%d15,14
80008bb0:	3b c0 00 a0 	mov %d10,12
80008bb4:	df 02 a4 ff 	jne %d2,0,80008afc <IfxScuCcu_setGtmFrequency+0xa2>
80008bb8:	3c a0       	j 80008af8 <IfxScuCcu_setGtmFrequency+0x9e>
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80008bba:	82 0f       	mov %d15,0
80008bbc:	3c ec       	j 80008b94 <IfxScuCcu_setGtmFrequency+0x13a>
80008bbe:	82 0f       	mov %d15,0
80008bc0:	3c 85       	j 80008aca <IfxScuCcu_setGtmFrequency+0x70>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008bc2:	54 c2       	ld.w %d2,[%a12]
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008bc4:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008bc6:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008bca:	df 12 c6 ff 	jne %d2,1,80008b56 <IfxScuCcu_setGtmFrequency+0xfc>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008bce:	91 00 00 f7 	movh.a %a15,28672
80008bd2:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008bd6:	4b 0f 61 f1 	utof %d15,%d15
80008bda:	3c be       	j 80008b56 <IfxScuCcu_setGtmFrequency+0xfc>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008bdc:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008bde:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008be0:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008be4:	df 12 54 ff 	jne %d2,1,80008a8c <IfxScuCcu_setGtmFrequency+0x32>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008be8:	91 00 00 f7 	movh.a %a15,28672
80008bec:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008bf0:	4b 0f 61 f1 	utof %d15,%d15
80008bf4:	1d ff 4c ff 	j 80008a8c <IfxScuCcu_setGtmFrequency+0x32>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80008bf8:	48 72       	ld.w %d2,[%a15]28
80008bfa:	37 02 67 28 	extr.u %d2,%d2,16,7
80008bfe:	c2 12       	add %d2,1
80008c00:	4b 02 41 21 	itof %d2,%d2
80008c04:	4b 2f 51 f0 	div.f %d15,%d15,%d2
80008c08:	1d ff 61 ff 	j 80008aca <IfxScuCcu_setGtmFrequency+0x70>
80008c0c:	48 72       	ld.w %d2,[%a15]28
80008c0e:	37 02 67 28 	extr.u %d2,%d2,16,7
80008c12:	c2 12       	add %d2,1
80008c14:	4b 02 41 21 	itof %d2,%d2
80008c18:	4b 2f 51 f0 	div.f %d15,%d15,%d2
80008c1c:	3c bc       	j 80008b94 <IfxScuCcu_setGtmFrequency+0x13a>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80008c1e:	4c f7       	ld.w %d15,[%a15]28
80008c20:	7b f0 cb 24 	movh %d2,19647
80008c24:	16 7f       	and %d15,127
80008c26:	c2 1f       	add %d15,1
80008c28:	4b 0f 41 f1 	itof %d15,%d15
80008c2c:	1b 02 c2 2b 	addi %d2,%d2,-17376
80008c30:	4b f2 51 f0 	div.f %d15,%d2,%d15
80008c34:	1d ff 4b ff 	j 80008aca <IfxScuCcu_setGtmFrequency+0x70>
80008c38:	4c f7       	ld.w %d15,[%a15]28
80008c3a:	7b f0 cb 24 	movh %d2,19647
80008c3e:	16 7f       	and %d15,127
80008c40:	c2 1f       	add %d15,1
80008c42:	4b 0f 41 f1 	itof %d15,%d15
80008c46:	1b 02 c2 2b 	addi %d2,%d2,-17376
80008c4a:	4b f2 51 f0 	div.f %d15,%d2,%d15
80008c4e:	3c a3       	j 80008b94 <IfxScuCcu_setGtmFrequency+0x13a>

80008c50 <IfxScuCcu_setPll2ErayFrequency>:
    return IfxScuCcu_getGtmFrequency();
}


float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq)
{
80008c50:	02 49       	mov %d9,%d4
    uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
80008c52:	6d 00 97 05 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>

float32 IfxScuCcu_getPllErayVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLERAYSTAT.B.FINDIS == 1)
80008c56:	91 30 00 ff 	movh.a %a15,61443
80008c5a:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
}


float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq)
{
    uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
80008c5e:	02 28       	mov %d8,%d2

float32 IfxScuCcu_getPllErayVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLERAYSTAT.B.FINDIS == 1)
80008c60:	48 02       	ld.w %d2,[%a15]0
    {
        /* Free running mode */
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
80008c62:	7b f0 cb f4 	movh %d15,19647
80008c66:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getPllErayVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLERAYSTAT.B.FINDIS == 1)
80008c6a:	6f 32 1f 80 	jnz.t %d2,3,80008ca8 <IfxScuCcu_setPll2ErayFrequency+0x58>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008c6e:	91 30 00 ff 	movh.a %a15,61443
80008c72:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008c76:	48 02       	ld.w %d2,[%a15]0
80008c78:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008c7c:	df 02 61 80 	jne %d2,0,80008d3e <IfxScuCcu_setPll2ErayFrequency+0xee>
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
    }
    else
    {
        /* Normal mode */
        vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLERAYCON0.B.NDIV + 1)) / (SCU_PLLERAYCON0.B.PDIV + 1);
80008c80:	91 30 00 ff 	movh.a %a15,61443
80008c84:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
80008c88:	48 03       	ld.w %d3,[%a15]0
80008c8a:	48 02       	ld.w %d2,[%a15]0
80008c8c:	37 03 e5 34 	extr.u %d3,%d3,9,5
80008c90:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008c94:	c2 13       	add %d3,1
80008c96:	4b 03 41 31 	itof %d3,%d3
80008c9a:	c2 12       	add %d2,1
80008c9c:	4b 3f 41 f0 	mul.f %d15,%d15,%d3
80008ca0:	4b 02 41 21 	itof %d2,%d2
80008ca4:	4b 2f 51 f0 	div.f %d15,%d15,%d2
{
    uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div  = (uint32)((IfxScuCcu_getPllErayVcoFrequency() / pll2ErayFreq) - 1);
    {
        IfxScuWdt_clearSafetyEndinit(password);
        SCU_PLLERAYCON1.B.K3DIV = pll2Div;
80008ca8:	91 30 00 ff 	movh.a %a15,61443
80008cac:	d9 ff 2c 06 	lea %a15,[%a15]24620 <f003602c <_SMALL_DATA4_+0x4002e02c>>
float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq)
{
    uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div  = (uint32)((IfxScuCcu_getPllErayVcoFrequency() / pll2ErayFreq) - 1);
    {
        IfxScuWdt_clearSafetyEndinit(password);
80008cb0:	02 84       	mov %d4,%d8
80008cb2:	6d 00 66 04 	call 8000957e <IfxScuWdt_clearSafetyEndinit>


float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq)
{
    uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div  = (uint32)((IfxScuCcu_getPllErayVcoFrequency() / pll2ErayFreq) - 1);
80008cb6:	4b 9f 51 f0 	div.f %d15,%d15,%d9
    {
        IfxScuWdt_clearSafetyEndinit(password);
        SCU_PLLERAYCON1.B.K3DIV = pll2Div;
80008cba:	48 09       	ld.w %d9,[%a15]0


float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq)
{
    uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div  = (uint32)((IfxScuCcu_getPllErayVcoFrequency() / pll2ErayFreq) - 1);
80008cbc:	7b 00 f8 23 	movh %d2,16256
    {
        IfxScuWdt_clearSafetyEndinit(password);
        SCU_PLLERAYCON1.B.K3DIV = pll2Div;
        IfxScuWdt_setSafetyEndinit(password);
80008cc0:	02 84       	mov %d4,%d8


float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq)
{
    uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div  = (uint32)((IfxScuCcu_getPllErayVcoFrequency() / pll2ErayFreq) - 1);
80008cc2:	6b 02 31 ff 	sub.f %d15,%d15,%d2
80008cc6:	4b 0f 71 f1 	ftouz %d15,%d15
    {
        IfxScuWdt_clearSafetyEndinit(password);
        SCU_PLLERAYCON1.B.K3DIV = pll2Div;
80008cca:	37 f9 04 f4 	insert %d15,%d9,%d15,8,4
80008cce:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setSafetyEndinit(password);
80008cd0:	6d 00 9b 06 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

float32 IfxScuCcu_getPllErayVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLERAYSTAT.B.FINDIS == 1)
80008cd4:	91 30 00 ff 	movh.a %a15,61443
80008cd8:	d9 ff 24 06 	lea %a15,[%a15]24612 <f0036024 <_SMALL_DATA4_+0x4002e024>>
80008cdc:	48 02       	ld.w %d2,[%a15]0
    {
        /* Free running mode */
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
80008cde:	7b f0 cb f4 	movh %d15,19647
80008ce2:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getPllErayVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLERAYSTAT.B.FINDIS == 1)
80008ce6:	6f 32 1f 80 	jnz.t %d2,3,80008d24 <IfxScuCcu_setPll2ErayFrequency+0xd4>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008cea:	91 30 00 ff 	movh.a %a15,61443
80008cee:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008cf2:	48 02       	ld.w %d2,[%a15]0
80008cf4:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008cf8:	df 02 30 80 	jne %d2,0,80008d58 <IfxScuCcu_setPll2ErayFrequency+0x108>
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
    }
    else
    {
        /* Normal mode */
        vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLERAYCON0.B.NDIV + 1)) / (SCU_PLLERAYCON0.B.PDIV + 1);
80008cfc:	91 30 00 ff 	movh.a %a15,61443
80008d00:	d9 ff 28 06 	lea %a15,[%a15]24616 <f0036028 <_SMALL_DATA4_+0x4002e028>>
80008d04:	48 03       	ld.w %d3,[%a15]0
80008d06:	48 02       	ld.w %d2,[%a15]0
80008d08:	37 03 e5 34 	extr.u %d3,%d3,9,5
80008d0c:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008d10:	c2 13       	add %d3,1
80008d12:	4b 03 41 31 	itof %d3,%d3
80008d16:	c2 12       	add %d2,1
80008d18:	4b 3f 41 f0 	mul.f %d15,%d15,%d3
80008d1c:	4b 02 41 21 	itof %d2,%d2
80008d20:	4b 2f 51 f0 	div.f %d15,%d15,%d2

IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
{
    float32 pll2ErayFrequency;

    pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
80008d24:	91 30 00 ff 	movh.a %a15,61443
80008d28:	d9 ff 2c 06 	lea %a15,[%a15]24620 <f003602c <_SMALL_DATA4_+0x4002e02c>>
80008d2c:	48 02       	ld.w %d2,[%a15]0
80008d2e:	37 02 64 24 	extr.u %d2,%d2,8,4
80008d32:	c2 12       	add %d2,1
80008d34:	4b 02 41 21 	itof %d2,%d2
        IfxScuWdt_clearSafetyEndinit(password);
        SCU_PLLERAYCON1.B.K3DIV = pll2Div;
        IfxScuWdt_setSafetyEndinit(password);
    }
    return IfxScuCcu_getPll2ErayFrequency();
}
80008d38:	4b 2f 51 20 	div.f %d2,%d15,%d2
80008d3c:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008d3e:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008d40:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008d42:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008d46:	df 12 9d ff 	jne %d2,1,80008c80 <IfxScuCcu_setPll2ErayFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008d4a:	91 00 00 f7 	movh.a %a15,28672
80008d4e:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008d52:	4b 0f 61 f1 	utof %d15,%d15
80008d56:	3c 95       	j 80008c80 <IfxScuCcu_setPll2ErayFrequency+0x30>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008d58:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008d5a:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008d5c:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008d60:	df 12 ce ff 	jne %d2,1,80008cfc <IfxScuCcu_setPll2ErayFrequency+0xac>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008d64:	91 00 00 f7 	movh.a %a15,28672
80008d68:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008d6c:	4b 0f 61 f1 	utof %d15,%d15
80008d70:	3c c6       	j 80008cfc <IfxScuCcu_setPll2ErayFrequency+0xac>

80008d72 <IfxScuCcu_setPll2Frequency>:
    return IfxScuCcu_getPll2ErayFrequency();
}


float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq)
{
80008d72:	02 49       	mov %d9,%d4
    uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
80008d74:	6d 00 06 05 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>

float32 IfxScuCcu_getPllVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLSTAT.B.FINDIS == 1)
80008d78:	91 30 00 ff 	movh.a %a15,61443
80008d7c:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
}


float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq)
{
    uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
80008d80:	02 28       	mov %d8,%d2

float32 IfxScuCcu_getPllVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLSTAT.B.FINDIS == 1)
80008d82:	48 02       	ld.w %d2,[%a15]0
    {
        /* Free running mode */
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
80008d84:	7b f0 cb f4 	movh %d15,19647
80008d88:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getPllVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLSTAT.B.FINDIS == 1)
80008d8c:	6f 32 1f 80 	jnz.t %d2,3,80008dca <IfxScuCcu_setPll2Frequency+0x58>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008d90:	91 30 00 ff 	movh.a %a15,61443
80008d94:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008d98:	48 02       	ld.w %d2,[%a15]0
80008d9a:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008d9e:	df 02 61 80 	jne %d2,0,80008e60 <IfxScuCcu_setPll2Frequency+0xee>
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
    }
    else
    {
        /* Normal mode */
        vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLCON0.B.NDIV + 1)) / (SCU_PLLCON0.B.PDIV + 1);
80008da2:	91 30 00 ff 	movh.a %a15,61443
80008da6:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80008daa:	48 03       	ld.w %d3,[%a15]0
80008dac:	48 02       	ld.w %d2,[%a15]0
80008dae:	37 03 e7 34 	extr.u %d3,%d3,9,7
80008db2:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008db6:	c2 13       	add %d3,1
80008db8:	4b 03 41 31 	itof %d3,%d3
80008dbc:	c2 12       	add %d2,1
80008dbe:	4b 3f 41 f0 	mul.f %d15,%d15,%d3
80008dc2:	4b 02 41 21 	itof %d2,%d2
80008dc6:	4b 2f 51 f0 	div.f %d15,%d15,%d2
{
    uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div        = (uint32)((IfxScuCcu_getPllVcoFrequency() / pll2Freq) - 1);
    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
        SCU_PLLCON1.B.K3DIV = pll2Div;
80008dca:	91 30 00 ff 	movh.a %a15,61443
80008dce:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq)
{
    uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div        = (uint32)((IfxScuCcu_getPllVcoFrequency() / pll2Freq) - 1);
    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80008dd2:	02 84       	mov %d4,%d8
80008dd4:	6d 00 d5 03 	call 8000957e <IfxScuWdt_clearSafetyEndinit>


float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq)
{
    uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div        = (uint32)((IfxScuCcu_getPllVcoFrequency() / pll2Freq) - 1);
80008dd8:	4b 9f 51 f0 	div.f %d15,%d15,%d9
    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
        SCU_PLLCON1.B.K3DIV = pll2Div;
80008ddc:	48 09       	ld.w %d9,[%a15]0


float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq)
{
    uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div        = (uint32)((IfxScuCcu_getPllVcoFrequency() / pll2Freq) - 1);
80008dde:	7b 00 f8 23 	movh %d2,16256
    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
        SCU_PLLCON1.B.K3DIV = pll2Div;
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008de2:	02 84       	mov %d4,%d8


float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq)
{
    uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    uint32 pll2Div        = (uint32)((IfxScuCcu_getPllVcoFrequency() / pll2Freq) - 1);
80008de4:	6b 02 31 ff 	sub.f %d15,%d15,%d2
80008de8:	4b 0f 71 f1 	ftouz %d15,%d15
    {
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
        SCU_PLLCON1.B.K3DIV = pll2Div;
80008dec:	37 f9 07 f4 	insert %d15,%d9,%d15,8,7
80008df0:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80008df2:	6d 00 0a 06 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

float32 IfxScuCcu_getPllVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLSTAT.B.FINDIS == 1)
80008df6:	91 30 00 ff 	movh.a %a15,61443
80008dfa:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
80008dfe:	48 02       	ld.w %d2,[%a15]0
    {
        /* Free running mode */
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
80008e00:	7b f0 cb f4 	movh %d15,19647
80008e04:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getPllVcoFrequency(void)
{
    float32 vcoFreq;

    if (SCU_PLLSTAT.B.FINDIS == 1)
80008e08:	6f 32 1f 80 	jnz.t %d2,3,80008e46 <IfxScuCcu_setPll2Frequency+0xd4>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008e0c:	91 30 00 ff 	movh.a %a15,61443
80008e10:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008e14:	48 02       	ld.w %d2,[%a15]0
80008e16:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008e1a:	df 02 30 80 	jne %d2,0,80008e7a <IfxScuCcu_setPll2Frequency+0x108>
        vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
    }
    else
    {
        /* Normal mode */
        vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLCON0.B.NDIV + 1)) / (SCU_PLLCON0.B.PDIV + 1);
80008e1e:	91 30 00 ff 	movh.a %a15,61443
80008e22:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80008e26:	48 03       	ld.w %d3,[%a15]0
80008e28:	48 02       	ld.w %d2,[%a15]0
80008e2a:	37 03 e7 34 	extr.u %d3,%d3,9,7
80008e2e:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008e32:	c2 13       	add %d3,1
80008e34:	4b 03 41 31 	itof %d3,%d3
80008e38:	c2 12       	add %d2,1
80008e3a:	4b 3f 41 f0 	mul.f %d15,%d15,%d3
80008e3e:	4b 02 41 21 	itof %d2,%d2
80008e42:	4b 2f 51 f0 	div.f %d15,%d15,%d2


IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void)
{
    float32 pll2Frequency;
    pll2Frequency = IfxScuCcu_getPllVcoFrequency() / (SCU_PLLCON1.B.K3DIV + 1);
80008e46:	91 30 00 ff 	movh.a %a15,61443
80008e4a:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
80008e4e:	48 02       	ld.w %d2,[%a15]0
80008e50:	37 02 67 24 	extr.u %d2,%d2,8,7
80008e54:	c2 12       	add %d2,1
80008e56:	4b 02 41 21 	itof %d2,%d2
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
        SCU_PLLCON1.B.K3DIV = pll2Div;
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
    }
    return IfxScuCcu_getPll2Frequency();
}
80008e5a:	4b 2f 51 20 	div.f %d2,%d15,%d2
80008e5e:	00 90       	ret 

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008e60:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008e62:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008e64:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008e68:	df 12 9d ff 	jne %d2,1,80008da2 <IfxScuCcu_setPll2Frequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008e6c:	91 00 00 f7 	movh.a %a15,28672
80008e70:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008e74:	4b 0f 61 f1 	utof %d15,%d15
80008e78:	3c 95       	j 80008da2 <IfxScuCcu_setPll2Frequency+0x30>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008e7a:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008e7c:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008e7e:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008e82:	df 12 ce ff 	jne %d2,1,80008e1e <IfxScuCcu_setPll2Frequency+0xac>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008e86:	91 00 00 f7 	movh.a %a15,28672
80008e8a:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008e8e:	4b 0f 61 f1 	utof %d15,%d15
80008e92:	3c c6       	j 80008e1e <IfxScuCcu_setPll2Frequency+0xac>

80008e94 <IfxScuCcu_setSpbFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008e94:	91 30 00 ff 	movh.a %a15,61443
80008e98:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008e9c:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008e9e:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008ea2:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80008ea6:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008eaa:	df 02 2c 00 	jeq %d2,0,80008f02 <IfxScuCcu_setSpbFrequency+0x6e>
80008eae:	df 12 81 80 	jne %d2,1,80008fb0 <IfxScuCcu_setSpbFrequency+0x11c>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80008eb2:	91 30 00 ff 	movh.a %a15,61443
80008eb6:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80008eba:	48 02       	ld.w %d2,[%a15]0
80008ebc:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008ec0:	df 02 7a 80 	jne %d2,0,80008fb4 <IfxScuCcu_setSpbFrequency+0x120>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80008ec4:	91 30 00 ff 	movh.a %a15,61443
80008ec8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80008ecc:	48 52       	ld.w %d2,[%a15]20
80008ece:	6f 02 81 80 	jnz.t %d2,0,80008fd0 <IfxScuCcu_setSpbFrequency+0x13c>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80008ed2:	48 52       	ld.w %d2,[%a15]20
80008ed4:	6f 32 87 80 	jnz.t %d2,3,80008fe2 <IfxScuCcu_setSpbFrequency+0x14e>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
80008ed8:	48 65       	ld.w %d5,[%a15]24
80008eda:	48 72       	ld.w %d2,[%a15]28
80008edc:	37 05 e7 54 	extr.u %d5,%d5,9,7
80008ee0:	8f f2 07 31 	and %d3,%d2,127
80008ee4:	48 62       	ld.w %d2,[%a15]24
80008ee6:	c2 15       	add %d5,1
80008ee8:	37 02 64 2c 	extr.u %d2,%d2,24,4
80008eec:	4b 05 41 51 	itof %d5,%d5
80008ef0:	c2 12       	add %d2,1
80008ef2:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
80008ef6:	4b 5f 41 f0 	mul.f %d15,%d15,%d5
80008efa:	4b 02 41 21 	itof %d2,%d2
80008efe:	4b 2f 51 f0 	div.f %d15,%d15,%d2
    /* TODO: check whether it is necessary to disable trap and/or the safety */
    uint16          l_EndInitPW;
    uint16          l_SEndInitPW;
    Ifx_SCU_CCUCON0 ccucon0;
    float32         inputFreq = IfxScuCcu_getSourceFrequency();
    uint32          spbDiv    = (uint32)(inputFreq / spbFreq);
80008f02:	4b 4f 51 40 	div.f %d4,%d15,%d4
80008f06:	4b 04 71 f1 	ftouz %d15,%d4
80008f0a:	82 24       	mov %d4,2
80008f0c:	0b 4f b0 41 	max.u %d4,%d15,%d4
    spbDiv = __maxu(spbDiv, 2);

    if ((spbDiv >= 7) && (spbDiv < 14) && ((spbDiv & 1) == 1))
80008f10:	9a 94       	add %d15,%d4,-7
80008f12:	ff 7f 49 80 	jge.u %d15,7,80008fa4 <IfxScuCcu_setSpbFrequency+0x110>
    {
        spbDiv = spbDiv - 1;
80008f16:	8f 14 c0 41 	andn %d4,%d4,1
80008f1a:	8f f4 00 a1 	and %d10,%d4,15
    if (spbDiv == 14)
    {
        spbDiv = 12;
    }

    l_EndInitPW  = IfxScuWdt_getCpuWatchdogPassword();
80008f1e:	6d 00 13 04 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>
80008f22:	02 28       	mov %d8,%d2
    l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
80008f24:	6d 00 2e 04 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(l_EndInitPW);
80008f28:	02 84       	mov %d4,%d8
    {
        spbDiv = 12;
    }

    l_EndInitPW  = IfxScuWdt_getCpuWatchdogPassword();
    l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
80008f2a:	02 29       	mov %d9,%d2

    IfxScuWdt_clearCpuEndinit(l_EndInitPW);
80008f2c:	6d 00 0e 03 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    SCU_TRAPDIS.U = SCU_TRAPDIS.U | 0x3E0U;
80008f30:	91 30 00 ff 	movh.a %a15,61443
80008f34:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
80008f38:	48 02       	ld.w %d2,[%a15]0
80008f3a:	3b 00 3e f0 	mov %d15,992
80008f3e:	a6 2f       	or %d15,%d2
80008f40:	68 0f       	st.w [%a15]0,%d15
    IfxScuWdt_setCpuEndinit(l_EndInitPW);
80008f42:	02 84       	mov %d4,%d8
80008f44:	6d 00 46 05 	call 800099d0 <IfxScuWdt_setCpuEndinit>

    IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
80008f48:	02 94       	mov %d4,%d9
80008f4a:	6d 00 1a 03 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

    while (SCU_CCUCON0.B.LCK != 0U)
80008f4e:	91 30 00 ff 	movh.a %a15,61443
80008f52:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008f56:	4c f0       	ld.w %d15,[%a15]0
80008f58:	91 30 00 2f 	movh.a %a2,61443
80008f5c:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008f60:	bf 0f fb 7f 	jlt %d15,0,80008f56 <IfxScuCcu_setSpbFrequency+0xc2>
    {}

    ccucon0.U        = SCU_CCUCON0.U;
80008f64:	4c 20       	ld.w %d15,[%a2]0
    ccucon0.B.SPBDIV = spbDiv;
    ccucon0.B.UP     = 1;
    SCU_CCUCON0.U    = ccucon0.U;
    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
80008f66:	02 94       	mov %d4,%d9

    while (SCU_CCUCON0.B.LCK != 0U)
    {}

    ccucon0.U        = SCU_CCUCON0.U;
    ccucon0.B.SPBDIV = spbDiv;
80008f68:	37 af 04 f8 	insert %d15,%d15,%d10,16,4
    ccucon0.B.UP     = 1;
80008f6c:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
    SCU_CCUCON0.U    = ccucon0.U;
    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);

    IfxScuWdt_clearCpuEndinit(l_EndInitPW);
    SCU_TRAPDIS.U = SCU_TRAPDIS.U & (uint32)~0x3E0UL;
80008f70:	91 30 00 ff 	movh.a %a15,61443
    {}

    ccucon0.U        = SCU_CCUCON0.U;
    ccucon0.B.SPBDIV = spbDiv;
    ccucon0.B.UP     = 1;
    SCU_CCUCON0.U    = ccucon0.U;
80008f74:	6c 20       	st.w [%a2]0,%d15
    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
80008f76:	6d 00 48 05 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

    IfxScuWdt_clearCpuEndinit(l_EndInitPW);
80008f7a:	02 84       	mov %d4,%d8
80008f7c:	6d 00 e6 02 	call 80009548 <IfxScuWdt_clearCpuEndinit>
    SCU_TRAPDIS.U = SCU_TRAPDIS.U & (uint32)~0x3E0UL;
80008f80:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
80008f84:	4c f0       	ld.w %d15,[%a15]0
    IfxScuWdt_setCpuEndinit(l_EndInitPW);
80008f86:	02 84       	mov %d4,%d8
    ccucon0.B.UP     = 1;
    SCU_CCUCON0.U    = ccucon0.U;
    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);

    IfxScuWdt_clearCpuEndinit(l_EndInitPW);
    SCU_TRAPDIS.U = SCU_TRAPDIS.U & (uint32)~0x3E0UL;
80008f88:	b7 0f 85 f2 	insert %d15,%d15,0,5,5
80008f8c:	68 0f       	st.w [%a15]0,%d15
    IfxScuWdt_setCpuEndinit(l_EndInitPW);
80008f8e:	6d 00 21 05 	call 800099d0 <IfxScuWdt_setCpuEndinit>

    while (SCU_CCUCON0.B.LCK != 0U)
80008f92:	91 30 00 ff 	movh.a %a15,61443
80008f96:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80008f9a:	4c f0       	ld.w %d15,[%a15]0
80008f9c:	bf 0f ff 7f 	jlt %d15,0,80008f9a <IfxScuCcu_setSpbFrequency+0x106>
    {}

    return IfxScuCcu_getSpbFrequency();
80008fa0:	1d ff 46 f8 	j 8000802c <IfxScuCcu_getSpbFrequency>
    if ((spbDiv >= 7) && (spbDiv < 14) && ((spbDiv & 1) == 1))
    {
        spbDiv = spbDiv - 1;
    }

    if (spbDiv == 14)
80008fa4:	8b e4 00 f2 	eq %d15,%d4,14
80008fa8:	3b c0 00 a0 	mov %d10,12
80008fac:	ee b9       	jnz %d15,80008f1e <IfxScuCcu_setSpbFrequency+0x8a>
80008fae:	3c b6       	j 80008f1a <IfxScuCcu_setSpbFrequency+0x86>
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
80008fb0:	82 0f       	mov %d15,0
80008fb2:	3c a8       	j 80008f02 <IfxScuCcu_setSpbFrequency+0x6e>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008fb4:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80008fb6:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80008fb8:	37 02 62 2e 	extr.u %d2,%d2,28,2
80008fbc:	df 12 84 ff 	jne %d2,1,80008ec4 <IfxScuCcu_setSpbFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80008fc0:	91 00 00 f7 	movh.a %a15,28672
80008fc4:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80008fc8:	4b 0f 61 f1 	utof %d15,%d15
80008fcc:	1d ff 7c ff 	j 80008ec4 <IfxScuCcu_setSpbFrequency+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80008fd0:	48 72       	ld.w %d2,[%a15]28
80008fd2:	37 02 67 28 	extr.u %d2,%d2,16,7
80008fd6:	c2 12       	add %d2,1
80008fd8:	4b 02 41 21 	itof %d2,%d2
80008fdc:	4b 2f 51 f0 	div.f %d15,%d15,%d2
80008fe0:	3c 91       	j 80008f02 <IfxScuCcu_setSpbFrequency+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80008fe2:	4c f7       	ld.w %d15,[%a15]28
80008fe4:	7b f0 cb 24 	movh %d2,19647
80008fe8:	16 7f       	and %d15,127
80008fea:	c2 1f       	add %d15,1
80008fec:	4b 0f 41 f1 	itof %d15,%d15
80008ff0:	1b 02 c2 2b 	addi %d2,%d2,-17376
80008ff4:	4b f2 51 f0 	div.f %d15,%d2,%d15
80008ff8:	3c 85       	j 80008f02 <IfxScuCcu_setSpbFrequency+0x6e>

80008ffa <IfxScuCcu_setSriFrequency>:

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80008ffa:	91 30 00 ff 	movh.a %a15,61443
80008ffe:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80009002:	48 02       	ld.w %d2,[%a15]0
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80009004:	7b f0 cb f4 	movh %d15,19647

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80009008:	37 02 62 2e 	extr.u %d2,%d2,28,2
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
8000900c:	1b 0f c2 fb 	addi %d15,%d15,-17376

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80009010:	df 02 2c 00 	jeq %d2,0,80009068 <IfxScuCcu_setSriFrequency+0x6e>
80009014:	df 12 6d 80 	jne %d2,1,800090ee <IfxScuCcu_setSriFrequency+0xf4>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80009018:	91 30 00 ff 	movh.a %a15,61443
8000901c:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
80009020:	48 02       	ld.w %d2,[%a15]0
80009022:	37 02 62 2e 	extr.u %d2,%d2,28,2
80009026:	df 02 66 80 	jne %d2,0,800090f2 <IfxScuCcu_setSriFrequency+0xf8>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
8000902a:	91 30 00 ff 	movh.a %a15,61443
8000902e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80009032:	48 52       	ld.w %d2,[%a15]20
80009034:	6f 02 6c 80 	jnz.t %d2,0,8000910c <IfxScuCcu_setSriFrequency+0x112>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
80009038:	48 52       	ld.w %d2,[%a15]20
8000903a:	6f 32 72 80 	jnz.t %d2,3,8000911e <IfxScuCcu_setSriFrequency+0x124>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
8000903e:	48 65       	ld.w %d5,[%a15]24
80009040:	48 72       	ld.w %d2,[%a15]28
80009042:	37 05 e7 54 	extr.u %d5,%d5,9,7
80009046:	8f f2 07 31 	and %d3,%d2,127
8000904a:	48 62       	ld.w %d2,[%a15]24
8000904c:	c2 15       	add %d5,1
8000904e:	37 02 64 2c 	extr.u %d2,%d2,24,4
80009052:	4b 05 41 51 	itof %d5,%d5
80009056:	c2 12       	add %d2,1
80009058:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
8000905c:	4b 5f 41 f0 	mul.f %d15,%d15,%d5
80009060:	4b 02 41 21 	itof %d2,%d2
80009064:	4b 2f 51 f0 	div.f %d15,%d15,%d2
{
    float32         freq   = 0;
    float32         source = IfxScuCcu_getSourceFrequency();
    Ifx_SCU_CCUCON0 ccucon0;
    uint16          l_SEndInitPW;
    uint32          sriDiv = (uint32)__roundf(source / sriFreq);
80009068:	4b 4f 51 f0 	div.f %d15,%d15,%d4
8000906c:	4b 0f 31 21 	ftoiz %d2,%d15
80009070:	4b 02 41 31 	itof %d3,%d2
80009074:	6b 03 31 ff 	sub.f %d15,%d15,%d3
80009078:	7b 00 f0 33 	movh %d3,16128
8000907c:	4b 3f 01 f0 	cmp.f %d15,%d15,%d3
80009080:	37 0f 61 f1 	extr.u %d15,%d15,2,1
80009084:	42 2f       	add %d15,%d2
80009086:	82 12       	mov %d2,1
80009088:	0b 2f b0 f1 	max.u %d15,%d15,%d2
    sriDiv = __maxu(sriDiv, 1);

    if ((sriDiv >= 7) && (sriDiv < 14) && ((sriDiv & 1) == 1))
8000908c:	92 92       	add %d2,%d15,-7
8000908e:	ff 72 29 80 	jge.u %d2,7,800090e0 <IfxScuCcu_setSriFrequency+0xe6>
    {
        sriDiv = sriDiv - 1;
80009092:	8f 1f c0 f1 	andn %d15,%d15,1
80009096:	8f ff 00 91 	and %d9,%d15,15
    if (sriDiv == 14)
    {
        sriDiv = 12;
    }

    l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
8000909a:	6d 00 73 03 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>
    IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
8000909e:	02 24       	mov %d4,%d2
    if (sriDiv == 14)
    {
        sriDiv = 12;
    }

    l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
800090a0:	02 28       	mov %d8,%d2
    IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
800090a2:	6d 00 6e 02 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

    while (SCU_CCUCON0.B.LCK != 0U)
800090a6:	91 30 00 ff 	movh.a %a15,61443
800090aa:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800090ae:	4c f0       	ld.w %d15,[%a15]0
800090b0:	91 30 00 2f 	movh.a %a2,61443
800090b4:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800090b8:	bf 0f fb 7f 	jlt %d15,0,800090ae <IfxScuCcu_setSriFrequency+0xb4>
    {}

    ccucon0.U        = SCU_CCUCON0.U;
800090bc:	4c 20       	ld.w %d15,[%a2]0
    ccucon0.B.SRIDIV = sriDiv;
    ccucon0.B.UP     = 1;
    SCU_CCUCON0.U    = ccucon0.U;

    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
800090be:	02 84       	mov %d4,%d8

    while (SCU_CCUCON0.B.LCK != 0U)
    {}

    ccucon0.U        = SCU_CCUCON0.U;
    ccucon0.B.SRIDIV = sriDiv;
800090c0:	37 9f 04 f4 	insert %d15,%d15,%d9,8,4
    ccucon0.B.UP     = 1;
800090c4:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
    SCU_CCUCON0.U    = ccucon0.U;

    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);

    while (SCU_CCUCON0.B.LCK != 0U)
800090c8:	91 30 00 ff 	movh.a %a15,61443
    {}

    ccucon0.U        = SCU_CCUCON0.U;
    ccucon0.B.SRIDIV = sriDiv;
    ccucon0.B.UP     = 1;
    SCU_CCUCON0.U    = ccucon0.U;
800090cc:	6c 20       	st.w [%a2]0,%d15

    IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
800090ce:	6d 00 9c 04 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

    while (SCU_CCUCON0.B.LCK != 0U)
800090d2:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
800090d6:	4c f0       	ld.w %d15,[%a15]0
800090d8:	bf 0f ff 7f 	jlt %d15,0,800090d6 <IfxScuCcu_setSriFrequency+0xdc>
    {}

    freq = IfxScuCcu_getSriFrequency();
800090dc:	1d ff 4c f8 	j 80008174 <IfxScuCcu_getSriFrequency>
    if ((sriDiv >= 7) && (sriDiv < 14) && ((sriDiv & 1) == 1))
    {
        sriDiv = sriDiv - 1;
    }

    if (sriDiv == 14)
800090e0:	8b ef 00 22 	eq %d2,%d15,14
800090e4:	3b c0 00 90 	mov %d9,12
800090e8:	df 02 d9 ff 	jne %d2,0,8000909a <IfxScuCcu_setSriFrequency+0xa0>
800090ec:	3c d5       	j 80009096 <IfxScuCcu_setSriFrequency+0x9c>
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
800090ee:	82 0f       	mov %d15,0
800090f0:	3c bc       	j 80009068 <IfxScuCcu_setSriFrequency+0x6e>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800090f2:	48 02       	ld.w %d2,[%a15]0
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
800090f4:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
800090f6:	37 02 62 2e 	extr.u %d2,%d2,28,2
800090fa:	df 12 98 ff 	jne %d2,1,8000902a <IfxScuCcu_setSriFrequency+0x30>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
800090fe:	91 00 00 f7 	movh.a %a15,28672
80009102:	19 ff f8 c0 	ld.w %d15,[%a15]3896 <70000f38 <IfxScuCcu_xtalFrequency>>
80009106:	4b 0f 61 f1 	utof %d15,%d15
8000910a:	3c 90       	j 8000902a <IfxScuCcu_setSriFrequency+0x30>
    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
8000910c:	48 72       	ld.w %d2,[%a15]28
8000910e:	37 02 67 28 	extr.u %d2,%d2,16,7
80009112:	c2 12       	add %d2,1
80009114:	4b 02 41 21 	itof %d2,%d2
80009118:	4b 2f 51 f0 	div.f %d15,%d15,%d2
8000911c:	3c a6       	j 80009068 <IfxScuCcu_setSriFrequency+0x6e>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
8000911e:	4c f7       	ld.w %d15,[%a15]28
80009120:	7b f0 cb 24 	movh %d2,19647
80009124:	16 7f       	and %d15,127
80009126:	c2 1f       	add %d15,1
80009128:	4b 0f 41 f1 	itof %d15,%d15
8000912c:	1b 02 c2 2b 	addi %d2,%d2,-17376
80009130:	4b f2 51 f0 	div.f %d15,%d2,%d15
80009134:	3c 9a       	j 80009068 <IfxScuCcu_setSriFrequency+0x6e>

80009136 <IfxScuCcu_switchToBackupClock>:
{
    uint16 endinit_pw, endinitSfty_pw;
    int    pllStepsCount;
    uint8  smuTrapEnable;

    if (SCU_CCUCON0.B.CLKSEL == 0) /* Already source is backup clock */
80009136:	91 30 00 ff 	movh.a %a15,61443
8000913a:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000913e:	4c f0       	ld.w %d15,[%a15]0
80009140:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80009144:	ee 02       	jnz %d15,80009148 <IfxScuCcu_switchToBackupClock+0x12>
80009146:	00 90       	ret 
80009148:	40 4c       	mov.aa %a12,%a4
    {
        return;
    }

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
8000914a:	6d 00 1b 03 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>
8000914e:	02 28       	mov %d8,%d2
    endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();
80009150:	6d 00 fa 02 	call 80009744 <IfxScuWdt_getCpuWatchdogPassword>

    /*Start Pll ramp down sequence */
    for (pllStepsCount = cfg->sysPll.numOfPllDividerSteps; pllStepsCount > 0; pllStepsCount--)
80009154:	14 c9       	ld.bu %d9,[%a12]
    {                       /*iterate through number of pll steps */
        {
            IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

            /*Configure K2 divider */
            while (SCU_PLLSTAT.B.K2RDY == 0U)
80009156:	91 30 00 ff 	movh.a %a15,61443
8000915a:	53 c9 20 f0 	mul %d15,%d9,12
                /*Wait until K2 divider is ready */
                /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
            }

            /*Now set the K2 divider value for the step corresponding to step count */
            SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount - 1].k2Step;
8000915e:	91 30 00 ef 	movh.a %a14,61443

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
80009162:	7b 30 00 af 	movh %d10,61443
80009166:	60 f2       	mov.a %a2,%d15
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80009168:	7b f0 cb c4 	movh %d12,19647
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
8000916c:	7b 00 00 d7 	movh %d13,28672
    {
        return;
    }

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();
80009170:	02 2b       	mov %d11,%d2
80009172:	d9 2d f4 ff 	lea %a13,[%a2]-12
    {                       /*iterate through number of pll steps */
        {
            IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);

            /*Configure K2 divider */
            while (SCU_PLLSTAT.B.K2RDY == 0U)
80009176:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
                /*Wait until K2 divider is ready */
                /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
            }

            /*Now set the K2 divider value for the step corresponding to step count */
            SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount - 1].k2Step;
8000917a:	d9 ee 1c 06 	lea %a14,[%a14]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
8000917e:	1b 0a 03 a6 	addi %d10,%d10,24624
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
80009182:	1b 0c c2 cb 	addi %d12,%d12,-17376
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80009186:	1b 8d f3 d0 	addi %d13,%d13,3896

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();

    /*Start Pll ramp down sequence */
    for (pllStepsCount = cfg->sysPll.numOfPllDividerSteps; pllStepsCount > 0; pllStepsCount--)
8000918a:	df 09 3f 00 	jeq %d9,0,80009208 <IfxScuCcu_switchToBackupClock+0xd2>
    {                       /*iterate through number of pll steps */
        {
            IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000918e:	02 84       	mov %d4,%d8
80009190:	6d 00 f7 01 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

            /*Configure K2 divider */
            while (SCU_PLLSTAT.B.K2RDY == 0U)
80009194:	4c f0       	ld.w %d15,[%a15]0
80009196:	6f 5f ff 7f 	jz.t %d15,5,80009194 <IfxScuCcu_switchToBackupClock+0x5e>
                /*Wait until K2 divider is ready */
                /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
            }

            /*Now set the K2 divider value for the step corresponding to step count */
            SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount - 1].k2Step;
8000919a:	99 c2 04 00 	ld.a %a2,[%a12]4
8000919e:	54 e3       	ld.w %d3,[%a14]

            IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800091a0:	02 84       	mov %d4,%d8
                /*Wait until K2 divider is ready */
                /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
            }

            /*Now set the K2 divider value for the step corresponding to step count */
            SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount - 1].k2Step;
800091a2:	30 d2       	add.a %a2,%a13
800091a4:	0c 20       	ld.bu %d15,[%a2]0
800091a6:	37 f3 07 f0 	insert %d15,%d3,%d15,0,7
800091aa:	6c e0       	st.w [%a14]0,%d15

            IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800091ac:	6d 00 2d 04 	call 80009a06 <IfxScuWdt_setSafetyEndinit>

            /*Wait for waitCounter corresponding to the pll step */
            IfxScuCcu_wait(cfg->sysPll.pllDividerStep[pllStepsCount - 1].waitTime);
800091b0:	99 c2 04 00 	ld.a %a2,[%a12]4
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
    {
    case IfxScu_CCUCON0_CLKSEL_fBack:
        sourcefreq = IfxScuCcu_getEvrFrequency();
800091b4:	7b f0 cb f4 	movh %d15,19647
800091b8:	1b 0f c2 fb 	addi %d15,%d15,-17376
            SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount - 1].k2Step;

            IfxScuWdt_setSafetyEndinit(endinitSfty_pw);

            /*Wait for waitCounter corresponding to the pll step */
            IfxScuCcu_wait(cfg->sysPll.pllDividerStep[pllStepsCount - 1].waitTime);
800091bc:	30 d2       	add.a %a2,%a13
800091be:	19 26 04 00 	ld.w %d6,[%a2]4

float32 IfxScuCcu_getSourceFrequency(void)
{
    float32 sourcefreq;

    switch (SCU_CCUCON0.B.CLKSEL)
800091c2:	60 a2       	mov.a %a2,%d10
800091c4:	54 25       	ld.w %d5,[%a2]
800091c6:	37 05 62 5e 	extr.u %d5,%d5,28,2
800091ca:	76 54       	jz %d5,800091d2 <IfxScuCcu_switchToBackupClock+0x9c>
800091cc:	df 15 6d 00 	jeq %d5,1,800092a6 <IfxScuCcu_switchToBackupClock+0x170>
        break;
    case IfxScu_CCUCON0_CLKSEL_fPll:
        sourcefreq = IfxScuCcu_getPllFrequency();
        break;
    default:
        sourcefreq = 0;
800091d0:	82 0f       	mov %d15,0
}


IFX_INLINE float32 IfxScuCcu_getStmFrequency(void)
{
    return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.STMDIV;
800091d2:	91 30 00 2f 	movh.a %a2,61443
800091d6:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800091da:	54 23       	ld.w %d3,[%a2]


IFX_STATIC void IfxScuCcu_wait(float32 timeSec)
{
    uint32 stmCount      = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
    uint32 stmCountBegin = STM0_TIM0.U;
800091dc:	85 f5 10 00 	ld.w %d5,f0000010 <_SMALL_DATA4_+0x3fff8010>
800091e0:	37 03 64 34 	extr.u %d3,%d3,8,4
800091e4:	4b 03 41 31 	itof %d3,%d3
800091e8:	4b 3f 51 30 	div.f %d3,%d15,%d3
}


IFX_STATIC void IfxScuCcu_wait(float32 timeSec)
{
    uint32 stmCount      = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
800091ec:	4b 63 41 30 	mul.f %d3,%d3,%d6
800091f0:	4b 03 71 31 	ftouz %d3,%d3
    uint32 stmCountBegin = STM0_TIM0.U;

    while ((uint32)(STM0_TIM0.U - stmCountBegin) < stmCount)
800091f4:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
800091f8:	a2 5f       	sub %d15,%d5
800091fa:	3f 3f fd ff 	jlt.u %d15,%d3,800091f4 <IfxScuCcu_switchToBackupClock+0xbe>

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
    endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();

    /*Start Pll ramp down sequence */
    for (pllStepsCount = cfg->sysPll.numOfPllDividerSteps; pllStepsCount > 0; pllStepsCount--)
800091fe:	c2 f9       	add %d9,-1
80009200:	d9 dd f4 ff 	lea %a13,[%a13]-12
80009204:	df 09 c5 ff 	jne %d9,0,8000918e <IfxScuCcu_switchToBackupClock+0x58>
        }
    }

    {
        /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
80009208:	02 b4       	mov %d4,%d11
8000920a:	6d 00 9f 01 	call 80009548 <IfxScuWdt_clearCpuEndinit>

        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
8000920e:	91 30 00 ff 	movh.a %a15,61443
80009212:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
80009216:	48 02       	ld.w %d2,[%a15]0
        SCU_TRAPDIS.B.SMUT = 1U;
80009218:	4c f0       	ld.w %d15,[%a15]0

        IfxScuWdt_setCpuEndinit(endinit_pw);
8000921a:	02 b4       	mov %d4,%d11
    {
        /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);

        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
        SCU_TRAPDIS.B.SMUT = 1U;
8000921c:	96 08       	or %d15,8
8000921e:	68 0f       	st.w [%a15]0,%d15

    {
        /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinit_pw);

        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
80009220:	37 02 e1 91 	extr.u %d9,%d2,3,1
        SCU_TRAPDIS.B.SMUT = 1U;

        IfxScuWdt_setCpuEndinit(endinit_pw);
80009224:	6d 00 d6 03 	call 800099d0 <IfxScuWdt_setCpuEndinit>
    }

    {
        /* Select fback (fosc-evr) as CCU input clock */
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80009228:	02 84       	mov %d4,%d8
8000922a:	6d 00 aa 01 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

        while (SCU_CCUCON0.B.LCK != 0U)
8000922e:	91 30 00 2f 	movh.a %a2,61443
80009232:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80009236:	4c 20       	ld.w %d15,[%a2]0
80009238:	91 30 00 ff 	movh.a %a15,61443
8000923c:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80009240:	bf 0f fb 7f 	jlt %d15,0,80009236 <IfxScuCcu_switchToBackupClock+0x100>
        {
            /*Wait till ccucon0 lock is set */
            /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
        }

        SCU_CCUCON0.B.CLKSEL = 0; /*Select the EVR as fOSC for the clock distribution */
80009244:	4c f0       	ld.w %d15,[%a15]0
80009246:	b7 0f 02 fe 	insert %d15,%d15,0,28,2
8000924a:	68 0f       	st.w [%a15]0,%d15
        SCU_CCUCON0.B.UP     = 1; /*Update the ccucon0 register */
8000924c:	4c f0       	ld.w %d15,[%a15]0
8000924e:	b7 ff 01 ff 	insert %d15,%d15,15,30,1
80009252:	68 0f       	st.w [%a15]0,%d15

        while (SCU_CCUCON0.B.LCK != 0U)
80009254:	4c f0       	ld.w %d15,[%a15]0
80009256:	bf 0f ff 7f 	jlt %d15,0,80009254 <IfxScuCcu_switchToBackupClock+0x11e>
            /*Wait till ccucon0 lock is set */
            /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
        }

        /* Disconnet PLL (SETFINDIS=1): oscillator clock is disconnected from PLL */
        SCU_PLLCON0.B.SETFINDIS = 1;
8000925a:	91 30 00 ff 	movh.a %a15,61443
8000925e:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80009262:	4c f0       	ld.w %d15,[%a15]0

        /* Enable oscillator disconnect feature */
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80009264:	02 84       	mov %d4,%d8
            /*Wait till ccucon0 lock is set */
            /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
        }

        /* Disconnet PLL (SETFINDIS=1): oscillator clock is disconnected from PLL */
        SCU_PLLCON0.B.SETFINDIS = 1;
80009266:	96 10       	or %d15,16
80009268:	68 0f       	st.w [%a15]0,%d15

        /* Enable oscillator disconnect feature */
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
8000926a:	4c f0       	ld.w %d15,[%a15]0
8000926c:	8f 0f c4 f1 	andn %d15,%d15,64
80009270:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80009272:	6d 00 ca 03 	call 80009a06 <IfxScuWdt_setSafetyEndinit>
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
80009276:	91 30 00 ff 	movh.a %a15,61443
8000927a:	d9 ff 2c 46 	lea %a15,[%a15]24876 <f003612c <_SMALL_DATA4_+0x4002e12c>>
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
8000927e:	02 b4       	mov %d4,%d11
80009280:	6d 00 64 01 	call 80009548 <IfxScuWdt_clearCpuEndinit>
        SCU_TRAPCLR.B.SMUT = 1U;
80009284:	4c f0       	ld.w %d15,[%a15]0

        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
80009286:	8f 39 00 20 	sh %d2,%d9,3
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
    }
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;
8000928a:	96 08       	or %d15,8
8000928c:	68 0f       	st.w [%a15]0,%d15

        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
8000928e:	91 30 00 ff 	movh.a %a15,61443
80009292:	d9 ff 30 46 	lea %a15,[%a15]24880 <f0036130 <_SMALL_DATA4_+0x4002e130>>
80009296:	4c f0       	ld.w %d15,[%a15]0
        IfxScuWdt_setCpuEndinit(endinit_pw);
80009298:	02 b4       	mov %d4,%d11
    {
        /* Enable VCO unlock Trap if it was disabled before */
        IfxScuWdt_clearCpuEndinit(endinit_pw);
        SCU_TRAPCLR.B.SMUT = 1U;

        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
8000929a:	8f 8f c0 f1 	andn %d15,%d15,8
8000929e:	a6 2f       	or %d15,%d2
800092a0:	68 0f       	st.w [%a15]0,%d15
        IfxScuWdt_setCpuEndinit(endinit_pw);
800092a2:	1d 00 97 03 	j 800099d0 <IfxScuWdt_setCpuEndinit>

float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
800092a6:	91 30 00 2f 	movh.a %a2,61443
800092aa:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800092ae:	54 22       	ld.w %d2,[%a2]
800092b0:	37 02 62 2e 	extr.u %d2,%d2,28,2
800092b4:	df 02 28 80 	jne %d2,0,80009304 <IfxScuCcu_switchToBackupClock+0x1ce>
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
800092b8:	91 30 00 2f 	movh.a %a2,61443
800092bc:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800092c0:	19 22 14 00 	ld.w %d2,[%a2]20 <f0030014 <_SMALL_DATA4_+0x40028014>>
800092c4:	6f 02 32 80 	jnz.t %d2,0,80009328 <IfxScuCcu_switchToBackupClock+0x1f2>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
800092c8:	19 22 14 00 	ld.w %d2,[%a2]20 <f0030014 <_SMALL_DATA4_+0x40028014>>
800092cc:	6f 32 39 80 	jnz.t %d2,3,8000933e <IfxScuCcu_switchToBackupClock+0x208>
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
    }
    else
    {
        /* Normal mode */
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
800092d0:	19 24 18 00 	ld.w %d4,[%a2]24 <f0030018 <_SMALL_DATA4_+0x40028018>>
800092d4:	19 22 1c 00 	ld.w %d2,[%a2]28 <f003001c <_SMALL_DATA4_+0x4002801c>>
800092d8:	37 04 e7 44 	extr.u %d4,%d4,9,7
800092dc:	8f f2 07 31 	and %d3,%d2,127
800092e0:	19 22 18 00 	ld.w %d2,[%a2]24 <f0030018 <_SMALL_DATA4_+0x40028018>>
800092e4:	c2 14       	add %d4,1
800092e6:	37 02 64 2c 	extr.u %d2,%d2,24,4
800092ea:	4b 04 41 41 	itof %d4,%d4
800092ee:	c2 12       	add %d2,1
800092f0:	03 23 0a 22 	madd %d2,%d2,%d3,%d2
800092f4:	4b 4f 41 f0 	mul.f %d15,%d15,%d4
800092f8:	4b 02 41 21 	itof %d2,%d2
800092fc:	4b 2f 51 f0 	div.f %d15,%d15,%d2
80009300:	1d ff 69 ff 	j 800091d2 <IfxScuCcu_switchToBackupClock+0x9c>

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80009304:	54 22       	ld.w %d2,[%a2]
        freq = (float32)IfxScuCcu_xtalFrequency;
    }
    else
    {
        /* Reserved values, this */
        freq = 0.0f;
80009306:	82 0f       	mov %d15,0

    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80009308:	37 02 62 2e 	extr.u %d2,%d2,28,2
8000930c:	df 12 d6 ff 	jne %d2,1,800092b8 <IfxScuCcu_switchToBackupClock+0x182>
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80009310:	60 d2       	mov.a %a2,%d13
80009312:	4c 20       	ld.w %d15,[%a2]0
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80009314:	91 30 00 2f 	movh.a %a2,61443
80009318:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000931c:	19 22 14 00 	ld.w %d2,[%a2]20 <f0030014 <_SMALL_DATA4_+0x40028014>>
    {
        freq = IFXSCU_EVR_OSC_FREQUENCY;
    }
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
    {
        freq = (float32)IfxScuCcu_xtalFrequency;
80009320:	4b 0f 61 f1 	utof %d15,%d15
    float32  oscFreq;
    float32  freq;

    oscFreq = IfxScuCcu_getOscFrequency();

    if (scu->PLLSTAT.B.VCOBYST == 1)
80009324:	6f 02 d2 7f 	jz.t %d2,0,800092c8 <IfxScuCcu_switchToBackupClock+0x192>
    {
        /* Prescaler mode */
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
80009328:	19 22 1c 00 	ld.w %d2,[%a2]28 <f003001c <_SMALL_DATA4_+0x4002801c>>
8000932c:	37 02 67 28 	extr.u %d2,%d2,16,7
80009330:	c2 12       	add %d2,1
80009332:	4b 02 41 21 	itof %d2,%d2
80009336:	4b 2f 51 f0 	div.f %d15,%d15,%d2
8000933a:	1d ff 4c ff 	j 800091d2 <IfxScuCcu_switchToBackupClock+0x9c>
    }
    else if (scu->PLLSTAT.B.FINDIS == 1)
    {
        /* Free running mode */
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
8000933e:	4c 27       	ld.w %d15,[%a2]28
80009340:	16 7f       	and %d15,127
80009342:	c2 1f       	add %d15,1
80009344:	4b 0f 41 f1 	itof %d15,%d15
80009348:	4b fc 51 f0 	div.f %d15,%d12,%d15
8000934c:	1d ff 43 ff 	j 800091d2 <IfxScuCcu_switchToBackupClock+0x9c>

80009350 <IfxScuCcu_enableExtClockOut0>:
    }
}


void IfxScuCcu_enableExtClockOut0(IfxScuCcu_ClkSel0 Clk_Sel, const uint32 freqHz, IfxScuCcu_Clk0Mode mode)
{
80009350:	0b 45 10 88 	mov %e8,%d5,%d4
80009354:	02 6a       	mov %d10,%d6
    uint16 endinitSfty_pw;

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
80009356:	6d 00 15 02 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000935a:	02 24       	mov %d4,%d2

void IfxScuCcu_enableExtClockOut0(IfxScuCcu_ClkSel0 Clk_Sel, const uint32 freqHz, IfxScuCcu_Clk0Mode mode)
{
    uint16 endinitSfty_pw;

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
8000935c:	02 2f       	mov %d15,%d2
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000935e:	6d 00 10 01 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

    SCU_EXTCON.B.SEL0 = (uint32)Clk_Sel;
80009362:	91 30 00 ff 	movh.a %a15,61443
80009366:	d9 ff 3c 06 	lea %a15,[%a15]24636 <f003603c <_SMALL_DATA4_+0x4002e03c>>
8000936a:	48 02       	ld.w %d2,[%a15]0
8000936c:	37 82 04 21 	insert %d2,%d2,%d8,2,4
80009370:	68 02       	st.w [%a15]0,%d2

    if (IfxScuCcu_ClkSel0_fOUT == Clk_Sel)
80009372:	df 08 1a 80 	jne %d8,0,800093a6 <IfxScuCcu_enableExtClockOut0+0x56>
    {
        if (mode == IfxScuCcu_Clk0Mode_normal)
        {
            /* normal divider mode */
            SCU_FDR.B.DM = 1U;
80009376:	91 30 00 ff 	movh.a %a15,61443
8000937a:	d9 ff 38 06 	lea %a15,[%a15]24632 <f0036038 <_SMALL_DATA4_+0x4002e038>>
8000937e:	48 02       	ld.w %d2,[%a15]0

    SCU_EXTCON.B.SEL0 = (uint32)Clk_Sel;

    if (IfxScuCcu_ClkSel0_fOUT == Clk_Sel)
    {
        if (mode == IfxScuCcu_Clk0Mode_normal)
80009380:	df 1a 1e 00 	jeq %d10,1,800093bc <IfxScuCcu_enableExtClockOut0+0x6c>
            }
        }
        else
        {
            /* fractional divider mode */
            SCU_FDR.B.DM   = 2U;
80009384:	b7 22 02 27 	insert %d2,%d2,2,14,2
            SCU_FDR.B.STEP = (uint32)(((2u * freqHz) * 1024u) / (IfxScuCcu_getSpbFrequency()));
80009388:	8f b9 00 90 	sh %d9,%d9,11
            }
        }
        else
        {
            /* fractional divider mode */
            SCU_FDR.B.DM   = 2U;
8000938c:	68 02       	st.w [%a15]0,%d2
            SCU_FDR.B.STEP = (uint32)(((2u * freqHz) * 1024u) / (IfxScuCcu_getSpbFrequency()));
8000938e:	6d ff 4f f6 	call 8000802c <IfxScuCcu_getSpbFrequency>
80009392:	4b 09 61 91 	utof %d9,%d9
80009396:	4b 29 51 20 	div.f %d2,%d9,%d2
8000939a:	48 09       	ld.w %d9,[%a15]0
8000939c:	4b 02 71 21 	ftouz %d2,%d2
800093a0:	37 29 0a 20 	insert %d2,%d9,%d2,0,10
800093a4:	68 02       	st.w [%a15]0,%d2
        }
    }

    SCU_EXTCON.B.EN0 = 1U;
800093a6:	91 30 00 ff 	movh.a %a15,61443
800093aa:	d9 ff 3c 06 	lea %a15,[%a15]24636 <f003603c <_SMALL_DATA4_+0x4002e03c>>
800093ae:	48 02       	ld.w %d2,[%a15]0
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800093b0:	02 f4       	mov %d4,%d15
            SCU_FDR.B.DM   = 2U;
            SCU_FDR.B.STEP = (uint32)(((2u * freqHz) * 1024u) / (IfxScuCcu_getSpbFrequency()));
        }
    }

    SCU_EXTCON.B.EN0 = 1U;
800093b2:	8f 12 40 21 	or %d2,%d2,1
800093b6:	68 02       	st.w [%a15]0,%d2
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800093b8:	1d 00 27 03 	j 80009a06 <IfxScuWdt_setSafetyEndinit>
    if (IfxScuCcu_ClkSel0_fOUT == Clk_Sel)
    {
        if (mode == IfxScuCcu_Clk0Mode_normal)
        {
            /* normal divider mode */
            SCU_FDR.B.DM = 1U;
800093bc:	b7 12 02 27 	insert %d2,%d2,1,14,2
800093c0:	68 02       	st.w [%a15]0,%d2

            if (freqHz == (IfxScuCcu_getSpbFrequency() / 2))
800093c2:	6d ff 35 f6 	call 8000802c <IfxScuCcu_getSpbFrequency>
800093c6:	7b 00 f0 43 	movh %d4,16128
800093ca:	4b 09 61 31 	utof %d3,%d9
800093ce:	4b 42 41 20 	mul.f %d2,%d2,%d4
800093d2:	4b 23 01 20 	cmp.f %d2,%d3,%d2
800093d6:	8f d2 00 21 	and %d2,%d2,13
800093da:	f6 27       	jnz %d2,800093e8 <IfxScuCcu_enableExtClockOut0+0x98>
            {
                SCU_FDR.B.STEP = 0x3FFu;
800093dc:	48 03       	ld.w %d3,[%a15]0
800093de:	3b f0 3f 20 	mov %d2,1023
800093e2:	a6 32       	or %d2,%d3
800093e4:	68 02       	st.w [%a15]0,%d2
800093e6:	3c e0       	j 800093a6 <IfxScuCcu_enableExtClockOut0+0x56>
            }
            else
            {
                SCU_FDR.B.STEP = (uint32)(1024u - (IfxScuCcu_getSpbFrequency() / (2u * freqHz)));
800093e8:	6d ff 22 f6 	call 8000802c <IfxScuCcu_getSpbFrequency>
800093ec:	06 19       	sh %d9,1
800093ee:	4b 09 61 91 	utof %d9,%d9
800093f2:	7b 00 48 34 	movh %d3,17536
800093f6:	4b 92 51 20 	div.f %d2,%d2,%d9
800093fa:	6b 02 31 23 	sub.f %d2,%d3,%d2
800093fe:	48 03       	ld.w %d3,[%a15]0
80009400:	4b 02 71 21 	ftouz %d2,%d2
80009404:	37 23 0a 20 	insert %d2,%d3,%d2,0,10
80009408:	68 02       	st.w [%a15]0,%d2
8000940a:	3c ce       	j 800093a6 <IfxScuCcu_enableExtClockOut0+0x56>

8000940c <IfxScuCcu_enableExtClockOut1>:
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
}


void IfxScuCcu_enableExtClockOut1(IfxScuCcu_ClkSel1 Clk_Sel, const uint32 freqHz, IfxScuCcu_Clk1Negation sel)
{
8000940c:	02 48       	mov %d8,%d4
8000940e:	02 5a       	mov %d10,%d5
80009410:	02 69       	mov %d9,%d6
    uint16 endinitSfty_pw;

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
80009412:	6d 00 b7 01 	call 80009780 <IfxScuWdt_getSafetyWatchdogPassword>
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80009416:	02 24       	mov %d4,%d2

void IfxScuCcu_enableExtClockOut1(IfxScuCcu_ClkSel1 Clk_Sel, const uint32 freqHz, IfxScuCcu_Clk1Negation sel)
{
    uint16 endinitSfty_pw;

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
80009418:	02 2f       	mov %d15,%d2
    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000941a:	6d 00 b2 00 	call 8000957e <IfxScuWdt_clearSafetyEndinit>

    SCU_EXTCON.B.SEL1 = (uint32)Clk_Sel;
8000941e:	91 30 00 ff 	movh.a %a15,61443
80009422:	d9 ff 3c 06 	lea %a15,[%a15]24636 <f003603c <_SMALL_DATA4_+0x4002e03c>>
80009426:	48 03       	ld.w %d3,[%a15]0
80009428:	37 83 04 39 	insert %d3,%d3,%d8,18,4
8000942c:	68 03       	st.w [%a15]0,%d3

    if (IfxScuCcu_ClkSel1_fOUT == Clk_Sel)
8000942e:	df 08 16 80 	jne %d8,0,8000945a <IfxScuCcu_enableExtClockOut1+0x4e>
    {
        SCU_EXTCON.B.DIV1 = (uint32)((IfxScuCcu_getSpbFrequency() / freqHz) - 1U);
80009432:	6d ff fd f5 	call 8000802c <IfxScuCcu_getSpbFrequency>
80009436:	4b 0a 61 a1 	utof %d10,%d10
8000943a:	4b a2 51 20 	div.f %d2,%d2,%d10
8000943e:	7b 00 f8 a3 	movh %d10,16256
80009442:	6b 0a 31 22 	sub.f %d2,%d2,%d10
80009446:	48 0a       	ld.w %d10,[%a15]0
80009448:	4b 02 71 21 	ftouz %d2,%d2
8000944c:	37 2a 08 2c 	insert %d2,%d10,%d2,24,8
80009450:	68 02       	st.w [%a15]0,%d2
        SCU_EXTCON.B.NSEL = sel;
80009452:	48 02       	ld.w %d2,[%a15]0
80009454:	67 92 11 90 	ins.t %d9,%d2,17,%d9,0
80009458:	68 09       	st.w [%a15]0,%d9
    }

    SCU_EXTCON.B.EN1 = 1U;
8000945a:	91 30 00 ff 	movh.a %a15,61443
8000945e:	d9 ff 3c 06 	lea %a15,[%a15]24636 <f003603c <_SMALL_DATA4_+0x4002e03c>>
80009462:	48 02       	ld.w %d2,[%a15]0
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80009464:	02 f4       	mov %d4,%d15
    {
        SCU_EXTCON.B.DIV1 = (uint32)((IfxScuCcu_getSpbFrequency() / freqHz) - 1U);
        SCU_EXTCON.B.NSEL = sel;
    }

    SCU_EXTCON.B.EN1 = 1U;
80009466:	b7 f2 01 28 	insert %d2,%d2,15,16,1
8000946a:	68 02       	st.w [%a15]0,%d2
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
8000946c:	1d 00 cd 02 	j 80009a06 <IfxScuWdt_setSafetyEndinit>

80009470 <IfxScuWdt_changeCpuWatchdogPassword>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80009470:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80009474:	16 07       	and %d15,7
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxScuWdt_changeCpuWatchdogPassword(uint16 password, uint16 newPassword)
{
    Ifx_SCU_WDTCPU     *watchdog = &MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()];
80009476:	53 cf 20 f0 	mul %d15,%d15,12
8000947a:	60 f2       	mov.a %a2,%d15
8000947c:	d9 2f 00 46 	lea %a15,[%a2]24832
80009480:	11 3f 00 ff 	addih.a %a15,%a15,61443

    /* Read Config_0 register */
    Ifx_SCU_WDTCPU_CON0 wdt_con0;
    wdt_con0.U = watchdog->CON0.U;
80009484:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
80009486:	2e 16       	jz.t %d15,1,80009492 <IfxScuWdt_changeCpuWatchdogPassword+0x22>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
80009488:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
8000948c:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        watchdog->CON0.U = wdt_con0.U;
80009490:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Password, ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
80009492:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
80009496:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.PW      = newPassword;
8000949a:	37 5f 0e f1 	insert %d15,%d15,%d5,2,14
    watchdog->CON0.U   = wdt_con0.U;
8000949e:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
800094a0:	4c f0       	ld.w %d15,[%a15]0
800094a2:	6f 0f ff 7f 	jz.t %d15,0,800094a0 <IfxScuWdt_changeCpuWatchdogPassword+0x30>
    {}
}
800094a6:	00 90       	ret 

800094a8 <IfxScuWdt_changeCpuWatchdogReload>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
800094a8:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800094ac:	16 07       	and %d15,7

void IfxScuWdt_changeCpuWatchdogReload(uint16 password, uint16 reload)
{
    /* Select CPU Watchdog based on Core Id */
    uint32              coreId = IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU     *wdt    = &MODULE_SCU.WDTCPU[coreId];
800094ae:	53 cf 20 f0 	mul %d15,%d15,12
800094b2:	60 f2       	mov.a %a2,%d15
800094b4:	d9 2f 00 46 	lea %a15,[%a2]24832
800094b8:	11 3f 00 ff 	addih.a %a15,%a15,61443

    /* Read Config_0 register */
    Ifx_SCU_WDTCPU_CON0 wdt_con0;
    wdt_con0.U = wdt->CON0.U;
800094bc:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
800094be:	2e 16       	jz.t %d15,1,800094ca <IfxScuWdt_changeCpuWatchdogReload+0x22>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
800094c0:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
800094c4:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
800094c8:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Reload value, set ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
800094ca:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
800094ce:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.REL     = reload;
800094d2:	37 5f 10 f8 	insert %d15,%d15,%d5,16,16
    wdt->CON0.U        = wdt_con0.U;
800094d6:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (wdt->CON0.B.ENDINIT == 0)
800094d8:	4c f0       	ld.w %d15,[%a15]0
800094da:	6f 0f ff 7f 	jz.t %d15,0,800094d8 <IfxScuWdt_changeCpuWatchdogReload+0x30>
    {}
}
800094de:	00 90       	ret 

800094e0 <IfxScuWdt_changeSafetyWatchdogPassword>:
{
    Ifx_SCU_WDTS     *watchdog = &MODULE_SCU.WDTS;

    /* Read Config_0 register */
    Ifx_SCU_WDTS_CON0 wdt_con0;
    wdt_con0.U = watchdog->CON0.U;
800094e0:	91 30 00 ff 	movh.a %a15,61443
800094e4:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800094e8:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
800094ea:	2e 16       	jz.t %d15,1,800094f6 <IfxScuWdt_changeSafetyWatchdogPassword+0x16>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
800094ec:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
800094f0:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        watchdog->CON0.U = wdt_con0.U;
800094f4:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Password, ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
800094f6:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
800094fa:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.PW      = newPassword;
800094fe:	37 5f 0e f1 	insert %d15,%d15,%d5,2,14
    watchdog->CON0.U   = wdt_con0.U;
80009502:	91 30 00 ff 	movh.a %a15,61443
80009506:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000950a:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
8000950c:	4c f0       	ld.w %d15,[%a15]0
8000950e:	6f 0f ff 7f 	jz.t %d15,0,8000950c <IfxScuWdt_changeSafetyWatchdogPassword+0x2c>
    {}
}
80009512:	00 90       	ret 

80009514 <IfxScuWdt_changeSafetyWatchdogReload>:
    /* Initialize pointer to Safety Watchdog */
    Ifx_SCU_WDTS     *wdt = &MODULE_SCU.WDTS;

    /* Read Config_0 register */
    Ifx_SCU_WDTS_CON0 wdt_con0;
    wdt_con0.U = wdt->CON0.U;
80009514:	91 30 00 ff 	movh.a %a15,61443
80009518:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000951c:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
8000951e:	2e 16       	jz.t %d15,1,8000952a <IfxScuWdt_changeSafetyWatchdogReload+0x16>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
80009520:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
80009524:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
80009528:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Reload value, set ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
8000952a:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
8000952e:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.REL     = reload;
80009532:	37 5f 10 f8 	insert %d15,%d15,%d5,16,16
    wdt->CON0.U        = wdt_con0.U;
80009536:	91 30 00 ff 	movh.a %a15,61443
8000953a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000953e:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (wdt->CON0.B.ENDINIT == 0)
80009540:	4c f0       	ld.w %d15,[%a15]0
80009542:	6f 0f ff 7f 	jz.t %d15,0,80009540 <IfxScuWdt_changeSafetyWatchdogReload+0x2c>
    {}
}
80009546:	00 90       	ret 

80009548 <IfxScuWdt_clearCpuEndinit>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80009548:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
8000954c:	16 07       	and %d15,7


void IfxScuWdt_clearCpuEndinit(uint16 password)
{
    IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
8000954e:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009552:	06 24       	sh %d4,2
80009554:	60 f2       	mov.a %a2,%d15
80009556:	d9 2f 00 46 	lea %a15,[%a2]24832
8000955a:	11 3f 00 ff 	addih.a %a15,%a15,61443
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
8000955e:	4c f0       	ld.w %d15,[%a15]0
80009560:	2e 16       	jz.t %d15,1,8000956c <IfxScuWdt_clearCpuEndinit+0x24>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80009562:	4c f0       	ld.w %d15,[%a15]0
80009564:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009568:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000956a:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000956c:	4c f0       	ld.w %d15,[%a15]0
8000956e:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009572:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80009574:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
80009576:	4c f0       	ld.w %d15,[%a15]0
80009578:	6f 0f ff ff 	jnz.t %d15,0,80009576 <IfxScuWdt_clearCpuEndinit+0x2e>
}
8000957c:	00 90       	ret 

8000957e <IfxScuWdt_clearSafetyEndinit>:
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000957e:	91 30 00 ff 	movh.a %a15,61443
80009582:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009586:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009588:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000958a:	2e 16       	jz.t %d15,1,80009596 <IfxScuWdt_clearSafetyEndinit+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
8000958c:	4c f0       	ld.w %d15,[%a15]0
8000958e:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009592:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80009594:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009596:	91 30 00 ff 	movh.a %a15,61443
8000959a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000959e:	4c f0       	ld.w %d15,[%a15]0
800095a0:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800095a4:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800095a6:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
800095a8:	4c f0       	ld.w %d15,[%a15]0
800095aa:	6f 0f ff ff 	jnz.t %d15,0,800095a8 <IfxScuWdt_clearSafetyEndinit+0x2a>


void IfxScuWdt_clearSafetyEndinit(uint16 password)
{
    IfxScuWdt_clearSafetyEndinitInline(password);
}
800095ae:	00 90       	ret 

800095b0 <IfxScuWdt_disableCpuWatchdog>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
800095b0:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800095b4:	16 07       	and %d15,7

void IfxScuWdt_disableCpuWatchdog(uint16 password)
{
    /* Select CPU Watchdog based on Core Id */
    uint32          coreId = (uint32)IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU *wdt    = &MODULE_SCU.WDTCPU[coreId];
800095b6:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800095ba:	06 24       	sh %d4,2
800095bc:	60 f2       	mov.a %a2,%d15
800095be:	d9 2f 00 46 	lea %a15,[%a2]24832
800095c2:	11 3f 00 ff 	addih.a %a15,%a15,61443
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
800095c6:	4c f0       	ld.w %d15,[%a15]0
800095c8:	2e 16       	jz.t %d15,1,800095d4 <IfxScuWdt_disableCpuWatchdog+0x24>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800095ca:	4c f0       	ld.w %d15,[%a15]0
800095cc:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800095d0:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800095d2:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800095d4:	4c f0       	ld.w %d15,[%a15]0
800095d6:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800095da:	a6 4f       	or %d15,%d4
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800095dc:	68 0f       	st.w [%a15]0,%d15
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
800095de:	4c f0       	ld.w %d15,[%a15]0
800095e0:	6f 0f ff ff 	jnz.t %d15,0,800095de <IfxScuWdt_disableCpuWatchdog+0x2e>

    IfxScuWdt_clearCpuEndinitInline(wdt, password);
    wdt->CON1.B.DR = 1;         //Set DR bit in Config_1 register
800095e4:	4c f1       	ld.w %d15,[%a15]4
800095e6:	96 08       	or %d15,8
800095e8:	68 1f       	st.w [%a15]4,%d15
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
800095ea:	4c f0       	ld.w %d15,[%a15]0
800095ec:	2e 16       	jz.t %d15,1,800095f8 <IfxScuWdt_disableCpuWatchdog+0x48>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800095ee:	4c f0       	ld.w %d15,[%a15]0
800095f0:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800095f4:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800095f6:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800095f8:	4c f0       	ld.w %d15,[%a15]0
800095fa:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800095fe:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80009600:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80009602:	4c f0       	ld.w %d15,[%a15]0
80009604:	6f 0f ff 7f 	jz.t %d15,0,80009602 <IfxScuWdt_disableCpuWatchdog+0x52>
    IfxScuWdt_setCpuEndinitInline(wdt, password);
}
80009608:	00 90       	ret 

8000960a <IfxScuWdt_disableSafetyWatchdog>:
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000960a:	91 30 00 ff 	movh.a %a15,61443
8000960e:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009612:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009614:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80009616:	2e 16       	jz.t %d15,1,80009622 <IfxScuWdt_disableSafetyWatchdog+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009618:	4c f0       	ld.w %d15,[%a15]0
8000961a:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000961e:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80009620:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009622:	91 30 00 ff 	movh.a %a15,61443
80009626:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000962a:	4c f0       	ld.w %d15,[%a15]0
8000962c:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009630:	a6 4f       	or %d15,%d4
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80009632:	68 0f       	st.w [%a15]0,%d15
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
80009634:	4c f0       	ld.w %d15,[%a15]0
80009636:	91 30 00 2f 	movh.a %a2,61443
8000963a:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000963e:	6f 0f fb ff 	jnz.t %d15,0,80009634 <IfxScuWdt_disableSafetyWatchdog+0x2a>


void IfxScuWdt_disableSafetyWatchdog(uint16 password)
{
    IfxScuWdt_clearSafetyEndinitInline(password);
    SCU_WDTS_CON1.B.DR = 1;     //Set DR bit in Config_1 register
80009642:	91 30 00 ff 	movh.a %a15,61443
80009646:	d9 ff 34 36 	lea %a15,[%a15]24820 <f00360f4 <_SMALL_DATA4_+0x4002e0f4>>
8000964a:	4c f0       	ld.w %d15,[%a15]0
8000964c:	96 08       	or %d15,8
8000964e:	68 0f       	st.w [%a15]0,%d15
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80009650:	4c 20       	ld.w %d15,[%a2]0
80009652:	2e 16       	jz.t %d15,1,8000965e <IfxScuWdt_disableSafetyWatchdog+0x54>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009654:	4c 20       	ld.w %d15,[%a2]0
80009656:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000965a:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
8000965c:	6c 20       	st.w [%a2]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
8000965e:	91 30 00 ff 	movh.a %a15,61443
80009662:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009666:	4c f0       	ld.w %d15,[%a15]0
80009668:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000966c:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
8000966e:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80009670:	4c f0       	ld.w %d15,[%a15]0
80009672:	6f 0f ff 7f 	jz.t %d15,0,80009670 <IfxScuWdt_disableSafetyWatchdog+0x66>
    IfxScuWdt_setSafetyEndinitInline(password);
}
80009676:	00 90       	ret 

80009678 <IfxScuWdt_enableCpuWatchdog>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80009678:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
8000967c:	16 07       	and %d15,7

void IfxScuWdt_enableCpuWatchdog(uint16 password)
{
    /* Select CPU Watchdog based on Core Id */
    uint32          coreId = (uint32)IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU *wdt    = &MODULE_SCU.WDTCPU[coreId];
8000967e:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009682:	06 24       	sh %d4,2
80009684:	60 f2       	mov.a %a2,%d15
80009686:	d9 2f 00 46 	lea %a15,[%a2]24832
8000968a:	11 3f 00 ff 	addih.a %a15,%a15,61443
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
8000968e:	4c f0       	ld.w %d15,[%a15]0
80009690:	2e 16       	jz.t %d15,1,8000969c <IfxScuWdt_enableCpuWatchdog+0x24>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80009692:	4c f0       	ld.w %d15,[%a15]0
80009694:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009698:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000969a:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000969c:	4c f0       	ld.w %d15,[%a15]0
8000969e:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800096a2:	a6 4f       	or %d15,%d4
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800096a4:	68 0f       	st.w [%a15]0,%d15
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
800096a6:	4c f0       	ld.w %d15,[%a15]0
800096a8:	6f 0f ff ff 	jnz.t %d15,0,800096a6 <IfxScuWdt_enableCpuWatchdog+0x2e>

    IfxScuWdt_clearCpuEndinitInline(wdt, password);
    wdt->CON1.B.DR = 0;         //Clear DR bit in Config_1 register
800096ac:	4c f1       	ld.w %d15,[%a15]4
800096ae:	8f 8f c0 f1 	andn %d15,%d15,8
800096b2:	68 1f       	st.w [%a15]4,%d15
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
800096b4:	4c f0       	ld.w %d15,[%a15]0
800096b6:	2e 16       	jz.t %d15,1,800096c2 <IfxScuWdt_enableCpuWatchdog+0x4a>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800096b8:	4c f0       	ld.w %d15,[%a15]0
800096ba:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800096be:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800096c0:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800096c2:	4c f0       	ld.w %d15,[%a15]0
800096c4:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800096c8:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800096ca:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
800096cc:	4c f0       	ld.w %d15,[%a15]0
800096ce:	6f 0f ff 7f 	jz.t %d15,0,800096cc <IfxScuWdt_enableCpuWatchdog+0x54>
    IfxScuWdt_setCpuEndinitInline(wdt, password);
}
800096d2:	00 90       	ret 

800096d4 <IfxScuWdt_enableSafetyWatchdog>:
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800096d4:	91 30 00 ff 	movh.a %a15,61443
800096d8:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800096dc:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800096de:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800096e0:	2e 16       	jz.t %d15,1,800096ec <IfxScuWdt_enableSafetyWatchdog+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800096e2:	4c f0       	ld.w %d15,[%a15]0
800096e4:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800096e8:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800096ea:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800096ec:	91 30 00 ff 	movh.a %a15,61443
800096f0:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800096f4:	4c f0       	ld.w %d15,[%a15]0
800096f6:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800096fa:	a6 4f       	or %d15,%d4
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800096fc:	68 0f       	st.w [%a15]0,%d15
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
800096fe:	4c f0       	ld.w %d15,[%a15]0
80009700:	91 30 00 2f 	movh.a %a2,61443
80009704:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009708:	6f 0f fb ff 	jnz.t %d15,0,800096fe <IfxScuWdt_enableSafetyWatchdog+0x2a>


void IfxScuWdt_enableSafetyWatchdog(uint16 password)
{
    IfxScuWdt_clearSafetyEndinitInline(password);
    SCU_WDTS_CON1.B.DR = 0;     //Clear DR bit in Config_1 register
8000970c:	91 30 00 ff 	movh.a %a15,61443
80009710:	d9 ff 34 36 	lea %a15,[%a15]24820 <f00360f4 <_SMALL_DATA4_+0x4002e0f4>>
80009714:	4c f0       	ld.w %d15,[%a15]0
80009716:	8f 8f c0 f1 	andn %d15,%d15,8
8000971a:	68 0f       	st.w [%a15]0,%d15
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000971c:	4c 20       	ld.w %d15,[%a2]0
8000971e:	2e 16       	jz.t %d15,1,8000972a <IfxScuWdt_enableSafetyWatchdog+0x56>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009720:	4c 20       	ld.w %d15,[%a2]0
80009722:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009726:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80009728:	6c 20       	st.w [%a2]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
8000972a:	91 30 00 ff 	movh.a %a15,61443
8000972e:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009732:	4c f0       	ld.w %d15,[%a15]0
80009734:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009738:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
8000973a:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
8000973c:	4c f0       	ld.w %d15,[%a15]0
8000973e:	6f 0f ff 7f 	jz.t %d15,0,8000973c <IfxScuWdt_enableSafetyWatchdog+0x68>
    IfxScuWdt_setSafetyEndinitInline(password);
}
80009742:	00 90       	ret 

80009744 <IfxScuWdt_getCpuWatchdogPassword>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80009744:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80009748:	16 07       	and %d15,7


uint16 IfxScuWdt_getCpuWatchdogPassword(void)
{
    return IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()]);
8000974a:	53 cf 20 f0 	mul %d15,%d15,12
8000974e:	60 f2       	mov.a %a2,%d15
80009750:	d9 2f 00 46 	lea %a15,[%a2]24832
80009754:	11 3f 00 ff 	addih.a %a15,%a15,61443
    uint16 password;

    /* Read Password from CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */
    password  = watchdog->CON0.B.PW;
80009758:	48 02       	ld.w %d2,[%a15]0
8000975a:	37 02 6e 21 	extr.u %d2,%d2,2,14
}
8000975e:	8f f2 83 21 	xor %d2,%d2,63
80009762:	00 90       	ret 

80009764 <IfxScuWdt_getCpuWatchdogEndInit>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80009764:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80009768:	16 07       	and %d15,7


boolean IfxScuWdt_getCpuWatchdogEndInit(void)
{
    return (boolean)IfxScuWdt_getCpuWatchdogEndInitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()]);
8000976a:	53 cf 20 f0 	mul %d15,%d15,12
8000976e:	60 f2       	mov.a %a2,%d15
80009770:	d9 2f 00 46 	lea %a15,[%a2]24832
80009774:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog)
{
    return (boolean)watchdog->CON0.B.ENDINIT;
80009778:	48 02       	ld.w %d2,[%a15]0
}
8000977a:	8f 12 00 21 	and %d2,%d2,1
8000977e:	00 90       	ret 

80009780 <IfxScuWdt_getSafetyWatchdogPassword>:
    Ifx_SCU_WDTS *watchdog = &MODULE_SCU.WDTS;

    /* Read Password from Safety WDT CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */
    password  = watchdog->CON0.B.PW;
80009780:	91 30 00 ff 	movh.a %a15,61443
80009784:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009788:	48 02       	ld.w %d2,[%a15]0
8000978a:	37 02 6e 21 	extr.u %d2,%d2,2,14


uint16 IfxScuWdt_getSafetyWatchdogPassword(void)
{
    return IfxScuWdt_getSafetyWatchdogPasswordInline();
}
8000978e:	8f f2 83 21 	xor %d2,%d2,63
80009792:	00 90       	ret 

80009794 <IfxScuWdt_initConfig>:


void IfxScuWdt_initConfig(IfxScuWdt_Config *config)
{
    config->password                      = IFXSCUWDT_RESET_PASSWORD;
80009794:	da 3c       	mov %d15,60
80009796:	ac 40       	st.h [%a4]0,%d15
    config->reload                        = 0xFFFC;
80009798:	82 cf       	mov %d15,-4
8000979a:	ac 41       	st.h [%a4]2,%d15
    config->inputFrequency                = IfxScu_WDTCON1_IR_divBy16384;
8000979c:	82 0f       	mov %d15,0
8000979e:	2c 44       	st.b [%a4]4,%d15
    config->disableWatchdog               = FALSE;
800097a0:	2c 45       	st.b [%a4]5,%d15
    config->enableSmuRestriction          = FALSE;
800097a2:	2c 46       	st.b [%a4]6,%d15
    config->enableAutomaticPasswordChange = FALSE;
800097a4:	2c 47       	st.b [%a4]7,%d15
    config->enableTimerCheck              = FALSE;
800097a6:	2c 48       	st.b [%a4]8,%d15
    config->enableTimerCheckTolerance     = FALSE;
800097a8:	2c 49       	st.b [%a4]9,%d15
    config->clrInternalResetFlag          = FALSE;
800097aa:	2c 4a       	st.b [%a4]10,%d15
800097ac:	00 90       	ret 

800097ae <IfxScuWdt_initCpuWatchdog>:
{
    Ifx_SCU_WDTCPU_CON0 wdt_con0;
    Ifx_SCU_WDTCPU_CON1 wdt_con1;

    /* Read Config_0 register and clear wdt_con1 variable */
    wdt_con0.U = wdt->CON0.U;
800097ae:	54 42       	ld.w %d2,[%a4]
    wdt_con1.U = 0;
800097b0:	82 0f       	mov %d15,0

    if (wdt_con0.B.LCK)
800097b2:	6f 12 0b 00 	jz.t %d2,1,800097c8 <IfxScuWdt_initCpuWatchdog+0x1a>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
800097b6:	b7 12 02 20 	insert %d2,%d2,1,0,2
        wdt_con0.B.PW     ^= 0x003F;
800097ba:	37 02 6e 31 	extr.u %d3,%d2,2,14
800097be:	8f f3 83 31 	xor %d3,%d3,63
800097c2:	37 32 0e 21 	insert %d2,%d2,%d3,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
800097c6:	74 42       	st.w [%a4],%d2
    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
    wdt_con0.B.LCK     = 1;
    wdt_con0.B.PW      = config->password; //user defined password
800097c8:	94 53       	ld.h %d3,[%a5]
    }

    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
800097ca:	8f 12 c0 21 	andn %d2,%d2,1
    wdt_con0.B.LCK     = 1;
800097ce:	b7 12 81 20 	insert %d2,%d2,1,1,1
    wdt_con0.B.PW      = config->password; //user defined password
800097d2:	37 32 0e 21 	insert %d2,%d2,%d3,2,14
    wdt_con0.B.REL     = config->reload;   //user defined reload value
800097d6:	b9 53 02 00 	ld.hu %d3,[%a5]2
800097da:	37 32 10 28 	insert %d2,%d2,%d3,16,16

    /* Modify access ready - write WDT_CON0 register */
    wdt->CON0.U = wdt_con0.U;
800097de:	74 42       	st.w [%a4],%d2

    /* read back ENDINIT and wait until it has been cleared */
    while (wdt->CON0.B.ENDINIT == 1)
800097e0:	54 42       	ld.w %d2,[%a4]
800097e2:	6f 02 ff ff 	jnz.t %d2,0,800097e0 <IfxScuWdt_initCpuWatchdog+0x32>
    {}

    /* Initialize CON1 register */
    switch (config->inputFrequency)
800097e6:	39 52 04 00 	ld.bu %d2,[%a5]4
800097ea:	df 12 48 00 	jeq %d2,1,8000987a <IfxScuWdt_initCpuWatchdog+0xcc>
800097ee:	df 02 4b 00 	jeq %d2,0,80009884 <IfxScuWdt_initCpuWatchdog+0xd6>
        wdt_con1.B.IR0 = 1;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy64:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 1;
800097f2:	8b 22 20 22 	ne %d2,%d2,2
800097f6:	ab 0f 82 f2 	sel %d15,%d2,%d15,32
        break;
    }

    wdt_con1.B.DR   = config->disableWatchdog ? 1 : 0;
800097fa:	39 52 05 00 	ld.bu %d2,[%a5]5
800097fe:	8b 02 20 22 	ne %d2,%d2,0
80009802:	67 2f 03 f0 	ins.t %d15,%d15,3,%d2,0
    wdt_con1.B.UR   = config->enableSmuRestriction ? 1 : 0;
80009806:	39 52 06 00 	ld.bu %d2,[%a5]6
8000980a:	8b 02 20 22 	ne %d2,%d2,0
8000980e:	67 2f 06 f0 	ins.t %d15,%d15,6,%d2,0
    wdt_con1.B.PAR  = config->enableAutomaticPasswordChange ? 1 : 0;
80009812:	39 52 07 00 	ld.bu %d2,[%a5]7
80009816:	8b 02 20 22 	ne %d2,%d2,0
8000981a:	67 2f 07 f0 	ins.t %d15,%d15,7,%d2,0
    wdt_con1.B.TCR  = config->enableTimerCheck ? 1 : 0;
8000981e:	39 52 08 00 	ld.bu %d2,[%a5]8
80009822:	8b 02 20 22 	ne %d2,%d2,0
80009826:	67 2f 08 f0 	ins.t %d15,%d15,8,%d2,0
    wdt_con1.B.TCTR = config->enableTimerCheckTolerance ? 1 : 0;
8000982a:	39 52 09 00 	ld.bu %d2,[%a5]9
8000982e:	8b 02 20 22 	ne %d2,%d2,0
80009832:	37 2f 87 f4 	insert %d15,%d15,%d2,9,7

    /* Finally write CON1 with user defined configuration */
    wdt->CON1.U = wdt_con1.U;
80009836:	6c 41       	st.w [%a4]4,%d15

    /* Initialization finished - set CPU ENDINIT protection */
    IfxScuWdt_setCpuEndinit(config->password);
80009838:	b9 5f 00 00 	ld.hu %d15,[%a5]0


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
8000983c:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80009840:	8f 72 00 21 	and %d2,%d2,7
}


void IfxScuWdt_setCpuEndinit(uint16 password)
{
    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
80009844:	53 c2 20 20 	mul %d2,%d2,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009848:	06 2f       	sh %d15,2
8000984a:	60 22       	mov.a %a2,%d2
8000984c:	d9 2f 00 46 	lea %a15,[%a2]24832
80009850:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80009854:	48 02       	ld.w %d2,[%a15]0
80009856:	6f 12 09 00 	jz.t %d2,1,80009868 <IfxScuWdt_initCpuWatchdog+0xba>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000985a:	48 02       	ld.w %d2,[%a15]0
8000985c:	b7 02 10 20 	insert %d2,%d2,0,0,16
80009860:	a6 f2       	or %d2,%d15
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009862:	8f 12 40 21 	or %d2,%d2,1
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80009866:	68 02       	st.w [%a15]0,%d2

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80009868:	48 02       	ld.w %d2,[%a15]0
8000986a:	b7 32 10 20 	insert %d2,%d2,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000986e:	a6 2f       	or %d15,%d2
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80009870:	68 0f       	st.w [%a15]0,%d15
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80009872:	4c f0       	ld.w %d15,[%a15]0
80009874:	6f 0f ff 7f 	jz.t %d15,0,80009872 <IfxScuWdt_initCpuWatchdog+0xc4>
    /* Finally write CON1 with user defined configuration */
    wdt->CON1.U = wdt_con1.U;

    /* Initialization finished - set CPU ENDINIT protection */
    IfxScuWdt_setCpuEndinit(config->password);
}
80009878:	00 90       	ret 
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy256:
        wdt_con1.B.IR0 = 1;
8000987a:	b7 1f 01 f1 	insert %d15,%d15,1,2,1
        wdt_con1.B.IR1 = 0;
8000987e:	8f 0f c2 f1 	andn %d15,%d15,32
        break;
80009882:	3c bc       	j 800097fa <IfxScuWdt_initCpuWatchdog+0x4c>
    /* Initialize CON1 register */
    switch (config->inputFrequency)
    {
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
80009884:	82 0f       	mov %d15,0
        break;
80009886:	3c ba       	j 800097fa <IfxScuWdt_initCpuWatchdog+0x4c>

80009888 <IfxScuWdt_initSafetyWatchdog>:
{
    Ifx_SCU_WDTS_CON0 wdt_con0;
    Ifx_SCU_WDTS_CON1 wdt_con1;

    /* Read Config_0 register and clear wdt_con1 variable */
    wdt_con0.U = wdt->CON0.U;
80009888:	54 42       	ld.w %d2,[%a4]
    wdt_con1.U = 0;
8000988a:	82 0f       	mov %d15,0

    if (wdt_con0.B.LCK)
8000988c:	6f 12 0b 00 	jz.t %d2,1,800098a2 <IfxScuWdt_initSafetyWatchdog+0x1a>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
80009890:	b7 12 02 20 	insert %d2,%d2,1,0,2
        wdt_con0.B.PW     ^= 0x003F;
80009894:	37 02 6e 31 	extr.u %d3,%d2,2,14
80009898:	8f f3 83 31 	xor %d3,%d3,63
8000989c:	37 32 0e 21 	insert %d2,%d2,%d3,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
800098a0:	74 42       	st.w [%a4],%d2
    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
    wdt_con0.B.LCK     = 1;
    wdt_con0.B.PW      = config->password; //user defined password
800098a2:	94 53       	ld.h %d3,[%a5]
    }

    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
800098a4:	8f 12 c0 21 	andn %d2,%d2,1
    wdt_con0.B.LCK     = 1;
800098a8:	b7 12 81 20 	insert %d2,%d2,1,1,1
    wdt_con0.B.PW      = config->password; //user defined password
800098ac:	37 32 0e 21 	insert %d2,%d2,%d3,2,14
    wdt_con0.B.REL     = config->reload;   //user defined reload value
800098b0:	b9 53 02 00 	ld.hu %d3,[%a5]2
800098b4:	37 32 10 28 	insert %d2,%d2,%d3,16,16

    /* Modify access ready - write WDT_CON0 register */
    wdt->CON0.U = wdt_con0.U;
800098b8:	74 42       	st.w [%a4],%d2

    /* read back ENDINIT and wait until it has been cleared */
    while (wdt->CON0.B.ENDINIT == 1)
800098ba:	54 42       	ld.w %d2,[%a4]
800098bc:	6f 02 ff ff 	jnz.t %d2,0,800098ba <IfxScuWdt_initSafetyWatchdog+0x32>
    {}

    /* Initialize CON1 register */
    switch (config->inputFrequency)
800098c0:	39 52 04 00 	ld.bu %d2,[%a5]4
800098c4:	df 12 4b 00 	jeq %d2,1,8000995a <IfxScuWdt_initSafetyWatchdog+0xd2>
800098c8:	df 02 4e 00 	jeq %d2,0,80009964 <IfxScuWdt_initSafetyWatchdog+0xdc>
        wdt_con1.B.IR0 = 1;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy64:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 1;
800098cc:	8b 22 20 22 	ne %d2,%d2,2
800098d0:	ab 0f 82 f2 	sel %d15,%d2,%d15,32
        break;
    }

    wdt_con1.B.DR     = config->disableWatchdog ? 1 : 0;
800098d4:	39 52 05 00 	ld.bu %d2,[%a5]5
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800098d8:	91 30 00 ff 	movh.a %a15,61443
800098dc:	8b 02 20 22 	ne %d2,%d2,0
800098e0:	67 2f 03 f0 	ins.t %d15,%d15,3,%d2,0
    wdt_con1.B.UR     = config->enableSmuRestriction ? 1 : 0;
800098e4:	39 52 06 00 	ld.bu %d2,[%a5]6
800098e8:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800098ec:	8b 02 20 22 	ne %d2,%d2,0
800098f0:	67 2f 06 f0 	ins.t %d15,%d15,6,%d2,0
    wdt_con1.B.PAR    = config->enableAutomaticPasswordChange ? 1 : 0;
800098f4:	39 52 07 00 	ld.bu %d2,[%a5]7
800098f8:	8b 02 20 22 	ne %d2,%d2,0
800098fc:	67 2f 07 f0 	ins.t %d15,%d15,7,%d2,0
    wdt_con1.B.TCR    = config->enableTimerCheck ? 1 : 0;
80009900:	39 52 08 00 	ld.bu %d2,[%a5]8
80009904:	8b 02 20 22 	ne %d2,%d2,0
80009908:	67 2f 08 f0 	ins.t %d15,%d15,8,%d2,0
    wdt_con1.B.TCTR   = config->enableTimerCheckTolerance ? 1 : 0;
8000990c:	39 52 09 00 	ld.bu %d2,[%a5]9
80009910:	8b 02 20 22 	ne %d2,%d2,0
80009914:	37 2f 87 f4 	insert %d15,%d15,%d2,9,7
    wdt_con1.B.CLRIRF = config->clrInternalResetFlag ? 1 : 0;
80009918:	39 52 0a 00 	ld.bu %d2,[%a5]10
8000991c:	8b 02 20 22 	ne %d2,%d2,0
80009920:	67 2f 00 f0 	ins.t %d15,%d15,0,%d2,0

    /* Finally write CON1 with user defined configuration */
    wdt->CON1.U = wdt_con1.U;
80009924:	6c 41       	st.w [%a4]4,%d15

    /* Initialization finished - set Safety ENDINIT protection */
    IfxScuWdt_setSafetyEndinit(config->password);
80009926:	b9 5f 00 00 	ld.hu %d15,[%a5]0
8000992a:	48 02       	ld.w %d2,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000992c:	06 2f       	sh %d15,2
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000992e:	6f 12 09 00 	jz.t %d2,1,80009940 <IfxScuWdt_initSafetyWatchdog+0xb8>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009932:	48 02       	ld.w %d2,[%a15]0
80009934:	b7 02 10 20 	insert %d2,%d2,0,0,16
80009938:	a6 f2       	or %d2,%d15
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000993a:	8f 12 40 21 	or %d2,%d2,1
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
8000993e:	68 02       	st.w [%a15]0,%d2

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009940:	91 30 00 ff 	movh.a %a15,61443
80009944:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009948:	48 02       	ld.w %d2,[%a15]0
8000994a:	b7 32 10 20 	insert %d2,%d2,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000994e:	a6 2f       	or %d15,%d2
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80009950:	68 0f       	st.w [%a15]0,%d15
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80009952:	4c f0       	ld.w %d15,[%a15]0
80009954:	6f 0f ff 7f 	jz.t %d15,0,80009952 <IfxScuWdt_initSafetyWatchdog+0xca>
}
80009958:	00 90       	ret 
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy256:
        wdt_con1.B.IR0 = 1;
8000995a:	b7 1f 01 f1 	insert %d15,%d15,1,2,1
        wdt_con1.B.IR1 = 0;
8000995e:	8f 0f c2 f1 	andn %d15,%d15,32
        break;
80009962:	3c b9       	j 800098d4 <IfxScuWdt_initSafetyWatchdog+0x4c>
    /* Initialize CON1 register */
    switch (config->inputFrequency)
    {
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
80009964:	82 0f       	mov %d15,0
        break;
80009966:	3c b7       	j 800098d4 <IfxScuWdt_initSafetyWatchdog+0x4c>

80009968 <IfxScuWdt_serviceCpuWatchdog>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80009968:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
8000996c:	16 07       	and %d15,7
}


void IfxScuWdt_setCpuEndinit(uint16 password)
{
    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
8000996e:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009972:	06 24       	sh %d4,2
80009974:	60 f2       	mov.a %a2,%d15
80009976:	d9 2f 00 46 	lea %a15,[%a2]24832
8000997a:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
8000997e:	4c f0       	ld.w %d15,[%a15]0
80009980:	2e 16       	jz.t %d15,1,8000998c <IfxScuWdt_serviceCpuWatchdog+0x24>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80009982:	4c f0       	ld.w %d15,[%a15]0
80009984:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009988:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000998a:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000998c:	4c f0       	ld.w %d15,[%a15]0
8000998e:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80009992:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80009994:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80009996:	4c f0       	ld.w %d15,[%a15]0
80009998:	6f 0f ff 7f 	jz.t %d15,0,80009996 <IfxScuWdt_serviceCpuWatchdog+0x2e>


void IfxScuWdt_serviceCpuWatchdog(uint16 password)
{
    IfxScuWdt_setCpuEndinit(password);
}
8000999c:	00 90       	ret 

8000999e <IfxScuWdt_serviceSafetyWatchdog>:
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000999e:	91 30 00 ff 	movh.a %a15,61443
800099a2:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800099a6:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800099a8:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800099aa:	2e 16       	jz.t %d15,1,800099b6 <IfxScuWdt_serviceSafetyWatchdog+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800099ac:	4c f0       	ld.w %d15,[%a15]0
800099ae:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800099b2:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800099b4:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800099b6:	91 30 00 ff 	movh.a %a15,61443
800099ba:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800099be:	4c f0       	ld.w %d15,[%a15]0
800099c0:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800099c4:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800099c6:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
800099c8:	4c f0       	ld.w %d15,[%a15]0
800099ca:	6f 0f ff 7f 	jz.t %d15,0,800099c8 <IfxScuWdt_serviceSafetyWatchdog+0x2a>


void IfxScuWdt_serviceSafetyWatchdog(uint16 password)
{
    IfxScuWdt_setSafetyEndinit(password);
}
800099ce:	00 90       	ret 

800099d0 <IfxScuWdt_setCpuEndinit>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
800099d0:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800099d4:	16 07       	and %d15,7


void IfxScuWdt_setCpuEndinit(uint16 password)
{
    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
800099d6:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800099da:	06 24       	sh %d4,2
800099dc:	60 f2       	mov.a %a2,%d15
800099de:	d9 2f 00 46 	lea %a15,[%a2]24832
800099e2:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
800099e6:	4c f0       	ld.w %d15,[%a15]0
800099e8:	2e 16       	jz.t %d15,1,800099f4 <IfxScuWdt_setCpuEndinit+0x24>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800099ea:	4c f0       	ld.w %d15,[%a15]0
800099ec:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800099f0:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800099f2:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800099f4:	4c f0       	ld.w %d15,[%a15]0
800099f6:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800099fa:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800099fc:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
800099fe:	4c f0       	ld.w %d15,[%a15]0
80009a00:	6f 0f ff 7f 	jz.t %d15,0,800099fe <IfxScuWdt_setCpuEndinit+0x2e>
}
80009a04:	00 90       	ret 

80009a06 <IfxScuWdt_setSafetyEndinit>:
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80009a06:	91 30 00 ff 	movh.a %a15,61443
80009a0a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009a0e:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009a10:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80009a12:	2e 16       	jz.t %d15,1,80009a1e <IfxScuWdt_setSafetyEndinit+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009a14:	4c f0       	ld.w %d15,[%a15]0
80009a16:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009a1a:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80009a1c:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80009a1e:	91 30 00 ff 	movh.a %a15,61443
80009a22:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80009a26:	4c f0       	ld.w %d15,[%a15]0
80009a28:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80009a2c:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80009a2e:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80009a30:	4c f0       	ld.w %d15,[%a15]0
80009a32:	6f 0f ff 7f 	jz.t %d15,0,80009a30 <IfxScuWdt_setSafetyEndinit+0x2a>


void IfxScuWdt_setSafetyEndinit(uint16 password)
{
    IfxScuWdt_setSafetyEndinitInline(password);
}
80009a36:	00 90       	ret 

80009a38 <IfxScuWdt_enableWatchdogWithDebugger>:
    volatile uint32 *oecPtr    = (volatile uint32 *)0xF0000478;
    volatile uint32 *ostatePtr = (volatile uint32 *)0xF0000480;
    volatile uint32 *ocntrlPtr = (volatile uint32 *)0xF000047C;

    /* read OSTATE.OEN */
    ostateValue = *ostatePtr;
80009a38:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
    oenEnabled  = (ostateValue & 0x00000001);

    if (!oenEnabled)
80009a3c:	2e 0c       	jz.t %d15,0,80009a54 <IfxScuWdt_enableWatchdogWithDebugger+0x1c>
    }

    if (oenEnabled)
    {
        /* set watchdog suspend bit in OSTATE reg, by writing OCNTRL.WDTSUS and OCNTRL.WDTSUS_P together */
        *ocntrlPtr = 0x00003000;
80009a3e:	3b 00 00 f3 	mov %d15,12288
80009a42:	a5 ff 7c 10 	st.w f000047c <_SMALL_DATA4_+0x3fff847c>,%d15
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, oenEnabled == 1);

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
80009a46:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
}


boolean IfxScuWdt_enableWatchdogWithDebugger(void)
{
    boolean          status = 0, oenEnabled = 0, watchdogEnabled = 0;
80009a4a:	82 02       	mov %d2,0

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
    watchdogEnabled = (ostateValue & 0x00000080);

    if (!watchdogEnabled)
80009a4c:	37 0f e1 f3 	extr.u %d15,%d15,7,1
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, watchdogEnabled == 1);

    return status;
}
80009a50:	ea 12       	cmovn %d2,%d15,1
80009a52:	00 90       	ret 

    if (!oenEnabled)
    {
        /* enable the debug interface (OSTATE.OEN )if it is not already enabled */
        /* pattern for enabling OSTATE.OEN */
        *oecPtr = 0xA1;
80009a54:	3b 10 0a 20 	mov %d2,161
80009a58:	a5 f2 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d2
        *oecPtr = 0x5E;
80009a5c:	da 5e       	mov %d15,94
80009a5e:	a5 ff 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d15
        *oecPtr = 0xA1;
80009a62:	a5 f2 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d2
        *oecPtr = 0x5E;
80009a66:	a5 ff 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d15

        /* read OSTATE.OEN again*/
        ostateValue = *ostatePtr;
80009a6a:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
        oenEnabled  = (ostateValue & 0x00000001);
    }

    if (oenEnabled)
80009a6e:	6f 0f e8 ff 	jnz.t %d15,0,80009a3e <IfxScuWdt_enableWatchdogWithDebugger+0x6>
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, oenEnabled == 1);

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
80009a72:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
        /* set watchdog suspend bit in OSTATE reg, by writing OCNTRL.WDTSUS and OCNTRL.WDTSUS_P together */
        *ocntrlPtr = 0x00003000;
    }
    else
    {
        status = 1;
80009a76:	82 12       	mov %d2,1

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
    watchdogEnabled = (ostateValue & 0x00000080);

    if (!watchdogEnabled)
80009a78:	37 0f e1 f3 	extr.u %d15,%d15,7,1
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, watchdogEnabled == 1);

    return status;
}
80009a7c:	ea 12       	cmovn %d2,%d15,1
80009a7e:	00 90       	ret 

80009a80 <CAN_RxInt0Handler>:
}


IFX_INLINE void IfxCpu_enableInterrupts(void)
{
    __enable();
80009a80:	0d 00 00 03 	enable 
    IfxMultican_Status readStatus;
    static uint32_t u32nuTemp1=0u;
    static uint32_t u32nuTemp2=0u;

    IfxCpu_enableInterrupts();
    readStatus=IfxMultican_Can_MsgObj_readMessage(&stEcu1Can.CanEcu1MsgRxObj[0], &stRxMsgData[0]);
80009a84:	91 00 00 f7 	movh.a %a15,28672
80009a88:	d9 ff 88 51 	lea %a15,[%a15]6472 <70001948 <stRxMsgData>>
80009a8c:	91 00 00 47 	movh.a %a4,28672
80009a90:	d9 44 84 b1 	lea %a4,[%a4]6852 <70001ac4 <stEcu1Can+0xb0>>
80009a94:	40 f5       	mov.aa %a5,%a15
80009a96:	6d ff f2 e2 	call 8000607a <IfxMultican_Can_MsgObj_readMessage>

    if(readStatus==IfxMultican_Status_newData){
80009a9a:	3b 00 10 f0 	mov %d15,256
80009a9e:	5f f2 03 00 	jeq %d2,%d15,80009aa4 <CAN_RxInt0Handler+0x24>
80009aa2:	00 90       	ret 

    	setLED1(0);
80009aa4:	82 04       	mov %d4,0
80009aa6:	6d 00 23 09 	call 8000acec <setLED1>
    	setLED2(1);
80009aaa:	82 14       	mov %d4,1
80009aac:	6d 00 2d 09 	call 8000ad06 <setLED2>
        u32nuTemp1=stRxMsgData[0].data[0]; //dataLow
80009ab0:	4c f2       	ld.w %d15,[%a15]8
80009ab2:	91 00 00 27 	movh.a %a2,28672
80009ab6:	59 2f 84 51 	st.w [%a2]6468 <70001944 <u32nuTemp1.36662>>,%d15
        u32nuTemp2=stRxMsgData[0].data[1]; //dataHigh
80009aba:	4c f3       	ld.w %d15,[%a15]12
80009abc:	91 00 00 f7 	movh.a %a15,28672
80009ac0:	59 ff 80 51 	st.w [%a15]6464 <70001940 <u32nuTemp2.36663>>,%d15
        u32nuCanRxCnt++;
80009ac4:	91 00 00 f7 	movh.a %a15,28672
80009ac8:	19 ff 90 81 	ld.w %d15,[%a15]6672 <70001a10 <u32nuCanRxCnt>>
80009acc:	c2 1f       	add %d15,1
80009ace:	59 ff 90 81 	st.w [%a15]6672 <70001a10 <u32nuCanRxCnt>>,%d15
80009ad2:	00 90       	ret 

80009ad4 <Driver_Can_Init>:

}
void Driver_Can_Init(void)
{
    /* create module config */
    InterruptInstall(SRC_ID_CANINT0, (void(*)(void))CAN_RxInt0Handler,5,0);
80009ad4:	91 10 00 48 	movh.a %a4,32769
        u32nuCanRxCnt++;
    }

}
void Driver_Can_Init(void)
{
80009ad8:	20 d0       	sub.a %sp,208
    /* create module config */
    InterruptInstall(SRC_ID_CANINT0, (void(*)(void))CAN_RxInt0Handler,5,0);
80009ada:	82 55       	mov %d5,5
80009adc:	82 06       	mov %d6,0
80009ade:	d9 44 80 a9 	lea %a4,[%a4]-25984
80009ae2:	3b 00 24 40 	mov %d4,576
80009ae6:	6d 00 41 0c 	call 8000b368 <InterruptInstall>
	setLED1(0);
80009aea:	82 04       	mov %d4,0
80009aec:	6d 00 00 09 	call 8000acec <setLED1>
	setLED2(0);
80009af0:	82 04       	mov %d4,0
80009af2:	6d 00 0a 09 	call 8000ad06 <setLED2>
    IfxMultican_Can_Config canConfig;
    IfxMultican_Can_initModuleConfig(&canConfig, &MODULE_CAN);
80009af6:	91 20 00 5f 	movh.a %a5,61442
80009afa:	d9 a4 04 20 	lea %a4,[%sp]132
80009afe:	d9 55 00 08 	lea %a5,[%a5]-32768 <f0018000 <_SMALL_DATA4_+0x40010000>>
80009b02:	6d ff ef e6 	call 800068e0 <IfxMultican_Can_initModuleConfig>

    /* initialize module */
    IfxMultican_Can_initModule(&stEcu1Can.CanEcu1, &canConfig);
80009b06:	91 00 00 c7 	movh.a %a12,28672
80009b0a:	d9 cc 94 81 	lea %a12,[%a12]6676 <70001a14 <stEcu1Can>>
80009b0e:	40 c4       	mov.aa %a4,%a12
80009b10:	d9 a5 04 20 	lea %a5,[%sp]132
80009b14:	6d ff 0d e6 	call 8000672e <IfxMultican_Can_initModule>

    /* create CAN node config */
    IfxMultican_Can_NodeConfig canNodeConfig;
    IfxMultican_Can_Node_initConfig(&canNodeConfig, &stEcu1Can.CanEcu1);

    canNodeConfig.baudrate = 500000UL;     /*500kbps*/
80009b18:	7b 80 00 f0 	movh %d15,8
    /* initialize module */
    IfxMultican_Can_initModule(&stEcu1Can.CanEcu1, &canConfig);

    /* create CAN node config */
    IfxMultican_Can_NodeConfig canNodeConfig;
    IfxMultican_Can_Node_initConfig(&canNodeConfig, &stEcu1Can.CanEcu1);
80009b1c:	d9 a4 00 10 	lea %a4,[%sp]64
80009b20:	40 c5       	mov.aa %a5,%a12

    canNodeConfig.baudrate = 500000UL;     /*500kbps*/
80009b22:	1b 0f 12 fa 	addi %d15,%d15,-24288
    /* initialize module */
    IfxMultican_Can_initModule(&stEcu1Can.CanEcu1, &canConfig);

    /* create CAN node config */
    IfxMultican_Can_NodeConfig canNodeConfig;
    IfxMultican_Can_Node_initConfig(&canNodeConfig, &stEcu1Can.CanEcu1);
80009b26:	6d ff c8 e4 	call 800064b6 <IfxMultican_Can_Node_initConfig>

    canNodeConfig.baudrate = 500000UL;     /*500kbps*/
80009b2a:	78 12       	st.w [%sp]72,%d15
    {
        //0 
        canNodeConfig.nodeId    = (IfxMultican_NodeId)((int)IfxMultican_NodeId_0);
80009b2c:	82 0f       	mov %d15,0
80009b2e:	e9 af 04 10 	st.b [%sp]68,%d15
        canNodeConfig.rxPin     = &IfxMultican_RXD0B_P20_7_IN;
80009b32:	7b 00 00 f8 	movh %d15,32768
80009b36:	1b 8f 34 f0 	addi %d15,%d15,840
80009b3a:	78 1a       	st.w [%sp]104,%d15
        canNodeConfig.rxPinMode = IfxPort_InputMode_pullUp;
80009b3c:	da 10       	mov %d15,16
80009b3e:	e9 af 2c 10 	st.b [%sp]108,%d15
        canNodeConfig.txPin     = &IfxMultican_TXD0_P20_8_OUT;
80009b42:	7b 00 00 f8 	movh %d15,32768
        canNodeConfig.txPinMode = IfxPort_OutputMode_pushPull;

        IfxMultican_Can_Node_init(&stEcu1Can.CanEcu1Node, &canNodeConfig);
80009b46:	d9 cf 04 00 	lea %a15,[%a12]4 <70000004 <__DSPR0_START+0x4>>
    {
        //0 
        canNodeConfig.nodeId    = (IfxMultican_NodeId)((int)IfxMultican_NodeId_0);
        canNodeConfig.rxPin     = &IfxMultican_RXD0B_P20_7_IN;
        canNodeConfig.rxPinMode = IfxPort_InputMode_pullUp;
        canNodeConfig.txPin     = &IfxMultican_TXD0_P20_8_OUT;
80009b4a:	1b cf 17 f0 	addi %d15,%d15,380
        canNodeConfig.txPinMode = IfxPort_OutputMode_pushPull;

        IfxMultican_Can_Node_init(&stEcu1Can.CanEcu1Node, &canNodeConfig);
80009b4e:	40 f4       	mov.aa %a4,%a15
    {
        //0 
        canNodeConfig.nodeId    = (IfxMultican_NodeId)((int)IfxMultican_NodeId_0);
        canNodeConfig.rxPin     = &IfxMultican_RXD0B_P20_7_IN;
        canNodeConfig.rxPinMode = IfxPort_InputMode_pullUp;
        canNodeConfig.txPin     = &IfxMultican_TXD0_P20_8_OUT;
80009b50:	78 1c       	st.w [%sp]112,%d15
        canNodeConfig.txPinMode = IfxPort_OutputMode_pushPull;

        IfxMultican_Can_Node_init(&stEcu1Can.CanEcu1Node, &canNodeConfig);
80009b52:	d9 a5 00 10 	lea %a5,[%sp]64
        //0 
        canNodeConfig.nodeId    = (IfxMultican_NodeId)((int)IfxMultican_NodeId_0);
        canNodeConfig.rxPin     = &IfxMultican_RXD0B_P20_7_IN;
        canNodeConfig.rxPinMode = IfxPort_InputMode_pullUp;
        canNodeConfig.txPin     = &IfxMultican_TXD0_P20_8_OUT;
        canNodeConfig.txPinMode = IfxPort_OutputMode_pushPull;
80009b56:	3b 00 f8 ff 	mov %d15,-128
80009b5a:	e9 af 34 10 	st.b [%sp]116,%d15

        IfxMultican_Can_Node_init(&stEcu1Can.CanEcu1Node, &canNodeConfig);
80009b5e:	6d ff 4e e3 	call 800061fa <IfxMultican_Can_Node_init>

static void Driver_Can_EnrollObject(int32_t msgObjId,  uint32_t msgId, uint8_t frameType, uint8_t msgDlc,  uint32_t extendedFrame, IfxMultican_Can_MsgObj* pArrObjNum)
{
    /* create message object config */
    IfxMultican_Can_MsgObjConfig canMsgObjConfig;
    IfxMultican_Can_MsgObj_initConfig(&canMsgObjConfig, &stEcu1Can.CanEcu1Node);
80009b62:	40 f5       	mov.aa %a5,%a15
80009b64:	d9 a4 04 00 	lea %a4,[%sp]4
80009b68:	6d ff 02 e2 	call 80005f6c <IfxMultican_Can_MsgObj_initConfig>

    canMsgObjConfig.msgObjId              = msgObjId;
    canMsgObjConfig.messageId             = msgId;
80009b6c:	3b 00 20 f0 	mov %d15,512
80009b70:	78 0a       	st.w [%sp]40,%d15
    canMsgObjConfig.frame                 = frameType;
    canMsgObjConfig.control.messageLen    = msgDlc;
    canMsgObjConfig.control.extendedFrame = extendedFrame;
80009b72:	39 af 12 00 	ld.bu %d15,[%sp]18
    canMsgObjConfig.acceptanceMask        = 0x7FFFFFFFUL;
80009b76:	82 f9       	mov %d9,-1
    canMsgObjConfig.control.matchingId    = TRUE;
80009b78:	16 fe       	and %d15,254
80009b7a:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
{
    /* create message object config */
    IfxMultican_Can_MsgObjConfig canMsgObjConfig;
    IfxMultican_Can_MsgObj_initConfig(&canMsgObjConfig, &stEcu1Can.CanEcu1Node);

    canMsgObjConfig.msgObjId              = msgObjId;
80009b7e:	82 08       	mov %d8,0
    canMsgObjConfig.messageId             = msgId;
    canMsgObjConfig.frame                 = frameType;
80009b80:	82 1a       	mov %d10,1
    canMsgObjConfig.control.messageLen    = msgDlc;
80009b82:	3b 80 00 b0 	mov %d11,8
    canMsgObjConfig.control.extendedFrame = extendedFrame;
    canMsgObjConfig.acceptanceMask        = 0x7FFFFFFFUL;
80009b86:	06 f9       	sh %d9,-1
        SRC_CAN_CAN0_INT0.B.SRPN=5u;
        SRC_CAN_CAN0_INT0.B.TOS=0u;
        SRC_CAN_CAN0_INT0.B.SRE=1u;
    }
    /* initialize message object */
    IfxMultican_Can_MsgObj_init(pArrObjNum, &canMsgObjConfig);
80009b88:	d9 c4 10 00 	lea %a4,[%a12]16 <70000010 <__DSPR0_START+0x10>>
80009b8c:	d9 a5 04 00 	lea %a5,[%sp]4 <70000010 <__DSPR0_START+0x10>>
    canMsgObjConfig.messageId             = msgId;
    canMsgObjConfig.frame                 = frameType;
    canMsgObjConfig.control.messageLen    = msgDlc;
    canMsgObjConfig.control.extendedFrame = extendedFrame;
    canMsgObjConfig.acceptanceMask        = 0x7FFFFFFFUL;
    canMsgObjConfig.control.matchingId    = TRUE;
80009b90:	e9 af 12 00 	st.b [%sp]18 <70000010 <__DSPR0_START+0x10>>,%d15
{
    /* create message object config */
    IfxMultican_Can_MsgObjConfig canMsgObjConfig;
    IfxMultican_Can_MsgObj_initConfig(&canMsgObjConfig, &stEcu1Can.CanEcu1Node);

    canMsgObjConfig.msgObjId              = msgObjId;
80009b94:	59 a8 08 00 	st.w [%sp]8 <70000010 <__DSPR0_START+0x10>>,%d8
    canMsgObjConfig.messageId             = msgId;
    canMsgObjConfig.frame                 = frameType;
80009b98:	e9 aa 20 00 	st.b [%sp]32 <70000010 <__DSPR0_START+0x10>>,%d10
    canMsgObjConfig.control.messageLen    = msgDlc;
80009b9c:	e9 ab 11 00 	st.b [%sp]17 <70000010 <__DSPR0_START+0x10>>,%d11
    canMsgObjConfig.control.extendedFrame = extendedFrame;
    canMsgObjConfig.acceptanceMask        = 0x7FFFFFFFUL;
80009ba0:	59 a9 24 00 	st.w [%sp]36 <70000010 <__DSPR0_START+0x10>>,%d9
        SRC_CAN_CAN0_INT0.B.SRPN=5u;
        SRC_CAN_CAN0_INT0.B.TOS=0u;
        SRC_CAN_CAN0_INT0.B.SRE=1u;
    }
    /* initialize message object */
    IfxMultican_Can_MsgObj_init(pArrObjNum, &canMsgObjConfig);
80009ba4:	6d ff b2 dc 	call 80005508 <IfxMultican_Can_MsgObj_init>
{
    /* create message object config */
    IfxMultican_Can_MsgObjConfig canMsgObjConfig;
    IfxMultican_Can_MsgObj_initConfig(&canMsgObjConfig, &stEcu1Can.CanEcu1Node);

    canMsgObjConfig.msgObjId              = msgObjId;
80009ba8:	da 0a       	mov %d15,10

static void Driver_Can_EnrollObject(int32_t msgObjId,  uint32_t msgId, uint8_t frameType, uint8_t msgDlc,  uint32_t extendedFrame, IfxMultican_Can_MsgObj* pArrObjNum)
{
    /* create message object config */
    IfxMultican_Can_MsgObjConfig canMsgObjConfig;
    IfxMultican_Can_MsgObj_initConfig(&canMsgObjConfig, &stEcu1Can.CanEcu1Node);
80009baa:	40 f5       	mov.aa %a5,%a15
80009bac:	d9 a4 04 00 	lea %a4,[%sp]4
80009bb0:	6d ff de e1 	call 80005f6c <IfxMultican_Can_MsgObj_initConfig>

    canMsgObjConfig.msgObjId              = msgObjId;
80009bb4:	78 02       	st.w [%sp]8,%d15
    canMsgObjConfig.messageId             = msgId;
80009bb6:	3b 00 10 f0 	mov %d15,256
80009bba:	78 0a       	st.w [%sp]40,%d15
    canMsgObjConfig.frame                 = frameType;
    canMsgObjConfig.control.messageLen    = msgDlc;
    canMsgObjConfig.control.extendedFrame = extendedFrame;
80009bbc:	39 af 12 00 	ld.bu %d15,[%sp]18
    canMsgObjConfig.control.matchingId    = TRUE;
    if(frameType==IfxMultican_Frame_receive)
    {
        canMsgObjConfig.rxInterrupt.enabled=TRUE;
        canMsgObjConfig.rxInterrupt.srcId=0u; //source id 0
        SRC_CAN_CAN0_INT0.B.SRPN=5u;
80009bc0:	91 40 00 ff 	movh.a %a15,61444
    canMsgObjConfig.messageId             = msgId;
    canMsgObjConfig.frame                 = frameType;
    canMsgObjConfig.control.messageLen    = msgDlc;
    canMsgObjConfig.control.extendedFrame = extendedFrame;
    canMsgObjConfig.acceptanceMask        = 0x7FFFFFFFUL;
    canMsgObjConfig.control.matchingId    = TRUE;
80009bc4:	16 fe       	and %d15,254
80009bc6:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    IfxMultican_Can_MsgObjConfig canMsgObjConfig;
    IfxMultican_Can_MsgObj_initConfig(&canMsgObjConfig, &stEcu1Can.CanEcu1Node);

    canMsgObjConfig.msgObjId              = msgObjId;
    canMsgObjConfig.messageId             = msgId;
    canMsgObjConfig.frame                 = frameType;
80009bca:	e9 a8 20 00 	st.b [%sp]32,%d8
    canMsgObjConfig.control.messageLen    = msgDlc;
80009bce:	e9 ab 11 00 	st.b [%sp]17,%d11
    canMsgObjConfig.control.extendedFrame = extendedFrame;
    canMsgObjConfig.acceptanceMask        = 0x7FFFFFFFUL;
80009bd2:	59 a9 24 00 	st.w [%sp]36,%d9
    canMsgObjConfig.control.matchingId    = TRUE;
80009bd6:	e9 af 12 00 	st.b [%sp]18,%d15
    if(frameType==IfxMultican_Frame_receive)
    {
        canMsgObjConfig.rxInterrupt.enabled=TRUE;
80009bda:	e9 aa 2e 00 	st.b [%sp]46,%d10
        canMsgObjConfig.rxInterrupt.srcId=0u; //source id 0
80009bde:	e9 a8 2f 00 	st.b [%sp]47,%d8
        SRC_CAN_CAN0_INT0.B.SRPN=5u;
80009be2:	d9 ff 80 48 	lea %a15,[%a15]-30464 <f0038900 <_SMALL_DATA4_+0x40030900>>
80009be6:	4c f0       	ld.w %d15,[%a15]0
        SRC_CAN_CAN0_INT0.B.TOS=0u;
        SRC_CAN_CAN0_INT0.B.SRE=1u;
    }
    /* initialize message object */
    IfxMultican_Can_MsgObj_init(pArrObjNum, &canMsgObjConfig);
80009be8:	d9 c4 30 20 	lea %a4,[%a12]176 <700000b0 <__DSPR0_START+0xb0>>
    canMsgObjConfig.control.matchingId    = TRUE;
    if(frameType==IfxMultican_Frame_receive)
    {
        canMsgObjConfig.rxInterrupt.enabled=TRUE;
        canMsgObjConfig.rxInterrupt.srcId=0u; //source id 0
        SRC_CAN_CAN0_INT0.B.SRPN=5u;
80009bec:	b7 5f 08 f0 	insert %d15,%d15,5,0,8
        SRC_CAN_CAN0_INT0.B.TOS=0u;
        SRC_CAN_CAN0_INT0.B.SRE=1u;
    }
    /* initialize message object */
    IfxMultican_Can_MsgObj_init(pArrObjNum, &canMsgObjConfig);
80009bf0:	d9 a5 04 00 	lea %a5,[%sp]4
    canMsgObjConfig.control.matchingId    = TRUE;
    if(frameType==IfxMultican_Frame_receive)
    {
        canMsgObjConfig.rxInterrupt.enabled=TRUE;
        canMsgObjConfig.rxInterrupt.srcId=0u; //source id 0
        SRC_CAN_CAN0_INT0.B.SRPN=5u;
80009bf4:	68 0f       	st.w [%a15]0,%d15
        SRC_CAN_CAN0_INT0.B.TOS=0u;
80009bf6:	4c f0       	ld.w %d15,[%a15]0
80009bf8:	b7 0f 82 f5 	insert %d15,%d15,0,11,2
80009bfc:	68 0f       	st.w [%a15]0,%d15
        SRC_CAN_CAN0_INT0.B.SRE=1u;
80009bfe:	4c f0       	ld.w %d15,[%a15]0
80009c00:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
80009c04:	68 0f       	st.w [%a15]0,%d15
    }
    /* initialize message object */
    IfxMultican_Can_MsgObj_init(pArrObjNum, &canMsgObjConfig);
80009c06:	1d ff 81 dc 	j 80005508 <IfxMultican_Can_MsgObj_init>

80009c0a <Driver_Can_TxTest>:
}

void Driver_Can_TxTest(void)
{
80009c0a:	20 18       	sub.a %sp,24
    const uint32 dataLow  = 0x66660000; //4
    const uint32 dataHigh = 0xaaaa0000; //4 8 

    /* Transmit Data */
    {
    	setLED1(1);
80009c0c:	82 14       	mov %d4,1
80009c0e:	6d 00 6f 08 	call 8000acec <setLED1>
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxMultican_Message_init(IfxMultican_Message *msg, uint32 id, uint32 dataLow, uint32 dataHigh, IfxMultican_DataLengthCode lengthCode)
{
    msg->id          = id;
80009c12:	3b 00 20 f0 	mov %d15,512
    	setLED2(0);
80009c16:	82 04       	mov %d4,0
80009c18:	6d 00 77 08 	call 8000ad06 <setLED2>
80009c1c:	78 01       	st.w [%sp]4,%d15
    msg->data[0]     = dataLow;
80009c1e:	7b 60 66 f6 	movh %d15,26214
80009c22:	78 03       	st.w [%sp]12,%d15
    msg->data[1]     = dataHigh;
80009c24:	7b a0 aa fa 	movh %d15,43690
80009c28:	78 04       	st.w [%sp]16,%d15
    msg->lengthCode  = lengthCode;
80009c2a:	da 08       	mov %d15,8
80009c2c:	2c a8       	st.b [%sp]8,%d15
80009c2e:	91 00 00 f7 	movh.a %a15,28672

    msg->fastBitRate = FALSE;
80009c32:	82 0f       	mov %d15,0
80009c34:	e9 af 14 00 	st.b [%sp]20,%d15
80009c38:	d9 ff a4 81 	lea %a15,[%a15]6692 <70001a24 <stEcu1Can+0x10>>
        IfxMultican_Message msg;
        IfxMultican_Message_init(&msg, 0x200, dataLow, dataHigh, IfxMultican_DataLengthCode_8);

        //1   1  
        while (IfxMultican_Can_MsgObj_sendMessage(&stEcu1Can.CanEcu1MsgTxObj[0], &msg) == IfxMultican_Status_notSentBusy)
80009c3c:	40 f4       	mov.aa %a4,%a15
80009c3e:	d9 a5 04 00 	lea %a5,[%sp]4
80009c42:	6d ff 48 e2 	call 800060d2 <IfxMultican_Can_MsgObj_sendMessage>
80009c46:	8b 02 02 22 	eq %d2,%d2,32
80009c4a:	df 02 f9 ff 	jne %d2,0,80009c3c <Driver_Can_TxTest+0x32>
        {

        }

    }
}
80009c4e:	00 90       	ret 

80009c50 <_init_uart3>:
	unsigned int denominator = 3125;
	unsigned int pisel = 3; /* select ARXnD */

	/* ARX3D/P32.2 (RXD), ATX3/P15.7 (TXD) */
	/* Set TXD/P15.7 to "output" and "high" */
	MODULE_P15.IOCR4.B.PC7 = 0x12;
80009c50:	91 40 00 ff 	movh.a %a15,61444
80009c54:	d9 ff 40 4b 	lea %a15,[%a15]-19200 <f003b500 <_SMALL_DATA4_+0x40033500>>
80009c58:	4c f5       	ld.w %d15,[%a15]20
80009c5a:	7b 00 00 29 	movh %d2,36864
80009c5e:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80009c62:	a6 2f       	or %d15,%d2
80009c64:	68 5f       	st.w [%a15]20,%d15
	MODULE_P15.OUT.B.P7 = 1;
80009c66:	4c f0       	ld.w %d15,[%a15]0
80009c68:	96 80       	or %d15,128
80009c6a:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN3.CLC.U = 0;
80009c6c:	c5 ff 80 40 	lea %a15,f0000900 <_SMALL_DATA4_+0x3fff8900>
80009c70:	82 0f       	mov %d15,0
	/* Set TXD/P15.7 to "output" and "high" */
	MODULE_P15.IOCR4.B.PC7 = 0x12;
	MODULE_P15.OUT.B.P7 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
80009c72:	6d 00 21 3a 	call 800110b4 <unlock_wdtcon>
	MODULE_ASCLIN3.CLC.U = 0;
80009c76:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80009c78:	6d 00 34 3a 	call 800110e0 <lock_wdtcon>
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;
80009c7c:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
80009c7e:	48 12       	ld.w %d2,[%a15]4
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80009c80:	91 40 00 2f 	movh.a %a2,61444
	lock_wdtcon();
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
80009c84:	b7 32 03 20 	insert %d2,%d2,3,0,3
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80009c88:	d9 22 00 08 	lea %a2,[%a2]-32768 <f0038000 <_SMALL_DATA4_+0x40030000>>
	lock_wdtcon();
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
80009c8c:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN3.CSR.U = 0;
80009c8e:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN3.TXFIFOCON.U = (1 << 6)	/* INW: (1 == 1 byte) */
80009c92:	da 43       	mov %d15,67
80009c94:	68 3f       	st.w [%a15]12,%d15
						  | (1 << 1)	/* ENO */
						  | (1 << 0);	/* FLUSH */
	MODULE_ASCLIN3.RXFIFOCON.U = (1 << 31)  /* BUF: (1 == Single Stage RX Buffer) */
80009c96:	9b 0f 00 f8 	addih %d15,%d15,32768
80009c9a:	68 4f       	st.w [%a15]16,%d15
						  | (1 << 6)	/* OUTW: (1 == 1 byte) */
						  | (1 << 1)	/* ENI */
						  | (1 << 0);	/* FLUSH */

	/* 38400 */
	MODULE_ASCLIN3.BITCON.U = ( 9 << 0)		/* PRESCALER: 10 */
80009c9c:	7b f0 90 f8 	movh %d15,35087
80009ca0:	1b 9f 00 f0 	addi %d15,%d15,9
80009ca4:	68 5f       	st.w [%a15]20,%d15
					   | (15 << 16)		/* OVERSAMPLING: 16 */
					   | ( 9 << 24)		/* SAMPLEPOINT: position 7,8,9 */
					   | (1u << 31);	/* SM: 3 samples per bit */
	/* data format: 8N1 */
	MODULE_ASCLIN3.FRAMECON.U = (1 << 9)		/* STOP: 1 bit */
80009ca6:	3b 00 20 f0 	mov %d15,512
80009caa:	68 6f       	st.w [%a15]24,%d15
						 | (0 << 16)	/* MODE: Init */
						 | (0 << 30);	/* PEN: no parity */
	MODULE_ASCLIN3.DATCON.U = (7 << 0);		/* DATLEN: 8 bit */
80009cac:	82 7f       	mov %d15,7
80009cae:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value */
	MODULE_ASCLIN3.BRG.U = (denominator << 0)	/* DENOMINATOR */
80009cb0:	7b 00 0c f0 	movh %d15,192
80009cb4:	1b 5f c3 f0 	addi %d15,%d15,3125
80009cb8:	68 8f       	st.w [%a15]32,%d15
					| (numerator << 16);	/* NUMERATOR */

	MODULE_ASCLIN3.FRAMECON.B.MODE = 1;		/* ASC mode */
80009cba:	4c f6       	ld.w %d15,[%a15]24
80009cbc:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
80009cc0:	68 6f       	st.w [%a15]24,%d15
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */
80009cc2:	82 1f       	mov %d15,1
80009cc4:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
80009cc8:	7b 00 00 f1 	movh %d15,4096
80009ccc:	59 ff 00 10 	st.w [%a15]64 <f0040040 <_SMALL_DATA4_+0x40038040>>,%d15
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80009cd0:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80009cd4:	b7 0f 82 f5 	insert %d15,%d15,0,11,2
80009cd8:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.SRPN = 1;	// priority
80009cdc:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80009ce0:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80009ce4:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.SRE = 1;	// enable
80009ce8:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80009cec:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
80009cf0:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15

	TX_START(MODULE_ASCLIN3);
80009cf4:	7b 00 00 f8 	movh %d15,32768
80009cf8:	68 ef       	st.w [%a15]56,%d15
80009cfa:	00 90       	ret 

80009cfc <_out_uart3>:

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
80009cfc:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80009d00:	ff 0f fe 7f 	jge %d15,0,80009cfc <_out_uart3>

	TX_CLEAR(MODULE_ASCLIN3);
80009d04:	7b 00 00 f8 	movh %d15,32768
80009d08:	a5 ff bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d15

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
80009d0c:	a5 f4 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d4
80009d10:	00 90       	ret 

80009d12 <_in_uart3>:

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80009d12:	7b 00 00 41 	movh %d4,4096
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80009d16:	7b 50 40 30 	movh %d3,1029
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
80009d1a:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80009d1e:	ef cf fe 7f 	jz.t %d15,28,80009d1a <_in_uart3+0x8>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80009d22:	85 f2 88 50 	ld.w %d2,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80009d26:	a5 f4 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d4
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80009d2a:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80009d2e:	26 3f       	and %d15,%d3
80009d30:	ee 04       	jnz %d15,80009d38 <_in_uart3+0x26>

	/* wait for a new character */
	while (_poll_uart3(&ch) == 0);

	return ch;
}
80009d32:	8f f2 0f 21 	and %d2,%d2,255
80009d36:	00 90       	ret 
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
80009d38:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3
80009d3c:	3c ef       	j 80009d1a <_in_uart3+0x8>

80009d3e <_poll_uart3>:
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
80009d3e:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
   else 0
 */
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
80009d42:	82 02       	mov %d2,0

	if (RX_READY(MODULE_ASCLIN3))
80009d44:	ef cf 10 00 	jz.t %d15,28,80009d64 <_poll_uart3+0x26>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80009d48:	7b 00 00 f1 	movh %d15,4096
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80009d4c:	85 f4 88 50 	ld.w %d4,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80009d50:	a5 ff bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d15
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80009d54:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80009d58:	7b 50 40 30 	movh %d3,1029
80009d5c:	26 3f       	and %d15,%d3
80009d5e:	ee 04       	jnz %d15,80009d66 <_poll_uart3+0x28>
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80009d60:	34 44       	st.b [%a4],%d4
		}
		else
		{
			/* this is a valid character */
			*chr = ret;
			res = 1;
80009d62:	82 12       	mov %d2,1
		}
	}

	return res;
}
80009d64:	00 90       	ret 
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
80009d66:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3
80009d6a:	00 90       	ret 

80009d6c <usr_vsprintf>:
	*buf = '\0';
	return length;
}

int usr_vsprintf(char *dest, const char *fmt, va_list ap)
{
80009d6c:	20 70       	sub.a %sp,112
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
80009d6e:	7b 10 00 e8 	movh %d14,32769
	*buf = '\0';
	return length;
}

int usr_vsprintf(char *dest, const char *fmt, va_list ap)
{
80009d72:	80 4d       	mov.d %d13,%a4
80009d74:	40 5c       	mov.aa %a12,%a5
	char c, sign, *cp, *dp = dest;
80009d76:	40 4f       	mov.aa %a15,%a4
		}
		else
		{
			if (c == '\n')
			{
				*dp++= '\r';
80009d78:	3b d0 00 b0 	mov %d11,13
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
80009d7c:	1b 0e e9 e9 	addi %d14,%d14,-24944
			}
			if (pad_on_right)
			{
				while (pad-- > 0)
				{
					*dp++= ' ';
80009d80:	3b 00 02 90 	mov %d9,32
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
80009d84:	d9 ae 20 00 	lea %a14,[%sp]32
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80009d88:	79 cf 00 00 	ld.b %d15,[%a12]0
80009d8c:	6e 0e       	jz %d15,80009da8 <usr_vsprintf+0x3c>
	{
		cp = buf;
		length = 0;
		if (c == '%')
80009d8e:	8b 5f 22 32 	ne %d3,%d15,37
80009d92:	76 3f       	jz %d3,80009db0 <usr_vsprintf+0x44>
				}
			}
		}
		else
		{
			if (c == '\n')
80009d94:	8b af 20 32 	ne %d3,%d15,10
80009d98:	df 03 24 01 	jeq %d3,0,80009fe0 <usr_vsprintf+0x274>
			{
				*dp++= '\r';
			}
			*dp++ = c;
80009d9c:	28 0f       	st.b [%a15]0,%d15
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80009d9e:	b0 1c       	add.a %a12,1
80009da0:	79 cf 00 00 	ld.b %d15,[%a12]0
		{
			if (c == '\n')
			{
				*dp++= '\r';
			}
			*dp++ = c;
80009da4:	b0 1f       	add.a %a15,1
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80009da6:	ee f4       	jnz %d15,80009d8e <usr_vsprintf+0x22>
		}
	}

	*dp = '\0';

	return ((int)dp - (int)dest);
80009da8:	80 f2       	mov.d %d2,%a15
			}
			*dp++ = c;
		}
	}

	*dp = '\0';
80009daa:	28 0f       	st.b [%a15]0,%d15

	return ((int)dp - (int)dest);
80009dac:	a2 d2       	sub %d2,%d13
80009dae:	00 90       	ret 
	{
		cp = buf;
		length = 0;
		if (c == '%')
		{
			c = *fmt++;
80009db0:	79 cf 01 00 	ld.b %d15,[%a12]1
80009db4:	d9 c2 02 00 	lea %a2,[%a12]2
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
80009db8:	8b df 02 32 	eq %d3,%d15,45
		cp = buf;
		length = 0;
		if (c == '%')
		{
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
80009dbc:	82 0a       	mov %d10,0
			if (c == '-')
80009dbe:	df 03 15 81 	jne %d3,0,80009fe8 <usr_vsprintf+0x27c>
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80009dc2:	8b 0f 23 32 	ne %d3,%d15,48
				zero_fill = TRUE;
				c = *fmt++;
			}
			else
			{
				zero_fill = FALSE;
80009dc6:	82 0c       	mov %d12,0
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80009dc8:	df 03 1a 01 	jeq %d3,0,80009ffc <usr_vsprintf+0x290>
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80009dcc:	1b 0f fd 3f 	addi %d3,%d15,-48
80009dd0:	8f f3 0f 41 	and %d4,%d3,255
80009dd4:	40 2c       	mov.aa %a12,%a2
80009dd6:	82 08       	mov %d8,0
80009dd8:	ff a4 0f 80 	jge.u %d4,10,80009df6 <usr_vsprintf+0x8a>
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
80009ddc:	79 2f 00 00 	ld.b %d15,[%a2]0
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
			{
				left_prec = (left_prec * 10) + (c - '0');
80009de0:	13 a8 20 83 	madd %d8,%d3,%d8,10
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80009de4:	1b 0f fd 3f 	addi %d3,%d15,-48
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
80009de8:	d9 2c 01 00 	lea %a12,[%a2]1
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80009dec:	8f f3 0f 41 	and %d4,%d3,255
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
80009df0:	40 c2       	mov.aa %a2,%a12
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80009df2:	bf a4 f5 ff 	jlt.u %d4,10,80009ddc <usr_vsprintf+0x70>
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
80009df6:	8b ef 22 32 	ne %d3,%d15,46
80009dfa:	df 03 07 01 	jeq %d3,0,8000a008 <usr_vsprintf+0x29c>
			{
				right_prec = left_prec;
			}
			sign = '\0';
			/* handle type modifier */
			if (c == 'l' || c == 'h')
80009dfe:	8f 4f c0 31 	andn %d3,%d15,4
80009e02:	8b 83 26 32 	ne %d3,%d3,104
80009e06:	f6 34       	jnz %d3,80009e0e <usr_vsprintf+0xa2>
			{
				c = *fmt++;
80009e08:	79 cf 00 00 	ld.b %d15,[%a12]0
80009e0c:	b0 1c       	add.a %a12,1
			}
			switch (c)
80009e0e:	1b bf fd 4f 	addi %d4,%d15,-37
80009e12:	8b 44 a5 32 	ge.u %d3,%d4,84
80009e16:	df 03 38 00 	jeq %d3,0,80009e86 <usr_vsprintf+0x11a>
				case 'P' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
80009e1a:	da 3f       	mov %d15,63
80009e1c:	28 0f       	st.b [%a15]0,%d15
80009e1e:	82 f4       	mov %d4,-1
80009e20:	b0 1f       	add.a %a15,1
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
		length = 0;
80009e22:	82 02       	mov %d2,0
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
80009e24:	40 ad       	mov.aa %a13,%sp
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
80009e26:	a2 28       	sub %d8,%d2
80009e28:	82 03       	mov %d3,0
			if (sign != '\0')
			{
				pad--;
			}
			if (zero_fill)
80009e2a:	df 0c 08 01 	jeq %d12,0,8000a03a <usr_vsprintf+0x2ce>
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
80009e2e:	df 0a 91 01 	jeq %d10,0,8000a150 <usr_vsprintf+0x3e4>
			}
			if (sign != '\0')
			{
				*dp++ = sign;
			}
			while (length-- > 0)
80009e32:	bf 12 1f 00 	jlt %d2,1,80009e70 <usr_vsprintf+0x104>
			{
				c = *cp++;
				if (c == '\n')
				{
					*dp++ = '\r';
80009e36:	80 d2       	mov.d %d2,%a13
80009e38:	80 df       	mov.d %d15,%a13
80009e3a:	46 02       	not %d2
80009e3c:	1b 14 00 30 	addi %d3,%d4,1
80009e40:	42 2f       	add %d15,%d2
80009e42:	42 3f       	add %d15,%d3
80009e44:	8b 04 80 42 	ge %d4,%d4,0
80009e48:	ab 0f 80 44 	sel %d4,%d4,%d15,0
80009e4c:	60 42       	mov.a %a2,%d4
					*dp++ = c;
				}
			}
			if (sign != '\0')
			{
				*dp++ = sign;
80009e4e:	40 d3       	mov.aa %a3,%a13
			}
			while (length-- > 0)
			{
				c = *cp++;
80009e50:	79 3f 00 00 	ld.b %d15,[%a3]0
80009e54:	d9 37 01 00 	lea %a7,[%a3]1
				if (c == '\n')
80009e58:	8b af 20 32 	ne %d3,%d15,10
80009e5c:	40 f3       	mov.aa %a3,%a15
80009e5e:	df 03 75 01 	jeq %d3,0,8000a148 <usr_vsprintf+0x3dc>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
80009e62:	2c 30       	st.b [%a3]0,%d15
80009e64:	d9 3f 01 00 	lea %a15,[%a3]1
			{
				*dp++ = sign;
			}
			while (length-- > 0)
			{
				c = *cp++;
80009e68:	40 73       	mov.aa %a3,%a7
80009e6a:	fc 23       	loop %a2,80009e50 <usr_vsprintf+0xe4>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
			}
			if (pad_on_right)
80009e6c:	df 0a 8e 7f 	jeq %d10,0,80009d88 <usr_vsprintf+0x1c>
			{
				while (pad-- > 0)
80009e70:	bf 18 8c 7f 	jlt %d8,1,80009d88 <usr_vsprintf+0x1c>
				{
					*dp++= ' ';
80009e74:	80 ff       	mov.d %d15,%a15
80009e76:	01 f8 00 26 	addsc.a %a2,%a15,%d8,0
80009e7a:	46 0f       	not %d15
80009e7c:	10 22       	addsc.a %a2,%a2,%d15,0
80009e7e:	28 09       	st.b [%a15]0,%d9
80009e80:	b0 1f       	add.a %a15,1
80009e82:	fc 2e       	loop %a2,80009e7e <usr_vsprintf+0x112>
80009e84:	3c 82       	j 80009d88 <usr_vsprintf+0x1c>
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
80009e86:	60 e3       	mov.a %a3,%d14
80009e88:	01 34 02 26 	addsc.a %a2,%a3,%d4,2
80009e8c:	dc 02       	ji %a2
80009e8e:	00 00       	nop 
80009e90:	1d 00 59 01 	j 8000a142 <usr_vsprintf+0x3d6>
80009e94:	1d ff c3 ff 	j 80009e1a <usr_vsprintf+0xae>
80009e98:	1d ff c1 ff 	j 80009e1a <usr_vsprintf+0xae>
80009e9c:	1d ff bf ff 	j 80009e1a <usr_vsprintf+0xae>
80009ea0:	1d ff bd ff 	j 80009e1a <usr_vsprintf+0xae>
80009ea4:	1d ff bb ff 	j 80009e1a <usr_vsprintf+0xae>
80009ea8:	1d ff b9 ff 	j 80009e1a <usr_vsprintf+0xae>
80009eac:	1d ff b7 ff 	j 80009e1a <usr_vsprintf+0xae>
80009eb0:	1d ff b5 ff 	j 80009e1a <usr_vsprintf+0xae>
80009eb4:	1d ff b3 ff 	j 80009e1a <usr_vsprintf+0xae>
80009eb8:	1d ff b1 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ebc:	1d ff af ff 	j 80009e1a <usr_vsprintf+0xae>
80009ec0:	1d ff ad ff 	j 80009e1a <usr_vsprintf+0xae>
80009ec4:	1d ff ab ff 	j 80009e1a <usr_vsprintf+0xae>
80009ec8:	1d ff a9 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ecc:	1d ff a7 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ed0:	1d ff a5 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ed4:	1d ff a3 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ed8:	1d ff a1 ff 	j 80009e1a <usr_vsprintf+0xae>
80009edc:	1d ff 9f ff 	j 80009e1a <usr_vsprintf+0xae>
80009ee0:	1d ff 9d ff 	j 80009e1a <usr_vsprintf+0xae>
80009ee4:	1d ff 9b ff 	j 80009e1a <usr_vsprintf+0xae>
80009ee8:	1d ff 99 ff 	j 80009e1a <usr_vsprintf+0xae>
80009eec:	1d ff 97 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ef0:	1d ff 95 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ef4:	1d ff 93 ff 	j 80009e1a <usr_vsprintf+0xae>
80009ef8:	1d ff 91 ff 	j 80009e1a <usr_vsprintf+0xae>
80009efc:	1d ff 8f ff 	j 80009e1a <usr_vsprintf+0xae>
80009f00:	1d ff 8d ff 	j 80009e1a <usr_vsprintf+0xae>
80009f04:	1d ff 8b ff 	j 80009e1a <usr_vsprintf+0xae>
80009f08:	1d ff 89 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f0c:	1d ff 87 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f10:	1d ff 85 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f14:	1d ff 83 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f18:	1d ff 81 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f1c:	1d ff 7f ff 	j 80009e1a <usr_vsprintf+0xae>
80009f20:	1d ff 7d ff 	j 80009e1a <usr_vsprintf+0xae>
80009f24:	1d ff 7b ff 	j 80009e1a <usr_vsprintf+0xae>
80009f28:	1d ff 79 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f2c:	1d ff 77 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f30:	1d ff 75 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f34:	1d ff 73 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f38:	1d ff 71 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f3c:	1d 00 de 00 	j 8000a0f8 <usr_vsprintf+0x38c>
80009f40:	1d ff 6d ff 	j 80009e1a <usr_vsprintf+0xae>
80009f44:	1d ff 6b ff 	j 80009e1a <usr_vsprintf+0xae>
80009f48:	1d ff 69 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f4c:	1d ff 67 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f50:	1d ff 65 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f54:	1d ff 63 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f58:	1d ff 61 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f5c:	1d 00 bf 00 	j 8000a0da <usr_vsprintf+0x36e>
80009f60:	1d ff 5d ff 	j 80009e1a <usr_vsprintf+0xae>
80009f64:	1d ff 5b ff 	j 80009e1a <usr_vsprintf+0xae>
80009f68:	1d ff 59 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f6c:	1d ff 57 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f70:	1d ff 55 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f74:	1d ff 53 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f78:	1d ff 51 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f7c:	1d ff 4f ff 	j 80009e1a <usr_vsprintf+0xae>
80009f80:	1d ff 4d ff 	j 80009e1a <usr_vsprintf+0xae>
80009f84:	1d ff 4b ff 	j 80009e1a <usr_vsprintf+0xae>
80009f88:	1d 00 a3 00 	j 8000a0ce <usr_vsprintf+0x362>
80009f8c:	1d 00 a7 00 	j 8000a0da <usr_vsprintf+0x36e>
80009f90:	1d ff 45 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f94:	1d ff 43 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f98:	1d ff 41 ff 	j 80009e1a <usr_vsprintf+0xae>
80009f9c:	1d ff 3f ff 	j 80009e1a <usr_vsprintf+0xae>
80009fa0:	1d ff 3d ff 	j 80009e1a <usr_vsprintf+0xae>
80009fa4:	1d ff 3b ff 	j 80009e1a <usr_vsprintf+0xae>
80009fa8:	1d ff 39 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fac:	1d ff 37 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fb0:	1d ff 35 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fb4:	1d ff 33 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fb8:	1d ff 31 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fbc:	1d 00 63 00 	j 8000a082 <usr_vsprintf+0x316>
80009fc0:	1d ff 2d ff 	j 80009e1a <usr_vsprintf+0xae>
80009fc4:	1d ff 2b ff 	j 80009e1a <usr_vsprintf+0xae>
80009fc8:	1d 00 52 00 	j 8000a06c <usr_vsprintf+0x300>
80009fcc:	1d ff 27 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fd0:	1d 00 85 00 	j 8000a0da <usr_vsprintf+0x36e>
80009fd4:	1d ff 23 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fd8:	1d ff 21 ff 	j 80009e1a <usr_vsprintf+0xae>
80009fdc:	1d 00 7f 00 	j 8000a0da <usr_vsprintf+0x36e>
		}
		else
		{
			if (c == '\n')
			{
				*dp++= '\r';
80009fe0:	28 0b       	st.b [%a15]0,%d11
80009fe2:	b0 1f       	add.a %a15,1
80009fe4:	1d ff dc fe 	j 80009d9c <usr_vsprintf+0x30>
		{
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
			{
				c = *fmt++;
80009fe8:	79 cf 02 00 	ld.b %d15,[%a12]2
80009fec:	d9 c2 03 00 	lea %a2,[%a12]3
				pad_on_right++;
			}
			if (c == '0')
80009ff0:	8b 0f 23 32 	ne %d3,%d15,48
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
80009ff4:	82 1a       	mov %d10,1
				zero_fill = TRUE;
				c = *fmt++;
			}
			else
			{
				zero_fill = FALSE;
80009ff6:	82 0c       	mov %d12,0
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80009ff8:	df 03 ea fe 	jne %d3,0,80009dcc <usr_vsprintf+0x60>
			{
				zero_fill = TRUE;
				c = *fmt++;
80009ffc:	79 2f 00 00 	ld.b %d15,[%a2]0
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
			{
				zero_fill = TRUE;
8000a000:	82 1c       	mov %d12,1
				c = *fmt++;
8000a002:	b0 12       	add.a %a2,1
8000a004:	1d ff e4 fe 	j 80009dcc <usr_vsprintf+0x60>
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
8000a008:	79 cf 00 00 	ld.b %d15,[%a12]0
8000a00c:	d9 c2 01 00 	lea %a2,[%a12]1
				zero_fill++;
				while (is_digit(c))
8000a010:	1b 0f fd 2f 	addi %d2,%d15,-48
8000a014:	8f f2 0f 21 	and %d2,%d2,255
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
8000a018:	c2 1c       	add %d12,1
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
8000a01a:	40 2c       	mov.aa %a12,%a2
				zero_fill++;
				while (is_digit(c))
8000a01c:	ff a2 f1 fe 	jge.u %d2,10,80009dfe <usr_vsprintf+0x92>
				{
					right_prec = (right_prec * 10) + (c - '0');
					c = *fmt++;
8000a020:	79 2f 00 00 	ld.b %d15,[%a2]0
8000a024:	d9 2c 01 00 	lea %a12,[%a2]1
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
				while (is_digit(c))
8000a028:	1b 0f fd 3f 	addi %d3,%d15,-48
8000a02c:	8f f3 0f 31 	and %d3,%d3,255
				{
					right_prec = (right_prec * 10) + (c - '0');
					c = *fmt++;
8000a030:	40 c2       	mov.aa %a2,%a12
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
				while (is_digit(c))
8000a032:	bf a3 f7 ff 	jlt.u %d3,10,8000a020 <usr_vsprintf+0x2b4>
8000a036:	1d ff e4 fe 	j 80009dfe <usr_vsprintf+0x92>
8000a03a:	da 20       	mov %d15,32
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
8000a03c:	f6 af       	jnz %d10,8000a05a <usr_vsprintf+0x2ee>
			{
				while (pad-- > 0)
8000a03e:	1b f8 ff 5f 	addi %d5,%d8,-1
8000a042:	bf 18 8d 00 	jlt %d8,1,8000a15c <usr_vsprintf+0x3f0>
8000a046:	80 f5       	mov.d %d5,%a15
8000a048:	01 f8 00 56 	addsc.a %a5,%a15,%d8,0
8000a04c:	46 05       	not %d5
8000a04e:	01 55 00 56 	addsc.a %a5,%a5,%d5,0
				{
					*dp++ = c;
8000a052:	28 0f       	st.b [%a15]0,%d15
8000a054:	b0 1f       	add.a %a15,1
8000a056:	fc 5e       	loop %a5,8000a052 <usr_vsprintf+0x2e6>
8000a058:	82 f8       	mov %d8,-1
				}
			}
			if (sign != '\0')
8000a05a:	76 33       	jz %d3,8000a060 <usr_vsprintf+0x2f4>
			{
				*dp++ = sign;
8000a05c:	28 03       	st.b [%a15]0,%d3
8000a05e:	b0 1f       	add.a %a15,1
			}
			while (length-- > 0)
8000a060:	ff 12 eb 7e 	jge %d2,1,80009e36 <usr_vsprintf+0xca>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
			}
			if (pad_on_right)
8000a064:	df 0a 92 7e 	jeq %d10,0,80009d88 <usr_vsprintf+0x1c>
8000a068:	1d ff 04 ff 	j 80009e70 <usr_vsprintf+0x104>
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
							break;
					}
					break;
				case 's' :
					cp = va_arg(ap, char *);
8000a06c:	d4 6d       	ld.a %a13,[%a6]
8000a06e:	80 6f       	mov.d %d15,%a6
					length = strlen(cp);
8000a070:	40 d4       	mov.aa %a4,%a13
8000a072:	6d 00 8b 1d 	call 8000db88 <strlen>
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
							break;
					}
					break;
				case 's' :
					cp = va_arg(ap, char *);
8000a076:	c2 4f       	add %d15,4
8000a078:	1b f2 ff 4f 	addi %d4,%d2,-1
8000a07c:	60 f6       	mov.a %a6,%d15
					length = strlen(cp);
					break;
8000a07e:	1d ff d4 fe 	j 80009e26 <usr_vsprintf+0xba>
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
8000a082:	4c 60       	ld.w %d15,[%a6]0
8000a084:	d9 67 04 00 	lea %a7,[%a6]4
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a088:	df 0f cc 80 	jne %d15,0,8000a220 <usr_vsprintf+0x4b4>
	{
		/* Special case */
		*cp++ = '0';
8000a08c:	da 30       	mov %d15,48
8000a08e:	e9 af 20 00 	st.b [%sp]32,%d15
8000a092:	d9 a4 21 00 	lea %a4,[%sp]33
8000a096:	01 4e 20 20 	sub.a %a2,%a14,%a4
8000a09a:	80 2f       	mov.d %d15,%a2
8000a09c:	40 43       	mov.aa %a3,%a4
8000a09e:	46 0f       	not %d15
8000a0a0:	60 f2       	mov.a %a2,%d15
8000a0a2:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
8000a0a4:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
8000a0a8:	2c 50       	st.b [%a5]0,%d15
8000a0aa:	b0 15       	add.a %a5,1
8000a0ac:	fc 2c       	loop %a2,8000a0a4 <usr_vsprintf+0x338>
8000a0ae:	d9 42 ff ff 	lea %a2,[%a4]-1
8000a0b2:	01 32 20 20 	sub.a %a2,%a2,%a3
8000a0b6:	80 24       	mov.d %d4,%a2
8000a0b8:	01 34 20 40 	sub.a %a4,%a4,%a3
8000a0bc:	30 a4       	add.a %a4,%sp
8000a0be:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
8000a0c2:	82 0f       	mov %d15,0
8000a0c4:	2c 40       	st.b [%a4]0,%d15
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
8000a0c6:	40 76       	mov.aa %a6,%a7
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
8000a0c8:	40 ad       	mov.aa %a13,%sp
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
8000a0ca:	1d ff ae fe 	j 80009e26 <usr_vsprintf+0xba>
				case 's' :
					cp = va_arg(ap, char *);
					length = strlen(cp);
					break;
				case 'c' :
					c = (char)va_arg(ap, long);
8000a0ce:	4c 60       	ld.w %d15,[%a6]0
8000a0d0:	b0 46       	add.a %a6,4
8000a0d2:	28 0f       	st.b [%a15]0,%d15
					*dp++ = c;
8000a0d4:	b0 1f       	add.a %a15,1
					continue;
8000a0d6:	1d ff 59 fe 	j 80009d88 <usr_vsprintf+0x1c>
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
8000a0da:	1b 8f fa ff 	addi %d15,%d15,-88
8000a0de:	8b 1f a2 32 	ge.u %d3,%d15,33
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
8000a0e2:	d9 64 04 00 	lea %a4,[%a6]4
8000a0e6:	54 62       	ld.w %d2,[%a6]
					switch (c)
8000a0e8:	df 03 3d 00 	jeq %d3,0,8000a162 <usr_vsprintf+0x3f6>
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
8000a0ec:	40 46       	mov.aa %a6,%a4
					switch (c)
8000a0ee:	82 f4       	mov %d4,-1
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
		length = 0;
8000a0f0:	82 02       	mov %d2,0
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
8000a0f2:	40 ad       	mov.aa %a13,%sp
8000a0f4:	1d ff 99 fe 	j 80009e26 <usr_vsprintf+0xba>
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
				case 'P' :
					p = va_arg(ap, unsigned int);
8000a0f8:	4c 60       	ld.w %d15,[%a6]0
8000a0fa:	d9 64 04 00 	lea %a4,[%a6]4
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a0fe:	ee 7b       	jnz %d15,8000a1f4 <usr_vsprintf+0x488>
	{
		/* Special case */
		*cp++ = '0';
8000a100:	da 30       	mov %d15,48
8000a102:	e9 af 20 00 	st.b [%sp]32,%d15
8000a106:	d9 a6 21 00 	lea %a6,[%sp]33
8000a10a:	01 6e 20 20 	sub.a %a2,%a14,%a6
8000a10e:	80 2f       	mov.d %d15,%a2
8000a110:	40 63       	mov.aa %a3,%a6
8000a112:	46 0f       	not %d15
8000a114:	60 f2       	mov.a %a2,%d15
8000a116:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
8000a118:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
8000a11c:	2c 50       	st.b [%a5]0,%d15
8000a11e:	b0 15       	add.a %a5,1
8000a120:	fc 2c       	loop %a2,8000a118 <usr_vsprintf+0x3ac>
8000a122:	d9 62 ff ff 	lea %a2,[%a6]-1
8000a126:	01 36 20 60 	sub.a %a6,%a6,%a3
8000a12a:	01 32 20 30 	sub.a %a3,%a2,%a3
8000a12e:	80 34       	mov.d %d4,%a3
8000a130:	30 a6       	add.a %a6,%sp
8000a132:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
8000a136:	82 0f       	mov %d15,0
8000a138:	2c 60       	st.b [%a6]0,%d15
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
8000a13a:	40 ad       	mov.aa %a13,%sp
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
				case 'P' :
					p = va_arg(ap, unsigned int);
8000a13c:	40 46       	mov.aa %a6,%a4
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
8000a13e:	1d ff 74 fe 	j 80009e26 <usr_vsprintf+0xba>
				case 'c' :
					c = (char)va_arg(ap, long);
					*dp++ = c;
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
8000a142:	da 25       	mov %d15,37
8000a144:	1d ff 6c fe 	j 80009e1c <usr_vsprintf+0xb0>
			while (length-- > 0)
			{
				c = *cp++;
				if (c == '\n')
				{
					*dp++ = '\r';
8000a148:	b0 13       	add.a %a3,1
8000a14a:	28 0b       	st.b [%a15]0,%d11
8000a14c:	1d ff 8b fe 	j 80009e62 <usr_vsprintf+0xf6>
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
8000a150:	82 03       	mov %d3,0
8000a152:	da 30       	mov %d15,48
			{
				while (pad-- > 0)
8000a154:	1b f8 ff 5f 	addi %d5,%d8,-1
8000a158:	ff 18 77 7f 	jge %d8,1,8000a046 <usr_vsprintf+0x2da>
8000a15c:	02 58       	mov %d8,%d5
8000a15e:	1d ff 7e ff 	j 8000a05a <usr_vsprintf+0x2ee>
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
8000a162:	91 10 00 58 	movh.a %a5,32769
8000a166:	d9 55 30 5a 	lea %a5,[%a5]-24208 <8000a170 <usr_vsprintf+0x404>>
8000a16a:	90 52       	addsc.a %a2,%a5,%d15,2
8000a16c:	dc 02       	ji %a2
8000a16e:	00 00       	nop 
8000a170:	1d 00 a6 00 	j 8000a2bc <usr_vsprintf+0x550>
8000a174:	1d ff bc ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a178:	1d ff ba ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a17c:	1d ff b8 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a180:	1d ff b6 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a184:	1d ff b4 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a188:	1d ff b2 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a18c:	1d ff b0 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a190:	1d ff ae ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a194:	1d ff ac ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a198:	1d ff aa ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a19c:	1d ff a8 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1a0:	1d 00 87 00 	j 8000a2ae <usr_vsprintf+0x542>
8000a1a4:	1d ff a4 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1a8:	1d ff a2 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1ac:	1d ff a0 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1b0:	1d ff 9e ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1b4:	1d ff 9c ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1b8:	1d ff 9a ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1bc:	1d ff 98 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1c0:	1d ff 96 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1c4:	1d ff 94 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1c8:	1d ff 92 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1cc:	1d ff 90 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1d0:	1d ff 8e ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1d4:	1d ff 8c ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1d8:	1d ff 8a ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1dc:	1d ff 88 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1e0:	1d ff 86 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1e4:	1d 00 34 00 	j 8000a24c <usr_vsprintf+0x4e0>
8000a1e8:	1d ff 82 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1ec:	1d ff 80 ff 	j 8000a0ec <usr_vsprintf+0x380>
8000a1f0:	1d 00 92 00 	j 8000a314 <usr_vsprintf+0x5a8>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a1f4:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a1f6:	91 00 00 58 	movh.a %a5,32768
8000a1fa:	8f ff 00 21 	and %d2,%d15,15
8000a1fe:	d9 55 54 40 	lea %a5,[%a5]1300 <80000514 <IfxScuCcu_aDefaultPllConfigSteps+0x40>>
8000a202:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
8000a206:	d9 26 01 00 	lea %a6,[%a2]1
8000a20a:	14 32       	ld.bu %d2,[%a3]
			val /= radix;
8000a20c:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a20e:	34 22       	st.b [%a2],%d2
8000a210:	40 62       	mov.aa %a2,%a6
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
8000a212:	ee f2       	jnz %d15,8000a1f6 <usr_vsprintf+0x48a>
		{
			*cp++ = digits[val % radix];
			val /= radix;
		}
	}
	while (cp != temp)
8000a214:	7d e6 7b ff 	jne.a %a6,%a14,8000a10a <usr_vsprintf+0x39e>
8000a218:	82 f4       	mov %d4,-1
8000a21a:	82 02       	mov %d2,0
8000a21c:	40 a6       	mov.aa %a6,%sp
8000a21e:	3c 8c       	j 8000a136 <usr_vsprintf+0x3ca>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a220:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a222:	91 00 00 48 	movh.a %a4,32768
8000a226:	8f ff 00 21 	and %d2,%d15,15
8000a22a:	d9 44 43 40 	lea %a4,[%a4]1283 <80000503 <IfxScuCcu_aDefaultPllConfigSteps+0x2f>>
8000a22e:	01 42 00 36 	addsc.a %a3,%a4,%d2,0
			val /= radix;
8000a232:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a234:	14 32       	ld.bu %d2,[%a3]
8000a236:	34 22       	st.b [%a2],%d2
8000a238:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
8000a23a:	ee f4       	jnz %d15,8000a222 <usr_vsprintf+0x4b6>
		{
			*cp++ = digits[val % radix];
8000a23c:	40 24       	mov.aa %a4,%a2
			val /= radix;
		}
	}
	while (cp != temp)
8000a23e:	7d e2 2c ff 	jne.a %a2,%a14,8000a096 <usr_vsprintf+0x32a>
8000a242:	82 f4       	mov %d4,-1
8000a244:	82 02       	mov %d2,0
8000a246:	40 a4       	mov.aa %a4,%sp
8000a248:	1d ff 3d ff 	j 8000a0c2 <usr_vsprintf+0x356>
			}
			else
			{
				right_prec = left_prec;
			}
			sign = '\0';
8000a24c:	82 03       	mov %d3,0
								sign = '-';
								val = -val;
							} // @suppress("No break at end of case")
							/* fall through */
						case 'u' :
							length = _cvt(val, buf, 10, "0123456789");
8000a24e:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a250:	df 02 8e 80 	jne %d2,0,8000a36c <usr_vsprintf+0x600>
	{
		/* Special case */
		*cp++ = '0';
8000a254:	da 30       	mov %d15,48
8000a256:	e9 af 20 00 	st.b [%sp]32,%d15
8000a25a:	d9 a6 21 00 	lea %a6,[%sp]33
8000a25e:	01 6e 20 20 	sub.a %a2,%a14,%a6
8000a262:	80 2f       	mov.d %d15,%a2
8000a264:	40 63       	mov.aa %a3,%a6
8000a266:	46 0f       	not %d15
8000a268:	60 f2       	mov.a %a2,%d15
8000a26a:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
8000a26c:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
8000a270:	2c 50       	st.b [%a5]0,%d15
8000a272:	b0 15       	add.a %a5,1
8000a274:	fc 2c       	loop %a2,8000a26c <usr_vsprintf+0x500>
8000a276:	d9 62 ff ff 	lea %a2,[%a6]-1
8000a27a:	01 36 20 60 	sub.a %a6,%a6,%a3
8000a27e:	01 32 20 30 	sub.a %a3,%a2,%a3
8000a282:	80 34       	mov.d %d4,%a3
8000a284:	30 a6       	add.a %a6,%sp
8000a286:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
8000a28a:	82 0f       	mov %d15,0
8000a28c:	2c 60       	st.b [%a6]0,%d15
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
8000a28e:	a2 28       	sub %d8,%d2
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
8000a290:	40 46       	mov.aa %a6,%a4
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
8000a292:	40 ad       	mov.aa %a13,%sp
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
			if (sign != '\0')
8000a294:	df 03 ca 7d 	jeq %d3,0,80009e28 <usr_vsprintf+0xbc>
			{
				pad--;
8000a298:	c2 f8       	add %d8,-1
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
8000a29a:	40 46       	mov.aa %a6,%a4
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
8000a29c:	40 ad       	mov.aa %a13,%sp
			pad = left_prec - length;
			if (sign != '\0')
			{
				pad--;
			}
			if (zero_fill)
8000a29e:	df 0c ce 7e 	jeq %d12,0,8000a03a <usr_vsprintf+0x2ce>
			{
				c = '0';
				if (sign != '\0')
				{
					*dp++ = sign;
8000a2a2:	28 03       	st.b [%a15]0,%d3
8000a2a4:	40 46       	mov.aa %a6,%a4
8000a2a6:	b0 1f       	add.a %a15,1
8000a2a8:	40 ad       	mov.aa %a13,%sp
8000a2aa:	1d ff c2 fd 	j 80009e2e <usr_vsprintf+0xc2>
			}
			else
			{
				right_prec = left_prec;
			}
			sign = '\0';
8000a2ae:	82 03       	mov %d3,0
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
					{
						case 'd' :
							if (val < 0)
8000a2b0:	ff 02 cf 7f 	jge %d2,0,8000a24e <usr_vsprintf+0x4e2>
							{
								sign = '-';
								val = -val;
8000a2b4:	32 52       	rsub %d2
					switch (c)
					{
						case 'd' :
							if (val < 0)
							{
								sign = '-';
8000a2b6:	3b d0 02 30 	mov %d3,45
8000a2ba:	3c ca       	j 8000a24e <usr_vsprintf+0x4e2>
							break;
						case 'x' :
							length = _cvt(val, buf, 16, "0123456789abcdef");
							break;
						case 'X' :
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
8000a2bc:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a2be:	df 02 7c 00 	jeq %d2,0,8000a3b6 <usr_vsprintf+0x64a>
8000a2c2:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a2c4:	91 00 00 58 	movh.a %a5,32768
8000a2c8:	8f ff 00 21 	and %d2,%d15,15
8000a2cc:	d9 55 54 40 	lea %a5,[%a5]1300 <80000514 <IfxScuCcu_aDefaultPllConfigSteps+0x40>>
8000a2d0:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
			val /= radix;
8000a2d4:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a2d6:	14 32       	ld.bu %d2,[%a3]
8000a2d8:	34 22       	st.b [%a2],%d2
8000a2da:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
8000a2dc:	ee f4       	jnz %d15,8000a2c4 <usr_vsprintf+0x558>
		{
			*cp++ = digits[val % radix];
8000a2de:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
8000a2e0:	7d e2 9c 7f 	jeq.a %a2,%a14,8000a218 <usr_vsprintf+0x4ac>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
8000a2e4:	01 6e 20 50 	sub.a %a5,%a14,%a6
8000a2e8:	80 5f       	mov.d %d15,%a5
8000a2ea:	40 62       	mov.aa %a2,%a6
8000a2ec:	46 0f       	not %d15
8000a2ee:	60 f5       	mov.a %a5,%d15
8000a2f0:	40 a3       	mov.aa %a3,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
8000a2f2:	09 2f 7f f4 	ld.bu %d15,[+%a2]-1
8000a2f6:	2c 30       	st.b [%a3]0,%d15
8000a2f8:	b0 13       	add.a %a3,1
8000a2fa:	fc 5c       	loop %a5,8000a2f2 <usr_vsprintf+0x586>
8000a2fc:	d9 63 ff ff 	lea %a3,[%a6]-1
8000a300:	01 23 20 30 	sub.a %a3,%a3,%a2
8000a304:	80 34       	mov.d %d4,%a3
8000a306:	01 26 20 60 	sub.a %a6,%a6,%a2
8000a30a:	30 a6       	add.a %a6,%sp
8000a30c:	1b 14 00 20 	addi %d2,%d4,1
8000a310:	1d ff 13 ff 	j 8000a136 <usr_vsprintf+0x3ca>
							/* fall through */
						case 'u' :
							length = _cvt(val, buf, 10, "0123456789");
							break;
						case 'x' :
							length = _cvt(val, buf, 16, "0123456789abcdef");
8000a314:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a316:	df 02 4a 00 	jeq %d2,0,8000a3aa <usr_vsprintf+0x63e>
8000a31a:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a31c:	91 00 00 58 	movh.a %a5,32768
8000a320:	8f ff 00 21 	and %d2,%d15,15
8000a324:	d9 55 43 40 	lea %a5,[%a5]1283 <80000503 <IfxScuCcu_aDefaultPllConfigSteps+0x2f>>
8000a328:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
			val /= radix;
8000a32c:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a32e:	14 32       	ld.bu %d2,[%a3]
8000a330:	34 22       	st.b [%a2],%d2
8000a332:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
8000a334:	ee f4       	jnz %d15,8000a31c <usr_vsprintf+0x5b0>
		{
			*cp++ = digits[val % radix];
8000a336:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
8000a338:	7d e2 70 7f 	jeq.a %a2,%a14,8000a218 <usr_vsprintf+0x4ac>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
8000a33c:	01 6e 20 50 	sub.a %a5,%a14,%a6
8000a340:	80 5f       	mov.d %d15,%a5
8000a342:	40 62       	mov.aa %a2,%a6
8000a344:	46 0f       	not %d15
8000a346:	60 f5       	mov.a %a5,%d15
8000a348:	40 a3       	mov.aa %a3,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
8000a34a:	09 2f 7f f4 	ld.bu %d15,[+%a2]-1
8000a34e:	2c 30       	st.b [%a3]0,%d15
8000a350:	b0 13       	add.a %a3,1
8000a352:	fc 5c       	loop %a5,8000a34a <usr_vsprintf+0x5de>
8000a354:	d9 63 ff ff 	lea %a3,[%a6]-1
8000a358:	01 26 20 60 	sub.a %a6,%a6,%a2
8000a35c:	01 23 20 20 	sub.a %a2,%a3,%a2
8000a360:	80 24       	mov.d %d4,%a2
8000a362:	30 a6       	add.a %a6,%sp
8000a364:	1b 14 00 20 	addi %d2,%d4,1
8000a368:	1d ff e7 fe 	j 8000a136 <usr_vsprintf+0x3ca>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000a36c:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a36e:	7b d0 cc 4c 	movh %d4,52429
8000a372:	1b d4 cc 4c 	addi %d4,%d4,-13107
8000a376:	73 4f 68 40 	mul.u %e4,%d15,%d4
8000a37a:	91 00 00 58 	movh.a %a5,32768
8000a37e:	d9 55 78 30 	lea %a5,[%a5]1272 <800004f8 <IfxScuCcu_aDefaultPllConfigSteps+0x24>>
8000a382:	8f d5 1f 20 	sh %d2,%d5,-3
8000a386:	53 a2 20 40 	mul %d4,%d2,10
8000a38a:	a2 4f       	sub %d15,%d4
8000a38c:	10 53       	addsc.a %a3,%a5,%d15,0
8000a38e:	0c 30       	ld.bu %d15,[%a3]0
8000a390:	2c 20       	st.b [%a2]0,%d15
			val /= radix;
8000a392:	02 2f       	mov %d15,%d2
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000a394:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
8000a396:	df 02 ec ff 	jne %d2,0,8000a36e <usr_vsprintf+0x602>
		{
			*cp++ = digits[val % radix];
8000a39a:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
8000a39c:	7d e2 61 ff 	jne.a %a2,%a14,8000a25e <usr_vsprintf+0x4f2>
8000a3a0:	82 f4       	mov %d4,-1
8000a3a2:	82 02       	mov %d2,0
8000a3a4:	40 a6       	mov.aa %a6,%sp
8000a3a6:	1d ff 72 ff 	j 8000a28a <usr_vsprintf+0x51e>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
8000a3aa:	da 30       	mov %d15,48
8000a3ac:	e9 af 20 00 	st.b [%sp]32,%d15
8000a3b0:	d9 a6 21 00 	lea %a6,[%sp]33
8000a3b4:	3c c4       	j 8000a33c <usr_vsprintf+0x5d0>
8000a3b6:	da 30       	mov %d15,48
8000a3b8:	e9 af 20 00 	st.b [%sp]32,%d15
8000a3bc:	d9 a6 21 00 	lea %a6,[%sp]33
8000a3c0:	3c 92       	j 8000a2e4 <usr_vsprintf+0x578>

8000a3c2 <usr_sprintf>:
{
	int ret;
	va_list ap;

	va_start(ap, fmt);
	ret = usr_vsprintf(buf, fmt, ap);
8000a3c2:	40 a6       	mov.aa %a6,%sp
	va_end(ap);

	return ret;
}
8000a3c4:	1d ff d4 fc 	j 80009d6c <usr_vsprintf>

8000a3c8 <my_puts>:
#define BUFSIZE		128
#define KB_BS '\x7F'
#define KB_CR '\r'

void my_puts(const char *str)
{
8000a3c8:	20 88       	sub.a %sp,136
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);
8000a3ca:	91 00 00 58 	movh.a %a5,32768
8000a3ce:	f4 a4       	st.a [%sp],%a4
8000a3d0:	d9 55 65 40 	lea %a5,[%a5]1317 <80000525 <IfxScuCcu_aDefaultPllConfigSteps+0x51>>
8000a3d4:	d9 a4 08 00 	lea %a4,[%sp]8 <80000525 <IfxScuCcu_aDefaultPllConfigSteps+0x51>>
8000a3d8:	6d ff f5 ff 	call 8000a3c2 <usr_sprintf>

	for (ptr = buffer; *ptr; ++ptr)
8000a3dc:	79 af 08 00 	ld.b %d15,[%sp]8
8000a3e0:	d9 af 08 00 	lea %a15,[%sp]8
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));

	TX_CLEAR(MODULE_ASCLIN3);
8000a3e4:	7b 00 00 38 	movh %d3,32768
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);

	for (ptr = buffer; *ptr; ++ptr)
8000a3e8:	6e 0e       	jz %d15,8000a404 <my_puts+0x3c>
		_out_uart3((const unsigned char) *ptr);
8000a3ea:	8f ff 0f 21 	and %d2,%d15,255

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
8000a3ee:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
8000a3f2:	ff 0f fe 7f 	jge %d15,0,8000a3ee <my_puts+0x26>

	TX_CLEAR(MODULE_ASCLIN3);
8000a3f6:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
8000a3fa:	a5 f2 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d2
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);

	for (ptr = buffer; *ptr; ++ptr)
8000a3fe:	09 ff 01 04 	ld.b %d15,[+%a15]1
8000a402:	ee f4       	jnz %d15,8000a3ea <my_puts+0x22>
8000a404:	00 90       	ret 

8000a406 <my_printf>:
		_out_uart3((const unsigned char) *ptr);
}

void my_printf(const char *fmt, ...)
{
8000a406:	d9 aa c0 cf 	lea %sp,[%sp]-256
8000a40a:	40 45       	mov.aa %a5,%a4
	char buffer2[BUFSIZE]; // add \r before \n
	char *ptr;
	va_list ap;

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
8000a40c:	d9 a6 00 40 	lea %a6,[%sp]256
8000a410:	40 a4       	mov.aa %a4,%sp
8000a412:	6d 00 65 1c 	call 8000dcdc <vsprintf>
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000a416:	79 af 00 00 	ld.b %d15,[%sp]0
	va_list ap;

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
8000a41a:	a0 0f       	mov.a %a15,0
	for (int i = 0; buffer[i]; i++) {
8000a41c:	6e 28       	jz %d15,8000a46c <my_printf+0x66>
8000a41e:	a0 02       	mov.a %a2,0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
8000a420:	3b d0 00 30 	mov %d3,13
8000a424:	3c 0c       	j 8000a43c <my_printf+0x36>
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
8000a426:	d9 a3 00 20 	lea %a3,[%sp]128
8000a42a:	30 f3       	add.a %a3,%a15
8000a42c:	2c 30       	st.b [%a3]0,%d15

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000a42e:	b0 12       	add.a %a2,1
8000a430:	40 a3       	mov.aa %a3,%sp
8000a432:	30 23       	add.a %a3,%a2
8000a434:	79 3f 00 00 	ld.b %d15,[%a3]0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
8000a438:	b0 1f       	add.a %a15,1

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000a43a:	6e 19       	jz %d15,8000a46c <my_printf+0x66>
		if (buffer[i] == '\n') {
8000a43c:	8b af 20 22 	ne %d2,%d15,10
8000a440:	df 02 f3 ff 	jne %d2,0,8000a426 <my_printf+0x20>
			buffer2[j++] = '\r';
8000a444:	d9 a3 00 20 	lea %a3,[%sp]128
8000a448:	30 f3       	add.a %a3,%a15
8000a44a:	34 33       	st.b [%a3],%d3
8000a44c:	d9 f4 01 00 	lea %a4,[%a15]1
			buffer2[j++] = buffer[i];
8000a450:	d9 a3 00 20 	lea %a3,[%sp]128
8000a454:	30 34       	add.a %a4,%a3
8000a456:	40 a3       	mov.aa %a3,%sp
8000a458:	30 23       	add.a %a3,%a2
8000a45a:	0c 30       	ld.bu %d15,[%a3]0

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000a45c:	b0 12       	add.a %a2,1
8000a45e:	40 a3       	mov.aa %a3,%sp
8000a460:	30 23       	add.a %a3,%a2
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
8000a462:	2c 40       	st.b [%a4]0,%d15

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000a464:	79 3f 00 00 	ld.b %d15,[%a3]0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
8000a468:	b0 2f       	add.a %a15,2

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
8000a46a:	ee e9       	jnz %d15,8000a43c <my_printf+0x36>
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';
8000a46c:	d9 a2 00 20 	lea %a2,[%sp]128
8000a470:	30 2f       	add.a %a15,%a2
8000a472:	82 0f       	mov %d15,0
8000a474:	28 0f       	st.b [%a15]0,%d15

	for (ptr = buffer2; *ptr; ++ptr)
8000a476:	79 af 00 20 	ld.b %d15,[%sp]128
8000a47a:	40 2f       	mov.aa %a15,%a2
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));

	TX_CLEAR(MODULE_ASCLIN3);
8000a47c:	7b 00 00 38 	movh %d3,32768
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';

	for (ptr = buffer2; *ptr; ++ptr)
8000a480:	6e 0e       	jz %d15,8000a49c <my_printf+0x96>
		_out_uart3((const unsigned char) *ptr);
8000a482:	8f ff 0f 21 	and %d2,%d15,255

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
8000a486:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
8000a48a:	ff 0f fe 7f 	jge %d15,0,8000a486 <my_printf+0x80>

	TX_CLEAR(MODULE_ASCLIN3);
8000a48e:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
8000a492:	a5 f2 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d2
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';

	for (ptr = buffer2; *ptr; ++ptr)
8000a496:	09 ff 01 04 	ld.b %d15,[+%a15]1
8000a49a:	ee f4       	jnz %d15,8000a482 <my_printf+0x7c>
8000a49c:	00 90       	ret 

8000a49e <my_scanf>:
		_out_uart3((const unsigned char) *ptr);
}

void my_scanf(const char *fmt, ...)
{
8000a49e:	d9 aa b8 ff 	lea %sp,[%sp]-1032
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);

	idx = 0;
	memset(buf, 0, 512);
8000a4a2:	d9 ac 08 00 	lea %a12,[%sp]8
8000a4a6:	40 c2       	mov.aa %a2,%a12
8000a4a8:	91 00 00 d8 	movh.a %a13,32768
	for (ptr = buffer2; *ptr; ++ptr)
		_out_uart3((const unsigned char) *ptr);
}

void my_scanf(const char *fmt, ...)
{
8000a4ac:	40 4f       	mov.aa %a15,%a4
	char c = 0, buf[512];
	int idx, i;
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);
8000a4ae:	d9 ae 48 00 	lea %a14,[%sp]1032

	idx = 0;
	memset(buf, 0, 512);
8000a4b2:	d2 02       	mov %e2,0
8000a4b4:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
8000a4b8:	89 22 48 01 	st.d [%a2+]8,%e2
8000a4bc:	fc 3e       	loop %a3,8000a4b8 <my_scanf+0x1a>
	int idx, i;
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);

	idx = 0;
8000a4be:	82 0a       	mov %d10,0
8000a4c0:	d9 dd 6a 40 	lea %a13,[%a13]1322 <8000052a <IfxScuCcu_aDefaultPllConfigSteps+0x56>>

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
8000a4c4:	7b 00 00 91 	movh %d9,4096
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
8000a4c8:	7b 50 40 80 	movh %d8,1029
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
8000a4cc:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
8000a4d0:	ef cf fe 7f 	jz.t %d15,28,8000a4cc <my_scanf+0x2e>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
8000a4d4:	85 f2 88 50 	ld.w %d2,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
8000a4d8:	a5 f9 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d9
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
8000a4dc:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
8000a4e0:	26 8f       	and %d15,%d8
8000a4e2:	ee 14       	jnz %d15,8000a50a <my_scanf+0x6c>

	idx = 0;
	memset(buf, 0, 512);
	while (c != '\r')
	{
		c = _in_uart3();
8000a4e4:	37 02 48 20 	extr %d2,%d2,0,8
		if (c == KB_BS)
8000a4e8:	8b f2 07 32 	eq %d3,%d2,127
8000a4ec:	df 03 12 80 	jne %d3,0,8000a510 <my_scanf+0x72>
			if (idx != 0) { buf[idx--] = 0; }
			else { continue; }
		}
		else
		{
			if (c == KB_CR) { buf[idx++] = '\0'; }
8000a4f0:	8b d2 20 32 	ne %d3,%d2,13
8000a4f4:	01 ca 00 26 	addsc.a %a2,%a12,%d10,0
8000a4f8:	df 03 13 00 	jeq %d3,0,8000a51e <my_scanf+0x80>
			else { buf[idx++] = c; }
8000a4fc:	34 22       	st.b [%a2],%d2
8000a4fe:	c2 1a       	add %d10,1
		}
		my_printf("%c", c);
8000a500:	74 a2       	st.w [%sp],%d2
8000a502:	40 d4       	mov.aa %a4,%a13
8000a504:	6d ff 81 ff 	call 8000a406 <my_printf>
8000a508:	3c e2       	j 8000a4cc <my_scanf+0x2e>
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
8000a50a:	a5 f8 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d8
8000a50e:	3c df       	j 8000a4cc <my_scanf+0x2e>
	while (c != '\r')
	{
		c = _in_uart3();
		if (c == KB_BS)
		{
			if (idx != 0) { buf[idx--] = 0; }
8000a510:	df 0a de 7f 	jeq %d10,0,8000a4cc <my_scanf+0x2e>
8000a514:	01 ca 00 26 	addsc.a %a2,%a12,%d10,0
8000a518:	c2 fa       	add %d10,-1
8000a51a:	2c 20       	st.b [%a2]0,%d15
8000a51c:	3c f2       	j 8000a500 <my_scanf+0x62>
			else { continue; }
		}
		else
		{
			if (c == KB_CR) { buf[idx++] = '\0'; }
8000a51e:	2c 20       	st.b [%a2]0,%d15
			else { buf[idx++] = c; }
		}
		my_printf("%c", c);
8000a520:	40 d4       	mov.aa %a4,%a13
8000a522:	74 a2       	st.w [%sp],%d2
8000a524:	6d ff 71 ff 	call 8000a406 <my_printf>
	}
	my_printf("\r\n");
8000a528:	91 00 00 48 	movh.a %a4,32768
8000a52c:	d9 44 6d 40 	lea %a4,[%a4]1325 <8000052d <IfxScuCcu_aDefaultPllConfigSteps+0x59>>
8000a530:	6d ff 6b ff 	call 8000a406 <my_printf>
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
8000a534:	82 08       	mov %d8,0
	int i, start_idx;
	char buf[512];

	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
8000a536:	d9 ad 08 80 	lea %a13,[%sp]520
		}
		my_printf("%c", c);
	}
	my_printf("\r\n");

	while ((c = *fmt++) != 0)
8000a53a:	3c 05       	j 8000a544 <my_scanf+0xa6>
	{
		if (c == '%')
8000a53c:	8b 5f 22 f2 	ne %d15,%d15,37
8000a540:	6e 08       	jz %d15,8000a550 <my_scanf+0xb2>
		}
		my_printf("%c", c);
	}
	my_printf("\r\n");

	while ((c = *fmt++) != 0)
8000a542:	40 2f       	mov.aa %a15,%a2
8000a544:	79 ff 00 00 	ld.b %d15,[%a15]0
8000a548:	d9 f2 01 00 	lea %a2,[%a15]1
8000a54c:	ee f8       	jnz %d15,8000a53c <my_scanf+0x9e>
8000a54e:	00 90       	ret 
	{
		if (c == '%')
		{
			c = *fmt++;
			switch (c)
8000a550:	79 ff 01 00 	ld.b %d15,[%a15]1

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
8000a554:	80 f9       	mov.d %d9,%a15
			switch (c)
8000a556:	8b 4f 06 22 	eq %d2,%d15,100

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
8000a55a:	c2 29       	add %d9,2
			switch (c)
8000a55c:	df 02 57 80 	jne %d2,0,8000a60a <my_scanf+0x16c>
8000a560:	8b 3f 07 22 	eq %d2,%d15,115
8000a564:	df 02 34 80 	jne %d2,0,8000a5cc <my_scanf+0x12e>
8000a568:	8b 3f 06 f2 	eq %d15,%d15,99
8000a56c:	ee 48       	jnz %d15,8000a5fc <my_scanf+0x15e>
void remove_null(char *s)
{
	int i, start_idx;
	char buf[512];

	start_idx = 0;
8000a56e:	a0 0f       	mov.a %a15,0
	while (*(s + start_idx++) == '\0');
8000a570:	b0 1f       	add.a %a15,1
8000a572:	d9 a2 07 00 	lea %a2,[%sp]7
8000a576:	30 f2       	add.a %a2,%a15
8000a578:	79 2f 00 00 	ld.b %d15,[%a2]0
8000a57c:	6e fa       	jz %d15,8000a570 <my_scanf+0xd2>
	memset(buf, 0, 512);
8000a57e:	40 d2       	mov.aa %a2,%a13
8000a580:	d2 02       	mov %e2,0
8000a582:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
8000a586:	89 22 48 01 	st.d [%a2+]8,%e2
8000a58a:	fc 3e       	loop %a3,8000a586 <my_scanf+0xe8>
	strcpy(buf, (s + (start_idx - 1)));
8000a58c:	b0 ff       	add.a %a15,-1
8000a58e:	40 d2       	mov.aa %a2,%a13
8000a590:	30 cf       	add.a %a15,%a12
8000a592:	04 ff       	ld.bu %d15,[%a15+]
8000a594:	24 2f       	st.b [%a2+],%d15
8000a596:	ee fe       	jnz %d15,8000a592 <my_scanf+0xf4>

	memset(s, 0, 512);
8000a598:	40 c2       	mov.aa %a2,%a12
	i = 0;
	while (buf[i] != '\0')
8000a59a:	79 af 08 80 	ld.b %d15,[%sp]520
	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
8000a59e:	d2 02       	mov %e2,0
8000a5a0:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
8000a5a4:	89 22 48 01 	st.d [%a2+]8,%e2
8000a5a8:	fc 3e       	loop %a3,8000a5a4 <my_scanf+0x106>
	i = 0;
	while (buf[i] != '\0')
8000a5aa:	40 cf       	mov.aa %a15,%a12
8000a5ac:	6e 0d       	jz %d15,8000a5c6 <my_scanf+0x128>
8000a5ae:	82 02       	mov %d2,0
	{
		*(s + i) = buf[i];
8000a5b0:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
		++i;
8000a5b4:	c2 12       	add %d2,1

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
	{
		*(s + i) = buf[i];
8000a5b6:	28 0f       	st.b [%a15]0,%d15
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
8000a5b8:	01 d2 00 f6 	addsc.a %a15,%a13,%d2,0
8000a5bc:	79 ff 00 00 	ld.b %d15,[%a15]0
8000a5c0:	ee f8       	jnz %d15,8000a5b0 <my_scanf+0x112>
8000a5c2:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
	{
		*(s + i) = buf[i];
		++i;
	}
	*(s + i) = '\0';
8000a5c6:	28 08       	st.b [%a15]0,%d8

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
8000a5c8:	60 9f       	mov.a %a15,%d9
8000a5ca:	3c bd       	j 8000a544 <my_scanf+0xa6>
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
8000a5cc:	cc e0       	ld.a %a15,[%a14]0
					for (i = 0; buf[i] != '\0'; i++)
8000a5ce:	79 cf 00 00 	ld.b %d15,[%a12]0
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
8000a5d2:	d9 e3 04 00 	lea %a3,[%a14]4
8000a5d6:	40 f2       	mov.aa %a2,%a15
					for (i = 0; buf[i] != '\0'; i++)
8000a5d8:	6e 0f       	jz %d15,8000a5f6 <my_scanf+0x158>
8000a5da:	82 02       	mov %d2,0
					{
						*pstr++ = buf[i];
8000a5dc:	28 0f       	st.b [%a15]0,%d15
8000a5de:	d9 f2 01 00 	lea %a2,[%a15]1
						buf[i] = '\0';
8000a5e2:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
8000a5e6:	c2 12       	add %d2,1
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
8000a5e8:	28 08       	st.b [%a15]0,%d8
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
8000a5ea:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
8000a5ee:	79 ff 00 00 	ld.b %d15,[%a15]0
					{
						*pstr++ = buf[i];
8000a5f2:	40 2f       	mov.aa %a15,%a2
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
8000a5f4:	ee f4       	jnz %d15,8000a5dc <my_scanf+0x13e>
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
					}
					*pstr = '\0';
8000a5f6:	34 28       	st.b [%a2],%d8
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
8000a5f8:	40 3e       	mov.aa %a14,%a3
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
					}
					*pstr = '\0';
					break;
8000a5fa:	3c ba       	j 8000a56e <my_scanf+0xd0>
		{
			c = *fmt++;
			switch (c)
			{
				case 'c':
					*va_arg(ap, char *) = buf[0];
8000a5fc:	cc e0       	ld.a %a15,[%a14]0
8000a5fe:	79 cf 00 00 	ld.b %d15,[%a12]0
8000a602:	b0 4e       	add.a %a14,4
8000a604:	28 0f       	st.b [%a15]0,%d15
					buf[0] = '\0';
8000a606:	34 c8       	st.b [%a12],%d8
					break;
8000a608:	3c b3       	j 8000a56e <my_scanf+0xd0>
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
8000a60a:	cc e0       	ld.a %a15,[%a14]0
8000a60c:	40 c4       	mov.aa %a4,%a12
8000a60e:	b0 4e       	add.a %a14,4
8000a610:	6d 00 a9 1a 	call 8000db62 <atoi>
					pidx = strchr(buf, ' ');
8000a614:	40 c4       	mov.aa %a4,%a12
				case 'c':
					*va_arg(ap, char *) = buf[0];
					buf[0] = '\0';
					break;
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
8000a616:	68 02       	st.w [%a15]0,%d2
					pidx = strchr(buf, ' ');
8000a618:	3b 00 02 40 	mov %d4,32
8000a61c:	6d 00 a8 1a 	call 8000db6c <strchr>
					if (pidx != NULL) { *pidx = '\0'; }
8000a620:	bc 22       	jz.a %a2,8000a624 <my_scanf+0x186>
8000a622:	34 28       	st.b [%a2],%d8
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
8000a624:	79 cf 00 00 	ld.b %d15,[%a12]0
8000a628:	82 02       	mov %d2,0
8000a62a:	8f 0f c2 f1 	andn %d15,%d15,32
8000a62e:	6e 0c       	jz %d15,8000a646 <my_scanf+0x1a8>
						buf[i] = '\0';
8000a630:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
					break;
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
8000a634:	c2 12       	add %d2,1
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
8000a636:	28 08       	st.b [%a15]0,%d8
					*va_arg(ap, int *) = atoi(buf);
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
8000a638:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
8000a63c:	79 ff 00 00 	ld.b %d15,[%a15]0
8000a640:	8f 0f c2 f1 	andn %d15,%d15,32
8000a644:	ee f6       	jnz %d15,8000a630 <my_scanf+0x192>
8000a646:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
8000a64a:	28 08       	st.b [%a15]0,%d8
						buf[i] = '\0';
					}
					break;
8000a64c:	3c 91       	j 8000a56e <my_scanf+0xd0>

8000a64e <remove_null>:
	}
	va_end(ap);
}

void remove_null(char *s)
{
8000a64e:	d9 aa c0 8f 	lea %sp,[%sp]-512
	int i, start_idx;
	char buf[512];

	start_idx = 0;
8000a652:	82 02       	mov %d2,0
	while (*(s + start_idx++) == '\0');
8000a654:	c2 12       	add %d2,1
8000a656:	01 42 00 f6 	addsc.a %a15,%a4,%d2,0
8000a65a:	79 ff ff ff 	ld.b %d15,[%a15]-1
8000a65e:	6e fb       	jz %d15,8000a654 <remove_null+0x6>
	memset(buf, 0, 512);
8000a660:	40 a3       	mov.aa %a3,%sp
8000a662:	d2 04       	mov %e4,0
8000a664:	c5 0f 3f 00 	lea %a15,3f <_.+0x3e>
8000a668:	89 34 48 01 	st.d [%a3+]8,%e4
8000a66c:	fc fe       	loop %a15,8000a668 <remove_null+0x1a>
	strcpy(buf, (s + (start_idx - 1)));
8000a66e:	c2 f2       	add %d2,-1
8000a670:	01 42 00 36 	addsc.a %a3,%a4,%d2,0
	int i, start_idx;
	char buf[512];

	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
8000a674:	40 a2       	mov.aa %a2,%sp
	strcpy(buf, (s + (start_idx - 1)));
8000a676:	40 af       	mov.aa %a15,%sp
8000a678:	04 3f       	ld.bu %d15,[%a3+]
8000a67a:	24 ff       	st.b [%a15+],%d15
8000a67c:	ee fe       	jnz %d15,8000a678 <remove_null+0x2a>

	memset(s, 0, 512);
8000a67e:	40 43       	mov.aa %a3,%a4
	i = 0;
	while (buf[i] != '\0')
8000a680:	79 af 00 00 	ld.b %d15,[%sp]0
	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
8000a684:	82 04       	mov %d4,0
8000a686:	c5 0f 3f 70 	lea %a15,1ff <_.+0x1fe>
8000a68a:	24 34       	st.b [%a3+],%d4
8000a68c:	fc ff       	loop %a15,8000a68a <remove_null+0x3c>
	i = 0;
	while (buf[i] != '\0')
8000a68e:	82 02       	mov %d2,0
8000a690:	6e 0a       	jz %d15,8000a6a4 <remove_null+0x56>
	{
		*(s + i) = buf[i];
8000a692:	01 42 00 f6 	addsc.a %a15,%a4,%d2,0
		++i;
8000a696:	c2 12       	add %d2,1

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
	{
		*(s + i) = buf[i];
8000a698:	28 0f       	st.b [%a15]0,%d15
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
8000a69a:	01 22 00 f6 	addsc.a %a15,%a2,%d2,0
8000a69e:	79 ff 00 00 	ld.b %d15,[%a15]0
8000a6a2:	ee f8       	jnz %d15,8000a692 <remove_null+0x44>
	{
		*(s + i) = buf[i];
		++i;
	}
	*(s + i) = '\0';
8000a6a4:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
8000a6a8:	82 0f       	mov %d15,0
8000a6aa:	2c 40       	st.b [%a4]0,%d15
8000a6ac:	00 90       	ret 

8000a6ae <_init_uart1>:
void _init_uart1(void)
{
	unsigned int numerator = 2304;
	unsigned int denominator = 3125;
	/* Set TXD/P15.0 to "output" and "high" */
	MODULE_P15.IOCR0.B.PC0 = 0b10010;
8000a6ae:	91 40 00 ff 	movh.a %a15,61444
8000a6b2:	d9 ff 40 4b 	lea %a15,[%a15]-19200 <f003b500 <_SMALL_DATA4_+0x40033500>>
8000a6b6:	4c f4       	ld.w %d15,[%a15]16
8000a6b8:	8f 8f cf f1 	andn %d15,%d15,248
8000a6bc:	96 90       	or %d15,144
8000a6be:	68 4f       	st.w [%a15]16,%d15
	P15_OMR.B.PS0 = 1;
8000a6c0:	91 40 00 ff 	movh.a %a15,61444
8000a6c4:	d9 ff 44 4b 	lea %a15,[%a15]-19196 <f003b504 <_SMALL_DATA4_+0x40033504>>
8000a6c8:	4c f0       	ld.w %d15,[%a15]0
8000a6ca:	96 01       	or %d15,1
8000a6cc:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN1.CLC.U = 0;
8000a6ce:	c5 ff 40 c0 	lea %a15,f0000700 <_SMALL_DATA4_+0x3fff8700>
8000a6d2:	82 0f       	mov %d15,0
	/* Set TXD/P15.0 to "output" and "high" */
	MODULE_P15.IOCR0.B.PC0 = 0b10010;
	P15_OMR.B.PS0 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
8000a6d4:	6d 00 f0 34 	call 800110b4 <unlock_wdtcon>
	MODULE_ASCLIN1.CLC.U = 0;
8000a6d8:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
8000a6da:	6d 00 03 35 	call 800110e0 <lock_wdtcon>
	/* read back for activating module */
	(void) MODULE_ASCLIN1.CLC.U;
8000a6de:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN1.IOCR.B.ALTI = 0;
8000a6e0:	48 12       	ld.w %d2,[%a15]4
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
8000a6e2:	91 10 00 48 	movh.a %a4,32769
	lock_wdtcon();
	/* read back for activating module */
	(void) MODULE_ASCLIN1.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN1.IOCR.B.ALTI = 0;
8000a6e6:	8f 72 c0 21 	andn %d2,%d2,7
8000a6ea:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN1.CSR.U = 0;
8000a6ec:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN1.TXFIFOCON.U = (1 << 6)  /* INW: 1byte */
8000a6f0:	da 43       	mov %d15,67
8000a6f2:	68 3f       	st.w [%a15]12,%d15
							   | (1 << 1)  /* ENO*/
							   | (1 << 0); /* FLUSH */
	MODULE_ASCLIN1.RXFIFOCON.U = (1 << 6)  /* OUTW: 1byte */
8000a6f4:	68 4f       	st.w [%a15]16,%d15
							   | (1 << 1)  /* ENI */
							   | (1 << 0); /* FLUSH */

	MODULE_ASCLIN1.BITCON.U = (4 << 0)	   /* PRESCALER: 5 */
8000a6f6:	7b f0 90 f8 	movh %d15,35087
8000a6fa:	c2 4f       	add %d15,4
8000a6fc:	68 5f       	st.w [%a15]20,%d15
							| (15 << 16)   /* OVERSAMPLING: 16 */
							| (9 << 24)    /* SAMPLEPOINT: position 7,8,9 */
							| (1u << 31);  /* SM: 3 samples per bit */

	/* data format: 8N1 */
	MODULE_ASCLIN1.FRAMECON.U = (1 << 9)   /* STOP: 1 bit */
8000a6fe:	3b 00 20 f0 	mov %d15,512
8000a702:	68 6f       	st.w [%a15]24,%d15
							  | (0 << 16)  /* MODE: Init */
							  | (0 << 30); /* PEN: no parity */
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */
8000a704:	82 7f       	mov %d15,7
8000a706:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);
8000a708:	7b 00 90 f0 	movh %d15,2304
8000a70c:	1b 5f c3 f0 	addi %d15,%d15,3125
8000a710:	68 8f       	st.w [%a15]32,%d15

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
8000a712:	4c f6       	ld.w %d15,[%a15]24
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
8000a714:	3b 40 02 40 	mov %d4,36
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
8000a718:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
8000a71c:	d9 44 30 2b 	lea %a4,[%a4]-20304 <8000b0b0 <IsrUart1RxHandler_tof>>
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
8000a720:	68 6f       	st.w [%a15]24,%d15

	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
8000a722:	82 1f       	mov %d15,1
8000a724:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);
8000a728:	7b 00 00 f8 	movh %d15,32768
8000a72c:	68 ef       	st.w [%a15]56,%d15

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
8000a72e:	82 15       	mov %d5,1
8000a730:	82 06       	mov %d6,0
	MODULE_ASCLIN1.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
8000a732:	7b 00 00 f1 	movh %d15,4096
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
8000a736:	6d 00 19 06 	call 8000b368 <InterruptInstall>
	MODULE_ASCLIN1.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
8000a73a:	59 ff 00 10 	st.w [%a15]64 <f0040040 <_SMALL_DATA4_+0x40038040>>,%d15
8000a73e:	00 90       	ret 

8000a740 <_in_uart1>:
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a740:	7b 00 00 41 	movh %d4,4096
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
8000a744:	7b 50 40 30 	movh %d3,1029
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
8000a748:	3b 30 0c 50 	mov %d5,195

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
8000a74c:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
8000a750:	ef cf fe 7f 	jz.t %d15,28,8000a74c <_in_uart1+0xc>
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
8000a754:	85 f2 48 d0 	ld.w %d2,f0000748 <_SMALL_DATA4_+0x3fff8748>
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a758:	a5 f4 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d4
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
8000a75c:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
8000a760:	26 3f       	and %d15,%d3
8000a762:	ee 04       	jnz %d15,8000a76a <_in_uart1+0x2a>
{
	unsigned char ch;
	/* wait for a new character */
	while (_poll_uart1(&ch) == 0);
	return ch;
}
8000a764:	8f f2 0f 21 	and %d2,%d2,255
8000a768:	00 90       	ret 
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
8000a76a:	a5 f3 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d3
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
8000a76e:	a5 f5 50 c0 	st.w f0000710 <_SMALL_DATA4_+0x3fff8710>,%d5
8000a772:	3c ed       	j 8000a74c <_in_uart1+0xc>

8000a774 <_poll_uart1>:

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
8000a774:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
}

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
8000a778:	82 02       	mov %d2,0
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
8000a77a:	ef cf 10 00 	jz.t %d15,28,8000a79a <_poll_uart1+0x26>
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a77e:	7b 00 00 f1 	movh %d15,4096
int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
8000a782:	85 f4 48 d0 	ld.w %d4,f0000748 <_SMALL_DATA4_+0x3fff8748>
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a786:	a5 ff 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d15
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
8000a78a:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
8000a78e:	7b 50 40 30 	movh %d3,1029
8000a792:	26 3f       	and %d15,%d3
8000a794:	ee 04       	jnz %d15,8000a79c <_poll_uart1+0x28>
int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
8000a796:	34 44       	st.b [%a4],%d4
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
			/* ignore this character */
		} else {
			/* this is a valid character */
			*chr = ret;
			res = 1;
8000a798:	82 12       	mov %d2,1
		}
	}
	return res;
}
8000a79a:	00 90       	ret 
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
8000a79c:	a5 f3 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d3
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
8000a7a0:	da c3       	mov %d15,195
8000a7a2:	a5 ff 50 c0 	st.w f0000710 <_SMALL_DATA4_+0x3fff8710>,%d15
8000a7a6:	00 90       	ret 

8000a7a8 <_init_uart0>:
void _init_uart0(void)
{
	unsigned int numerator = 48;
	unsigned int denominator = 3125;
	/* Set TXD/P14.0 to "output" and "high" */
	MODULE_P14.IOCR0.B.PC0 = 0b10010;
8000a7a8:	91 40 00 ff 	movh.a %a15,61444
8000a7ac:	d9 ff 40 0b 	lea %a15,[%a15]-19456 <f003b400 <_SMALL_DATA4_+0x40033400>>
8000a7b0:	4c f4       	ld.w %d15,[%a15]16
8000a7b2:	8f 8f cf f1 	andn %d15,%d15,248
8000a7b6:	96 90       	or %d15,144
8000a7b8:	68 4f       	st.w [%a15]16,%d15
	P14_OMR.B.PS0 = 1;
8000a7ba:	91 40 00 ff 	movh.a %a15,61444
8000a7be:	d9 ff 44 0b 	lea %a15,[%a15]-19452 <f003b404 <_SMALL_DATA4_+0x40033404>>
8000a7c2:	4c f0       	ld.w %d15,[%a15]0
8000a7c4:	96 01       	or %d15,1
8000a7c6:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN0.CLC.U = 0;
8000a7c8:	c5 ff 40 80 	lea %a15,f0000600 <_SMALL_DATA4_+0x3fff8600>
8000a7cc:	82 0f       	mov %d15,0
	/* Set TXD/P14.0 to "output" and "high" */
	MODULE_P14.IOCR0.B.PC0 = 0b10010;
	P14_OMR.B.PS0 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
8000a7ce:	6d 00 73 34 	call 800110b4 <unlock_wdtcon>
	MODULE_ASCLIN0.CLC.U = 0;
8000a7d2:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
8000a7d4:	6d 00 86 34 	call 800110e0 <lock_wdtcon>
	/* read back for activating module */
	(void) MODULE_ASCLIN0.CLC.U;
8000a7d8:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN0.IOCR.B.ALTI = 0;
8000a7da:	48 12       	ld.w %d2,[%a15]4
8000a7dc:	8f 72 c0 21 	andn %d2,%d2,7
8000a7e0:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN0.CSR.U = 0;
8000a7e2:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN0.TXFIFOCON.U = (1 << 6)  /* INW: 1byte */
8000a7e6:	da 43       	mov %d15,67
8000a7e8:	68 3f       	st.w [%a15]12,%d15
							   | (1 << 1)  /* ENO*/
							   | (1 << 0); /* FLUSH */
//	MODULE_ASCLIN0.RXFIFOCON.U = (1 << 6)  /* OUTW: 1byte */
//							   | (1 << 1)  /* ENI */
//							   | (1 << 0); /* FLUSH */
	MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
8000a7ea:	9b 0f 00 f8 	addih %d15,%d15,32768
8000a7ee:	68 4f       	st.w [%a15]16,%d15

	MODULE_ASCLIN0.BITCON.U = (9 << 0)	   /* PRESCALER: 10 */
8000a7f0:	7b f0 90 f8 	movh %d15,35087
8000a7f4:	1b 9f 00 f0 	addi %d15,%d15,9
8000a7f8:	68 5f       	st.w [%a15]20,%d15
							| (15 << 16)   /* OVERSAMPLING: 16 */
							| (9 << 24)    /* SAMPLEPOINT: position 7,8,9 */
							| (1u << 31);  /* SM: 3 samples per bit */

	/* data format: 8N1 */
	MODULE_ASCLIN0.FRAMECON.U = (1 << 9)   /* STOP: 1 bit */
8000a7fa:	3b 00 20 f0 	mov %d15,512
8000a7fe:	68 6f       	st.w [%a15]24,%d15
							  | (0 << 16)  /* MODE: Init */
							  | (0 << 30); /* PEN: no parity */
	MODULE_ASCLIN0.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */
8000a800:	82 7f       	mov %d15,7
8000a802:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value: 921600 */
	MODULE_ASCLIN0.BRG.U = (denominator << 0) | (numerator << 16);
8000a804:	7b 00 03 f0 	movh %d15,48
8000a808:	1b 5f c3 f0 	addi %d15,%d15,3125
8000a80c:	68 8f       	st.w [%a15]32,%d15

	MODULE_ASCLIN0.FRAMECON.B.MODE = 1; /* ASC Mode */
8000a80e:	4c f6       	ld.w %d15,[%a15]24
8000a810:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
8000a814:	68 6f       	st.w [%a15]24,%d15

	MODULE_ASCLIN0.CSR.U = 1; /* select CLC as clock source */
8000a816:	82 1f       	mov %d15,1
8000a818:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15
	/* Module Start */
	MODULE_ASCLIN0.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);
8000a81c:	7b 00 00 f8 	movh %d15,32768
8000a820:	68 ef       	st.w [%a15]56,%d15
8000a822:	00 90       	ret 

8000a824 <_in_uart0>:
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
8000a824:	7b 00 00 58 	movh %d5,32768
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a828:	7b 00 00 41 	movh %d4,4096
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
8000a82c:	7b 50 40 30 	movh %d3,1029
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
8000a830:	1b 35 04 50 	addi %d5,%d5,67

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
8000a834:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
8000a838:	ef cf fe 7f 	jz.t %d15,28,8000a834 <_in_uart0+0x10>
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
8000a83c:	85 f2 48 90 	ld.w %d2,f0000648 <_SMALL_DATA4_+0x3fff8648>
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a840:	a5 f4 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d4
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
8000a844:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
8000a848:	26 3f       	and %d15,%d3
8000a84a:	ee 04       	jnz %d15,8000a852 <_in_uart0+0x2e>
{
	unsigned char ch;
	/* wait for a new character */
	while (_poll_uart0(&ch) == 0);
	return ch;
}
8000a84c:	8f f2 0f 21 	and %d2,%d2,255
8000a850:	00 90       	ret 
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
8000a852:	a5 f3 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d3
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
8000a856:	a5 f5 50 80 	st.w f0000610 <_SMALL_DATA4_+0x3fff8610>,%d5
8000a85a:	3c ed       	j 8000a834 <_in_uart0+0x10>

8000a85c <_poll_uart0>:

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
8000a85c:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
}

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
8000a860:	82 02       	mov %d2,0
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
8000a862:	ef cf 10 00 	jz.t %d15,28,8000a882 <_poll_uart0+0x26>
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a866:	7b 00 00 f1 	movh %d15,4096
int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
8000a86a:	85 f4 48 90 	ld.w %d4,f0000648 <_SMALL_DATA4_+0x3fff8648>
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000a86e:	a5 ff 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d15
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
8000a872:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
8000a876:	7b 50 40 30 	movh %d3,1029
8000a87a:	26 3f       	and %d15,%d3
8000a87c:	ee 04       	jnz %d15,8000a884 <_poll_uart0+0x28>
int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
8000a87e:	34 44       	st.b [%a4],%d4
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
			/* ignore this character */
		} else {
			/* this is a valid character */
			*chr = ret;
			res = 1;
8000a880:	82 12       	mov %d2,1
		}
	}
	return res;
}
8000a882:	00 90       	ret 
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
8000a884:	7b 00 00 f8 	movh %d15,32768
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
8000a888:	a5 f3 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d3
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
8000a88c:	1b 3f 04 f0 	addi %d15,%d15,67
8000a890:	a5 ff 50 80 	st.w f0000610 <_SMALL_DATA4_+0x3fff8610>,%d15
8000a894:	00 90       	ret 

8000a896 <_out_uart0>:

/* Send character CHR via the serial line */
void _out_uart0(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN0));
8000a896:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
8000a89a:	ff 0f fe 7f 	jge %d15,0,8000a896 <_out_uart0>

	TX_CLEAR(MODULE_ASCLIN0);
8000a89e:	7b 00 00 f8 	movh %d15,32768
8000a8a2:	a5 ff 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d15

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN0, chr);
8000a8a6:	a5 f4 44 90 	st.w f0000644 <_SMALL_DATA4_+0x3fff8644>,%d4
8000a8aa:	00 90       	ret 

8000a8ac <IsrGpt2T6Handler>:
//	cntDelay++;
//}

void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
8000a8ac:	91 00 00 27 	movh.a %a2,28672
8000a8b0:	91 00 00 f7 	movh.a %a15,28672
8000a8b4:	19 f2 ac d1 	ld.w %d2,[%a15]7020 <70001b6c <cnt_10us>>
8000a8b8:	19 2f c4 d0 	ld.w %d15,[%a2]3908 <70000f44 <lMotorDuty>>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
8000a8bc:	91 40 00 2f 	movh.a %a2,61444
8000a8c0:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
//	cntDelay++;
//}

void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
8000a8c4:	7f f2 2d 80 	jge.u %d2,%d15,8000a91e <IsrGpt2T6Handler+0x72>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
8000a8c8:	4c 20       	ld.w %d15,[%a2]0
8000a8ca:	96 02       	or %d15,2
8000a8cc:	6c 20       	st.w [%a2]0,%d15
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
	}

	if (cnt_10us < rMotorDuty) {
8000a8ce:	91 00 00 27 	movh.a %a2,28672
8000a8d2:	19 f2 ac d1 	ld.w %d2,[%a15]7020 <70001b6c <cnt_10us>>
8000a8d6:	19 2f c0 d0 	ld.w %d15,[%a2]3904 <70000f40 <rMotorDuty>>
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
8000a8da:	91 40 00 2f 	movh.a %a2,61444
8000a8de:	d9 22 00 0b 	lea %a2,[%a2]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
	}

	if (cnt_10us < rMotorDuty) {
8000a8e2:	7f f2 19 80 	jge.u %d2,%d15,8000a914 <IsrGpt2T6Handler+0x68>
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
8000a8e6:	4c 20       	ld.w %d15,[%a2]0
8000a8e8:	96 08       	or %d15,8
8000a8ea:	6c 20       	st.w [%a2]0,%d15
	} else {
		MODULE_P10.OUT.B.P3 = 0; /* Right Motor (CH-B) */
	}

	if (cnt_10us == 100) {
8000a8ec:	19 ff ac d1 	ld.w %d15,[%a15]7020 <70001b6c <cnt_10us>>
8000a8f0:	91 00 00 27 	movh.a %a2,28672
8000a8f4:	8b 4f 26 f2 	ne %d15,%d15,100
8000a8f8:	6e 04       	jz %d15,8000a900 <IsrGpt2T6Handler+0x54>
		cnt_10us = 0;
	} else {
		cnt_10us++;
8000a8fa:	19 2f ac d1 	ld.w %d15,[%a2]7020 <70001b6c <cnt_10us>>
8000a8fe:	c2 1f       	add %d15,1
8000a900:	59 2f ac d1 	st.w [%a2]7020 <70001b6c <cnt_10us>>,%d15
	}
	cntDelay++;
8000a904:	91 00 00 f7 	movh.a %a15,28672
8000a908:	19 ff a8 d1 	ld.w %d15,[%a15]7016 <70001b68 <cntDelay>>
8000a90c:	c2 1f       	add %d15,1
8000a90e:	59 ff a8 d1 	st.w [%a15]7016 <70001b68 <cntDelay>>,%d15
8000a912:	00 90       	ret 
	}

	if (cnt_10us < rMotorDuty) {
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
	} else {
		MODULE_P10.OUT.B.P3 = 0; /* Right Motor (CH-B) */
8000a914:	4c 20       	ld.w %d15,[%a2]0
8000a916:	8f 8f c0 f1 	andn %d15,%d15,8
8000a91a:	6c 20       	st.w [%a2]0,%d15
8000a91c:	3c e8       	j 8000a8ec <IsrGpt2T6Handler+0x40>
void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
8000a91e:	4c 20       	ld.w %d15,[%a2]0
8000a920:	8f 2f c0 f1 	andn %d15,%d15,2
8000a924:	6c 20       	st.w [%a2]0,%d15
8000a926:	3c d4       	j 8000a8ce <IsrGpt2T6Handler+0x22>

8000a928 <getLeftMotorDuty>:

extern void IsrGpt120T3Handler_Beep(void);

unsigned int getLeftMotorDuty(void)
{
	return lMotorDuty;
8000a928:	91 00 00 f7 	movh.a %a15,28672
8000a92c:	19 f2 c4 d0 	ld.w %d2,[%a15]3908 <70000f44 <lMotorDuty>>
}
8000a930:	00 90       	ret 

8000a932 <getRightMotorDuty>:

unsigned int getRightMotorDuty(void)
{
	return rMotorDuty;
8000a932:	91 00 00 f7 	movh.a %a15,28672
8000a936:	19 f2 c0 d0 	ld.w %d2,[%a15]3904 <70000f40 <rMotorDuty>>
}
8000a93a:	00 90       	ret 

8000a93c <setLeftMotorDuty>:

void setLeftMotorDuty(unsigned int duty)
{
//	cnt_10us = 0; /* Disabled - PWM may not work properly when movChx_PWM() is called frequently */
	lMotorDuty = duty;
8000a93c:	91 00 00 f7 	movh.a %a15,28672
8000a940:	59 f4 c4 d0 	st.w [%a15]3908 <70000f44 <lMotorDuty>>,%d4
8000a944:	00 90       	ret 

8000a946 <setRightMotorDuty>:
}

void setRightMotorDuty(unsigned int duty)
{
//	cnt_10us = 0; /* Disabled - PWM may not work properly when movChx_PWM() is called frequently */
	rMotorDuty = duty;
8000a946:	91 00 00 f7 	movh.a %a15,28672
8000a94a:	59 f4 c0 d0 	st.w [%a15]3904 <70000f40 <rMotorDuty>>,%d4
8000a94e:	00 90       	ret 

8000a950 <getcntDelay>:
}

unsigned int getcntDelay(void)
{
	return cntDelay;
8000a950:	91 00 00 f7 	movh.a %a15,28672
8000a954:	19 f2 a8 d1 	ld.w %d2,[%a15]7016 <70001b68 <cntDelay>>
}
8000a958:	00 90       	ret 

8000a95a <setcntDelay>:

void setcntDelay(unsigned int n)
{
	cntDelay = n;
8000a95a:	91 00 00 f7 	movh.a %a15,28672
8000a95e:	59 f4 a8 d1 	st.w [%a15]7016 <70001b68 <cntDelay>>,%d4
8000a962:	00 90       	ret 

8000a964 <init_gpt1>:

void init_gpt1(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
8000a964:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
}

void init_gpt1(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
8000a968:	6d 00 a6 33 	call 800110b4 <unlock_wdtcon>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
8000a96c:	4c f0       	ld.w %d15,[%a15]0
8000a96e:	8f 1f c0 f1 	andn %d15,%d15,1
8000a972:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
8000a974:	6d 00 b6 33 	call 800110e0 <lock_wdtcon>

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
8000a978:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000a97a:	91 10 00 48 	movh.a %a4,32769
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
8000a97e:	b7 2f 82 f5 	insert %d15,%d15,2,11,2
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000a982:	3b a0 11 40 	mov %d4,282
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
8000a986:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
8000a988:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000a98a:	d9 44 ec 1a 	lea %a4,[%a4]-21396 <8000ac6c <IsrGpt120T3Handler_Beep>>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
8000a98e:	8f 8f c3 f1 	andn %d15,%d15,56
8000a992:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
8000a994:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000a996:	82 35       	mov %d5,3
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
8000a998:	96 80       	or %d15,128
8000a99a:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3I = 0x5; /* Set T3 input prescaler(2^5=32) */
8000a99c:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000a99e:	82 06       	mov %d6,0

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
	MODULE_GPT120.T3CON.B.T3I = 0x5; /* Set T3 input prescaler(2^5=32) */
8000a9a0:	b7 5f 03 f0 	insert %d15,%d15,5,0,3
8000a9a4:	68 5f       	st.w [%a15]20,%d15
	/* Calculate dutyUpTime and dutyDownTime for reloading timer T3 */
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
8000a9a6:	da 64       	mov %d15,100
8000a9a8:	68 ef       	st.w [%a15]56,%d15
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
8000a9aa:	48 42       	ld.w %d2,[%a15]16
8000a9ac:	b7 42 83 21 	insert %d2,%d2,4,3,3
8000a9b0:	68 42       	st.w [%a15]16,%d2
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
8000a9b2:	48 42       	ld.w %d2,[%a15]16
8000a9b4:	8f 72 40 21 	or %d2,%d2,7
8000a9b8:	68 42       	st.w [%a15]16,%d2
    MODULE_GPT120.T2.U = 100;
8000a9ba:	68 df       	st.w [%a15]52,%d15
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000a9bc:	6d 00 d6 04 	call 8000b368 <InterruptInstall>

    /* Initialize the Timer T4 for Ultrasonic */
    MODULE_GPT120.T4CON.B.T4M = 0x0; /* Set T4 to timer mode */
8000a9c0:	4c f6       	ld.w %d15,[%a15]24
8000a9c2:	8f 8f c3 f1 	andn %d15,%d15,56
8000a9c6:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4CON.B.T4UD = 0x0; /* Set T4 count direction(up) */
8000a9c8:	4c f6       	ld.w %d15,[%a15]24
8000a9ca:	8f 0f c8 f1 	andn %d15,%d15,128
8000a9ce:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4CON.B.T4I = 0x5; /* Set T4 input prescaler(2^5=32) */
8000a9d0:	4c f6       	ld.w %d15,[%a15]24
8000a9d2:	b7 5f 03 f0 	insert %d15,%d15,5,0,3
8000a9d6:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4.U = 0u;
8000a9d8:	82 0f       	mov %d15,0
8000a9da:	68 ff       	st.w [%a15]60,%d15
8000a9dc:	00 90       	ret 

8000a9de <init_gpt2>:

void init_gpt2(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
8000a9de:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>


void init_gpt2(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
8000a9e2:	6d 00 69 33 	call 800110b4 <unlock_wdtcon>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
8000a9e6:	4c f0       	ld.w %d15,[%a15]0
8000a9e8:	8f 1f c0 f1 	andn %d15,%d15,1
8000a9ec:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
8000a9ee:	6d 00 79 33 	call 800110e0 <lock_wdtcon>

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
8000a9f2:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
8000a9f4:	91 10 00 48 	movh.a %a4,32769
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
8000a9f8:	b7 0f 82 f5 	insert %d15,%d15,0,11,2
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
8000a9fc:	3b d0 11 40 	mov %d4,285
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
8000aa00:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
8000aa02:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
8000aa04:	d9 44 ac 2a 	lea %a4,[%a4]-22356 <8000a8ac <IsrGpt2T6Handler>>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
8000aa08:	8f 8f c3 f1 	andn %d15,%d15,56
8000aa0c:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
8000aa0e:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
8000aa10:	82 25       	mov %d5,2
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
8000aa12:	96 80       	or %d15,128
8000aa14:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6I = 0x0; /* Set T6 input prescaler(2^0=1) */
8000aa16:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
8000aa18:	82 06       	mov %d6,0

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
    MODULE_GPT120.T6CON.B.T6I = 0x0; /* Set T6 input prescaler(2^0=1) */
8000aa1a:	8f 7f c0 f1 	andn %d15,%d15,7
8000aa1e:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
8000aa20:	4c f8       	ld.w %d15,[%a15]32
8000aa22:	b7 ff 81 f4 	insert %d15,%d15,15,9,1
8000aa26:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
8000aa28:	4c f8       	ld.w %d15,[%a15]32
8000aa2a:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
8000aa2e:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */
8000aa30:	da fa       	mov %d15,250
8000aa32:	59 ff 04 10 	st.w [%a15]68,%d15

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
8000aa36:	68 cf       	st.w [%a15]48,%d15
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
8000aa38:	1d 00 98 04 	j 8000b368 <InterruptInstall>

8000aa3c <runGpt12_T3>:
}


void runGpt12_T3(void)
{
	MODULE_GPT120.T3CON.B.T3R = 1;
8000aa3c:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
8000aa40:	4c f5       	ld.w %d15,[%a15]20
8000aa42:	96 40       	or %d15,64
8000aa44:	68 5f       	st.w [%a15]20,%d15
8000aa46:	00 90       	ret 

8000aa48 <stopGpt12_T3>:
}

void stopGpt12_T3(void)
{
	MODULE_GPT120.T3CON.B.T3R = 0;
8000aa48:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
8000aa4c:	4c f5       	ld.w %d15,[%a15]20
8000aa4e:	8f 0f c4 f1 	andn %d15,%d15,64
8000aa52:	68 5f       	st.w [%a15]20,%d15
8000aa54:	00 90       	ret 

8000aa56 <runGpt12_T6>:
}

void runGpt12_T6(void)
{
	MODULE_GPT120.T6CON.B.T6R = 1;
8000aa56:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
8000aa5a:	4c f8       	ld.w %d15,[%a15]32
8000aa5c:	96 40       	or %d15,64
8000aa5e:	68 8f       	st.w [%a15]32,%d15
8000aa60:	00 90       	ret 

8000aa62 <stopGpt12_T6>:
}

void stopGpt12_T6(void)
{
	MODULE_GPT120.T6CON.B.T6R = 0;
8000aa62:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
8000aa66:	4c f8       	ld.w %d15,[%a15]32
8000aa68:	8f 0f c4 f1 	andn %d15,%d15,64
8000aa6c:	68 8f       	st.w [%a15]32,%d15
8000aa6e:	00 90       	ret 

8000aa70 <runGpt12_T4>:
}

void runGpt12_T4(void)
{
	MODULE_GPT120.T4CON.B.T4R = 1;
8000aa70:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
8000aa74:	4c f6       	ld.w %d15,[%a15]24
8000aa76:	96 40       	or %d15,64
8000aa78:	68 6f       	st.w [%a15]24,%d15
8000aa7a:	00 90       	ret 

8000aa7c <stopGpt12_T4>:
}

void stopGpt12_T4()
{
	MODULE_GPT120.T4CON.B.T4R = 0;
8000aa7c:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
8000aa80:	4c f6       	ld.w %d15,[%a15]24
8000aa82:	8f 0f c4 f1 	andn %d15,%d15,64
8000aa86:	68 6f       	st.w [%a15]24,%d15
8000aa88:	00 90       	ret 

8000aa8a <setGpt12_T4>:
}

void setGpt12_T4(unsigned short value)
{
	MODULE_GPT120.T4.U = value;
8000aa8a:	a5 f4 fc 82 	st.w f0002e3c <_SMALL_DATA4_+0x3fffae3c>,%d4
8000aa8e:	00 90       	ret 

8000aa90 <getGpt12_T4>:
}

unsigned int getGpt12_T4(void)
{
	return MODULE_GPT120.T4.U;
8000aa90:	85 f2 fc 82 	ld.w %d2,f0002e3c <_SMALL_DATA4_+0x3fffae3c>
}
8000aa94:	00 90       	ret 

8000aa96 <init_VADC>:

void init_VADC(void)
{
    /* VADC Module Enable */
	unlock_wdtcon();
    MODULE_VADC.CLC.B.DISR = 0x0;                 // Enable VADC Module (clock)
8000aa96:	91 20 00 ff 	movh.a %a15,61442
#include <machine/intrinsics.h>

void init_VADC(void)
{
    /* VADC Module Enable */
	unlock_wdtcon();
8000aa9a:	6d 00 0d 33 	call 800110b4 <unlock_wdtcon>
    MODULE_VADC.CLC.B.DISR = 0x0;                 // Enable VADC Module (clock)
8000aa9e:	4c f0       	ld.w %d15,[%a15]0
8000aaa0:	8f 1f c0 f1 	andn %d15,%d15,1
8000aaa4:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
8000aaa6:	6d 00 1d 33 	call 800110e0 <lock_wdtcon>
    while(MODULE_VADC.CLC.B.DISS != 0);     	    // Wait until module is enabled
8000aaaa:	40 f2       	mov.aa %a2,%a15
8000aaac:	4c 20       	ld.w %d15,[%a2]0
8000aaae:	91 20 00 ff 	movh.a %a15,61442
8000aab2:	6f 1f fd ff 	jnz.t %d15,1,8000aaac <init_VADC+0x16>

    /* VADC Group Configuration */
    MODULE_VADC.G[4].ARBPR.B.PRIO0 = 0x3;		    // Highest Priority for Request Source 0
8000aab6:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
8000aaba:	96 03       	or %d15,3
8000aabc:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15
    MODULE_VADC.G[4].ARBPR.B.CSM0 = 0x0;          // Conversion Start Mode : Wait-for-start mode
8000aac0:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
8000aac4:	8f 8f c0 f1 	andn %d15,%d15,8
8000aac8:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15
    MODULE_VADC.G[4].ARBPR.B.ASEN0 = 0x1;		    // Arbitration Source Input 0 Enable
8000aacc:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
8000aad0:	b7 ff 01 fc 	insert %d15,%d15,15,24,1
8000aad4:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15

    MODULE_VADC.G[4].QMR0.B.ENGT  = 0x1;		    // Enable Conversion Requests
8000aad8:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
8000aadc:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
8000aae0:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15
    MODULE_VADC.G[4].QMR0.B.FLUSH = 0x1;          // Clear all Queue Entries
8000aae4:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
8000aae8:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
8000aaec:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15

    MODULE_VADC.G[4].ARBCFG.B.ANONC = 0x3;        // Analog Converter : Normal Operation
8000aaf0:	19 ff 40 21 	ld.w %d15,[%a15]5248 <f0021480 <_SMALL_DATA4_+0x40019480>>
8000aaf4:	96 03       	or %d15,3
8000aaf6:	59 ff 40 21 	st.w [%a15]5248 <f0021480 <_SMALL_DATA4_+0x40019480>>,%d15

    MODULE_VADC.G[4].ICLASS[0].B.CMS = 0x0;       // Group-specific Class 0
8000aafa:	19 ff 60 21 	ld.w %d15,[%a15]5280 <f00214a0 <_SMALL_DATA4_+0x400194a0>>
8000aafe:	b7 0f 03 f4 	insert %d15,%d15,0,8,3
8000ab02:	59 ff 60 21 	st.w [%a15]5280 <f00214a0 <_SMALL_DATA4_+0x400194a0>>,%d15
                                            // Conversion Mode : Standard Conversion (12-bit)

    /* VADC Group 4 Channel 7 Setting */
    MODULE_VADC.G[4].CHCTR[6].B.RESPOS = 0x1;     // Read Results Right-aligned
8000ab06:	19 ff 58 81 	ld.w %d15,[%a15]5656 <f0021618 <_SMALL_DATA4_+0x40019618>>
8000ab0a:	b7 ff 81 fa 	insert %d15,%d15,15,21,1
8000ab0e:	59 ff 58 81 	st.w [%a15]5656 <f0021618 <_SMALL_DATA4_+0x40019618>>,%d15
    MODULE_VADC.G[4].CHCTR[6].B.RESREG = 0x1;     // Store Result in Group Result Register G0RES1
8000ab12:	19 ff 58 81 	ld.w %d15,[%a15]5656 <f0021618 <_SMALL_DATA4_+0x40019618>>
8000ab16:	b7 1f 04 f8 	insert %d15,%d15,1,16,4
8000ab1a:	59 ff 58 81 	st.w [%a15]5656 <f0021618 <_SMALL_DATA4_+0x40019618>>,%d15
    MODULE_VADC.G[4].CHCTR[6].B.ICLSEL = 0x0;     // Use Group-specific Class 0
8000ab1e:	19 ff 58 81 	ld.w %d15,[%a15]5656 <f0021618 <_SMALL_DATA4_+0x40019618>>
8000ab22:	8f 3f c0 f1 	andn %d15,%d15,3
8000ab26:	59 ff 58 81 	st.w [%a15]5656 <f0021618 <_SMALL_DATA4_+0x40019618>>,%d15
8000ab2a:	00 90       	ret 

8000ab2c <VADC_startConversion>:
}

void VADC_startConversion(void)
{
    /* No fill and Start Queue */
	MODULE_VADC.G[4].QINR0.B.REQCHNR = 0x06;				// Request Channel Number : 7
8000ab2c:	91 20 00 ff 	movh.a %a15,61442
8000ab30:	19 ff 50 41 	ld.w %d15,[%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>
8000ab34:	b7 6f 05 f0 	insert %d15,%d15,6,0,5
8000ab38:	59 ff 50 41 	st.w [%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>,%d15
	MODULE_VADC.G[4].QINR0.B.RF = 0x0; 				    // No fill : it is converted once
8000ab3c:	19 ff 50 41 	ld.w %d15,[%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>
8000ab40:	8f 0f c2 f1 	andn %d15,%d15,32
8000ab44:	59 ff 50 41 	st.w [%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>,%d15

	MODULE_VADC.G[4].QMR0.B.TREV = 0x1;  					// Generate a Trigger Event
8000ab48:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
8000ab4c:	b7 ff 81 f4 	insert %d15,%d15,15,9,1
8000ab50:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15
8000ab54:	00 90       	ret 

8000ab56 <VADC_readResult>:
}

unsigned int VADC_readResult(void)
{
	unsigned int result;
	while(MODULE_VADC.G[4].RES[1].B.VF == 0);			    // Valid Flag, Wait until New Result Available
8000ab56:	91 20 00 ff 	movh.a %a15,61442
8000ab5a:	19 ff 44 c1 	ld.w %d15,[%a15]5892 <f0021704 <_SMALL_DATA4_+0x40019704>>
8000ab5e:	ff 0f fe 7f 	jge %d15,0,8000ab5a <VADC_readResult+0x4>

	result = (MODULE_VADC.G[4].RES[1].B.RESULT);  		// Read Result
8000ab62:	91 20 00 ff 	movh.a %a15,61442
8000ab66:	19 f2 44 c1 	ld.w %d2,[%a15]5892 <f0021704 <_SMALL_DATA4_+0x40019704>>

	return result;
}
8000ab6a:	37 02 70 20 	extr.u %d2,%d2,0,16
8000ab6e:	00 90       	ret 

8000ab70 <delay_ms>:
#include "etc.h"

void delay_ms(unsigned int delay_time)
{
8000ab70:	20 08       	sub.a %sp,8
	volatile unsigned int i, j;
	for (i = 0; i < delay_time; i++)
8000ab72:	82 0f       	mov %d15,0
8000ab74:	78 00       	st.w [%sp]0,%d15
8000ab76:	54 a2       	ld.w %d2,[%sp]
		for (j = 0; j < 18200; j++)
8000ab78:	82 03       	mov %d3,0
8000ab7a:	3b 80 71 f4 	mov %d15,18200
#include "etc.h"

void delay_ms(unsigned int delay_time)
{
	volatile unsigned int i, j;
	for (i = 0; i < delay_time; i++)
8000ab7e:	3f 42 09 80 	jlt.u %d2,%d4,8000ab90 <delay_ms+0x20>
8000ab82:	3c 20       	j 8000abc2 <delay_ms+0x52>
8000ab84:	54 a2       	ld.w %d2,[%sp]
8000ab86:	c2 12       	add %d2,1
8000ab88:	74 a2       	st.w [%sp],%d2
8000ab8a:	54 a2       	ld.w %d2,[%sp]
8000ab8c:	7f 42 1c 80 	jge.u %d2,%d4,8000abc4 <delay_ms+0x54>
		for (j = 0; j < 18200; j++)
8000ab90:	59 a3 04 00 	st.w [%sp]4,%d3
8000ab94:	19 a2 04 00 	ld.w %d2,[%sp]4
8000ab98:	7f f2 f6 ff 	jge.u %d2,%d15,8000ab84 <delay_ms+0x14>
8000ab9c:	19 a2 04 00 	ld.w %d2,[%sp]4
8000aba0:	c2 12       	add %d2,1
8000aba2:	59 a2 04 00 	st.w [%sp]4,%d2
8000aba6:	19 a2 04 00 	ld.w %d2,[%sp]4
8000abaa:	7f f2 ed ff 	jge.u %d2,%d15,8000ab84 <delay_ms+0x14>
8000abae:	19 a2 04 00 	ld.w %d2,[%sp]4
8000abb2:	c2 12       	add %d2,1
8000abb4:	59 a2 04 00 	st.w [%sp]4,%d2
8000abb8:	19 a2 04 00 	ld.w %d2,[%sp]4
8000abbc:	3f f2 f0 ff 	jlt.u %d2,%d15,8000ab9c <delay_ms+0x2c>
8000abc0:	3c e2       	j 8000ab84 <delay_ms+0x14>
8000abc2:	00 90       	ret 
8000abc4:	00 90       	ret 

8000abc6 <Init_Buzzer>:
/* Function prototype */
void IsrGpt120T3Handler_Beep(void);

void Init_Buzzer(void)
{
	MODULE_P02.IOCR0.B.PC3 = 0b10000;
8000abc6:	91 40 00 ff 	movh.a %a15,61444
8000abca:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000abce:	4c f4       	ld.w %d15,[%a15]16
8000abd0:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000abd4:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000abd8:	68 4f       	st.w [%a15]16,%d15
8000abda:	00 90       	ret 

8000abdc <Init_Buzzer_PWM>:
8000abdc:	91 40 00 ff 	movh.a %a15,61444
8000abe0:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000abe4:	4c f4       	ld.w %d15,[%a15]16
8000abe6:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000abea:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000abee:	68 4f       	st.w [%a15]16,%d15

void Init_Buzzer_PWM(void)
{
	Init_Buzzer();

	init_gpt1(); /* Init Timer */
8000abf0:	6d ff ba fe 	call 8000a964 <init_gpt1>
	runGpt12_T3(); /* Start Timer */
}

void setBeepCycle(int cycle)
{
	beepOnOff = cycle;
8000abf4:	82 0f       	mov %d15,0
8000abf6:	91 00 00 f7 	movh.a %a15,28672
8000abfa:	59 ff b0 d1 	st.w [%a15]7024 <70001b70 <beepOnOff>>,%d15
{
	Init_Buzzer();

	init_gpt1(); /* Init Timer */
	setBeepCycle(0); /* Initial buzzer beep off */
	runGpt12_T3(); /* Start Timer */
8000abfe:	1d ff 1f ff 	j 8000aa3c <runGpt12_T3>

8000ac02 <setBeepCycle>:
}

void setBeepCycle(int cycle)
{
	beepOnOff = cycle;
8000ac02:	91 00 00 f7 	movh.a %a15,28672
8000ac06:	59 f4 b0 d1 	st.w [%a15]7024 <70001b70 <beepOnOff>>,%d4
8000ac0a:	00 90       	ret 

8000ac0c <Beep>:
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
8000ac0c:	7b 80 00 f0 	movh %d15,8
8000ac10:	1b 0f 12 fa 	addi %d15,%d15,-24288
8000ac14:	4b 4f 11 42 	div.u %e4,%d15,%d4
{
	beepOnOff = cycle;
}

void Beep(unsigned int hz)
{
8000ac18:	20 10       	sub.a %sp,16
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
8000ac1a:	82 0f       	mov %d15,0
	beepOnOff = cycle;
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
8000ac1c:	74 a4       	st.w [%sp],%d4
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
8000ac1e:	78 01       	st.w [%sp]4,%d15
8000ac20:	19 a3 04 00 	ld.w %d3,[%sp]4
8000ac24:	58 00       	ld.w %d15,[%sp]0
		for (volatile int j = 0; j < 1; j++)
8000ac26:	82 02       	mov %d2,0
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
8000ac28:	7f f3 21 00 	jge %d3,%d15,8000ac6a <Beep+0x5e>
		for (volatile int j = 0; j < 1; j++)
8000ac2c:	59 a2 08 00 	st.w [%sp]8,%d2
8000ac30:	58 02       	ld.w %d15,[%sp]8
8000ac32:	ff 1f 13 00 	jge %d15,1,8000ac58 <Beep+0x4c>
			for (volatile int k = 0; k < 1; k++)
8000ac36:	59 a2 0c 00 	st.w [%sp]12,%d2
8000ac3a:	58 03       	ld.w %d15,[%sp]12
8000ac3c:	4e f8       	jgtz %d15,8000ac4c <Beep+0x40>
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
8000ac3e:	00 00       	nop 
8000ac40:	58 03       	ld.w %d15,[%sp]12
8000ac42:	c2 1f       	add %d15,1
8000ac44:	78 03       	st.w [%sp]12,%d15
8000ac46:	58 03       	ld.w %d15,[%sp]12
8000ac48:	bf 1f fb 7f 	jlt %d15,1,8000ac3e <Beep+0x32>

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
		for (volatile int j = 0; j < 1; j++)
8000ac4c:	58 02       	ld.w %d15,[%sp]8
8000ac4e:	c2 1f       	add %d15,1
8000ac50:	78 02       	st.w [%sp]8,%d15
8000ac52:	58 02       	ld.w %d15,[%sp]8
8000ac54:	bf 1f f1 7f 	jlt %d15,1,8000ac36 <Beep+0x2a>
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
8000ac58:	58 01       	ld.w %d15,[%sp]4
8000ac5a:	c2 1f       	add %d15,1
8000ac5c:	78 01       	st.w [%sp]4,%d15
8000ac5e:	19 a3 04 00 	ld.w %d3,[%sp]4
8000ac62:	58 00       	ld.w %d15,[%sp]0
8000ac64:	3f f3 e4 7f 	jlt %d3,%d15,8000ac2c <Beep+0x20>
8000ac68:	00 90       	ret 
8000ac6a:	00 90       	ret 

8000ac6c <IsrGpt120T3Handler_Beep>:
				_nop();
}

void IsrGpt120T3Handler_Beep(void)
{
	MODULE_P02.OUT.B.P3 ^= 1;
8000ac6c:	91 40 00 ff 	movh.a %a15,61444
8000ac70:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000ac74:	4c f0       	ld.w %d15,[%a15]0
8000ac76:	07 ff 83 f1 	nand.t %d15,%d15,3,%d15,3
8000ac7a:	8f 3f 00 20 	sh %d2,%d15,3
8000ac7e:	4c f0       	ld.w %d15,[%a15]0
8000ac80:	8f 8f c0 f1 	andn %d15,%d15,8
8000ac84:	a6 2f       	or %d15,%d2
8000ac86:	68 0f       	st.w [%a15]0,%d15
8000ac88:	00 90       	ret 

8000ac8a <Init_GPIO>:
#include "GPIO.h"
#include "tc27xd/IfxPort_PinMap.h"
void Init_GPIO(void)
{
	/* Set P10.2(LED1) as push-pull output */
	MODULE_P10.IOCR0.B.PC2 = 0b10000;
8000ac8a:	91 40 00 ff 	movh.a %a15,61444
8000ac8e:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000ac92:	4c f4       	ld.w %d15,[%a15]16
8000ac94:	3b 00 08 50 	mov %d5,128
8000ac98:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
8000ac9c:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000aca0:	68 4f       	st.w [%a15]16,%d15

	/* Set P10.1(LED2) as push-pull output */
	MODULE_P10.IOCR0.B.PC1 = 0b10000;
8000aca2:	4c f4       	ld.w %d15,[%a15]16
8000aca4:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
8000aca8:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
8000acac:	68 4f       	st.w [%a15]16,%d15

	/* Set P2.0(SW1) as input pull-up */
	MODULE_P02.IOCR0.B.PC0 = 0b00010;
8000acae:	91 40 00 ff 	movh.a %a15,61444
8000acb2:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000acb6:	4c f4       	ld.w %d15,[%a15]16
8000acb8:	b7 2f 85 f1 	insert %d15,%d15,2,3,5
8000acbc:	68 4f       	st.w [%a15]16,%d15

	/* Set P2.1(SW2) as input pull-up */
	MODULE_P02.IOCR0.B.PC1 = 0b00010;
8000acbe:	4c f4       	ld.w %d15,[%a15]16
8000acc0:	b7 2f 85 f5 	insert %d15,%d15,2,11,5
8000acc4:	68 4f       	st.w [%a15]16,%d15

	/*P20_6    Digital Output*/
	IfxPort_setPinModeOutput(IfxPort_P20_6.port, IfxPort_P20_6.pinIndex, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
8000acc6:	91 00 00 f7 	movh.a %a15,28672
8000acca:	99 f4 e8 10 	ld.a %a4,[%a15]3176 <70000c68 <IfxPort_P20_6>>
8000acce:	d9 fc e8 10 	lea %a12,[%a15]3176 <70000c68 <IfxPort_P20_6>>
8000acd2:	39 c4 04 00 	ld.bu %d4,[%a12]4 <70000c68 <IfxPort_P20_6>>
8000acd6:	6d ff aa e0 	call 80006e2a <IfxPort_setPinMode>
}


IFX_INLINE void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action)
{
    port->OMR.U = action << pinIndex;
8000acda:	0c c4       	ld.bu %d15,[%a12]4
	IfxPort_setPinLow(IfxPort_P20_6.port, IfxPort_P20_6.pinIndex);
8000acdc:	99 ff e8 10 	ld.a %a15,[%a15]3176 <70000c68 <IfxPort_P20_6>>
8000ace0:	7b 10 00 20 	movh %d2,1
8000ace4:	0f f2 00 f0 	sh %d15,%d2,%d15
8000ace8:	68 1f       	st.w [%a15]4,%d15
8000acea:	00 90       	ret 

8000acec <setLED1>:

void setLED1(int onoff)	// on if true, off if false
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P2 = 1;
8000acec:	91 40 00 ff 	movh.a %a15,61444
8000acf0:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000acf4:	4c f0       	ld.w %d15,[%a15]0
	IfxPort_setPinLow(IfxPort_P20_6.port, IfxPort_P20_6.pinIndex);
}

void setLED1(int onoff)	// on if true, off if false
{
	if(onoff)
8000acf6:	f6 45       	jnz %d4,8000ad00 <setLED1+0x14>
	{
		MODULE_P10.OUT.B.P2 = 1;
	}
	else
	{
		MODULE_P10.OUT.B.P2 = 0;
8000acf8:	8f 4f c0 f1 	andn %d15,%d15,4
8000acfc:	68 0f       	st.w [%a15]0,%d15
8000acfe:	00 90       	ret 

void setLED1(int onoff)	// on if true, off if false
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P2 = 1;
8000ad00:	96 04       	or %d15,4
8000ad02:	68 0f       	st.w [%a15]0,%d15
8000ad04:	00 90       	ret 

8000ad06 <setLED2>:

void setLED2(int onoff)
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P1 = 1;
8000ad06:	91 40 00 ff 	movh.a %a15,61444
8000ad0a:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000ad0e:	4c f0       	ld.w %d15,[%a15]0
	}
}

void setLED2(int onoff)
{
	if(onoff)
8000ad10:	f6 45       	jnz %d4,8000ad1a <setLED2+0x14>
	{
		MODULE_P10.OUT.B.P1 = 1;
	}
	else
	{
		MODULE_P10.OUT.B.P1 = 0;
8000ad12:	8f 2f c0 f1 	andn %d15,%d15,2
8000ad16:	68 0f       	st.w [%a15]0,%d15
8000ad18:	00 90       	ret 

void setLED2(int onoff)
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P1 = 1;
8000ad1a:	96 02       	or %d15,2
8000ad1c:	68 0f       	st.w [%a15]0,%d15
8000ad1e:	00 90       	ret 

8000ad20 <toggleLED1>:
	}
}

void toggleLED1(void)
{
	MODULE_P10.OUT.B.P2 ^= 1;
8000ad20:	91 40 00 ff 	movh.a %a15,61444
8000ad24:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000ad28:	4c f0       	ld.w %d15,[%a15]0
8000ad2a:	07 ff 02 f1 	nand.t %d15,%d15,2,%d15,2
8000ad2e:	8f 2f 00 20 	sh %d2,%d15,2
8000ad32:	4c f0       	ld.w %d15,[%a15]0
8000ad34:	8f 4f c0 f1 	andn %d15,%d15,4
8000ad38:	a6 2f       	or %d15,%d2
8000ad3a:	68 0f       	st.w [%a15]0,%d15
8000ad3c:	00 90       	ret 

8000ad3e <toggleLED2>:
}

void toggleLED2(void)
{
	MODULE_P10.OUT.B.P1 ^= 1;
8000ad3e:	91 40 00 ff 	movh.a %a15,61444
8000ad42:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000ad46:	4c f0       	ld.w %d15,[%a15]0
8000ad48:	07 ff 81 f0 	nand.t %d15,%d15,1,%d15,1
8000ad4c:	8f 1f 00 20 	sh %d2,%d15,1
8000ad50:	4c f0       	ld.w %d15,[%a15]0
8000ad52:	8f 2f c0 f1 	andn %d15,%d15,2
8000ad56:	a6 2f       	or %d15,%d2
8000ad58:	68 0f       	st.w [%a15]0,%d15
8000ad5a:	00 90       	ret 

8000ad5c <getSW1>:
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
8000ad5c:	91 40 00 ff 	movh.a %a15,61444
8000ad60:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000ad64:	48 92       	ld.w %d2,[%a15]36
}
8000ad66:	8f 12 00 21 	and %d2,%d2,1
8000ad6a:	00 90       	ret 

8000ad6c <getSW2>:

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
8000ad6c:	91 40 00 ff 	movh.a %a15,61444
8000ad70:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000ad74:	48 92       	ld.w %d2,[%a15]36
}
8000ad76:	37 02 e1 20 	extr.u %d2,%d2,1,1
8000ad7a:	00 90       	ret 

8000ad7c <getSW1_Debounce>:

int getSW1_Debounce(void)
{
8000ad7c:	20 18       	sub.a %sp,24
	volatile int SW1, i, cnt = 0;
8000ad7e:	82 0f       	mov %d15,0
	volatile char buf[10] = { 0, };
8000ad80:	d9 a2 0e 00 	lea %a2,[%sp]14
	return MODULE_P02.IN.B.P1;
}

int getSW1_Debounce(void)
{
	volatile int SW1, i, cnt = 0;
8000ad84:	78 02       	st.w [%sp]8,%d15
	volatile char buf[10] = { 0, };
8000ad86:	40 23       	mov.aa %a3,%a2
8000ad88:	82 0f       	mov %d15,0
8000ad8a:	a0 4f       	mov.a %a15,4
8000ad8c:	a4 3f       	st.h [%a3+],%d15
8000ad8e:	fc ff       	loop %a15,8000ad8c <getSW1_Debounce+0x10>

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
8000ad90:	19 a2 08 00 	ld.w %d2,[%sp]8
8000ad94:	3b 00 71 f2 	mov %d15,10000
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
8000ad98:	91 40 00 3f 	movh.a %a3,61444
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
8000ad9c:	82 03       	mov %d3,0
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
8000ad9e:	d9 33 00 8a 	lea %a3,[%a3]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
{
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
8000ada2:	02 f4       	mov %d4,%d15
8000ada4:	7f f2 31 00 	jge %d2,%d15,8000ae06 <getSW1_Debounce+0x8a>
		for (i = 0; i < 10; i++) {
8000ada8:	59 a3 04 00 	st.w [%sp]4,%d3
8000adac:	58 01       	ld.w %d15,[%sp]4
8000adae:	8b af 40 f2 	lt %d15,%d15,10
8000adb2:	6e 0d       	jz %d15,8000adcc <getSW1_Debounce+0x50>
			buf[i] = getSW1();
8000adb4:	d8 01       	ld.a %a15,[%sp]4
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
8000adb6:	4c 39       	ld.w %d15,[%a3]36
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW1();
8000adb8:	30 2f       	add.a %a15,%a2
8000adba:	16 01       	and %d15,1
8000adbc:	28 0f       	st.b [%a15]0,%d15
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
8000adbe:	58 01       	ld.w %d15,[%sp]4
8000adc0:	c2 1f       	add %d15,1
8000adc2:	78 01       	st.w [%sp]4,%d15
8000adc4:	58 01       	ld.w %d15,[%sp]4
8000adc6:	8b af 40 f2 	lt %d15,%d15,10
8000adca:	ee f5       	jnz %d15,8000adb4 <getSW1_Debounce+0x38>
			buf[i] = getSW1();
		}
		for (i = 0; i < 10; i++) {
8000adcc:	59 a3 04 00 	st.w [%sp]4,%d3
8000add0:	58 01       	ld.w %d15,[%sp]4
8000add2:	8b af 40 f2 	lt %d15,%d15,10
8000add6:	6e 12       	jz %d15,8000adfa <getSW1_Debounce+0x7e>
			if (buf[0] != buf[i]) {
8000add8:	79 a2 0e 00 	ld.b %d2,[%sp]14
8000addc:	d8 01       	ld.a %a15,[%sp]4
8000adde:	30 2f       	add.a %a15,%a2
8000ade0:	79 ff 00 00 	ld.b %d15,[%a15]0
8000ade4:	5f f2 04 00 	jeq %d2,%d15,8000adec <getSW1_Debounce+0x70>
				cnt = 0;
8000ade8:	59 a3 08 00 	st.w [%sp]8,%d3
	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW1();
		}
		for (i = 0; i < 10; i++) {
8000adec:	58 01       	ld.w %d15,[%sp]4
8000adee:	c2 1f       	add %d15,1
8000adf0:	78 01       	st.w [%sp]4,%d15
8000adf2:	58 01       	ld.w %d15,[%sp]4
8000adf4:	8b af 40 f2 	lt %d15,%d15,10
8000adf8:	ee f0       	jnz %d15,8000add8 <getSW1_Debounce+0x5c>
			if (buf[0] != buf[i]) {
				cnt = 0;
			}
		}
		cnt += 1;
8000adfa:	58 02       	ld.w %d15,[%sp]8
8000adfc:	c2 1f       	add %d15,1
8000adfe:	78 02       	st.w [%sp]8,%d15
{
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
8000ae00:	58 02       	ld.w %d15,[%sp]8
8000ae02:	3f 4f d3 7f 	jlt %d15,%d4,8000ada8 <getSW1_Debounce+0x2c>
				cnt = 0;
			}
		}
		cnt += 1;
	}
	SW1 = buf[0];
8000ae06:	79 af 0e 00 	ld.b %d15,[%sp]14
8000ae0a:	78 00       	st.w [%sp]0,%d15
	return SW1;
8000ae0c:	54 a2       	ld.w %d2,[%sp]
8000ae0e:	00 90       	ret 

8000ae10 <getSW2_Debounce>:
}

int getSW2_Debounce(void)
{
8000ae10:	20 18       	sub.a %sp,24
	volatile int SW2, i, cnt = 0;
8000ae12:	82 0f       	mov %d15,0
	volatile char buf[10] = { 0, };
8000ae14:	d9 a2 0e 00 	lea %a2,[%sp]14
	return SW1;
}

int getSW2_Debounce(void)
{
	volatile int SW2, i, cnt = 0;
8000ae18:	78 02       	st.w [%sp]8,%d15
	volatile char buf[10] = { 0, };
8000ae1a:	40 23       	mov.aa %a3,%a2
8000ae1c:	82 0f       	mov %d15,0
8000ae1e:	a0 4f       	mov.a %a15,4
8000ae20:	a4 3f       	st.h [%a3+],%d15
8000ae22:	fc ff       	loop %a15,8000ae20 <getSW2_Debounce+0x10>

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
8000ae24:	19 a2 08 00 	ld.w %d2,[%sp]8
8000ae28:	3b 00 71 f2 	mov %d15,10000
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
8000ae2c:	91 40 00 3f 	movh.a %a3,61444
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
8000ae30:	82 03       	mov %d3,0
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
8000ae32:	d9 33 00 8a 	lea %a3,[%a3]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
{
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
8000ae36:	02 f4       	mov %d4,%d15
8000ae38:	7f f2 32 00 	jge %d2,%d15,8000ae9c <getSW2_Debounce+0x8c>
		for (i = 0; i < 10; i++) {
8000ae3c:	59 a3 04 00 	st.w [%sp]4,%d3
8000ae40:	58 01       	ld.w %d15,[%sp]4
8000ae42:	8b af 40 f2 	lt %d15,%d15,10
8000ae46:	6e 0e       	jz %d15,8000ae62 <getSW2_Debounce+0x52>
			buf[i] = getSW2();
8000ae48:	d8 01       	ld.a %a15,[%sp]4
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
8000ae4a:	4c 39       	ld.w %d15,[%a3]36
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW2();
8000ae4c:	37 0f e1 f0 	extr.u %d15,%d15,1,1
8000ae50:	30 2f       	add.a %a15,%a2
8000ae52:	28 0f       	st.b [%a15]0,%d15
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
8000ae54:	58 01       	ld.w %d15,[%sp]4
8000ae56:	c2 1f       	add %d15,1
8000ae58:	78 01       	st.w [%sp]4,%d15
8000ae5a:	58 01       	ld.w %d15,[%sp]4
8000ae5c:	8b af 40 f2 	lt %d15,%d15,10
8000ae60:	ee f4       	jnz %d15,8000ae48 <getSW2_Debounce+0x38>
			buf[i] = getSW2();
		}
		for (i = 0; i < 10; i++) {
8000ae62:	59 a3 04 00 	st.w [%sp]4,%d3
8000ae66:	58 01       	ld.w %d15,[%sp]4
8000ae68:	8b af 40 f2 	lt %d15,%d15,10
8000ae6c:	6e 12       	jz %d15,8000ae90 <getSW2_Debounce+0x80>
			if (buf[0] != buf[i]) {
8000ae6e:	79 a2 0e 00 	ld.b %d2,[%sp]14
8000ae72:	d8 01       	ld.a %a15,[%sp]4
8000ae74:	30 2f       	add.a %a15,%a2
8000ae76:	79 ff 00 00 	ld.b %d15,[%a15]0
8000ae7a:	5f f2 04 00 	jeq %d2,%d15,8000ae82 <getSW2_Debounce+0x72>
				cnt = 0;
8000ae7e:	59 a3 08 00 	st.w [%sp]8,%d3
	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW2();
		}
		for (i = 0; i < 10; i++) {
8000ae82:	58 01       	ld.w %d15,[%sp]4
8000ae84:	c2 1f       	add %d15,1
8000ae86:	78 01       	st.w [%sp]4,%d15
8000ae88:	58 01       	ld.w %d15,[%sp]4
8000ae8a:	8b af 40 f2 	lt %d15,%d15,10
8000ae8e:	ee f0       	jnz %d15,8000ae6e <getSW2_Debounce+0x5e>
			if (buf[0] != buf[i]) {
				cnt = 0;
			}
		}
		cnt += 1;
8000ae90:	58 02       	ld.w %d15,[%sp]8
8000ae92:	c2 1f       	add %d15,1
8000ae94:	78 02       	st.w [%sp]8,%d15
{
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
8000ae96:	58 02       	ld.w %d15,[%sp]8
8000ae98:	3f 4f d2 7f 	jlt %d15,%d4,8000ae3c <getSW2_Debounce+0x2c>
				cnt = 0;
			}
		}
		cnt += 1;
	}
	SW2 = buf[0];
8000ae9c:	79 af 0e 00 	ld.b %d15,[%sp]14
8000aea0:	78 00       	st.w [%sp]0,%d15
	return SW2;
8000aea2:	54 a2       	ld.w %d2,[%sp]
8000aea4:	00 90       	ret 

8000aea6 <Init_DCMotor>:
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000aea6:	91 40 00 ff 	movh.a %a15,61444
8000aeaa:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000aeae:	4c f4       	ld.w %d15,[%a15]16
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000aeb0:	91 40 00 2f 	movh.a %a2,61444
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000aeb4:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
8000aeb8:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000aebc:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000aec0:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000aec2:	4c 24       	ld.w %d15,[%a2]16
8000aec4:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
8000aec8:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
8000aecc:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR4.B.PC7 = 0b10000; /* BRAKE-A    */
8000aece:	4c 25       	ld.w %d15,[%a2]20
8000aed0:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000aed4:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000aed8:	6c 25       	st.w [%a2]20,%d15
	MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000aeda:	4c f0       	ld.w %d15,[%a15]0
8000aedc:	96 02       	or %d15,2
8000aede:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
8000aee0:	4c 20       	ld.w %d15,[%a2]0
8000aee2:	96 80       	or %d15,128
8000aee4:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P1 = 0; /* 100% PWM duty  */
8000aee6:	4c 20       	ld.w %d15,[%a2]0
8000aee8:	8f 2f c0 f1 	andn %d15,%d15,2
8000aeec:	6c 20       	st.w [%a2]0,%d15

	/* Init CH-B (Right Motor) */
	MODULE_P10.IOCR0.B.PC2 = 0b10000; /* DIR-B    */
8000aeee:	4c f4       	ld.w %d15,[%a15]16
8000aef0:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
8000aef4:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000aef8:	68 4f       	st.w [%a15]16,%d15
	MODULE_P10.IOCR0.B.PC3 = 0b10000; /* PWM-B    */
8000aefa:	4c f4       	ld.w %d15,[%a15]16
8000aefc:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000af00:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000af04:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR4.B.PC6 = 0b10000; /* BRAKE-B    */
8000af06:	4c 25       	ld.w %d15,[%a2]20
8000af08:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
8000af0c:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000af10:	6c 25       	st.w [%a2]20,%d15
	MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000af12:	4c f0       	ld.w %d15,[%a15]0
8000af14:	96 04       	or %d15,4
8000af16:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
8000af18:	4c 20       	ld.w %d15,[%a2]0
8000af1a:	96 40       	or %d15,64
8000af1c:	6c 20       	st.w [%a2]0,%d15
	MODULE_P10.OUT.B.P3 = 0; /* 100% PWM duty  */
8000af1e:	4c f0       	ld.w %d15,[%a15]0
8000af20:	8f 8f c0 f1 	andn %d15,%d15,8
8000af24:	68 0f       	st.w [%a15]0,%d15
8000af26:	00 90       	ret 

8000af28 <Init_DCMotorPWM>:
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000af28:	91 40 00 2f 	movh.a %a2,61444
8000af2c:	d9 22 00 0b 	lea %a2,[%a2]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000af30:	4c 24       	ld.w %d15,[%a2]16
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000af32:	91 40 00 ff 	movh.a %a15,61444
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000af36:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
8000af3a:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000af3e:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000af42:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000af44:	4c f4       	ld.w %d15,[%a15]16
8000af46:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
8000af4a:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
8000af4e:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR4.B.PC7 = 0b10000; /* BRAKE-A    */
8000af50:	4c f5       	ld.w %d15,[%a15]20
8000af52:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000af56:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000af5a:	68 5f       	st.w [%a15]20,%d15
	MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000af5c:	4c 20       	ld.w %d15,[%a2]0
8000af5e:	96 02       	or %d15,2
8000af60:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
8000af62:	4c f0       	ld.w %d15,[%a15]0
8000af64:	96 80       	or %d15,128
8000af66:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P1 = 0; /* 100% PWM duty  */
8000af68:	4c f0       	ld.w %d15,[%a15]0
8000af6a:	8f 2f c0 f1 	andn %d15,%d15,2
8000af6e:	68 0f       	st.w [%a15]0,%d15

	/* Init CH-B (Right Motor) */
	MODULE_P10.IOCR0.B.PC2 = 0b10000; /* DIR-B    */
8000af70:	4c 24       	ld.w %d15,[%a2]16
8000af72:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
8000af76:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000af7a:	6c 24       	st.w [%a2]16,%d15
	MODULE_P10.IOCR0.B.PC3 = 0b10000; /* PWM-B    */
8000af7c:	4c 24       	ld.w %d15,[%a2]16
8000af7e:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000af82:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000af86:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR4.B.PC6 = 0b10000; /* BRAKE-B    */
8000af88:	4c f5       	ld.w %d15,[%a15]20
8000af8a:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
8000af8e:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000af92:	68 5f       	st.w [%a15]20,%d15
	MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000af94:	4c 20       	ld.w %d15,[%a2]0
8000af96:	96 04       	or %d15,4
8000af98:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
8000af9a:	4c f0       	ld.w %d15,[%a15]0
8000af9c:	96 40       	or %d15,64
8000af9e:	68 0f       	st.w [%a15]0,%d15
	MODULE_P10.OUT.B.P3 = 0; /* 100% PWM duty  */
8000afa0:	4c 20       	ld.w %d15,[%a2]0
8000afa2:	8f 8f c0 f1 	andn %d15,%d15,8
8000afa6:	6c 20       	st.w [%a2]0,%d15

void Init_DCMotorPWM(void)
{
	Init_DCMotor();
	/* PWM Init */
	init_gpt2();
8000afa8:	6d ff 1b fd 	call 8000a9de <init_gpt2>
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
}

void stopChA(void)
{
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
8000afac:	4c f0       	ld.w %d15,[%a15]0
8000afae:	96 80       	or %d15,128
8000afb0:	68 0f       	st.w [%a15]0,%d15
}
void stopChB(void)
{
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
8000afb2:	4c f0       	ld.w %d15,[%a15]0
8000afb4:	96 40       	or %d15,64
8000afb6:	68 0f       	st.w [%a15]0,%d15
	Init_DCMotor();
	/* PWM Init */
	init_gpt2();
	stopChA();
	stopChB();
	runGpt12_T6();
8000afb8:	1d ff 4f fd 	j 8000aa56 <runGpt12_T6>

8000afbc <movChA>:
/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000afbc:	91 40 00 ff 	movh.a %a15,61444
8000afc0:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000afc4:	4c f0       	ld.w %d15,[%a15]0
}

/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
8000afc6:	df 04 11 80 	jne %d4,0,8000afe8 <movChA+0x2c>
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
	}
	else {
		MODULE_P10.OUT.B.P1 = 0; /*    (1: , 0: ) */
8000afca:	8f 2f c0 f1 	andn %d15,%d15,2
8000afce:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
8000afd0:	91 40 00 ff 	movh.a %a15,61444
8000afd4:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000afd8:	4c f0       	ld.w %d15,[%a15]0
8000afda:	8f 0f c8 f1 	andn %d15,%d15,128
8000afde:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P1 = 1; /* 100% PWM duty  */
8000afe0:	4c f0       	ld.w %d15,[%a15]0
8000afe2:	96 02       	or %d15,2
8000afe4:	68 0f       	st.w [%a15]0,%d15
8000afe6:	00 90       	ret 
/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000afe8:	96 02       	or %d15,2
8000afea:	68 0f       	st.w [%a15]0,%d15
8000afec:	3c f2       	j 8000afd0 <movChA+0x14>

8000afee <movChB>:
/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000afee:	91 40 00 ff 	movh.a %a15,61444
8000aff2:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000aff6:	4c f0       	ld.w %d15,[%a15]0
}

/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
8000aff8:	df 04 15 80 	jne %d4,0,8000b022 <movChB+0x34>
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
	}
	else {
		MODULE_P10.OUT.B.P2 = 0; /*    (1: , 0: ) */
8000affc:	8f 4f c0 f1 	andn %d15,%d15,4
8000b000:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P6 = 0; /*   (1: , 0: PWM-A  ) */
8000b002:	91 40 00 ff 	movh.a %a15,61444
8000b006:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000b00a:	4c f0       	ld.w %d15,[%a15]0
8000b00c:	8f 0f c4 f1 	andn %d15,%d15,64
8000b010:	68 0f       	st.w [%a15]0,%d15
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
8000b012:	91 40 00 ff 	movh.a %a15,61444
8000b016:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000b01a:	4c f0       	ld.w %d15,[%a15]0
8000b01c:	96 08       	or %d15,8
8000b01e:	68 0f       	st.w [%a15]0,%d15
8000b020:	00 90       	ret 
/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000b022:	96 04       	or %d15,4
8000b024:	68 0f       	st.w [%a15]0,%d15
8000b026:	3c ee       	j 8000b002 <movChB+0x14>

8000b028 <stopChA>:
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
}

void stopChA(void)
{
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
8000b028:	91 40 00 ff 	movh.a %a15,61444
8000b02c:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000b030:	4c f0       	ld.w %d15,[%a15]0
8000b032:	96 80       	or %d15,128
8000b034:	68 0f       	st.w [%a15]0,%d15
8000b036:	00 90       	ret 

8000b038 <stopChB>:
}
void stopChB(void)
{
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
8000b038:	91 40 00 ff 	movh.a %a15,61444
8000b03c:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000b040:	4c f0       	ld.w %d15,[%a15]0
8000b042:	96 40       	or %d15,64
8000b044:	68 0f       	st.w [%a15]0,%d15
8000b046:	00 90       	ret 

8000b048 <movChA_PWM>:
}

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
8000b048:	02 5f       	mov %d15,%d5
	setLeftMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000b04a:	91 40 00 ff 	movh.a %a15,61444
}

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
8000b04e:	6d ff 77 fc 	call 8000a93c <setLeftMotorDuty>
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000b052:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
	if (dir) {
8000b056:	ee 0e       	jnz %d15,8000b072 <movChA_PWM+0x2a>
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
	} else 	{
		MODULE_P10.OUT.B.P1 = 0; /*    (1: , 0: ) */
8000b058:	4c f0       	ld.w %d15,[%a15]0
8000b05a:	8f 2f c0 f1 	andn %d15,%d15,2
8000b05e:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
8000b060:	91 40 00 ff 	movh.a %a15,61444
8000b064:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000b068:	4c f0       	ld.w %d15,[%a15]0
8000b06a:	8f 0f c8 f1 	andn %d15,%d15,128
8000b06e:	68 0f       	st.w [%a15]0,%d15
8000b070:	00 90       	ret 
/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000b072:	4c f0       	ld.w %d15,[%a15]0
8000b074:	96 02       	or %d15,2
8000b076:	68 0f       	st.w [%a15]0,%d15
8000b078:	3c f4       	j 8000b060 <movChA_PWM+0x18>

8000b07a <movChB_PWM>:
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
}

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
8000b07a:	02 5f       	mov %d15,%d5
	setRightMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000b07c:	91 40 00 ff 	movh.a %a15,61444
}

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
8000b080:	6d ff 63 fc 	call 8000a946 <setRightMotorDuty>
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000b084:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
	if (dir) {
8000b088:	ee 0e       	jnz %d15,8000b0a4 <movChB_PWM+0x2a>
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
	} else {
		MODULE_P10.OUT.B.P2 = 0; /*    (1: , 0: ) */
8000b08a:	4c f0       	ld.w %d15,[%a15]0
8000b08c:	8f 4f c0 f1 	andn %d15,%d15,4
8000b090:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P6 = 0; /*   (1: , 0: PWM-B  ) */
8000b092:	91 40 00 ff 	movh.a %a15,61444
8000b096:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000b09a:	4c f0       	ld.w %d15,[%a15]0
8000b09c:	8f 0f c4 f1 	andn %d15,%d15,64
8000b0a0:	68 0f       	st.w [%a15]0,%d15
8000b0a2:	00 90       	ret 
/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
8000b0a4:	4c f0       	ld.w %d15,[%a15]0
8000b0a6:	96 04       	or %d15,4
8000b0a8:	68 0f       	st.w [%a15]0,%d15
8000b0aa:	3c f4       	j 8000b092 <movChB_PWM+0x18>

8000b0ac <Init_ToF>:
static unsigned int rxBufIdx = 0;
static unsigned char gBuf_tof[16] = { 0 };

void Init_ToF(void)
{
    _init_uart1();
8000b0ac:	1d ff 01 fb 	j 8000a6ae <_init_uart1>

8000b0b0 <IsrUart1RxHandler_tof>:
/* Interrupt Service Routine for RX */
void IsrUart1RxHandler_tof(void)
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();
8000b0b0:	6d ff 48 fb 	call 8000a740 <_in_uart1>

	rxBuf[rxBufIdx] = c;
8000b0b4:	91 00 00 f7 	movh.a %a15,28672
8000b0b8:	99 f2 98 e1 	ld.a %a2,[%a15]7064 <70001b98 <rxBufIdx>>
	++rxBufIdx;
8000b0bc:	19 ff 98 e1 	ld.w %d15,[%a15]7064 <70001b98 <rxBufIdx>>
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
8000b0c0:	91 00 00 37 	movh.a %a3,28672
8000b0c4:	d9 33 b8 d1 	lea %a3,[%a3]7032 <70001b78 <rxBuf.37666>>
	++rxBufIdx;
8000b0c8:	c2 1f       	add %d15,1
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
8000b0ca:	30 32       	add.a %a2,%a3
	++rxBufIdx;
8000b0cc:	59 ff 98 e1 	st.w [%a15]7064 <70001b98 <rxBufIdx>>,%d15
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
8000b0d0:	34 22       	st.b [%a2],%d2
	++rxBufIdx;

	/*   , buf_tof  */
	if (rxBufIdx == TOF_length) {
8000b0d2:	8b 0f 21 f2 	ne %d15,%d15,16
8000b0d6:	6e 02       	jz %d15,8000b0da <IsrUart1RxHandler_tof+0x2a>
8000b0d8:	00 90       	ret 
		memcpy(gBuf_tof, rxBuf, TOF_length);
8000b0da:	91 00 00 27 	movh.a %a2,28672
8000b0de:	d9 22 88 e1 	lea %a2,[%a2]7048 <70001b88 <gBuf_tof>>
8000b0e2:	a0 f4       	mov.a %a4,15
8000b0e4:	04 3f       	ld.bu %d15,[%a3+]
8000b0e6:	24 2f       	st.b [%a2+],%d15
8000b0e8:	fc 4e       	loop %a4,8000b0e4 <IsrUart1RxHandler_tof+0x34>
		rxBufIdx = 0;
8000b0ea:	82 0f       	mov %d15,0
8000b0ec:	59 ff 98 e1 	st.w [%a15]7064,%d15
8000b0f0:	00 90       	ret 

8000b0f2 <getTofDistance>:
	}
}

/* Return Distance(mm) */
int getTofDistance (void)
{
8000b0f2:	20 10       	sub.a %sp,16
    int TOF_distance = 0;
    unsigned char buf_ToF[TOF_length];

    /* copy buf_tof into tmp */
    memcpy(buf_ToF, gBuf_tof, TOF_length);
8000b0f4:	91 00 00 27 	movh.a %a2,28672
8000b0f8:	40 af       	mov.aa %a15,%sp
8000b0fa:	d9 22 88 e1 	lea %a2,[%a2]7048 <70001b88 <gBuf_tof>>
8000b0fe:	a0 f3       	mov.a %a3,15
8000b100:	04 2f       	ld.bu %d15,[%a2+]
8000b102:	24 ff       	st.b [%a15+],%d15
8000b104:	fc 3e       	loop %a3,8000b100 <getTofDistance+0xe>
/*    1,   0  */
static int verifyCheckSum(unsigned char data[])
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
8000b106:	19 a5 04 00 	ld.w %d5,[%sp]4
8000b10a:	54 a2       	ld.w %d2,[%sp]
8000b10c:	7b f0 f7 f7 	movh %d15,32639
8000b110:	1b ff f7 f7 	addi %d15,%d15,32639
8000b114:	0f f5 80 30 	and %d3,%d5,%d15
8000b118:	0f f2 80 40 	and %d4,%d2,%d15
8000b11c:	42 34       	add %d4,%d3
8000b11e:	c6 52       	xor %d2,%d5
8000b120:	8b ff 1f 31 	rsub %d3,%d15,-1
8000b124:	26 32       	and %d2,%d3
8000b126:	19 a5 08 00 	ld.w %d5,[%sp]8
8000b12a:	c6 42       	xor %d2,%d4
8000b12c:	0f f2 80 40 	and %d4,%d2,%d15
8000b130:	c6 52       	xor %d2,%d5
8000b132:	26 5f       	and %d15,%d5
8000b134:	26 23       	and %d3,%d2
8000b136:	42 4f       	add %d15,%d4
8000b138:	c6 3f       	xor %d15,%d3
8000b13a:	39 a2 0c 00 	ld.bu %d2,[%sp]12
8000b13e:	39 a3 0d 00 	ld.bu %d3,[%sp]13
8000b142:	42 23       	add %d3,%d2
8000b144:	39 a2 0e 00 	ld.bu %d2,[%sp]14
8000b148:	42 23       	add %d3,%d2
8000b14a:	37 0f 68 24 	extr.u %d2,%d15,8,8
8000b14e:	42 f3       	add %d3,%d15
8000b150:	42 23       	add %d3,%d2
8000b152:	37 0f 68 28 	extr.u %d2,%d15,16,8
8000b156:	37 0f 68 fc 	extr.u %d15,%d15,24,8
8000b15a:	42 32       	add %d2,%d3
8000b15c:	42 2f       	add %d15,%d2
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
8000b15e:	14 a2       	ld.bu %d2,[%sp]
/*    1,   0  */
static int verifyCheckSum(unsigned char data[])
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
8000b160:	16 ff       	and %d15,255
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
8000b162:	8b 72 25 32 	ne %d3,%d2,87
//     for (int i = 0; i < 16; i++) {
//         my_printf("%.2X ", buf_ToF[i]);
//     }

    if (!verifyCheckSum(buf_ToF)) {
		return -1;
8000b166:	82 f2       	mov %d2,-1
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
8000b168:	76 32       	jz %d3,8000b16c <getTofDistance+0x7a>
	}

    TOF_distance = buf_ToF[8] | (buf_ToF[9] << 8) | (buf_ToF[10] << 16);

    return TOF_distance;
}
8000b16a:	00 90       	ret 
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
8000b16c:	39 a3 01 00 	ld.bu %d3,[%sp]1
8000b170:	df 03 fd ff 	jne %d3,0,8000b16a <getTofDistance+0x78>
8000b174:	39 a3 02 00 	ld.bu %d3,[%sp]2
8000b178:	8b f3 2f 32 	ne %d3,%d3,255
8000b17c:	df 03 f7 ff 	jne %d3,0,8000b16a <getTofDistance+0x78>
    /* for debugging */
//     for (int i = 0; i < 16; i++) {
//         my_printf("%.2X ", buf_ToF[i]);
//     }

    if (!verifyCheckSum(buf_ToF)) {
8000b180:	39 a3 0f 00 	ld.bu %d3,[%sp]15
8000b184:	5f f3 f3 ff 	jne %d3,%d15,8000b16a <getTofDistance+0x78>
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
8000b188:	0c a9       	ld.bu %d15,[%sp]9
	int TOF_signal_strength = data[12] | (data[13] << 8);
8000b18a:	39 a3 0d 00 	ld.bu %d3,[%sp]13
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
8000b18e:	8f 8f 00 20 	sh %d2,%d15,8
8000b192:	0c aa       	ld.bu %d15,[%sp]10
	int TOF_signal_strength = data[12] | (data[13] << 8);
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
8000b194:	7b 00 10 40 	movh %d4,256
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
8000b198:	8f 0f 01 f0 	sh %d15,%d15,16
8000b19c:	a6 2f       	or %d15,%d2
8000b19e:	39 a2 08 00 	ld.bu %d2,[%sp]8
	int TOF_signal_strength = data[12] | (data[13] << 8);
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
8000b1a2:	1b 64 ff 4f 	addi %d4,%d4,-10
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
8000b1a6:	a6 2f       	or %d15,%d2
	int TOF_signal_strength = data[12] | (data[13] << 8);
8000b1a8:	8f 83 00 20 	sh %d2,%d3,8
8000b1ac:	39 a3 0c 00 	ld.bu %d3,[%sp]12
8000b1b0:	a6 23       	or %d3,%d2
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
8000b1b2:	8b 03 20 22 	ne %d2,%d3,0
8000b1b6:	0b 4f 10 22 	and.ne %d2,%d15,%d4

    if (!verifyCheckSum(buf_ToF)) {
		return -1;
	}
	if (!checkTofStrength(buf_ToF)) {
		return -2;
8000b1ba:	ab ef 9f 22 	sel %d2,%d2,%d15,-2
	}

    TOF_distance = buf_ToF[8] | (buf_ToF[9] << 8) | (buf_ToF[10] << 16);

    return TOF_distance;
}
8000b1be:	00 90       	ret 

8000b1c0 <Init_Ultrasonics>:
#include <tc27xd/Ifx_reg.h>

void Init_Ultrasonics(void)
{
	/* Init Rear Ultrasonic Pin */
	MODULE_P00.IOCR0.B.PC0 = 0b10000; /* Rear TRIG */
8000b1c0:	91 40 00 ff 	movh.a %a15,61444
8000b1c4:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
8000b1c8:	4c f4       	ld.w %d15,[%a15]16
8000b1ca:	8f 8f cf f1 	andn %d15,%d15,248
8000b1ce:	96 80       	or %d15,128
8000b1d0:	68 4f       	st.w [%a15]16,%d15
	MODULE_P00.IOCR0.B.PC1 = 0b00010; /* Rear ECHO */
8000b1d2:	4c f4       	ld.w %d15,[%a15]16
8000b1d4:	b7 2f 85 f5 	insert %d15,%d15,2,11,5
8000b1d8:	68 4f       	st.w [%a15]16,%d15

	// Init GPT1 for T4 timer
	init_gpt1();
8000b1da:	1d ff c5 fb 	j 8000a964 <init_gpt1>

8000b1de <ReadUltrasonic_noFilt>:
}

double ReadUltrasonic_noFilt(void)
{
8000b1de:	20 08       	sub.a %sp,8
	volatile int j=0;
8000b1e0:	82 0f       	mov %d15,0
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
8000b1e2:	91 40 00 ff 	movh.a %a15,61444
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
8000b1e6:	78 01       	st.w [%sp]4,%d15
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
8000b1e8:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
8000b1ec:	48 02       	ld.w %d2,[%a15]0
8000b1ee:	8f 12 40 21 	or %d2,%d2,1
8000b1f2:	68 02       	st.w [%a15]0,%d2
	for(j=0; j<1000; j++) continue;
8000b1f4:	78 01       	st.w [%sp]4,%d15
8000b1f6:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b1fa:	3b 80 3e f0 	mov %d15,1000
8000b1fe:	3f f2 26 00 	jlt %d2,%d15,8000b24a <ReadUltrasonic_noFilt+0x6c>
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
8000b202:	91 40 00 ff 	movh.a %a15,61444
8000b206:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
8000b20a:	4c f0       	ld.w %d15,[%a15]0

	/* Calculate Distance */
	setGpt12_T4(0);
8000b20c:	82 04       	mov %d4,0
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
8000b20e:	8f 1f c0 f1 	andn %d15,%d15,1
8000b212:	68 0f       	st.w [%a15]0,%d15

	/* Calculate Distance */
	setGpt12_T4(0);
8000b214:	6d ff 3b fc 	call 8000aa8a <setGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 0); // wait for ECHO_HIGH
8000b218:	4c f9       	ld.w %d15,[%a15]36
8000b21a:	6f 1f ff 7f 	jz.t %d15,1,8000b218 <ReadUltrasonic_noFilt+0x3a>
	runGpt12_T4();
8000b21e:	6d ff 29 fc 	call 8000aa70 <runGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
8000b222:	91 40 00 ff 	movh.a %a15,61444
8000b226:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
8000b22a:	4c f9       	ld.w %d15,[%a15]36
8000b22c:	6f 1f ff ff 	jnz.t %d15,1,8000b22a <ReadUltrasonic_noFilt+0x4c>
	stopGpt12_T4();
8000b230:	6d ff 26 fc 	call 8000aa7c <stopGpt12_T4>

	timer_end = getGpt12_T4();
8000b234:	6d ff 2e fc 	call 8000aa90 <getGpt12_T4>
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}
8000b238:	7b 40 e3 f3 	movh %d15,15924
	runGpt12_T4();
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;
8000b23c:	4b 02 61 21 	utof %d2,%d2

	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}
8000b240:	1b ef 4a fd 	addi %d15,%d15,-11090
8000b244:	4b f2 41 20 	mul.f %d2,%d2,%d15
8000b248:	00 90       	ret 
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
8000b24a:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b24e:	c2 12       	add %d2,1
8000b250:	59 a2 04 00 	st.w [%sp]4,%d2
8000b254:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b258:	7f f2 d5 7f 	jge %d2,%d15,8000b202 <ReadUltrasonic_noFilt+0x24>
8000b25c:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b260:	c2 12       	add %d2,1
8000b262:	59 a2 04 00 	st.w [%sp]4,%d2
8000b266:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b26a:	3f f2 f0 7f 	jlt %d2,%d15,8000b24a <ReadUltrasonic_noFilt+0x6c>
8000b26e:	3c ca       	j 8000b202 <ReadUltrasonic_noFilt+0x24>

8000b270 <ReadUltrasonic_Filt>:
	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}

double ReadUltrasonic_Filt(void)
{
8000b270:	20 08       	sub.a %sp,8
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
8000b272:	82 0f       	mov %d15,0
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
8000b274:	91 40 00 ff 	movh.a %a15,61444
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
8000b278:	78 01       	st.w [%sp]4,%d15
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
8000b27a:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
8000b27e:	48 02       	ld.w %d2,[%a15]0
8000b280:	8f 12 40 21 	or %d2,%d2,1
8000b284:	68 02       	st.w [%a15]0,%d2
	for(j=0; j<1000; j++) continue;
8000b286:	78 01       	st.w [%sp]4,%d15
8000b288:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b28c:	3b 80 3e f0 	mov %d15,1000
8000b290:	3f f2 54 00 	jlt %d2,%d15,8000b338 <ReadUltrasonic_Filt+0xc8>
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
8000b294:	91 40 00 ff 	movh.a %a15,61444
8000b298:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
8000b29c:	4c f0       	ld.w %d15,[%a15]0

	/* Calculate Distance */
	setGpt12_T4(0);
8000b29e:	82 04       	mov %d4,0
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
8000b2a0:	8f 1f c0 f1 	andn %d15,%d15,1
8000b2a4:	68 0f       	st.w [%a15]0,%d15

	/* Calculate Distance */
	setGpt12_T4(0);
8000b2a6:	6d ff f2 fb 	call 8000aa8a <setGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 0); // wait for ECHO_HIGH
8000b2aa:	4c f9       	ld.w %d15,[%a15]36
8000b2ac:	6f 1f ff 7f 	jz.t %d15,1,8000b2aa <ReadUltrasonic_Filt+0x3a>
	runGpt12_T4();
8000b2b0:	6d ff e0 fb 	call 8000aa70 <runGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
8000b2b4:	91 40 00 ff 	movh.a %a15,61444
8000b2b8:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
8000b2bc:	4c f9       	ld.w %d15,[%a15]36
8000b2be:	6f 1f ff ff 	jnz.t %d15,1,8000b2bc <ReadUltrasonic_Filt+0x4c>
	stopGpt12_T4();
8000b2c2:	6d ff dd fb 	call 8000aa7c <stopGpt12_T4>

	timer_end = getGpt12_T4();
8000b2c6:	6d ff e5 fb 	call 8000aa90 <getGpt12_T4>
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
8000b2ca:	7b 40 e3 f3 	movh %d15,15924
	runGpt12_T4();
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;
8000b2ce:	4b 02 61 21 	utof %d2,%d2
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
8000b2d2:	91 00 00 f7 	movh.a %a15,28672
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
8000b2d6:	1b ef 4a fd 	addi %d15,%d15,-11090
8000b2da:	4b f2 41 20 	mul.f %d2,%d2,%d15
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
8000b2de:	19 ff b8 e1 	ld.w %d15,[%a15]7096 <70001bb8 <old_index.37609>>
	old_index %= FILT_SIZE;  // Buffer Size = 5
8000b2e2:	82 54       	mov %d4,5
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
8000b2e4:	c2 1f       	add %d15,1
	old_index %= FILT_SIZE;  // Buffer Size = 5
8000b2e6:	4b 4f 01 42 	div %e4,%d15,%d4
	avg_filt_buf[old_index] = distance_nofilt;
8000b2ea:	91 00 00 37 	movh.a %a3,28672
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
	old_index %= FILT_SIZE;  // Buffer Size = 5
8000b2ee:	59 f5 b8 e1 	st.w [%a15]7096 <70001bb8 <old_index.37609>>,%d5
	avg_filt_buf[old_index] = distance_nofilt;
8000b2f2:	d9 3f a4 e1 	lea %a15,[%a3]7076 <70001ba4 <avg_filt_buf.37608>>
8000b2f6:	01 f5 02 26 	addsc.a %a2,%a15,%d5,2
8000b2fa:	74 22       	st.w [%a2],%d2
	sensorRxCnt++;
8000b2fc:	91 00 00 27 	movh.a %a2,28672
8000b300:	19 2f a0 e1 	ld.w %d15,[%a2]7072 <70001ba0 <sensorRxCnt.37611>>
8000b304:	c2 1f       	add %d15,1
8000b306:	59 2f a0 e1 	st.w [%a2]7072 <70001ba0 <sensorRxCnt.37611>>,%d15

	/* Calculate Moving Average Filter */
	if (sensorRxCnt >= FILT_SIZE) {
8000b30a:	bf 5f 16 00 	jlt %d15,5,8000b336 <ReadUltrasonic_Filt+0xc6>
		double sum = 0;
		for (int i = 0; i < FILT_SIZE; i++) { sum += avg_filt_buf[i]; }
8000b30e:	4c f1       	ld.w %d15,[%a15]4
8000b310:	19 32 a4 e1 	ld.w %d2,[%a3]7076 <70001ba4 <avg_filt_buf.37608>>
8000b314:	6b 0f 21 22 	add.f %d2,%d2,%d15
8000b318:	4c f2       	ld.w %d15,[%a15]8
8000b31a:	6b 0f 21 22 	add.f %d2,%d2,%d15
8000b31e:	4c f3       	ld.w %d15,[%a15]12
8000b320:	6b 0f 21 22 	add.f %d2,%d2,%d15
8000b324:	4c f4       	ld.w %d15,[%a15]16
8000b326:	6b 0f 21 22 	add.f %d2,%d2,%d15
		distance_filt = sum / FILT_SIZE;
8000b32a:	7b d0 e4 f3 	movh %d15,15949
8000b32e:	1b df cc fc 	addi %d15,%d15,-13107
8000b332:	4b f2 41 20 	mul.f %d2,%d2,%d15
	}
	else
		distance_filt = distance_nofilt;

	return distance_filt;
}
8000b336:	00 90       	ret 
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
8000b338:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b33c:	c2 12       	add %d2,1
8000b33e:	59 a2 04 00 	st.w [%sp]4,%d2
8000b342:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b346:	7f f2 a7 7f 	jge %d2,%d15,8000b294 <ReadUltrasonic_Filt+0x24>
8000b34a:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b34e:	c2 12       	add %d2,1
8000b350:	59 a2 04 00 	st.w [%sp]4,%d2
8000b354:	19 a2 04 00 	ld.w %d2,[%sp]4
8000b358:	3f f2 f0 7f 	jlt %d2,%d15,8000b338 <ReadUltrasonic_Filt+0xc8>
8000b35c:	3c 9c       	j 8000b294 <ReadUltrasonic_Filt+0x24>

8000b35e <InterruptInit>:
	Return:		void
---------------------------------------------------------------------*/
void InterruptInit(void)
{
	/* basic initialisation of vector tables */
	_init_vectab();
8000b35e:	6d 00 55 2e 	call 80011008 <_init_vectab>
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
8000b362:	0d 00 00 03 	enable 
8000b366:	00 90       	ret 

8000b368 <InterruptInstall>:
				int prio         - priority (1-255)
				int arg          - argument for service routine
	Return:		void
---------------------------------------------------------------------*/
void InterruptInstall(int irqNum, isrhnd_t isrProc, int prio, int arg)
{
8000b368:	02 4f       	mov %d15,%d4
8000b36a:	02 58       	mov %d8,%d5

static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
8000b36c:	4d c0 e1 9f 	mfcr %d9,$core_id
	unsigned int coreId = _mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK;

	if ((irqNum < 0) || (IRQ_ID_MAX_NUM <= irqNum))
8000b370:	3b 40 77 20 	mov %d2,1908
8000b374:	3f 24 03 80 	jlt.u %d4,%d2,8000b37a <InterruptInstall+0x12>
8000b378:	00 90       	ret 
	{
		return;
	}

	/* install the service routine */
	_install_int_handler(prio, isrProc, arg);
8000b37a:	0b 56 10 48 	mov %e4,%d6,%d5
8000b37e:	6d 00 32 2e 	call 80010fe2 <_install_int_handler>

	/* set processor and priority values */
	tabSRC[irqNum].B.TOS  = coreId;
8000b382:	06 2f       	sh %d15,2
8000b384:	60 f2       	mov.a %a2,%d15
	tabSRC[irqNum].B.SRPN = prio;
8000b386:	8f f8 0f 81 	and %d8,%d8,255

	/* install the service routine */
	_install_int_handler(prio, isrProc, arg);

	/* set processor and priority values */
	tabSRC[irqNum].B.TOS  = coreId;
8000b38a:	d9 2f 00 08 	lea %a15,[%a2]-32768
8000b38e:	11 4f 00 ff 	addih.a %a15,%a15,61444
8000b392:	4c f0       	ld.w %d15,[%a15]0
8000b394:	37 9f 82 95 	insert %d9,%d15,%d9,11,2
8000b398:	68 09       	st.w [%a15]0,%d9
	tabSRC[irqNum].B.SRPN = prio;
8000b39a:	4c f0       	ld.w %d15,[%a15]0
8000b39c:	8f ff cf f1 	andn %d15,%d15,255
8000b3a0:	a6 f8       	or %d8,%d15
8000b3a2:	68 08       	st.w [%a15]0,%d8
	/* ... and enable it */
	tabSRC[irqNum].B.SRE = 1;
8000b3a4:	4c f0       	ld.w %d15,[%a15]0
8000b3a6:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
8000b3aa:	68 0f       	st.w [%a15]0,%d15
8000b3ac:	00 90       	ret 

8000b3ae <SYSTEM_Init>:
8000b3ae:	4d c0 e1 ff 	mfcr %d15,$core_id
 */
static void SYSTEM_InitExt(const PllInitValue_t *pPllInitValue)
{
#ifndef SYSTEM_DONT_SET_PLL
	/* initialise PLL (only done by CPU0) */
	if (0 == (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
8000b3b2:	16 07       	and %d15,7
8000b3b4:	6e 02       	jz %d15,8000b3b8 <SYSTEM_Init+0xa>
8000b3b6:	00 90       	ret 
{
	unsigned int k;

	unlock_safety_wdtcon();

	pSCU->OSCCON.U = pPllInitValue->valOSCCON;
8000b3b8:	7b 70 00 f0 	movh %d15,7
8000b3bc:	91 30 00 ff 	movh.a %a15,61443
8000b3c0:	1b cf 01 f0 	addi %d15,%d15,28
8000b3c4:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>

static void system_set_pll(const PllInitValue_t *pPllInitValue)
{
	unsigned int k;

	unlock_safety_wdtcon();
8000b3c8:	6d 00 a2 2e 	call 8001110c <unlock_safety_wdtcon>

	pSCU->OSCCON.U = pPllInitValue->valOSCCON;
8000b3cc:	68 4f       	st.w [%a15]16,%d15

	while (pSCU->CCUCON1.B.LCK)
8000b3ce:	4c fd       	ld.w %d15,[%a15]52
8000b3d0:	bf 0f ff 7f 	jlt %d15,0,8000b3ce <SYSTEM_Init+0x20>
		;
	pSCU->CCUCON1.U = pPllInitValue->valCCUCON1 | (1 << IFX_SCU_CCUCON1_UP_OFF);
8000b3d4:	7b 10 00 f5 	movh %d15,20481
8000b3d8:	91 30 00 ff 	movh.a %a15,61443
8000b3dc:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b3e0:	1b 2f 24 f2 	addi %d15,%d15,8770
8000b3e4:	68 df       	st.w [%a15]52,%d15

	while (pSCU->CCUCON2.B.LCK)
8000b3e6:	40 f2       	mov.aa %a2,%a15
8000b3e8:	19 2f 00 10 	ld.w %d15,[%a2]64 <70000040 <__DSPR0_START+0x40>>
8000b3ec:	91 30 00 ff 	movh.a %a15,61443
8000b3f0:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b3f4:	bf 0f fa 7f 	jlt %d15,0,8000b3e8 <SYSTEM_Init+0x3a>
		;
	pSCU->CCUCON2.U = pPllInitValue->valCCUCON2 | (1 << IFX_SCU_CCUCON2_UP_OFF);
8000b3f8:	7b 00 00 f4 	movh %d15,16384
8000b3fc:	c2 2f       	add %d15,2
8000b3fe:	59 ff 00 10 	st.w [%a15]64 <f0030040 <_SMALL_DATA4_+0x40028040>>,%d15

	pSCU->PLLCON0.U |= ((1 << IFX_SCU_PLLCON0_VCOBYP_OFF) | (1 << IFX_SCU_PLLCON0_SETFINDIS_OFF));
8000b402:	4c f6       	ld.w %d15,[%a15]24
8000b404:	96 11       	or %d15,17
8000b406:	68 6f       	st.w [%a15]24,%d15
	pSCU->PLLCON1.U =  pPllInitValue->valPLLCON1;				/* set Kn divider */
8000b408:	7b 20 00 f0 	movh %d15,2
8000b40c:	1b 5f 50 f0 	addi %d15,%d15,1285
8000b410:	68 7f       	st.w [%a15]28,%d15
	pSCU->PLLCON0.U =  pPllInitValue->valPLLCON0				/* set P,N divider */
8000b412:	7b 10 10 f0 	movh %d15,257
8000b416:	1b 1f 62 f7 	addi %d15,%d15,30241
8000b41a:	68 6f       	st.w [%a15]24,%d15
					| ((1 << IFX_SCU_PLLCON0_VCOBYP_OFF) | (1 << IFX_SCU_PLLCON0_CLRFINDIS_OFF));

	while (pSCU->CCUCON0.B.LCK)
8000b41c:	4c fc       	ld.w %d15,[%a15]48
8000b41e:	bf 0f ff 7f 	jlt %d15,0,8000b41c <SYSTEM_Init+0x6e>
		;
	pSCU->CCUCON0.U =  pPllInitValue->valCCUCON0 | (1 << IFX_SCU_CCUCON0_UP_OFF);
8000b422:	7b 20 21 f5 	movh %d15,21010
8000b426:	91 30 00 ff 	movh.a %a15,61443
8000b42a:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b42e:	1b 2f 11 f0 	addi %d15,%d15,274
8000b432:	68 cf       	st.w [%a15]48,%d15

	lock_safety_wdtcon();
8000b434:	6d 00 7c 2e 	call 8001112c <lock_safety_wdtcon>

	if (0 == (pPllInitValue->valPLLCON0 & (1 << IFX_SCU_PLLCON0_VCOBYP_OFF)))	/* no prescaler mode requested */
	{
#ifndef SYSTEM_PLL_HAS_NO_LOCK
		/* wait for PLL locked */
		while (0 == pSCU->PLLSTAT.B.VCOLOCK)
8000b438:	40 f2       	mov.aa %a2,%a15
8000b43a:	4c 25       	ld.w %d15,[%a2]20
8000b43c:	91 30 00 ff 	movh.a %a15,61443
8000b440:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b444:	6f 2f fb 7f 	jz.t %d15,2,8000b43a <SYSTEM_Init+0x8c>
			;
#endif

		unlock_safety_wdtcon();
8000b448:	6d 00 62 2e 	call 8001110c <unlock_safety_wdtcon>
		pSCU->PLLCON0.B.VCOBYP = 0;			/* disable VCO bypass */
8000b44c:	4c f6       	ld.w %d15,[%a15]24
8000b44e:	8f 1f c0 f1 	andn %d15,%d15,1
8000b452:	68 6f       	st.w [%a15]24,%d15
		lock_safety_wdtcon();
8000b454:	6d 00 6c 2e 	call 8001112c <lock_safety_wdtcon>
	}

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
8000b458:	48 79       	ld.w %d9,[%a15]28
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b45a:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b45c:	7b 60 5f 20 	movh %d2,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b460:	37 0f 62 fe 	extr.u %d15,%d15,28,2
		pSCU->PLLCON0.B.VCOBYP = 0;			/* disable VCO bypass */
		lock_safety_wdtcon();
	}

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
8000b464:	8f f9 07 91 	and %d9,%d9,127
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b468:	1b 02 10 2e 	addi %d2,%d2,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b46c:	df 1f bd 00 	jeq %d15,1,8000b5e6 <SYSTEM_Init+0x238>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000b470:	91 30 00 ff 	movh.a %a15,61443
8000b474:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b478:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
8000b47a:	82 03       	mov %d3,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000b47c:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
8000b480:	6e 15       	jz %d15,8000b4aa <SYSTEM_Init+0xfc>
		return 0;
	return (frequency / divider);
8000b482:	4b f2 11 22 	div.u %e2,%d2,%d15
8000b486:	7b c0 1e f5 	movh %d15,20972
8000b48a:	1b ff 51 f8 	addi %d15,%d15,-31457
8000b48e:	73 f2 68 20 	mul.u %e2,%d2,%d15
8000b492:	8f b3 1f 20 	sh %d2,%d3,-5
8000b496:	53 42 26 f0 	mul %d15,%d2,100
8000b49a:	7b 70 1b 2d 	movh %d2,53687
8000b49e:	1b 92 75 21 	addi %d2,%d2,5977
8000b4a2:	73 2f 68 20 	mul.u %e2,%d15,%d2
8000b4a6:	8f 33 1f 30 	sh %d3,%d3,-13
{
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
8000b4aa:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
8000b4ae:	42 3f       	add %d15,%d3
8000b4b0:	a5 ff 30 00 	st.w f0000030 <_SMALL_DATA4_+0x3fff8030>,%d15
	STM0_CMCON.U = 31;
8000b4b4:	da 1f       	mov %d15,31
8000b4b6:	a5 ff 38 00 	st.w f0000038 <_SMALL_DATA4_+0x3fff8038>,%d15
	/* Attention: keep this order, otherwise first match will trigger too soon */
	/* reset interrupt flag */
	STM0_ISCR.U = (IFX_STM_ISCR_CMP0IRR_MSK << IFX_STM_ISCR_CMP0IRR_OFF);
8000b4ba:	82 1f       	mov %d15,1
8000b4bc:	a5 ff 00 10 	st.w f0000040 <_SMALL_DATA4_+0x3fff8040>,%d15
	/* enable compare match */
	STM0_ICR.B.CMP0EN = 1;
8000b4c0:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000b4c4:	96 01       	or %d15,1
8000b4c6:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15
	/* wait for compare match */
	while (0 == STM0_ICR.B.CMP0IR)
8000b4ca:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000b4ce:	6f 1f fe 7f 	jz.t %d15,1,8000b4ca <SYSTEM_Init+0x11c>
		;
	STM0_ICR.B.CMP0EN = 0;
8000b4d2:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000b4d6:	8f 1f c0 f1 	andn %d15,%d15,1
8000b4da:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
8000b4de:	bf 39 6c ff 	jlt.u %d9,3,8000b3b6 <SYSTEM_Init+0x8>
	{
		Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b4e2:	91 30 00 ff 	movh.a %a15,61443
8000b4e6:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b4ea:	7b 10 13 c0 	movh %d12,305
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b4ee:	7b f0 fa d2 	movh %d13,12207
8000b4f2:	c2 f9       	add %d9,-1
#if (USE_OLD_CLOCK_SCHEME == 0)
		/* A step devices don't have this field */
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
8000b4f4:	40 fc       	mov.aa %a12,%a15
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b4f6:	1b 0c d0 c2 	addi %d12,%d12,11520
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b4fa:	1b 0d 80 d0 	addi %d13,%d13,2048
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
	STM0_CMCON.U = 31;
8000b4fe:	3b f0 01 b0 	mov %d11,31
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
	{
		Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b502:	48 78       	ld.w %d8,[%a15]28

		--k;
		/* prepare value to write */
		pllcon1.B.K2DIV = k;
8000b504:	8f f9 07 a1 	and %d10,%d9,127
#if (USE_OLD_CLOCK_SCHEME == 0)
		/* A step devices don't have this field */
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
8000b508:	4c f5       	ld.w %d15,[%a15]20
8000b50a:	6f 5f ff 7f 	jz.t %d15,5,8000b508 <SYSTEM_Init+0x15a>
			;
		unlock_safety_wdtcon();
		pSCU->PLLCON1 = pllcon1;
8000b50e:	37 a8 07 80 	insert %d8,%d8,%d10,0,7
8000b512:	37 a8 07 84 	insert %d8,%d8,%d10,8,7
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
			;
		unlock_safety_wdtcon();
8000b516:	6d 00 fb 2d 	call 8001110c <unlock_safety_wdtcon>
		pSCU->PLLCON1 = pllcon1;
8000b51a:	59 c8 1c 00 	st.w [%a12]28 <7000001c <__DSPR0_START+0x1c>>,%d8
		lock_safety_wdtcon();
8000b51e:	6d 00 07 2e 	call 8001112c <lock_safety_wdtcon>
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b522:	4c cc       	ld.w %d15,[%a12]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b524:	7b 60 5f 20 	movh %d2,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b528:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b52c:	1b 02 10 2e 	addi %d2,%d2,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b530:	df 1f 38 00 	jeq %d15,1,8000b5a0 <SYSTEM_Init+0x1f2>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000b534:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
8000b536:	82 03       	mov %d3,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000b538:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
8000b53c:	6e 15       	jz %d15,8000b566 <SYSTEM_Init+0x1b8>
		return 0;
	return (frequency / divider);
8000b53e:	4b f2 11 22 	div.u %e2,%d2,%d15
8000b542:	7b c0 1e f5 	movh %d15,20972
8000b546:	1b ff 51 f8 	addi %d15,%d15,-31457
8000b54a:	73 f2 68 20 	mul.u %e2,%d2,%d15
8000b54e:	8f b3 1f 20 	sh %d2,%d3,-5
8000b552:	53 42 26 f0 	mul %d15,%d2,100
8000b556:	7b 70 1b 2d 	movh %d2,53687
8000b55a:	1b 92 75 21 	addi %d2,%d2,5977
8000b55e:	73 2f 68 20 	mul.u %e2,%d15,%d2
8000b562:	8f 33 1f 30 	sh %d3,%d3,-13
{
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
8000b566:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
8000b56a:	42 3f       	add %d15,%d3
8000b56c:	a5 ff 30 00 	st.w f0000030 <_SMALL_DATA4_+0x3fff8030>,%d15
	STM0_CMCON.U = 31;
8000b570:	a5 fb 38 00 	st.w f0000038 <_SMALL_DATA4_+0x3fff8038>,%d11
	/* Attention: keep this order, otherwise first match will trigger too soon */
	/* reset interrupt flag */
	STM0_ISCR.U = (IFX_STM_ISCR_CMP0IRR_MSK << IFX_STM_ISCR_CMP0IRR_OFF);
8000b574:	82 1f       	mov %d15,1
8000b576:	a5 ff 00 10 	st.w f0000040 <_SMALL_DATA4_+0x3fff8040>,%d15
	/* enable compare match */
	STM0_ICR.B.CMP0EN = 1;
8000b57a:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000b57e:	96 01       	or %d15,1
8000b580:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15
	/* wait for compare match */
	while (0 == STM0_ICR.B.CMP0IR)
8000b584:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000b588:	6f 1f fe 7f 	jz.t %d15,1,8000b584 <SYSTEM_Init+0x1d6>
		;
	STM0_ICR.B.CMP0EN = 0;
8000b58c:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000b590:	c2 f9       	add %d9,-1
8000b592:	8f 1f c0 f1 	andn %d15,%d15,1
8000b596:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
8000b59a:	df 19 b4 ff 	jne %d9,1,8000b502 <SYSTEM_Init+0x154>
8000b59e:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000b5a0:	19 c3 14 00 	ld.w %d3,[%a12]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b5a4:	19 c2 18 00 	ld.w %d2,[%a12]24
8000b5a8:	37 02 e7 44 	extr.u %d4,%d2,9,7
8000b5ac:	37 02 64 7c 	extr.u %d7,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b5b0:	19 c2 1c 00 	ld.w %d2,[%a12]28
8000b5b4:	8f f2 07 61 	and %d6,%d2,127
8000b5b8:	37 02 67 58 	extr.u %d5,%d2,16,7

	if (0 == (pllstat.B.VCOBYST))
8000b5bc:	6f 03 0d 80 	jnz.t %d3,0,8000b5d6 <SYSTEM_Init+0x228>
	{
		if (0 == (pllstat.B.FINDIS))
8000b5c0:	6f 33 0f 80 	jnz.t %d3,3,8000b5de <SYSTEM_Init+0x230>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000b5c4:	03 c4 0a 4c 	madd %d4,%d12,%d4,%d12
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
8000b5c8:	9a 17       	add %d15,%d7,1
8000b5ca:	4b f4 11 42 	div.u %e4,%d4,%d15
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b5ce:	9a 16       	add %d15,%d6,1
8000b5d0:	4b f4 11 22 	div.u %e2,%d4,%d15
8000b5d4:	3c b0       	j 8000b534 <SYSTEM_Init+0x186>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b5d6:	9a 15       	add %d15,%d5,1
8000b5d8:	4b fc 11 22 	div.u %e2,%d12,%d15
8000b5dc:	3c ac       	j 8000b534 <SYSTEM_Init+0x186>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b5de:	9a 16       	add %d15,%d6,1
8000b5e0:	4b fd 11 22 	div.u %e2,%d13,%d15
8000b5e4:	3c a8       	j 8000b534 <SYSTEM_Init+0x186>

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000b5e6:	48 53       	ld.w %d3,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b5e8:	4c f6       	ld.w %d15,[%a15]24
8000b5ea:	37 0f e7 54 	extr.u %d5,%d15,9,7
8000b5ee:	37 0f 64 7c 	extr.u %d7,%d15,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b5f2:	4c f7       	ld.w %d15,[%a15]28
8000b5f4:	8f ff 07 61 	and %d6,%d15,127
8000b5f8:	37 0f 67 28 	extr.u %d2,%d15,16,7

	if (0 == (pllstat.B.VCOBYST))
8000b5fc:	6f 03 14 80 	jnz.t %d3,0,8000b624 <SYSTEM_Init+0x276>
	{
		if (0 == (pllstat.B.FINDIS))
8000b600:	6f 33 1b 80 	jnz.t %d3,3,8000b636 <SYSTEM_Init+0x288>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000b604:	7b 10 13 20 	movh %d2,305
8000b608:	1b 02 d0 22 	addi %d2,%d2,11520
8000b60c:	03 25 0a 22 	madd %d2,%d2,%d5,%d2
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
8000b610:	1b 17 00 40 	addi %d4,%d7,1
8000b614:	4b 42 11 42 	div.u %e4,%d2,%d4
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b618:	1b 16 00 20 	addi %d2,%d6,1
8000b61c:	4b 24 11 22 	div.u %e2,%d4,%d2
8000b620:	1d ff 28 ff 	j 8000b470 <SYSTEM_Init+0xc2>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b624:	7b 10 13 30 	movh %d3,305
8000b628:	c2 12       	add %d2,1
8000b62a:	1b 03 d0 32 	addi %d3,%d3,11520
8000b62e:	4b 23 11 22 	div.u %e2,%d3,%d2
8000b632:	1d ff 1f ff 	j 8000b470 <SYSTEM_Init+0xc2>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b636:	7b f0 fa f2 	movh %d15,12207
8000b63a:	1b 16 00 20 	addi %d2,%d6,1
8000b63e:	1b 0f 80 f0 	addi %d15,%d15,2048
8000b642:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000b646:	1d ff 15 ff 	j 8000b470 <SYSTEM_Init+0xc2>

8000b64a <SYSTEM_GetExtClock>:
}

unsigned long SYSTEM_GetExtClock(void)
{
	return EXTCLK;
}
8000b64a:	7b 10 13 20 	movh %d2,305
8000b64e:	1b 02 d0 22 	addi %d2,%d2,11520
8000b652:	00 90       	ret 

8000b654 <SYSTEM_GetCpuClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b654:	91 30 00 ff 	movh.a %a15,61443
8000b658:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b65c:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b65e:	7b 60 5f 40 	movh %d4,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b662:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b666:	1b 04 10 4e 	addi %d4,%d4,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b66a:	9e 1f       	jeq %d15,1,8000b6a8 <SYSTEM_GetCpuClock+0x54>
	unsigned long divider;

	unsigned long cpudiv = 0;
	/* B + C Step devices */
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;
8000b66c:	91 30 00 ff 	movh.a %a15,61443
8000b670:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b674:	4c fc       	ld.w %d15,[%a15]48

	if (0 == divider)
		return 0;
8000b676:	82 02       	mov %d2,0
	unsigned long divider;

	unsigned long cpudiv = 0;
	/* B + C Step devices */
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;
8000b678:	37 0f 64 f4 	extr.u %d15,%d15,8,4

	if (0 == divider)
8000b67c:	6e 15       	jz %d15,8000b6a6 <SYSTEM_GetCpuClock+0x52>
		return 0;
	frequency /= divider;
8000b67e:	4b f4 11 42 	div.u %e4,%d4,%d15
8000b682:	02 42       	mov %d2,%d4
8000b684:	4d c0 e1 ff 	mfcr %d15,$core_id

#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
8000b688:	16 07       	and %d15,7
8000b68a:	df 1f 2c 00 	jeq %d15,1,8000b6e2 <SYSTEM_GetCpuClock+0x8e>
8000b68e:	6e 36       	jz %d15,8000b6fa <SYSTEM_GetCpuClock+0xa6>
8000b690:	5e 2a       	jne %d15,2,8000b6a4 <SYSTEM_GetCpuClock+0x50>
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
		case 1 : cpudiv = pSCU->CCUCON7.B.CPU1DIV; break;
		case 2 : cpudiv = pSCU->CCUCON8.B.CPU2DIV; break;
8000b692:	19 ff 08 20 	ld.w %d15,[%a15]136 <f0030088 <_SMALL_DATA4_+0x40028088>>
8000b696:	16 3f       	and %d15,63
	}

	if (cpudiv != 0)
8000b698:	6e 07       	jz %d15,8000b6a6 <SYSTEM_GetCpuClock+0x52>
	{
		frequency *= (64 - cpudiv);
8000b69a:	8b 0f 04 f1 	rsub %d15,%d15,64
8000b69e:	e2 f2       	mul %d2,%d15
		frequency /= 64;
8000b6a0:	06 a2       	sh %d2,-6
8000b6a2:	00 90       	ret 
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;

	if (0 == divider)
		return 0;
	frequency /= divider;
8000b6a4:	02 42       	mov %d2,%d4
		frequency /= 64;
	}
#endif /* USE_OLD_CLOCK_SCHEME == 0 */

	return frequency;
}
8000b6a6:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000b6a8:	48 53       	ld.w %d3,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b6aa:	4c f6       	ld.w %d15,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b6ac:	48 74       	ld.w %d4,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b6ae:	37 0f e7 54 	extr.u %d5,%d15,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b6b2:	8f f4 07 01 	and %d0,%d4,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b6b6:	37 0f 64 7c 	extr.u %d7,%d15,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b6ba:	37 04 67 48 	extr.u %d4,%d4,16,7

	if (0 == (pllstat.B.VCOBYST))
8000b6be:	6f 03 16 80 	jnz.t %d3,0,8000b6ea <SYSTEM_GetCpuClock+0x96>
	{
		if (0 == (pllstat.B.FINDIS))
8000b6c2:	6f 33 20 80 	jnz.t %d3,3,8000b702 <SYSTEM_GetCpuClock+0xae>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000b6c6:	7b 10 13 f0 	movh %d15,305
8000b6ca:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b6ce:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
8000b6d2:	1b 17 00 40 	addi %d4,%d7,1
8000b6d6:	4b 4f 11 62 	div.u %e6,%d15,%d4
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b6da:	9a 10       	add %d15,%d0,1
8000b6dc:	4b f6 11 42 	div.u %e4,%d6,%d15
8000b6e0:	3c c6       	j 8000b66c <SYSTEM_GetCpuClock+0x18>
#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
		case 1 : cpudiv = pSCU->CCUCON7.B.CPU1DIV; break;
8000b6e2:	19 ff 04 20 	ld.w %d15,[%a15]132
8000b6e6:	16 3f       	and %d15,63
8000b6e8:	3c d8       	j 8000b698 <SYSTEM_GetCpuClock+0x44>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b6ea:	7b 10 13 f0 	movh %d15,305
8000b6ee:	c2 14       	add %d4,1
8000b6f0:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b6f4:	4b 4f 11 42 	div.u %e4,%d15,%d4
8000b6f8:	3c ba       	j 8000b66c <SYSTEM_GetCpuClock+0x18>

#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
8000b6fa:	19 ff 00 20 	ld.w %d15,[%a15]128
8000b6fe:	16 3f       	and %d15,63
8000b700:	3c cc       	j 8000b698 <SYSTEM_GetCpuClock+0x44>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b702:	7b f0 fa f2 	movh %d15,12207
8000b706:	1b 10 00 40 	addi %d4,%d0,1
8000b70a:	1b 0f 80 f0 	addi %d15,%d15,2048
8000b70e:	4b 4f 11 42 	div.u %e4,%d15,%d4
8000b712:	3c ad       	j 8000b66c <SYSTEM_GetCpuClock+0x18>

8000b714 <SYSTEM_GetSysClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b714:	91 30 00 ff 	movh.a %a15,61443
8000b718:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b71c:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b71e:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b722:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b726:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b72a:	1e 1d       	jeq %d15,1,8000b744 <SYSTEM_GetSysClock+0x30>
}

unsigned long SYSTEM_GetSysClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON0.B.SPBDIV;
8000b72c:	91 30 00 ff 	movh.a %a15,61443
8000b730:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b734:	4c fc       	ld.w %d15,[%a15]48
	if (0 == divider)
		return 0;
8000b736:	82 02       	mov %d2,0
}

unsigned long SYSTEM_GetSysClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON0.B.SPBDIV;
8000b738:	37 0f 64 f8 	extr.u %d15,%d15,16,4
	if (0 == divider)
8000b73c:	6e 03       	jz %d15,8000b742 <SYSTEM_GetSysClock+0x2e>
		return 0;
	return (frequency / divider);
8000b73e:	4b f3 11 22 	div.u %e2,%d3,%d15
}
8000b742:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000b744:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b746:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b748:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b74a:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b74e:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b752:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b756:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
8000b75a:	6f 04 12 80 	jnz.t %d4,0,8000b77e <SYSTEM_GetSysClock+0x6a>
	{
		if (0 == (pllstat.B.FINDIS))
8000b75e:	6f 34 19 80 	jnz.t %d4,3,8000b790 <SYSTEM_GetSysClock+0x7c>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000b762:	7b 10 13 f0 	movh %d15,305
8000b766:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b76a:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
8000b76e:	c2 12       	add %d2,1
8000b770:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b774:	9a 16       	add %d15,%d6,1
8000b776:	4b f4 11 22 	div.u %e2,%d4,%d15
8000b77a:	02 23       	mov %d3,%d2
8000b77c:	3c d8       	j 8000b72c <SYSTEM_GetSysClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b77e:	7b 10 13 f0 	movh %d15,305
8000b782:	c2 13       	add %d3,1
8000b784:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b788:	4b 3f 11 22 	div.u %e2,%d15,%d3
8000b78c:	02 23       	mov %d3,%d2
8000b78e:	3c cf       	j 8000b72c <SYSTEM_GetSysClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b790:	7b f0 fa f2 	movh %d15,12207
8000b794:	1b 16 00 20 	addi %d2,%d6,1
8000b798:	1b 0f 80 f0 	addi %d15,%d15,2048
8000b79c:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000b7a0:	02 23       	mov %d3,%d2
8000b7a2:	3c c5       	j 8000b72c <SYSTEM_GetSysClock+0x18>

8000b7a4 <SYSTEM_GetStmClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b7a4:	91 30 00 ff 	movh.a %a15,61443
8000b7a8:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b7ac:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b7ae:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b7b2:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b7b6:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b7ba:	1e 1d       	jeq %d15,1,8000b7d4 <SYSTEM_GetStmClock+0x30>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000b7bc:	91 30 00 ff 	movh.a %a15,61443
8000b7c0:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b7c4:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
		return 0;
8000b7c6:	82 02       	mov %d2,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000b7c8:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
8000b7cc:	6e 03       	jz %d15,8000b7d2 <SYSTEM_GetStmClock+0x2e>
		return 0;
	return (frequency / divider);
8000b7ce:	4b f3 11 22 	div.u %e2,%d3,%d15
}
8000b7d2:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000b7d4:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b7d6:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b7d8:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b7da:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b7de:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b7e2:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b7e6:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
8000b7ea:	6f 04 12 80 	jnz.t %d4,0,8000b80e <SYSTEM_GetStmClock+0x6a>
	{
		if (0 == (pllstat.B.FINDIS))
8000b7ee:	6f 34 19 80 	jnz.t %d4,3,8000b820 <SYSTEM_GetStmClock+0x7c>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000b7f2:	7b 10 13 f0 	movh %d15,305
8000b7f6:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b7fa:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
8000b7fe:	c2 12       	add %d2,1
8000b800:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b804:	9a 16       	add %d15,%d6,1
8000b806:	4b f4 11 22 	div.u %e2,%d4,%d15
8000b80a:	02 23       	mov %d3,%d2
8000b80c:	3c d8       	j 8000b7bc <SYSTEM_GetStmClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b80e:	7b 10 13 f0 	movh %d15,305
8000b812:	c2 13       	add %d3,1
8000b814:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b818:	4b 3f 11 22 	div.u %e2,%d15,%d3
8000b81c:	02 23       	mov %d3,%d2
8000b81e:	3c cf       	j 8000b7bc <SYSTEM_GetStmClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b820:	7b f0 fa f2 	movh %d15,12207
8000b824:	1b 16 00 20 	addi %d2,%d6,1
8000b828:	1b 0f 80 f0 	addi %d15,%d15,2048
8000b82c:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000b830:	02 23       	mov %d3,%d2
8000b832:	3c c5       	j 8000b7bc <SYSTEM_GetStmClock+0x18>

8000b834 <SYSTEM_GetCanClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b834:	91 30 00 ff 	movh.a %a15,61443
8000b838:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b83c:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b83e:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b842:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000b846:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000b84a:	1e 1c       	jeq %d15,1,8000b862 <SYSTEM_GetCanClock+0x2e>

unsigned long SYSTEM_GetCanClock(void)
{
	unsigned long frequency = system_GetIntClock();
    unsigned long divider;
    divider = pSCU->CCUCON1.B.CANDIV;
8000b84c:	91 30 00 ff 	movh.a %a15,61443
8000b850:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b854:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
		return 0;
8000b856:	82 02       	mov %d2,0

unsigned long SYSTEM_GetCanClock(void)
{
	unsigned long frequency = system_GetIntClock();
    unsigned long divider;
    divider = pSCU->CCUCON1.B.CANDIV;
8000b858:	16 0f       	and %d15,15
	if (0 == divider)
8000b85a:	6e 03       	jz %d15,8000b860 <SYSTEM_GetCanClock+0x2c>
		return 0;
	return (frequency / divider);
8000b85c:	4b f3 11 22 	div.u %e2,%d3,%d15
}
8000b860:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000b862:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b864:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b866:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b868:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b86c:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000b870:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000b874:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
8000b878:	6f 04 12 80 	jnz.t %d4,0,8000b89c <SYSTEM_GetCanClock+0x68>
	{
		if (0 == (pllstat.B.FINDIS))
8000b87c:	6f 34 19 80 	jnz.t %d4,3,8000b8ae <SYSTEM_GetCanClock+0x7a>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000b880:	7b 10 13 f0 	movh %d15,305
8000b884:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b888:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
8000b88c:	c2 12       	add %d2,1
8000b88e:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b892:	9a 16       	add %d15,%d6,1
8000b894:	4b f4 11 22 	div.u %e2,%d4,%d15
8000b898:	02 23       	mov %d3,%d2
8000b89a:	3c d9       	j 8000b84c <SYSTEM_GetCanClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000b89c:	7b 10 13 f0 	movh %d15,305
8000b8a0:	c2 13       	add %d3,1
8000b8a2:	1b 0f d0 f2 	addi %d15,%d15,11520
8000b8a6:	4b 3f 11 22 	div.u %e2,%d15,%d3
8000b8aa:	02 23       	mov %d3,%d2
8000b8ac:	3c d0       	j 8000b84c <SYSTEM_GetCanClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000b8ae:	7b f0 fa f2 	movh %d15,12207
8000b8b2:	1b 16 00 20 	addi %d2,%d6,1
8000b8b6:	1b 0f 80 f0 	addi %d15,%d15,2048
8000b8ba:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000b8be:	02 23       	mov %d3,%d2
8000b8c0:	3c c6       	j 8000b84c <SYSTEM_GetCanClock+0x18>

8000b8c2 <SYSTEM_EnableInterrupts>:
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
8000b8c2:	0d 00 00 03 	enable 
8000b8c6:	00 90       	ret 

8000b8c8 <SYSTEM_DisableInterrupts>:
 **********************************************************************/

static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
8000b8c8:	0d 00 40 03 	disable 
8000b8cc:	00 90       	ret 

8000b8ce <SYSTEM_EnableProtection>:
	_disable();
}

void SYSTEM_EnableProtection(void)
{
	lock_wdtcon();
8000b8ce:	1d 00 09 2c 	j 800110e0 <lock_wdtcon>

8000b8d2 <SYSTEM_DisableProtection>:
}

void SYSTEM_DisableProtection(void)
{
	unlock_wdtcon();
8000b8d2:	1d 00 f1 2b 	j 800110b4 <unlock_wdtcon>

8000b8d6 <SYSTEM_EnableProtectionExt>:
}

void SYSTEM_EnableProtectionExt(int Sel)
{
	if (Sel < 3)
8000b8d6:	bf 34 04 00 	jlt %d4,3,8000b8de <SYSTEM_EnableProtectionExt+0x8>
		lock_wdtcon();			/* CPU watchdog */
	else
		lock_safety_wdtcon();	/* safety watchdog */
8000b8da:	1d 00 29 2c 	j 8001112c <lock_safety_wdtcon>
}

void SYSTEM_EnableProtectionExt(int Sel)
{
	if (Sel < 3)
		lock_wdtcon();			/* CPU watchdog */
8000b8de:	1d 00 01 2c 	j 800110e0 <lock_wdtcon>

8000b8e2 <SYSTEM_DisableProtectionExt>:
		lock_safety_wdtcon();	/* safety watchdog */
}

void SYSTEM_DisableProtectionExt(int Sel)
{
	if (Sel < 3)
8000b8e2:	bf 34 04 00 	jlt %d4,3,8000b8ea <SYSTEM_DisableProtectionExt+0x8>
		unlock_wdtcon();		/* CPU watchdog */
	else
		unlock_safety_wdtcon();	/* safety watchdog */
8000b8e6:	1d 00 13 2c 	j 8001110c <unlock_safety_wdtcon>
}

void SYSTEM_DisableProtectionExt(int Sel)
{
	if (Sel < 3)
		unlock_wdtcon();		/* CPU watchdog */
8000b8ea:	1d 00 e5 2b 	j 800110b4 <unlock_wdtcon>

8000b8ee <SYSTEM_EnableSecProtection>:
		unlock_safety_wdtcon();	/* safety watchdog */
}

void SYSTEM_EnableSecProtection(void)
{
	lock_safety_wdtcon();
8000b8ee:	1d 00 1f 2c 	j 8001112c <lock_safety_wdtcon>

8000b8f2 <SYSTEM_DisableSecProtection>:
}

void SYSTEM_DisableSecProtection(void)
{
	unlock_safety_wdtcon();
8000b8f2:	1d 00 0d 2c 	j 8001110c <unlock_safety_wdtcon>

8000b8f6 <SYSTEM_Reset>:


int SYSTEM_Reset(void)
{
	unlock_safety_wdtcon();
	pSCU->SWRSTCON.B.SWRSTREQ = 1;
8000b8f6:	91 30 00 ff 	movh.a %a15,61443
8000b8fa:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
}


int SYSTEM_Reset(void)
{
	unlock_safety_wdtcon();
8000b8fe:	6d 00 07 2c 	call 8001110c <unlock_safety_wdtcon>
	pSCU->SWRSTCON.B.SWRSTREQ = 1;
8000b902:	19 ff 20 10 	ld.w %d15,[%a15]96 <f0030060 <_SMALL_DATA4_+0x40028060>>
8000b906:	96 02       	or %d15,2
8000b908:	59 ff 20 10 	st.w [%a15]96 <f0030060 <_SMALL_DATA4_+0x40028060>>,%d15
	while (1)
		;
8000b90c:	3c 00       	j 8000b90c <SYSTEM_Reset+0x16>

8000b90e <SYSTEM_IdleExt>:
	return 0;
}

int SYSTEM_IdleExt(int CoreId)
{
8000b90e:	02 4f       	mov %d15,%d4
	unlock_wdtcon();
8000b910:	6d 00 d2 2b 	call 800110b4 <unlock_wdtcon>
	switch (CoreId)
8000b914:	9e 1d       	jeq %d15,1,8000b94e <SYSTEM_IdleExt+0x40>
8000b916:	9e 21       	jeq %d15,2,8000b938 <SYSTEM_IdleExt+0x2a>
8000b918:	6e 05       	jz %d15,8000b922 <SYSTEM_IdleExt+0x14>
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
8000b91a:	6d 00 e3 2b 	call 800110e0 <lock_wdtcon>
	return 0;
}
8000b91e:	82 02       	mov %d2,0
8000b920:	00 90       	ret 
{
	unlock_wdtcon();
	switch (CoreId)
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
8000b922:	91 30 00 ff 	movh.a %a15,61443
8000b926:	82 1f       	mov %d15,1
8000b928:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b92c:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
8000b930:	6d 00 d8 2b 	call 800110e0 <lock_wdtcon>
	return 0;
}
8000b934:	82 02       	mov %d2,0
8000b936:	00 90       	ret 
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
8000b938:	91 30 00 ff 	movh.a %a15,61443
8000b93c:	82 1f       	mov %d15,1
8000b93e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b942:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
8000b946:	6d 00 cd 2b 	call 800110e0 <lock_wdtcon>
	return 0;
}
8000b94a:	82 02       	mov %d2,0
8000b94c:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
8000b94e:	91 30 00 ff 	movh.a %a15,61443
8000b952:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b956:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
8000b95a:	6d 00 c3 2b 	call 800110e0 <lock_wdtcon>
	return 0;
}
8000b95e:	82 02       	mov %d2,0
8000b960:	00 90       	ret 

8000b962 <SYSTEM_Idle>:

static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
8000b962:	4d c0 e1 ff 	mfcr %d15,$core_id

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
8000b966:	16 07       	and %d15,7
	return 0;
}

int SYSTEM_IdleExt(int CoreId)
{
	unlock_wdtcon();
8000b968:	6d 00 a6 2b 	call 800110b4 <unlock_wdtcon>
	switch (CoreId)
8000b96c:	9e 1d       	jeq %d15,1,8000b9a6 <SYSTEM_Idle+0x44>
8000b96e:	9e 21       	jeq %d15,2,8000b990 <SYSTEM_Idle+0x2e>
8000b970:	6e 05       	jz %d15,8000b97a <SYSTEM_Idle+0x18>
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
8000b972:	6d 00 b7 2b 	call 800110e0 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
8000b976:	82 02       	mov %d2,0
8000b978:	00 90       	ret 
{
	unlock_wdtcon();
	switch (CoreId)
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
8000b97a:	91 30 00 ff 	movh.a %a15,61443
8000b97e:	82 1f       	mov %d15,1
8000b980:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b984:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
8000b988:	6d 00 ac 2b 	call 800110e0 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
8000b98c:	82 02       	mov %d2,0
8000b98e:	00 90       	ret 
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
8000b990:	91 30 00 ff 	movh.a %a15,61443
8000b994:	82 1f       	mov %d15,1
8000b996:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b99a:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
8000b99e:	6d 00 a1 2b 	call 800110e0 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
8000b9a2:	82 02       	mov %d2,0
8000b9a4:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
8000b9a6:	91 30 00 ff 	movh.a %a15,61443
8000b9aa:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b9ae:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
8000b9b2:	6d 00 97 2b 	call 800110e0 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
8000b9b6:	82 02       	mov %d2,0
8000b9b8:	00 90       	ret 

8000b9ba <SYSTEM_Sleep>:

int SYSTEM_Sleep(void)
{
	unlock_wdtcon();
8000b9ba:	6d 00 7d 2b 	call 800110b4 <unlock_wdtcon>
8000b9be:	4d c0 e1 ff 	mfcr %d15,$core_id
	switch (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK)
8000b9c2:	16 07       	and %d15,7
8000b9c4:	9e 18       	jeq %d15,1,8000b9f4 <SYSTEM_Sleep+0x3a>
8000b9c6:	6e 0c       	jz %d15,8000b9de <SYSTEM_Sleep+0x24>
8000b9c8:	5e 27       	jne %d15,2,8000b9d6 <SYSTEM_Sleep+0x1c>
			break;
		case 1:
			pSCU->PMCSR[1].U = 2;	/* request system sleep mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
8000b9ca:	91 30 00 ff 	movh.a %a15,61443
8000b9ce:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b9d2:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
8000b9d6:	6d 00 85 2b 	call 800110e0 <lock_wdtcon>
	return 0;
}
8000b9da:	82 02       	mov %d2,0
8000b9dc:	00 90       	ret 
{
	unlock_wdtcon();
	switch (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK)
	{
		case 0:
			pSCU->PMCSR[0].U = 2;	/* request system sleep mode */
8000b9de:	91 30 00 ff 	movh.a %a15,61443
8000b9e2:	82 2f       	mov %d15,2
8000b9e4:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b9e8:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
			break;
	}
	lock_wdtcon();
8000b9ec:	6d 00 7a 2b 	call 800110e0 <lock_wdtcon>
	return 0;
}
8000b9f0:	82 02       	mov %d2,0
8000b9f2:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 2;	/* request system sleep mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 2;	/* request system sleep mode */
8000b9f4:	91 30 00 ff 	movh.a %a15,61443
8000b9f8:	82 2f       	mov %d15,2
8000b9fa:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000b9fe:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
			break;
	}
	lock_wdtcon();
8000ba02:	6d 00 6f 2b 	call 800110e0 <lock_wdtcon>
	return 0;
}
8000ba06:	82 02       	mov %d2,0
8000ba08:	00 90       	ret 

8000ba0a <SYSTEM_IsCacheEnabled>:
8000ba0a:	4d c0 20 f9 	mfcr %d15,$pcon0

int SYSTEM_IsCacheEnabled(void)
{
	unsigned int ui = _mfcr(CPU_PCON0);
	if (ui & 2)
		return 0;	/* Cache is in bypass mode */
8000ba0e:	82 02       	mov %d2,0


int SYSTEM_IsCacheEnabled(void)
{
	unsigned int ui = _mfcr(CPU_PCON0);
	if (ui & 2)
8000ba10:	ae 17       	jnz.t %d15,1,8000ba1e <SYSTEM_IsCacheEnabled+0x14>
8000ba12:	4d 80 20 29 	mfcr %d2,$pcon2
		return 0;	/* Cache is in bypass mode */
	ui = _mfcr(CPU_PCON2);
	if (0 == (ui & (IFX_CPU_PCON2_PCACHE_SZE_MSK << IFX_CPU_PCON2_PCACHE_SZE_OFF)))
8000ba16:	b7 02 10 28 	insert %d2,%d2,0,16,16
8000ba1a:	8b 02 20 22 	ne %d2,%d2,0
		return 0;	/* Cache size is 0 */
	return 1;
}
8000ba1e:	00 90       	ret 

8000ba20 <SYSTEM_EnaDisCache>:

void SYSTEM_EnaDisCache(int Enable)
{
8000ba20:	02 4f       	mov %d15,%d4
	unlock_wdtcon();
8000ba22:	6d 00 49 2b 	call 800110b4 <unlock_wdtcon>
	if (Enable)
8000ba26:	ee 0b       	jnz %d15,8000ba3c <SYSTEM_EnaDisCache+0x1c>
  } while (0)

static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
8000ba28:	82 2f       	mov %d15,2
8000ba2a:	cd cf 20 09 	mtcr $pcon0,%d15
8000ba2e:	82 32       	mov %d2,3
8000ba30:	cd 42 20 09 	mtcr $pcon1,%d2
8000ba34:	cd 0f 04 09 	mtcr $dcon0,%d15
	{
		_mtcr(CPU_PCON0, 2);
		_mtcr(CPU_PCON1, 3);
		_mtcr(CPU_DCON0, 2);
	}
	lock_wdtcon();
8000ba38:	1d 00 54 2b 	j 800110e0 <lock_wdtcon>
8000ba3c:	82 0f       	mov %d15,0
8000ba3e:	cd cf 20 09 	mtcr $pcon0,%d15
8000ba42:	cd 0f 04 09 	mtcr $dcon0,%d15
8000ba46:	1d 00 4d 2b 	j 800110e0 <lock_wdtcon>

8000ba4a <SYSTEM_DbgBreak>:
{
#ifdef DEBUG
	__asm volatile ("debug");
#else
	while (1)
		;
8000ba4a:	3c 00       	j 8000ba4a <SYSTEM_DbgBreak>

8000ba4c <StartupHook>:
#include "ee_api_types.h"
#include "main.h"

void StartupHook(void)
{
	my_printf("Hello world!?\n");
8000ba4c:	91 00 00 48 	movh.a %a4,32768
8000ba50:	d9 44 48 f0 	lea %a4,[%a4]1992 <800007c8 <osEE_sdb_array+0x58>>
8000ba54:	6d ff d9 f4 	call 8000a406 <my_printf>
	//ActivateTask(Task_Motor);
	ActivateTask(ADC_Example);
8000ba58:	3b 80 00 40 	mov %d4,8
8000ba5c:	1d 00 7c 07 	j 8000c954 <ActivateTask>

8000ba60 <FuncTask_Motor>:
int duty=0;
unsigned char ch;
unsigned char dir;
int flag=0;
int pwm=0;
TASK(Task_Motor){
8000ba60:	91 00 00 d7 	movh.a %a13,28672
8000ba64:	91 00 00 f7 	movh.a %a15,28672
8000ba68:	91 00 00 c7 	movh.a %a12,28672
8000ba6c:	d9 dd 41 14 	lea %a13,[%a13]17473 <70004441 <ch>>
8000ba70:	d9 ff 44 14 	lea %a15,[%a15]17476 <70004444 <duty>>
8000ba74:	d9 cc 40 14 	lea %a12,[%a12]17472 <70004440 <dir>>
		}
		else if(ch=='s'||ch=='S'){
			//duty-=10;
			duty=duty-10;
			//dir=1;
			if(duty<0) dir=0;
8000ba78:	82 0a       	mov %d10,0
	while(1){
		ch=_in_uart3();
		_out_uart3(ch);
		if(ch=='w'||ch=='W'){
			duty+=10;
			if(duty>0) dir=1;
8000ba7a:	82 19       	mov %d9,1
			duty=duty-10;
			//dir=1;
			if(duty<0) dir=0;
			}

		if(abs(duty)>100) {duty=100;}
8000ba7c:	3b 40 06 80 	mov %d8,100
8000ba80:	3c 19       	j 8000bab2 <FuncTask_Motor+0x52>

	while(1){
		ch=_in_uart3();
		_out_uart3(ch);
		if(ch=='w'||ch=='W'){
			duty+=10;
8000ba82:	4c f0       	ld.w %d15,[%a15]0
8000ba84:	1b af 00 40 	addi %d4,%d15,10
8000ba88:	68 04       	st.w [%a15]0,%d4
			if(duty>0) dir=1;
8000ba8a:	bf 14 24 00 	jlt %d4,1,8000bad2 <FuncTask_Motor+0x72>
8000ba8e:	34 c9       	st.b [%a12],%d9
8000ba90:	82 15       	mov %d5,1
			duty=duty-10;
			//dir=1;
			if(duty<0) dir=0;
			}

		if(abs(duty)>100) {duty=100;}
8000ba92:	0b 40 c0 41 	abs %d4,%d4
8000ba96:	8b 54 46 f2 	lt %d15,%d4,101
8000ba9a:	ee 04       	jnz %d15,8000baa2 <FuncTask_Motor+0x42>
8000ba9c:	68 08       	st.w [%a15]0,%d8
8000ba9e:	3b 40 06 40 	mov %d4,100
		//else if(duty<0) {duty=0;}
		movChA_PWM(abs(duty),dir);
8000baa2:	6d ff d3 fa 	call 8000b048 <movChA_PWM>
		movChB_PWM(abs(duty),dir);
8000baa6:	48 04       	ld.w %d4,[%a15]0
8000baa8:	14 c5       	ld.bu %d5,[%a12]
8000baaa:	0b 40 c0 41 	abs %d4,%d4
8000baae:	6d ff e6 fa 	call 8000b07a <movChB_PWM>
int pwm=0;
TASK(Task_Motor){
	//toggleLED1();

	while(1){
		ch=_in_uart3();
8000bab2:	6d ff 30 f1 	call 80009d12 <_in_uart3>
		_out_uart3(ch);
8000bab6:	02 24       	mov %d4,%d2
int pwm=0;
TASK(Task_Motor){
	//toggleLED1();

	while(1){
		ch=_in_uart3();
8000bab8:	34 d2       	st.b [%a13],%d2
		_out_uart3(ch);
8000baba:	6d ff 21 f1 	call 80009cfc <_out_uart3>
		if(ch=='w'||ch=='W'){
8000babe:	0c d0       	ld.bu %d15,[%a13]0
8000bac0:	16 df       	and %d15,223
8000bac2:	8b 7f 25 22 	ne %d2,%d15,87
8000bac6:	df 02 de 7f 	jeq %d2,0,8000ba82 <FuncTask_Motor+0x22>
			duty+=10;
			if(duty>0) dir=1;

		}
		else if(ch=='s'||ch=='S'){
8000baca:	8b 3f 05 f2 	eq %d15,%d15,83
8000bace:	ee 04       	jnz %d15,8000bad6 <FuncTask_Motor+0x76>
8000bad0:	48 04       	ld.w %d4,[%a15]0
8000bad2:	14 c5       	ld.bu %d5,[%a12]
8000bad4:	3c df       	j 8000ba92 <FuncTask_Motor+0x32>
			//duty-=10;
			duty=duty-10;
8000bad6:	4c f0       	ld.w %d15,[%a15]0
8000bad8:	1b 6f ff 4f 	addi %d4,%d15,-10
8000badc:	68 04       	st.w [%a15]0,%d4
			//dir=1;
			if(duty<0) dir=0;
8000bade:	ff 04 fa 7f 	jge %d4,0,8000bad2 <FuncTask_Motor+0x72>
8000bae2:	34 ca       	st.b [%a12],%d10
8000bae4:	82 05       	mov %d5,0
8000bae6:	3c d6       	j 8000ba92 <FuncTask_Motor+0x32>

8000bae8 <FuncTask_AEB>:
	}
	TerminateTask();
}
TASK(Task_AEB){
	while(1){
		toggleLED2();
8000bae8:	6d ff 2b f9 	call 8000ad3e <toggleLED2>
		delay_ms(1000);
8000baec:	3b 80 3e 40 	mov %d4,1000
8000baf0:	6d ff 40 f8 	call 8000ab70 <delay_ms>
	}
8000baf4:	3c fa       	j 8000bae8 <FuncTask_AEB>

8000baf6 <FuncCAN_Tx>:
	TerminateTask();
}
TASK(CAN_Tx)
{
	while(1){
		delay_ms(1000);
8000baf6:	3b 80 3e 40 	mov %d4,1000
8000bafa:	6d ff 3b f8 	call 8000ab70 <delay_ms>
		Driver_Can_TxTest();
8000bafe:	6d ff 86 f0 	call 80009c0a <Driver_Can_TxTest>
	}
8000bb02:	3c fa       	j 8000baf6 <FuncCAN_Tx>

8000bb04 <FuncUART_Echo>:

TASK(UART_Echo)
{
	unsigned char c;
	while (1) {
		c = _in_uart3();
8000bb04:	6d ff 07 f1 	call 80009d12 <_in_uart3>
8000bb08:	02 2f       	mov %d15,%d2
		_out_uart3(c);
8000bb0a:	02 24       	mov %d4,%d2
		if (c == '\r') { _out_uart3('\n'); }
8000bb0c:	8b df 20 f2 	ne %d15,%d15,13
TASK(UART_Echo)
{
	unsigned char c;
	while (1) {
		c = _in_uart3();
		_out_uart3(c);
8000bb10:	6d ff f6 f0 	call 80009cfc <_out_uart3>
		if (c == '\r') { _out_uart3('\n'); }
8000bb14:	ee f8       	jnz %d15,8000bb04 <FuncUART_Echo>
8000bb16:	3b a0 00 40 	mov %d4,10
8000bb1a:	6d ff f1 f0 	call 80009cfc <_out_uart3>
8000bb1e:	3c f3       	j 8000bb04 <FuncUART_Echo>

8000bb20 <FuncDCMotor_Example>:

TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
8000bb20:	82 14       	mov %d4,1
8000bb22:	6d ff 4d fa 	call 8000afbc <movChA>
		movChB(1);
8000bb26:	82 14       	mov %d4,1
8000bb28:	6d ff 63 fa 	call 8000afee <movChB>
		i = 0; while (i++ < 10000000);
8000bb2c:	91 90 09 f0 	movh.a %a15,153
8000bb30:	d9 ff 40 a9 	lea %a15,[%a15]-27008 <989680 <__DSPR1_SIZE+0x96b680>>
8000bb34:	fd f0 00 00 	loop %a15,8000bb34 <FuncDCMotor_Example+0x14>
		movChA(0);
8000bb38:	82 04       	mov %d4,0
8000bb3a:	6d ff 41 fa 	call 8000afbc <movChA>
		movChB(0);
8000bb3e:	82 04       	mov %d4,0
8000bb40:	6d ff 57 fa 	call 8000afee <movChB>

TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
8000bb44:	82 14       	mov %d4,1
8000bb46:	6d ff 3b fa 	call 8000afbc <movChA>
		movChB(1);
		i = 0; while (i++ < 10000000);
8000bb4a:	91 90 09 f0 	movh.a %a15,153
TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
		movChB(1);
8000bb4e:	82 14       	mov %d4,1
8000bb50:	6d ff 4f fa 	call 8000afee <movChB>
		i = 0; while (i++ < 10000000);
8000bb54:	d9 ff 40 a9 	lea %a15,[%a15]-27008 <989680 <__DSPR1_SIZE+0x96b680>>
8000bb58:	3c ee       	j 8000bb34 <FuncDCMotor_Example+0x14>

8000bb5a <FuncTimer_Example>:
	}
	TerminateTask();
}

TASK(Timer_Example)
{
8000bb5a:	20 10       	sub.a %sp,16
	volatile int i, j;
	unsigned int timer_end;
	float execTime;

	setGpt12_T4(0);
8000bb5c:	82 04       	mov %d4,0
8000bb5e:	6d ff 96 f7 	call 8000aa8a <setGpt12_T4>
	runGpt12_T4();
8000bb62:	6d ff 87 f7 	call 8000aa70 <runGpt12_T4>
	for (i = 0; i < 1; i++)
8000bb66:	82 0f       	mov %d15,0
8000bb68:	78 02       	st.w [%sp]8,%d15
8000bb6a:	19 a2 08 00 	ld.w %d2,[%sp]8
		for (j = 0; j < 18200; j++)
8000bb6e:	82 03       	mov %d3,0
8000bb70:	3b 80 71 f4 	mov %d15,18200
	unsigned int timer_end;
	float execTime;

	setGpt12_T4(0);
	runGpt12_T4();
	for (i = 0; i < 1; i++)
8000bb74:	8e 2b       	jlez %d2,8000bb8a <FuncTimer_Example+0x30>
8000bb76:	3c 23       	j 8000bbbc <FuncTimer_Example+0x62>
8000bb78:	19 a2 08 00 	ld.w %d2,[%sp]8
8000bb7c:	c2 12       	add %d2,1
8000bb7e:	59 a2 08 00 	st.w [%sp]8,%d2
8000bb82:	19 a2 08 00 	ld.w %d2,[%sp]8
8000bb86:	ff 12 1b 00 	jge %d2,1,8000bbbc <FuncTimer_Example+0x62>
		for (j = 0; j < 18200; j++)
8000bb8a:	59 a3 0c 00 	st.w [%sp]12,%d3
8000bb8e:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000bb92:	7f f2 f3 7f 	jge %d2,%d15,8000bb78 <FuncTimer_Example+0x1e>
8000bb96:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000bb9a:	c2 12       	add %d2,1
8000bb9c:	59 a2 0c 00 	st.w [%sp]12,%d2
8000bba0:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000bba4:	7f f2 ea 7f 	jge %d2,%d15,8000bb78 <FuncTimer_Example+0x1e>
8000bba8:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000bbac:	c2 12       	add %d2,1
8000bbae:	59 a2 0c 00 	st.w [%sp]12,%d2
8000bbb2:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000bbb6:	3f f2 f0 7f 	jlt %d2,%d15,8000bb96 <FuncTimer_Example+0x3c>
8000bbba:	3c df       	j 8000bb78 <FuncTimer_Example+0x1e>
			continue;
	stopGpt12_T4();
8000bbbc:	6d ff 60 f7 	call 8000aa7c <stopGpt12_T4>
	timer_end = getGpt12_T4();
8000bbc0:	6d ff 68 f7 	call 8000aa90 <getGpt12_T4>
	execTime = (timer_end - 0) * 10.24;
8000bbc4:	7b 40 12 f4 	movh %d15,16676
8000bbc8:	4b 02 61 21 	utof %d2,%d2
8000bbcc:	1b af 70 fd 	addi %d15,%d15,-10486
8000bbd0:	4b f2 41 20 	mul.f %d2,%d2,%d15
	my_printf("Execution Time: %dus\n", (int) execTime);
8000bbd4:	91 00 00 48 	movh.a %a4,32768
8000bbd8:	4b 02 31 21 	ftoiz %d2,%d2
8000bbdc:	d9 44 57 f0 	lea %a4,[%a4]2007 <800007d7 <osEE_sdb_array+0x67>>
8000bbe0:	74 a2       	st.w [%sp],%d2
8000bbe2:	6d ff 12 f4 	call 8000a406 <my_printf>
8000bbe6:	1d 00 42 07 	j 8000ca6a <TerminateTask>

8000bbea <FuncUltrasonic_Example>:

	TerminateTask();
}

TASK(Ultrasonic_Example)
{
8000bbea:	91 00 00 f8 	movh.a %a15,32768
8000bbee:	20 10       	sub.a %sp,16
8000bbf0:	d9 ff 6d f0 	lea %a15,[%a15]2029
8000bbf4:	3c 0a       	j 8000bc08 <FuncUltrasonic_Example+0x1e>
			stopChB();
		}
		else{
			;
		}
		my_printf("Distance: %dcm\n", dist);
8000bbf6:	58 03       	ld.w %d15,[%sp]12
8000bbf8:	40 f4       	mov.aa %a4,%a15
8000bbfa:	78 00       	st.w [%sp]0,%d15
8000bbfc:	6d ff 05 f4 	call 8000a406 <my_printf>
		delay_ms(100);
8000bc00:	3b 40 06 40 	mov %d4,100
8000bc04:	6d ff b6 f7 	call 8000ab70 <delay_ms>

TASK(Ultrasonic_Example)
{
	volatile int dist;
	while(1) {
		dist = (int)ReadUltrasonic_noFilt();
8000bc08:	6d ff eb fa 	call 8000b1de <ReadUltrasonic_noFilt>
8000bc0c:	4b 02 31 21 	ftoiz %d2,%d2
8000bc10:	59 a2 0c 00 	st.w [%sp]12,%d2
		if (dist >= 20&&dist<=30) {
8000bc14:	58 03       	ld.w %d15,[%sp]12
8000bc16:	8b 4f 41 f2 	lt %d15,%d15,20
8000bc1a:	ee 05       	jnz %d15,8000bc24 <FuncUltrasonic_Example+0x3a>
8000bc1c:	58 03       	ld.w %d15,[%sp]12
8000bc1e:	8b ff 81 f2 	ge %d15,%d15,31
8000bc22:	6e 10       	jz %d15,8000bc42 <FuncUltrasonic_Example+0x58>
			//setLED1(1);
			ActivateTask(Buzzer_Example);
		} else if(dist>=10&&dist<20) {
8000bc24:	58 03       	ld.w %d15,[%sp]12
8000bc26:	8b af 40 f2 	lt %d15,%d15,10
8000bc2a:	ee 05       	jnz %d15,8000bc34 <FuncUltrasonic_Example+0x4a>
8000bc2c:	58 03       	ld.w %d15,[%sp]12
8000bc2e:	8b 4f 41 f2 	lt %d15,%d15,20
8000bc32:	ee 08       	jnz %d15,8000bc42 <FuncUltrasonic_Example+0x58>
			//setLED1(0);
			ActivateTask(Buzzer_Example);
		}
		else if(dist<10){
8000bc34:	58 03       	ld.w %d15,[%sp]12
8000bc36:	8b af 80 f2 	ge %d15,%d15,10
8000bc3a:	ee de       	jnz %d15,8000bbf6 <FuncUltrasonic_Example+0xc>
			stopChB();
8000bc3c:	6d ff fe f9 	call 8000b038 <stopChB>
8000bc40:	3c db       	j 8000bbf6 <FuncUltrasonic_Example+0xc>
	volatile int dist;
	while(1) {
		dist = (int)ReadUltrasonic_noFilt();
		if (dist >= 20&&dist<=30) {
			//setLED1(1);
			ActivateTask(Buzzer_Example);
8000bc42:	82 64       	mov %d4,6
8000bc44:	6d 00 88 06 	call 8000c954 <ActivateTask>
8000bc48:	3c d7       	j 8000bbf6 <FuncUltrasonic_Example+0xc>

8000bc4a <FuncBuzzer_Example>:
	}
	TerminateTask();
}

TASK(Buzzer_Example)
{
8000bc4a:	20 08       	sub.a %sp,8
	volatile unsigned int j = 0;
8000bc4c:	82 0f       	mov %d15,0
8000bc4e:	78 01       	st.w [%sp]4,%d15
	while (j++ < 1000) {
8000bc50:	19 a2 04 00 	ld.w %d2,[%sp]4
		MODULE_P02.OUT.B.P3 = 1;
8000bc54:	91 40 00 ff 	movh.a %a15,61444
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
8000bc58:	9a 12       	add %d15,%d2,1
8000bc5a:	78 01       	st.w [%sp]4,%d15
8000bc5c:	3b 80 3e f0 	mov %d15,1000
		MODULE_P02.OUT.B.P3 = 1;
8000bc60:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
8000bc64:	02 f8       	mov %d8,%d15
8000bc66:	7f f2 17 80 	jge.u %d2,%d15,8000bc94 <FuncBuzzer_Example+0x4a>
		MODULE_P02.OUT.B.P3 = 1;
8000bc6a:	4c f0       	ld.w %d15,[%a15]0
		Beep(130);
8000bc6c:	3b 20 08 40 	mov %d4,130

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
		MODULE_P02.OUT.B.P3 = 1;
8000bc70:	96 08       	or %d15,8
8000bc72:	68 0f       	st.w [%a15]0,%d15
		Beep(130);
8000bc74:	6d ff cc f7 	call 8000ac0c <Beep>
		MODULE_P02.OUT.B.P3 = 0;
8000bc78:	4c f0       	ld.w %d15,[%a15]0
		Beep(130);
8000bc7a:	3b 20 08 40 	mov %d4,130
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
		MODULE_P02.OUT.B.P3 = 1;
		Beep(130);
		MODULE_P02.OUT.B.P3 = 0;
8000bc7e:	8f 8f c0 f1 	andn %d15,%d15,8
8000bc82:	68 0f       	st.w [%a15]0,%d15
		Beep(130);
8000bc84:	6d ff c4 f7 	call 8000ac0c <Beep>
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
8000bc88:	58 01       	ld.w %d15,[%sp]4
8000bc8a:	92 12       	add %d2,%d15,1
8000bc8c:	59 a2 04 00 	st.w [%sp]4,%d2
8000bc90:	3f 8f ed ff 	jlt.u %d15,%d8,8000bc6a <FuncBuzzer_Example+0x20>
8000bc94:	1d 00 eb 06 	j 8000ca6a <TerminateTask>

8000bc98 <FuncTOF_Example>:
	}
	TerminateTask();
}

TASK(TOF_Example)
{
8000bc98:	91 00 00 d8 	movh.a %a13,32768
8000bc9c:	91 00 00 c8 	movh.a %a12,32768
8000bca0:	91 00 00 f8 	movh.a %a15,32768
8000bca4:	20 08       	sub.a %sp,8
8000bca6:	d9 dd 7d f0 	lea %a13,[%a13]2045 <800007fd <osEE_sdb_array+0x8d>>
8000bcaa:	d9 cc 96 00 	lea %a12,[%a12]2070 <80000816 <osEE_sdb_array+0xa6>>
8000bcae:	d9 ff a5 00 	lea %a15,[%a15]2085 <80000816 <osEE_sdb_array+0xa6>>
	int tof_distance;
	while (1) {
		tof_distance = getTofDistance();
8000bcb2:	6d ff 20 fa 	call 8000b0f2 <getTofDistance>
		if (tof_distance == -1) {
8000bcb6:	df f2 0a 00 	jeq %d2,-1,8000bcca <FuncTOF_Example+0x32>
			my_printf("Invalid checksum error!\n");
		} else if (tof_distance == 0) {
8000bcba:	f6 2c       	jnz %d2,8000bcd2 <FuncTOF_Example+0x3a>
			my_printf("Out of Range!\n");
8000bcbc:	40 c4       	mov.aa %a4,%a12
8000bcbe:	6d ff a4 f3 	call 8000a406 <my_printf>

TASK(TOF_Example)
{
	int tof_distance;
	while (1) {
		tof_distance = getTofDistance();
8000bcc2:	6d ff 18 fa 	call 8000b0f2 <getTofDistance>
		if (tof_distance == -1) {
8000bcc6:	df f2 fa ff 	jne %d2,-1,8000bcba <FuncTOF_Example+0x22>
			my_printf("Invalid checksum error!\n");
8000bcca:	40 d4       	mov.aa %a4,%a13
8000bccc:	6d ff 9d f3 	call 8000a406 <my_printf>
8000bcd0:	3c f1       	j 8000bcb2 <FuncTOF_Example+0x1a>
		} else if (tof_distance == 0) {
			my_printf("Out of Range!\n");
		} else {
			my_printf("Distance: %dmm\n", tof_distance);
8000bcd2:	74 a2       	st.w [%sp],%d2
8000bcd4:	40 f4       	mov.aa %a4,%a15
8000bcd6:	6d ff 98 f3 	call 8000a406 <my_printf>
8000bcda:	3c ec       	j 8000bcb2 <FuncTOF_Example+0x1a>

8000bcdc <FuncADC_Example>:
	}
	TerminateTask();
}

TASK(ADC_Example)
{
8000bcdc:	20 10       	sub.a %sp,16
	volatile unsigned int adcResult = 0;
8000bcde:	82 0f       	mov %d15,0
8000bce0:	91 00 00 f8 	movh.a %a15,32768
8000bce4:	78 03       	st.w [%sp]12,%d15
8000bce6:	d9 ff b5 00 	lea %a15,[%a15]2101 <80000835 <osEE_sdb_array+0xc5>>
	while(1) {
		VADC_startConversion();
8000bcea:	6d ff 21 f7 	call 8000ab2c <VADC_startConversion>
		adcResult = VADC_readResult();
8000bcee:	6d ff 34 f7 	call 8000ab56 <VADC_readResult>
8000bcf2:	59 a2 0c 00 	st.w [%sp]12,%d2
		my_printf("%d\n", adcResult);
8000bcf6:	58 03       	ld.w %d15,[%sp]12
8000bcf8:	40 f4       	mov.aa %a4,%a15
8000bcfa:	78 00       	st.w [%sp]0,%d15
8000bcfc:	6d ff 85 f3 	call 8000a406 <my_printf>
	}
8000bd00:	3c f5       	j 8000bcea <FuncADC_Example+0xe>

8000bd02 <FuncOS_EE_Task_Init>:
	TerminateTask();
}

TASK(OS_EE_Task_Init)
{
	TerminateTask();
8000bd02:	1d 00 b4 06 	j 8000ca6a <TerminateTask>

8000bd06 <main>:
}
int main(void)
{
	SYSTEM_Init();
8000bd06:	6d ff 54 fb 	call 8000b3ae <SYSTEM_Init>
	InterruptInit();
8000bd0a:	6d ff 2a fb 	call 8000b35e <InterruptInit>

	Init_GPIO();
8000bd0e:	6d ff be f7 	call 8000ac8a <Init_GPIO>
//	Driver_Can_Init();

	_init_uart3();
8000bd12:	6d ff 9f ef 	call 80009c50 <_init_uart3>
//	init_gpt2();
//	Init_Ultrasonics();
//	Init_Buzzer();
//	Init_Buzzer_PWM();
	//Init_ToF();
	init_VADC();
8000bd16:	6d ff c0 f6 	call 8000aa96 <init_VADC>
	StartOS(OSDEFAULTAPPMODE);
8000bd1a:	82 04       	mov %d4,0
8000bd1c:	6d 00 c4 05 	call 8000c8a4 <StartOS>

	return 0;
}
8000bd20:	82 02       	mov %d2,0
8000bd22:	00 90       	ret 

8000bd24 <osEE_tc_core0_start>:
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bd24:	91 30 00 2f 	movh.a %a2,61443
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
8000bd28:	91 30 00 ff 	movh.a %a15,61443
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bd2c:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
8000bd30:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bd34:	54 26       	ld.w %d6,[%a2]
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
8000bd36:	48 08       	ld.w %d8,[%a15]0
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bd38:	37 06 6e 61 	extr.u %d6,%d6,2,14
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
8000bd3c:	37 08 6e 81 	extr.u %d8,%d8,2,14
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
8000bd40:	91 20 00 f7 	movh.a %a15,28674
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
8000bd44:	8f f6 83 61 	xor %d6,%d6,63
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
8000bd48:	8f f8 83 81 	xor %d8,%d8,63
8000bd4c:	d9 ff 40 89 	lea %a15,[%a15]-27136 <70019600 <__USTACK0>>
8000bd50:	40 fa       	mov.aa %sp,%a15
  return sp;
}

/** The dsync assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_dsync(void) {
  __asm__ volatile ("dsync" : : : "memory");
8000bd52:	0d 00 80 04 	dsync 
  osEE_tc_dsync();

/* Set the PSW to its reset value in case of a warm start, set PSW.IS.
   Global Stack is needed since ERIKA's use the stack to save context for the
   current TASK */
  osEE_tc_set_csfr(OSEE_CSFR_PSW, OSEE_TC_START_PSW);
8000bd56:	3b 00 b8 f0 	mov %d15,2944
8000bd5a:	cd 4f e0 0f 	mtcr $psw,%d15
8000bd5e:	0d 00 c0 04 	isync 

/* Set the PCXS and PCXO to its reset value in case of a warm start */
  pcxi  = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
8000bd62:	4d 00 e0 ff 	mfcr %d15,$pcxi
  pcxi &= 0xFFF00000U;
8000bd66:	b7 0f 14 f0 	insert %d15,%d15,0,0,20
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, pcxi);
8000bd6a:	cd 0f e0 0f 	mtcr $pcxi,%d15
8000bd6e:	0d 00 c0 04 	isync 
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
8000bd72:	4d c0 e1 ff 	mfcr %d15,$core_id
   PCBYP is the only not reserved bit in PCON0. */
  OsEE_reg const pcon0 = (enable)? 0x0U: 0x2U;
  if (enable) {
    /* Step 1: Initiate invalidation of current pcache contents if any.
       (i.e. PCON1[0:0](.PCINV) = 1 Program Cache Invalidate */
    osEE_tc_set_csfr(OSEE_CSFR_PCON1, 0x1U);
8000bd76:	82 12       	mov %d2,1
  OsEE_core_id  const core_id = osEE_get_curr_core_id();
#if (defined(OSEE_CORE_ID_VALID_MASK)) && (OSEE_CORE_ID_VALID_MASK & 0x40U)
  OsEE_reg      const core_index = (core_id != OS_CORE_ID_6)?
    (OsEE_reg)core_id: 5U;
#else
  OsEE_reg      const core_index = (OsEE_reg)core_id;
8000bd78:	37 0f 48 f0 	extr %d15,%d15,0,8
   PCBYP is the only not reserved bit in PCON0. */
  OsEE_reg const pcon0 = (enable)? 0x0U: 0x2U;
  if (enable) {
    /* Step 1: Initiate invalidation of current pcache contents if any.
       (i.e. PCON1[0:0](.PCINV) = 1 Program Cache Invalidate */
    osEE_tc_set_csfr(OSEE_CSFR_PCON1, 0x1U);
8000bd7c:	cd 42 20 09 	mtcr $pcon1,%d2
8000bd80:	0d 00 c0 04 	isync 
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bd84:	53 cf 20 f0 	mul %d15,%d15,12
8000bd88:	10 22       	addsc.a %a2,%a2,%d15,0
8000bd8a:	54 22       	ld.w %d2,[%a2]
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
8000bd8c:	60 f2       	mov.a %a2,%d15
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bd8e:	37 02 6e 21 	extr.u %d2,%d2,2,14
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
8000bd92:	d9 2f 00 46 	lea %a15,[%a2]24832
8000bd96:	11 3f 00 ff 	addih.a %a15,%a15,61443

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000bd9a:	4c f0       	ld.w %d15,[%a15]0
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
8000bd9c:	8f f2 83 21 	xor %d2,%d2,63

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000bda0:	2e 16       	jz.t %d15,1,8000bdac <osEE_tc_core0_start+0x88>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000bda2:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000bda6:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000bdaa:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
8000bdac:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
8000bdb0:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000bdb4:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
8000bdb6:	4c f0       	ld.w %d15,[%a15]0
8000bdb8:	6f 0f ff ff 	jnz.t %d15,0,8000bdb6 <osEE_tc_core0_start+0x92>
  cpu_wdt_pw = osEE_tc_get_cpu_wdt_pw(core_index);

/* PCACHE enable steps */
/* Step 2: Set PCBYP to 0 if cache is enabled */
  osEE_tc_clear_cpu_endinit(core_index, cpu_wdt_pw);
  osEE_tc_set_csfr(OSEE_CSFR_PCON0, pcon0);
8000bdbc:	82 0f       	mov %d15,0
8000bdbe:	cd cf 20 09 	mtcr $pcon0,%d15
8000bdc2:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000bdc6:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000bdc8:	2e 16       	jz.t %d15,1,8000bdd4 <osEE_tc_core0_start+0xb0>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000bdca:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000bdce:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000bdd2:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000bdd4:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
8000bdd8:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000bddc:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000bdde:	4c f0       	ld.w %d15,[%a15]0
8000bde0:	6f 0f ff 7f 	jz.t %d15,0,8000bdde <osEE_tc_core0_start+0xba>
8000bde4:	4d c0 e1 ff 	mfcr %d15,$core_id
  OsEE_core_id  const core_id = osEE_get_curr_core_id();
#if (defined(OSEE_CORE_ID_VALID_MASK)) && (OSEE_CORE_ID_VALID_MASK & 0x40U)
  OsEE_reg      const core_index = (core_id != OS_CORE_ID_6)?
    (OsEE_reg)core_id: 5U;
#else
  OsEE_reg      const core_index = (OsEE_reg)core_id;
8000bde8:	37 0f 48 f0 	extr %d15,%d15,0,8
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bdec:	91 30 00 ff 	movh.a %a15,61443
8000bdf0:	53 cf 20 f0 	mul %d15,%d15,12
8000bdf4:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000bdf8:	10 ff       	addsc.a %a15,%a15,%d15,0
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
8000bdfa:	60 f2       	mov.a %a2,%d15
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000bdfc:	48 02       	ld.w %d2,[%a15]0
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
8000bdfe:	d9 2f 00 46 	lea %a15,[%a2]24832
8000be02:	11 3f 00 ff 	addih.a %a15,%a15,61443
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
8000be06:	37 02 6e 21 	extr.u %d2,%d2,2,14
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000be0a:	4c f0       	ld.w %d15,[%a15]0
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
8000be0c:	8f f2 83 21 	xor %d2,%d2,63

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000be10:	2e 16       	jz.t %d15,1,8000be1c <osEE_tc_core0_start+0xf8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000be12:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000be16:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000be1a:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
8000be1c:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
8000be20:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000be24:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
8000be26:	4c f0       	ld.w %d15,[%a15]0
8000be28:	6f 0f ff ff 	jnz.t %d15,0,8000be26 <osEE_tc_core0_start+0x102>
  cpu_wdt_pw = osEE_tc_get_cpu_wdt_pw(core_index);

/* DCACHE enable steps */
/* Step 2: Set DCBYP to 0 if cache is enabled */
  osEE_tc_clear_cpu_endinit(core_index, cpu_wdt_pw);
  osEE_tc_set_csfr(OSEE_CSFR_DCON0, dcon0);
8000be2c:	82 0f       	mov %d15,0
8000be2e:	cd 0f 04 09 	mtcr $dcon0,%d15
8000be32:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000be36:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000be38:	2e 16       	jz.t %d15,1,8000be44 <osEE_tc_core0_start+0x120>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000be3a:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000be3e:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000be42:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000be44:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
8000be48:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000be4c:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000be4e:	4c f0       	ld.w %d15,[%a15]0
8000be50:	6f 0f ff 7f 	jz.t %d15,0,8000be4e <osEE_tc_core0_start+0x12a>
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000be54:	91 30 00 ff 	movh.a %a15,61443
8000be58:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000be5c:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000be5e:	2e 16       	jz.t %d15,1,8000be6a <osEE_tc_core0_start+0x146>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000be60:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000be64:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000be68:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
8000be6a:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
8000be6e:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000be72:	91 30 00 ff 	movh.a %a15,61443
8000be76:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000be7a:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
8000be7c:	4c f0       	ld.w %d15,[%a15]0
8000be7e:	91 30 00 2f 	movh.a %a2,61443
8000be82:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000be86:	6f 0f fb ff 	jnz.t %d15,0,8000be7c <osEE_tc_core0_start+0x158>

/* Clear the ENDINIT bit in the WDT_CON0 register */
  osEE_tc_clear_cpu_endinit(0U, cpu_wdt_pw);

/* Load Base Address of Trap Vector Table. */
  osEE_tc_set_csfr(OSEE_CSFR_BTV, (OsEE_reg)__TRAPTAB0);
8000be8a:	7b 00 00 f8 	movh %d15,32768
8000be8e:	1b 0f f0 f0 	addi %d15,%d15,3840
8000be92:	cd 4f e2 0f 	mtcr $btv,%d15
8000be96:	0d 00 c0 04 	isync 

/* Load Base Address of Interrupt Vector Table. */
  osEE_tc_set_csfr(OSEE_CSFR_BIV, (OsEE_reg)__INTTAB0);
8000be9a:	7b 00 00 f8 	movh %d15,32768
8000be9e:	1b 0f 00 f2 	addi %d15,%d15,8192
8000bea2:	cd 0f e2 0f 	mtcr $biv,%d15
8000bea6:	0d 00 c0 04 	isync 

/* Load Interrupt Stack Pointer. (Not Used) */
  osEE_tc_set_csfr(OSEE_CSFR_ISP, (OsEE_reg)__ISTACK0);
8000beaa:	7b 20 00 f7 	movh %d15,28674
8000beae:	1b 0f b0 f9 	addi %d15,%d15,-25856
8000beb2:	cd 8f e2 0f 	mtcr $isp,%d15
8000beb6:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000beba:	4c 20       	ld.w %d15,[%a2]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000bebc:	2e 16       	jz.t %d15,1,8000bec8 <osEE_tc_core0_start+0x1a4>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000bebe:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000bec2:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000bec6:	6c 20       	st.w [%a2]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000bec8:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
8000becc:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000bed0:	91 30 00 ff 	movh.a %a15,61443
8000bed4:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000bed8:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000beda:	4c f0       	ld.w %d15,[%a15]0
8000bedc:	6f 0f ff 7f 	jz.t %d15,0,8000beda <osEE_tc_core0_start+0x1b6>

/* Set the ENDINIT bit in the WDT_CON0 register back */
  osEE_tc_set_cpu_endinit(0U, cpu_wdt_pw);

/* Initialize SDA base pointers */
  osEE_tc_setareg(a0, _SMALL_DATA_);
8000bee0:	91 10 00 f7 	movh.a %a15,28673
8000bee4:	d9 ff 00 08 	lea %a15,[%a15]-32768 <70008000 <_SMALL_DATA_>>
8000bee8:	40 f0       	mov.aa %a0,%a15
  osEE_tc_setareg(a1, _SMALL_DATA2_);
8000beea:	91 10 00 f8 	movh.a %a15,32769
8000beee:	d9 ff 00 08 	lea %a15,[%a15]-32768 <80008000 <_SMALL_DATA2_>>
8000bef2:	40 f1       	mov.aa %a1,%a15

/* Initialization of A8 and A9 */
  osEE_tc_setareg(a8, _SMALL_DATA3_);
8000bef4:	91 10 00 f8 	movh.a %a15,32769
8000bef8:	d9 ff 00 08 	lea %a15,[%a15]-32768 <80008000 <_SMALL_DATA2_>>
8000befc:	40 f8       	mov.aa %a8,%a15
#if (defined(OSEE_SINGLECORE)) || (defined(OSEE_TC_DISABLE_A9_OPTIMIZATION))
  osEE_tc_setareg(a9, _SMALL_DATA4_);
8000befe:	91 10 00 fb 	movh.a %a15,45057
8000bf02:	d9 ff 00 08 	lea %a15,[%a15]-32768 <b0008000 <_SMALL_DATA4_>>
8000bf06:	40 f9       	mov.aa %a9,%a15
/* Nr of CSAs in area. Best solution, even though is a MISRA deviation, since
   pointers subtraction handles OsEE_csa size and p_csa_end/p_csa_begin
   are the extremes of an array constructed in linker script
   (condition under where C language specification allows pointer subtraction).
 */
  size_t const no_of_csas = (size_t)(p_csa_end - p_csa_begin);
8000bf08:	7b 20 00 f7 	movh %d15,28674
8000bf0c:	7b 20 00 47 	movh %d4,28674
8000bf10:	1b 0f c0 59 	addi %d5,%d15,-25600
8000bf14:	1b 04 c0 4b 	addi %d4,%d4,-17408
8000bf18:	a2 54       	sub %d4,%d5
8000bf1a:	86 a4       	sha %d4,-6

/* Previous Context Pointer (CSA Link Word) */
  OsEE_reg pcxi_val = 0U;
8000bf1c:	82 02       	mov %d2,0
/*
  IMPORTANT:
  I initialize the Free Context List in reverse order.
  So I will end with a list that will grow toward bigger addresses.
 */
  for (i = no_of_csas; i > 0U; --i) {
8000bf1e:	df 04 1b 00 	jeq %d4,0,8000bf54 <osEE_tc_core0_start+0x230>
/* CSA PCXI segment */
    OsEE_reg   pcxi_s;
/* CSA PCXI offset */
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];
8000bf22:	9a f4       	add %d15,%d4,-1
8000bf24:	06 6f       	sh %d15,6
8000bf26:	12 53       	add %d3,%d15,%d5

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
8000bf28:	60 3f       	mov.a %a15,%d3
8000bf2a:	82 00       	mov %d0,0
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
8000bf2c:	8f 43 1e 20 	sh %d2,%d3,-28
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
8000bf30:	37 03 70 73 	extr.u %d7,%d3,6,16
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
8000bf34:	68 00       	st.w [%a15]0,%d0
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
8000bf36:	60 4f       	mov.a %a15,%d4
8000bf38:	1b 0f fc ff 	addi %d15,%d15,-64
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
8000bf3c:	37 27 10 28 	insert %d2,%d7,%d2,16,16
8000bf40:	42 5f       	add %d15,%d5

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
8000bf42:	82 53       	mov %d3,5
8000bf44:	b0 ff       	add.a %a15,-1
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
8000bf46:	8f 4f 1e 50 	sh %d5,%d15,-28
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
8000bf4a:	37 0f 70 43 	extr.u %d4,%d15,6,16

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
8000bf4e:	c2 f3       	add %d3,-1
8000bf50:	fd f0 11 01 	loop %a15,8000c172 <osEE_tc_core0_start+0x44e>
   override the previous value and in a 32-bit address space is not possible. */
      osEE_tc_set_csfr(OSEE_CSFR_LCX, pcxi_val);
    }
  }
/* Initialize the HEAD of Free Context List */
  osEE_tc_set_csfr(OSEE_CSFR_FCX, pcxi_val);
8000bf54:	cd 82 e3 0f 	mtcr $fcx,%d2
8000bf58:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000bf5c:	91 30 00 ff 	movh.a %a15,61443
8000bf60:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000bf64:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000bf66:	2e 16       	jz.t %d15,1,8000bf72 <osEE_tc_core0_start+0x24e>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000bf68:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000bf6c:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000bf70:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
8000bf72:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
8000bf76:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000bf7a:	91 30 00 ff 	movh.a %a15,61443
8000bf7e:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000bf82:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
8000bf84:	40 f2       	mov.aa %a2,%a15
8000bf86:	4c 20       	ld.w %d15,[%a2]0
8000bf88:	91 30 00 ff 	movh.a %a15,61443
8000bf8c:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000bf90:	6f 0f fb ff 	jnz.t %d15,0,8000bf86 <osEE_tc_core0_start+0x262>
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_disable_cpu_wdt(OsEE_reg core_index, uint16_t pw)
{
  osEE_tc_clear_cpu_endinit(core_index, pw);
/* Set "Disable Request bit" on CPU_WDT[core_index].CON1 */
  OSEE_TC_SCU_WDTCPU[core_index].con1.bits.dr = 1U;
8000bf94:	4c f1       	ld.w %d15,[%a15]4
8000bf96:	96 08       	or %d15,8
8000bf98:	68 1f       	st.w [%a15]4,%d15
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000bf9a:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000bf9c:	2e 16       	jz.t %d15,1,8000bfa8 <osEE_tc_core0_start+0x284>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000bf9e:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
8000bfa2:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000bfa6:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000bfa8:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
8000bfac:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000bfb0:	91 30 00 ff 	movh.a %a15,61443
8000bfb4:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000bfb8:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000bfba:	4c f0       	ld.w %d15,[%a15]0
8000bfbc:	6f 0f ff 7f 	jz.t %d15,0,8000bfba <osEE_tc_core0_start+0x296>
  osEE_tc_clear_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
8000bfc0:	91 30 00 ff 	movh.a %a15,61443
8000bfc4:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000bfc8:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
8000bfca:	2e 16       	jz.t %d15,1,8000bfd6 <osEE_tc_core0_start+0x2b2>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
8000bfcc:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
8000bfd0:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
8000bfd4:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 0U;
8000bfd6:	8f 1f c0 f1 	andn %d15,%d15,1
  safety_wdt_con0.bits.lck     = 1U;
8000bfda:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg    = safety_wdt_con0.reg;
8000bfde:	91 30 00 ff 	movh.a %a15,61443
8000bfe2:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000bfe6:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 1U) {
8000bfe8:	40 f2       	mov.aa %a2,%a15
8000bfea:	4c 20       	ld.w %d15,[%a2]0
8000bfec:	91 30 00 ff 	movh.a %a15,61443
8000bff0:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000bff4:	6f 0f fb ff 	jnz.t %d15,0,8000bfea <osEE_tc_core0_start+0x2c6>
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_disable_safety_wdt(uint16_t pw)
{
  osEE_tc_clear_safety_endinit(pw);
/* Set "Disable Request bit" on CPU_WDTS.CON1 */
  OSEE_TC_SCU_WDTS.con1.bits.dr = 1U;
8000bff8:	4c f1       	ld.w %d15,[%a15]4
8000bffa:	96 08       	or %d15,8
8000bffc:	68 1f       	st.w [%a15]4,%d15
  osEE_tc_set_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
8000bffe:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
8000c000:	2e 16       	jz.t %d15,1,8000c00c <osEE_tc_core0_start+0x2e8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
8000c002:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
8000c006:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
8000c00a:	68 0f       	st.w [%a15]0,%d15
  }


/* Set ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 1U;
8000c00c:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  safety_wdt_con0.bits.lck     = 1U;
8000c010:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg   = safety_wdt_con0.reg;
8000c014:	91 30 00 ff 	movh.a %a15,61443
8000c018:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000c01c:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 0U) {
8000c01e:	4c f0       	ld.w %d15,[%a15]0
8000c020:	6f 0f ff 7f 	jz.t %d15,0,8000c01e <osEE_tc_core0_start+0x2fa>
static void osEE_tc_apply_clear_table
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
8000c024:	91 00 00 48 	movh.a %a4,32768
    if (table_entry_length != 0xFFFFFFFFU) {
/* Prepare to clear as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);

      while (ull_cnt != 0U) {
        *block_to_clear.p_ull = 0ULL;
8000c028:	d2 02       	mov %e2,0
static void osEE_tc_apply_clear_table
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
8000c02a:	d9 44 e4 20 	lea %a4,[%a4]3236 <80000ca4 <__clear_table>>
        --ull_cnt;
      }

/*  Clear the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
        *block_to_clear.p_ui = 0x0U;
8000c02e:	82 07       	mov %d7,0
        ++block_to_clear.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
        *block_to_clear.p_us = 0x0U;
8000c030:	82 06       	mov %d6,0
        ++block_to_clear.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
        *block_to_clear.p_uc = 0x0U;
8000c032:	82 05       	mov %d5,0

/* Get pointer to the block to be cleared */
    block_to_clear = p_clear_table->block_to_clear;

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_clear_table->table_entry_length;
8000c034:	4c 41       	ld.w %d15,[%a4]4
  while (p_clear_table != NULL) {
    OsEE_tc_init_table_entry_ptr  block_to_clear;
    MemSize                       table_entry_length;

/* Get pointer to the block to be cleared */
    block_to_clear = p_clear_table->block_to_clear;
8000c036:	d4 43       	ld.a %a3,[%a4]

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_clear_table->table_entry_length;
    
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
8000c038:	9e f6       	jeq %d15,-1,8000c064 <osEE_tc_core0_start+0x340>
/* Prepare to clear as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);
8000c03a:	8f df 1f 40 	sh %d4,%d15,-3

      while (ull_cnt != 0U) {
8000c03e:	76 49       	jz %d4,8000c050 <osEE_tc_core0_start+0x32c>
        *block_to_clear.p_ull = 0ULL;
8000c040:	60 4f       	mov.a %a15,%d4
8000c042:	40 32       	mov.aa %a2,%a3
8000c044:	b0 ff       	add.a %a15,-1
8000c046:	89 22 48 01 	st.d [%a2+]8,%e2
8000c04a:	fc fe       	loop %a15,8000c046 <osEE_tc_core0_start+0x322>
8000c04c:	01 34 03 36 	addsc.a %a3,%a3,%d4,3
        ++block_to_clear.p_ull;
        --ull_cnt;
      }

/*  Clear the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
8000c050:	2e 22       	jz.t %d15,2,8000c054 <osEE_tc_core0_start+0x330>
        *block_to_clear.p_ui = 0x0U;
8000c052:	64 37       	st.w [%a3+],%d7
        ++block_to_clear.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
8000c054:	2e 12       	jz.t %d15,1,8000c058 <osEE_tc_core0_start+0x334>
        *block_to_clear.p_us = 0x0U;
8000c056:	a4 36       	st.h [%a3+],%d6
        ++block_to_clear.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
8000c058:	2e 02       	jz.t %d15,0,8000c05c <osEE_tc_core0_start+0x338>
        *block_to_clear.p_uc = 0x0U;
8000c05a:	34 35       	st.b [%a3],%d5
      }

/* Prepare the table pointer for the next iteration */
      ++p_clear_table;
8000c05c:	d9 44 08 00 	lea %a4,[%a4]8 <80000008 <BootModeHeader0+0x8>>
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
  while (p_clear_table != NULL) {
8000c060:	bd 04 ea ff 	jnz.a %a4,8000c034 <osEE_tc_core0_start+0x310>
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
/* Prepare to copy as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);

      while (ull_cnt != 0U) {
8000c064:	91 00 00 68 	movh.a %a6,32768
8000c068:	d9 66 cc 40 	lea %a6,[%a6]3340 <80000d0c <__copy_table>>

/* Get pointer to the data destination block */
    block_dest = p_copy_table->block_dest;

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_copy_table->table_entry_length;
8000c06c:	4c 62       	ld.w %d15,[%a6]8
    OsEE_tc_init_table_entry_ptr  block_src;
    OsEE_tc_init_table_entry_ptr  block_dest;
    MemSize                       table_entry_length;

/* Get pointer to the data source block */
    block_src = p_copy_table->block_src;
8000c06e:	d4 65       	ld.a %a5,[%a6]

/* Get pointer to the data destination block */
    block_dest = p_copy_table->block_dest;
8000c070:	99 64 04 00 	ld.a %a4,[%a6]4 <80000004 <BootModeHeader0+0x4>>

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_copy_table->table_entry_length;
    
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
8000c074:	df ff 21 00 	jeq %d15,-1,8000c0b6 <osEE_tc_core0_start+0x392>
/* Prepare to copy as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);
8000c078:	8f df 1f 40 	sh %d4,%d15,-3

      while (ull_cnt != 0U) {
8000c07c:	76 4f       	jz %d4,8000c09a <osEE_tc_core0_start+0x376>
8000c07e:	60 4f       	mov.a %a15,%d4
8000c080:	40 43       	mov.aa %a3,%a4
8000c082:	40 52       	mov.aa %a2,%a5
8000c084:	b0 ff       	add.a %a15,-1
        *block_dest.p_ull = *block_src.p_ull;
8000c086:	09 22 48 01 	ld.d %e2,[%a2+]8
8000c08a:	89 32 48 01 	st.d [%a3+]8,%e2
8000c08e:	fc fc       	loop %a15,8000c086 <osEE_tc_core0_start+0x362>
8000c090:	06 34       	sh %d4,3
8000c092:	01 54 00 56 	addsc.a %a5,%a5,%d4,0
8000c096:	01 44 00 46 	addsc.a %a4,%a4,%d4,0
        ++block_dest.p_ull;
        --ull_cnt;
      }

/* Copy the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
8000c09a:	2e 23       	jz.t %d15,2,8000c0a0 <osEE_tc_core0_start+0x37c>
        *block_dest.p_ui = *block_src.p_ui;
8000c09c:	44 52       	ld.w %d2,[%a5+]
8000c09e:	64 42       	st.w [%a4+],%d2
        ++block_src.p_ui;
        ++block_dest.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
8000c0a0:	2e 14       	jz.t %d15,1,8000c0a8 <osEE_tc_core0_start+0x384>
        *block_dest.p_us = *block_src.p_us;
8000c0a2:	09 52 c2 00 	ld.hu %d2,[%a5+]2
8000c0a6:	a4 42       	st.h [%a4+],%d2
        ++block_src.p_us;
        ++block_dest.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
8000c0a8:	2e 03       	jz.t %d15,0,8000c0ae <osEE_tc_core0_start+0x38a>
        *block_dest.p_uc = *block_src.p_uc;
8000c0aa:	0c 50       	ld.bu %d15,[%a5]0
8000c0ac:	2c 40       	st.b [%a4]0,%d15
      }

/* Prepare the table pointer for the next iteration */
      ++p_copy_table;
8000c0ae:	d9 66 0c 00 	lea %a6,[%a6]12 <8000000c <BootModeHeader0+0xc>>
(
  const OsEE_tc_copy_table * p_copy_table_param
)
{
  const OsEE_tc_copy_table * p_copy_table = p_copy_table_param;
  while (p_copy_table != NULL) {
8000c0b2:	bd 06 dd ff 	jnz.a %a6,8000c06c <osEE_tc_core0_start+0x348>
  osEE_tc_clear_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
8000c0b6:	91 30 00 ff 	movh.a %a15,61443
8000c0ba:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000c0be:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
8000c0c0:	2e 16       	jz.t %d15,1,8000c0cc <osEE_tc_core0_start+0x3a8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
8000c0c2:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
8000c0c6:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
8000c0ca:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 0U;
8000c0cc:	8f 1f c0 f1 	andn %d15,%d15,1
  safety_wdt_con0.bits.lck     = 1U;
8000c0d0:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg    = safety_wdt_con0.reg;
8000c0d4:	91 30 00 ff 	movh.a %a15,61443
8000c0d8:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000c0dc:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 1U) {
8000c0de:	4c f0       	ld.w %d15,[%a15]0
8000c0e0:	6f 0f ff ff 	jnz.t %d15,0,8000c0de <osEE_tc_core0_start+0x3ba>
  OSEE_TC_SCU_REG(OSEE_TC_SCU_CCUCON8_OFF) = OSEE_TC_SCU_CCUCON8_INIT;
#endif /* OSEE_TC_SCU_CCUCON8_INIT */

/* BUS Divisors */
/* Configure CCUCON0 */
  OSEE_TC_SCU_CCUCON0.reg = OSEE_TC_SCU_CCUCON0_INIT;
8000c0e4:	7b 20 22 f1 	movh %d15,4642
8000c0e8:	91 30 00 ff 	movh.a %a15,61443
8000c0ec:	1b 1f 10 f0 	addi %d15,%d15,257
8000c0f0:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000c0f4:	68 0f       	st.w [%a15]0,%d15
#if (defined(OSEE_TC_SCU_CCUCON5_INIT))
  OSEE_TC_SCU_REG(OSEE_TC_SCU_CCUCON5_OFF) = OSEE_TC_SCU_CCUCON5_INIT;
#endif /* OSEE_TC_SCU_CCUCON5_INIT */
/* Configure CCUCON1 and Update CCU 0, 1 & 5. Forced INSEL to 1 even for
   external configuration, otherwise PLL initialization won't work. */
  OSEE_TC_SCU_CCUCON1.reg = OSEE_TC_SCU_CCUCON1_INIT |
8000c0f6:	7b 00 00 f5 	movh %d15,20480
8000c0fa:	91 30 00 ff 	movh.a %a15,61443
8000c0fe:	1b 0f 10 f1 	addi %d15,%d15,4352
8000c102:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
8000c106:	68 0f       	st.w [%a15]0,%d15
{
  /*
   * Default System Oscillator Configuration
   * MODE:    0   -> External Crystal
   */
  OSEE_TC_SCU_OSCCON.reg = OSEE_TC_SCU_OSCCON_OSCRES |
8000c108:	7b 70 00 f0 	movh %d15,7
8000c10c:	91 30 00 ff 	movh.a %a15,61443
8000c110:	1b cf 01 f0 	addi %d15,%d15,28
8000c114:	d9 ff 10 06 	lea %a15,[%a15]24592 <f0036010 <_SMALL_DATA4_+0x4002e010>>
8000c118:	68 0f       	st.w [%a15]0,%d15
    OSEE_TC_SCU_OSCCON_GAINSEL | OSEE_TC_SCU_OSCCON_MODE(0U) |
    OSEE_TC_SCU_OSCCON_OSCVAL((OSEE_TC_BOARD_FOSC / 2500000U) - 1U);

  while (OSEE_TC_SCU_OSCCON.bits.plllv == 0U) {
8000c11a:	4c f0       	ld.w %d15,[%a15]0
8000c11c:	6f 1f ff 7f 	jz.t %d15,1,8000c11a <osEE_tc_core0_start+0x3f6>
    ; /* Oscillator not too low */
  }

  while (OSEE_TC_SCU_OSCCON.bits.pllhv == 0U) {
8000c120:	91 30 00 ff 	movh.a %a15,61443
8000c124:	d9 ff 10 06 	lea %a15,[%a15]24592 <f0036010 <_SMALL_DATA4_+0x4002e010>>
8000c128:	4c f0       	ld.w %d15,[%a15]0
8000c12a:	6f 8f ff 7f 	jz.t %d15,8,8000c128 <osEE_tc_core0_start+0x404>
/*===================== Configure CCU Clock Control =========================*/
  osEE_tc_conf_clock_ctrl();
/*===================== Configure Oscillator Control ========================*/
  osEE_tc_conf_osc_ctrl();
/*============================ Configure PLL ================================*/
  osEE_tc_set_pll_fsource(OSEE_CPU_CLOCK);
8000c12e:	7b c0 be 40 	movh %d4,3052
  osEE_tc_set_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
8000c132:	91 30 00 ff 	movh.a %a15,61443
8000c136:	1b 04 20 4c 	addi %d4,%d4,-15872
8000c13a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000c13e:	6d 00 9a 00 	call 8000c272 <osEE_tc_set_pll_fsource>
8000c142:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
8000c144:	2e 16       	jz.t %d15,1,8000c150 <osEE_tc_core0_start+0x42c>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
8000c146:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
8000c14a:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
8000c14e:	68 0f       	st.w [%a15]0,%d15
  }


/* Set ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 1U;
8000c150:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  safety_wdt_con0.bits.lck     = 1U;
8000c154:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg   = safety_wdt_con0.reg;
8000c158:	91 30 00 ff 	movh.a %a15,61443
8000c15c:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000c160:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 0U) {
8000c162:	4c f0       	ld.w %d15,[%a15]0
8000c164:	6f 0f ff 7f 	jz.t %d15,0,8000c162 <osEE_tc_core0_start+0x43e>
  osEE_tc_set_safety_endinit(safety_wdt_pw);
#endif /* OSEE_CPU_CLOCK */
#endif /* !OSEE_BYPASS_CLOCK_CONFIGURATION */
#endif /* !OSEE_TRICORE_ILLD && !OSEE_TC_2G */

  OSEE_EXIT(main());
8000c168:	6d ff cf fd 	call 8000bd06 <main>
8000c16c:	02 24       	mov %d4,%d2
8000c16e:	1d 00 ef 27 	j 8001114c <_exit>
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
8000c172:	60 f2       	mov.a %a2,%d15
8000c174:	74 22       	st.w [%a2],%d2
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
8000c176:	37 54 10 28 	insert %d2,%d4,%d5,16,16

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
    if (fcd_needed_csa == 0U) {
8000c17a:	76 35       	jz %d3,8000c184 <osEE_tc_core0_start+0x460>
8000c17c:	1b 0f fc ff 	addi %d15,%d15,-64
8000c180:	1d ff e3 fe 	j 8000bf46 <osEE_tc_core0_start+0x222>
/* After having stored the LCX, I would have to have a 32 bit wrap around to
   override the previous value and in a 32-bit address space is not possible. */
      osEE_tc_set_csfr(OSEE_CSFR_LCX, pcxi_val);
8000c184:	cd c2 e3 0f 	mtcr $lcx,%d2
8000c188:	0d 00 c0 04 	isync 
8000c18c:	3c f8       	j 8000c17c <osEE_tc_core0_start+0x458>

8000c18e <osEE_tricore_system_timer_handler>:
8000c18e:	4d c0 e1 4f 	mfcr %d4,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c192:	91 00 00 f7 	movh.a %a15,28672
8000c196:	19 ff 48 14 	ld.w %d15,[%a15]17480 <70004448 <osEE_tc_stm_freq_khz>>
8000c19a:	3b 80 3e 50 	mov %d5,1000
8000c19e:	37 04 48 40 	extr %d4,%d4,0,8
8000c1a2:	3f 5f 0b 80 	jlt.u %d15,%d5,8000c1b8 <osEE_tricore_system_timer_handler+0x2a>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c1a6:	7b 20 06 21 	movh %d2,4194
8000c1aa:	1b 32 dd 24 	addi %d2,%d2,19923
8000c1ae:	73 2f 68 20 	mul.u %e2,%d15,%d2
8000c1b2:	8f a3 1f f0 	sh %d15,%d3,-6
8000c1b6:	e2 5f       	mul %d15,%d5
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* CMP0IRR bit 0 => 0x1 | CMP0IRS bit 1 => 0x2 */
#if 0
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_ISCR_OFF) = 0x1U;
#endif
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) += osEE_tc_stm_us_ticks(usec);
8000c1b8:	8f 34 00 41 	and %d4,%d4,3
8000c1bc:	9b 04 0f 40 	addih %d4,%d4,240
8000c1c0:	8f 84 00 40 	sh %d4,%d4,8
8000c1c4:	60 4f       	mov.a %a15,%d4
8000c1c6:	48 c2       	ld.w %d2,[%a15]48
8000c1c8:	42 2f       	add %d15,%d2
8000c1ca:	68 cf       	st.w [%a15]48,%d15
      break;
  }
#endif /* OSEE_SINGLECORE */

  p_cdb = osEE_get_curr_core();
  osEE_counter_increment(p_cdb->p_sys_counter_db);
8000c1cc:	91 00 00 f8 	movh.a %a15,32768
8000c1d0:	d9 ff 54 50 	lea %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
8000c1d4:	c8 24       	ld.a %a4,[%a15]8
8000c1d6:	1d 00 95 0a 	j 8000d700 <osEE_counter_increment>

8000c1da <osEE_tc_initialize_system_timer>:
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000c1da:	39 42 1c 00 	ld.bu %d2,[%a4]28
 * @brief  Used to set STM suspension when OCDS take control
 */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_stm_ocds_suspend_control(OsEE_reg stm_id)
{
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_OCS_OFF) =
8000c1de:	7b 00 20 31 	movh %d3,4608
8000c1e2:	8f f2 07 21 	and %d2,%d2,127
8000c1e6:	1b 12 00 70 	addi %d7,%d2,1
8000c1ea:	a5 f3 28 30 	st.w f00000e8 <_SMALL_DATA4_+0x3fff80e8>,%d3
8000c1ee:	4d c0 e1 2f 	mfcr %d2,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c1f2:	91 00 00 f7 	movh.a %a15,28672
8000c1f6:	19 ff 48 14 	ld.w %d15,[%a15]17480 <70004448 <osEE_tc_stm_freq_khz>>
8000c1fa:	3b 80 3e 60 	mov %d6,1000
8000c1fe:	37 02 48 30 	extr %d3,%d2,0,8
8000c202:	3f 6f 0b 80 	jlt.u %d15,%d6,8000c218 <osEE_tc_initialize_system_timer+0x3e>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c206:	7b 20 06 41 	movh %d4,4194
8000c20a:	1b 34 dd 44 	addi %d4,%d4,19923
8000c20e:	73 4f 68 40 	mul.u %e4,%d15,%d4
8000c212:	8f a5 1f f0 	sh %d15,%d5,-6
8000c216:	e2 6f       	mul %d15,%d6
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
8000c218:	8f 33 00 31 	and %d3,%d3,3
8000c21c:	9b 03 0f 50 	addih %d5,%d3,240
8000c220:	8f 85 00 50 	sh %d5,%d5,8
8000c224:	60 5f       	mov.a %a15,%d5
  __asm__ volatile ("mov.aa %0, %%" #areg : "=a"(ptr): : "memory", #areg)

#define osEE_tc_getareg(areg, ptr) osEE_tc_getareg2(areg, ptr)

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE osEE_tc_clz(OsEE_reg reg) {
  return (OsEE_reg)__builtin_clz(reg);
8000c226:	0f 0f b0 41 	clz %d4,%d15
 *  \return The timer lower word value read.
 */
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_tc_stm_get_time_lower_word(OsEE_reg stm_id)
{
  return OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_TIM0_OFF);
8000c22a:	48 45       	ld.w %d5,[%a15]16
  OsEE_reg   const  stm_id  = (OsEE_reg)core_id;
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* Get Interrupt period in ticks */
  us_in_ticks = osEE_tc_stm_us_ticks(usec);
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));
8000c22c:	8b f4 01 41 	rsub %d4,%d4,31

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);
8000c230:	42 5f       	add %d15,%d5
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
8000c232:	68 cf       	st.w [%a15]48,%d15
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart0  = 0U;
8000c234:	48 e5       	ld.w %d5,[%a15]56
    OSEE_TC_STM_ICR(stm_id).bits.cmp0en     = 1U;

/*
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 0U), intvec);
8000c236:	06 33       	sh %d3,3
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart0  = 0U;
8000c238:	b7 05 05 54 	insert %d5,%d5,0,8,5
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000c23c:	60 32       	mov.a %a2,%d3
8000c23e:	68 e5       	st.w [%a15]56,%d5
    OSEE_TC_STM_CMCON(stm_id).bits.msize0   = size_of_compare;
8000c240:	4c fe       	ld.w %d15,[%a15]56
8000c242:	8f 32 00 21 	and %d2,%d2,3
8000c246:	37 4f 05 40 	insert %d4,%d15,%d4,0,5
8000c24a:	b7 87 99 f3 	insert %d15,%d7,8,7,25
8000c24e:	68 e4       	st.w [%a15]56,%d4
/* Tie STM Service Request 0 with Compare Register 0 */
    OSEE_TC_STM_ICR(stm_id).bits.cmp0os     = 0U;
8000c250:	48 f4       	ld.w %d4,[%a15]60
8000c252:	8f b2 00 20 	sh %d2,%d2,11
8000c256:	8f 44 c0 41 	andn %d4,%d4,4
8000c25a:	68 f4       	st.w [%a15]60,%d4
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp0en     = 1U;
8000c25c:	48 f4       	ld.w %d4,[%a15]60
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
8000c25e:	a6 f2       	or %d2,%d15
8000c260:	8f 14 40 41 	or %d4,%d4,1
8000c264:	68 f4       	st.w [%a15]60,%d4
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000c266:	d9 2f 50 28 	lea %a15,[%a2]-31600
8000c26a:	11 4f 00 ff 	addih.a %a15,%a15,61444
8000c26e:	68 02       	st.w [%a15]0,%d2
8000c270:	00 90       	ret 

8000c272 <osEE_tc_set_pll_fsource>:

  bestK2 = 0U;
  bestN  = 0U;
  bestP  = 0U;
  /* K2+1 div should be even for 50% duty cycle */
  k2Steps = 2;
8000c272:	7b e0 e4 30 	movh %d3,3662
8000c276:	1b 13 c0 31 	addi %d3,%d3,7169
8000c27a:	82 1f       	mov %d15,1
8000c27c:	0b 34 50 21 	ge.u %d2,%d4,%d3
8000c280:	7b c0 be 50 	movh %d5,3052
8000c284:	ab 2f 80 22 	sel %d2,%d2,%d15,2
8000c288:	1b 05 20 5c 	addi %d5,%d5,-15872
8000c28c:	53 f2 20 70 	mul %d7,%d2,15
8000c290:	3b 00 01 a0 	mov %d10,16
8000c294:	02 56       	mov %d6,%d5
  }

  for (
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
8000c296:	c2 fa       	add %d10,-1
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000c298:	8b 06 20 f2 	ne %d15,%d6,0
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
8000c29c:	7b 10 13 c0 	movh %d12,305

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
8000c2a0:	91 40 0f 50 	movh.a %a5,244
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
8000c2a4:	a0 03       	mov.a %a3,0
8000c2a6:	91 80 82 2e 	movh.a %a2,59432
8000c2aa:	91 80 7d 61 	movh.a %a6,6104
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000c2ae:	8b 0a 20 f4 	and.ne %d15,%d10,0

  bestK2 = 0U;
  bestN  = 0U;
  bestP  = 0U;
  /* K2+1 div should be even for 50% duty cycle */
  k2Steps = 2;
8000c2b2:	60 2f       	mov.a %a15,%d2
8000c2b4:	60 74       	mov.a %a4,%d7
8000c2b6:	d2 00       	mov %e0,0
8000c2b8:	82 08       	mov %d8,0
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
8000c2ba:	1b 0c d0 c2 	addi %d12,%d12,11520

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
8000c2be:	d9 55 41 02 	lea %a5,[%a5]9217 <f42401 <__DSPR1_SIZE+0xf24401>>
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
8000c2c2:	b0 f3       	add.a %a3,-1
8000c2c4:	d9 22 c0 07 	lea %a2,[%a2]31744 <e8287c00 <_SMALL_DATA4_+0x3827fc00>>
8000c2c8:	d9 66 41 08 	lea %a6,[%a6]-31743 <17d78401 <__DSPR1_SIZE+0x17d5a401>>
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000c2cc:	6e 55       	jz %d15,8000c376 <osEE_tc_set_pll_fsource+0x104>
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
8000c2ce:	4b ac 11 22 	div.u %e2,%d12,%d10

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
8000c2d2:	7b 60 f8 7f 	movh %d7,65414
8000c2d6:	1b 07 e0 7e 	addi %d7,%d7,-4608
8000c2da:	0b 72 40 70 	addx %d7,%d2,%d7
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
8000c2de:	82 03       	mov %d3,0

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
8000c2e0:	8b f3 bf 20 	addc %d2,%d3,-1
8000c2e4:	80 5e       	mov.d %d14,%a5
8000c2e6:	ba 02       	eq %d15,%d2,0
8000c2e8:	0b e7 50 f2 	and.ge.u %d15,%d7,%d14
8000c2ec:	8b 02 00 f5 	or.ne %d15,%d2,0
8000c2f0:	ee 3b       	jnz %d15,8000c366 <osEE_tc_set_pll_fsource+0xf4>
8000c2f2:	02 ab       	mov %d11,%d10
8000c2f4:	82 19       	mov %d9,1
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
8000c2f6:	80 3f       	mov.d %d15,%a3
8000c2f8:	80 2e       	mov.d %d14,%a2
8000c2fa:	80 67       	mov.d %d7,%a6
8000c2fc:	03 49 68 2e 	madd.u %e2,%e14,%d9,%d4
8000c300:	8b 06 20 d2 	ne %d13,%d6,0
8000c304:	ba 03       	eq %d15,%d3,0
8000c306:	0b 72 30 f2 	and.lt.u %d15,%d2,%d7
8000c30a:	6e 25       	jz %d15,8000c354 <osEE_tc_set_pll_fsource+0xe2>
        {
          for (
8000c30c:	df 06 2d 00 	jeq %d6,0,8000c366 <osEE_tc_set_pll_fsource+0xf4>
8000c310:	82 12       	mov %d2,1
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
8000c312:	4b b2 11 62 	div.u %e6,%d2,%d11
              bestK2         = k2;
              bestN          = n;
              bestP          = p;
            }

            if (fPllLeastError > fPllError)
8000c316:	82 13       	mov %d3,1
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
8000c318:	02 6f       	mov %d15,%d6
8000c31a:	e2 cf       	mul %d15,%d12
8000c31c:	a2 4f       	sub %d15,%d4
              bestK2         = k2;
              bestN          = n;
              bestP          = p;
            }

            if (fPllLeastError > fPllError)
8000c31e:	0b 5f 30 32 	and.lt.u %d3,%d15,%d5
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
8000c322:	53 1f 40 60 	mul.u %e6,%d15,1
8000c326:	2b f5 50 53 	seln %d5,%d3,%d5,%d15
8000c32a:	2b a1 50 13 	seln %d1,%d3,%d1,%d10
8000c32e:	2b 20 50 03 	seln %d0,%d3,%d0,%d2
8000c332:	2b 98 50 83 	seln %d8,%d3,%d8,%d9
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
            );

            if (fPllError == ((uint64_t)0U) )
8000c336:	ee 05       	jnz %d15,8000c340 <osEE_tc_set_pll_fsource+0xce>
8000c338:	0b 2a 10 08 	mov %e0,%d10,%d2
8000c33c:	02 98       	mov %d8,%d9
8000c33e:	82 05       	mov %d5,0
        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
8000c340:	c2 12       	add %d2,1
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
8000c342:	8b 12 68 32 	lt.u %d3,%d2,129
8000c346:	8b 0f 20 34 	and.ne %d3,%d15,0
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
8000c34a:	8b 0f 20 d2 	ne %d13,%d15,0
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
8000c34e:	df 03 e2 ff 	jne %d3,0,8000c312 <osEE_tc_set_pll_fsource+0xa0>
8000c352:	a6 76       	or %d6,%d7
    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
          k2 = OSEE_TC_K2_MIN;
          ((k2 <= OSEE_TC_K2_MAX) && (fPllError != 0U));
          k2 += k2Steps
8000c354:	80 fe       	mov.d %d14,%a15
8000c356:	80 4f       	mov.d %d15,%a4
8000c358:	42 e9       	add %d9,%d14
8000c35a:	42 fb       	add %d11,%d15

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
          k2 = OSEE_TC_K2_MIN;
          ((k2 <= OSEE_TC_K2_MAX) && (fPllError != 0U));
8000c35c:	8b d9 61 f2 	lt.u %d15,%d9,29
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
8000c360:	26 fd       	and %d13,%d15
8000c362:	df 0d ca ff 	jne %d13,0,8000c2f6 <osEE_tc_set_pll_fsource+0x84>
  }

  for (
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
8000c366:	c2 fa       	add %d10,-1
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000c368:	8b 06 20 f2 	ne %d15,%d6,0
8000c36c:	8b 0a 20 f4 	and.ne %d15,%d10,0
8000c370:	01 f4 20 40 	sub.a %a4,%a4,%a15
8000c374:	ee ad       	jnz %d15,8000c2ce <osEE_tc_set_pll_fsource+0x5c>
      }
    }
  }

  /* Percent ALLOWED_DEVIATION error allowed */
  fpll_maxerrorallowed = (fpll * OSEE_TC_DEV_ALLOWED) / ((OsEE_reg)100U);
8000c376:	7b c0 1e 25 	movh %d2,20972
8000c37a:	06 14       	sh %d4,1
8000c37c:	1b f2 51 28 	addi %d2,%d2,-31457
8000c380:	73 24 68 20 	mul.u %e2,%d4,%d2
8000c384:	8f b3 1f f0 	sh %d15,%d3,-5
  if (fPllLeastError < (uint64_t)fpll_maxerrorallowed)
8000c388:	7f f5 65 80 	jge.u %d5,%d15,8000c452 <osEE_tc_set_pll_fsource+0x1e0>
  {
    /* Divide by K2DIV + 1 */
    OSEE_TC_SCU_PLLCON1.bits.k2div = (uint8_t)(bestK2 - 1U);
8000c38c:	91 30 00 ff 	movh.a %a15,61443
8000c390:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
8000c394:	4c f0       	ld.w %d15,[%a15]0
8000c396:	c2 f8       	add %d8,-1
8000c398:	37 8f 07 80 	insert %d8,%d15,%d8,0,7
8000c39c:	68 08       	st.w [%a15]0,%d8

    while (OSEE_TC_SCU_PLLSTAT.bits.k2rdy == 0U) {
8000c39e:	91 30 00 ff 	movh.a %a15,61443
8000c3a2:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000c3a6:	4c f0       	ld.w %d15,[%a15]0
8000c3a8:	6f 5f ff 7f 	jz.t %d15,5,8000c3a6 <osEE_tc_set_pll_fsource+0x134>
    }

    /* K1 divider default value */

    /* Enabled the VCO Bypass Mode */
    OSEE_TC_SCU_PLLCON0.bits.vcobyp = 1U;
8000c3ac:	91 30 00 ff 	movh.a %a15,61443
8000c3b0:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000c3b4:	4c f0       	ld.w %d15,[%a15]0
8000c3b6:	96 01       	or %d15,1
8000c3b8:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcobyst == 0U) {
8000c3ba:	91 30 00 ff 	movh.a %a15,61443
8000c3be:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000c3c2:	4c f0       	ld.w %d15,[%a15]0
8000c3c4:	6f 0f ff 7f 	jz.t %d15,0,8000c3c2 <osEE_tc_set_pll_fsource+0x150>
      ; /* Wait until prescaler mode is entered */
    }

    /* I will use n=80 and p=2. Because I can get al the
       needed values */
    OSEE_TC_SCU_PLLCON0.bits.pdiv = (uint8_t)(bestP - 1U);
8000c3c8:	91 30 00 ff 	movh.a %a15,61443
8000c3cc:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000c3d0:	4c f0       	ld.w %d15,[%a15]0
8000c3d2:	c2 f1       	add %d1,-1
8000c3d4:	37 1f 04 1c 	insert %d1,%d15,%d1,24,4
    OSEE_TC_SCU_PLLCON0.bits.ndiv = (uint8_t)(bestN - 1U);
8000c3d8:	c2 f0       	add %d0,-1
      ; /* Wait until prescaler mode is entered */
    }

    /* I will use n=80 and p=2. Because I can get al the
       needed values */
    OSEE_TC_SCU_PLLCON0.bits.pdiv = (uint8_t)(bestP - 1U);
8000c3da:	68 01       	st.w [%a15]0,%d1
    OSEE_TC_SCU_PLLCON0.bits.ndiv = (uint8_t)(bestN - 1U);
8000c3dc:	4c f0       	ld.w %d15,[%a15]0
8000c3de:	37 0f 87 04 	insert %d0,%d15,%d0,9,7
8000c3e2:	68 00       	st.w [%a15]0,%d0

    /* Power down VCO Normal Behavior */
    OSEE_TC_SCU_PLLCON0.bits.vcopwd = 0U;
8000c3e4:	4c f0       	ld.w %d15,[%a15]0
8000c3e6:	8f 2f c0 f1 	andn %d15,%d15,2
8000c3ea:	68 0f       	st.w [%a15]0,%d15

    /***** Configure PLL normal mode. *****/

    /* Automatic oscillator disconnect disabled */
    OSEE_TC_SCU_PLLCON0.bits.oscdisdis = 1U;
8000c3ec:	4c f0       	ld.w %d15,[%a15]0
8000c3ee:	96 40       	or %d15,64
8000c3f0:	68 0f       	st.w [%a15]0,%d15
    /* Connect VCO to the oscillator */
    OSEE_TC_SCU_PLLCON0.bits.clrfindis = 1U;
8000c3f2:	4c f0       	ld.w %d15,[%a15]0
8000c3f4:	96 20       	or %d15,32
8000c3f6:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.findis == 1U) {
8000c3f8:	91 30 00 ff 	movh.a %a15,61443
8000c3fc:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000c400:	4c f0       	ld.w %d15,[%a15]0
8000c402:	6f 3f ff ff 	jnz.t %d15,3,8000c400 <osEE_tc_set_pll_fsource+0x18e>
      ; /* Wait until oscillator is connected to the VCO */
    }

    /* Restart VCO lock detection */
    OSEE_TC_SCU_PLLCON0.bits.resld = 1U;
8000c406:	91 30 00 ff 	movh.a %a15,61443
8000c40a:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000c40e:	4c f0       	ld.w %d15,[%a15]0
8000c410:	b7 ff 01 f9 	insert %d15,%d15,15,18,1
8000c414:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcolock == 0U) {
8000c416:	91 30 00 ff 	movh.a %a15,61443
8000c41a:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000c41e:	4c f0       	ld.w %d15,[%a15]0
8000c420:	6f 2f ff 7f 	jz.t %d15,2,8000c41e <osEE_tc_set_pll_fsource+0x1ac>
      ; /* Wait until the VCO becomes locked */
    }

    /* Disable the VCO Bypass Mode */
    OSEE_TC_SCU_PLLCON0.bits.vcobyp = 0U;
8000c424:	91 30 00 ff 	movh.a %a15,61443
8000c428:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000c42c:	4c f0       	ld.w %d15,[%a15]0
8000c42e:	8f 1f c0 f1 	andn %d15,%d15,1
8000c432:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcobyst == 1U) {
8000c434:	91 30 00 ff 	movh.a %a15,61443
8000c438:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000c43c:	4c f0       	ld.w %d15,[%a15]0
8000c43e:	6f 0f ff ff 	jnz.t %d15,0,8000c43c <osEE_tc_set_pll_fsource+0x1ca>
      ; /* Wait until normal mode is entered */
    }

    /* Automatic oscillator disconnect enabled */
    OSEE_TC_SCU_PLLCON0.bits.oscdisdis = 0U;
8000c442:	91 30 00 ff 	movh.a %a15,61443
8000c446:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
8000c44a:	4c f0       	ld.w %d15,[%a15]0
8000c44c:	8f 0f c4 f1 	andn %d15,%d15,64
8000c450:	68 0f       	st.w [%a15]0,%d15
8000c452:	00 90       	ret 

8000c454 <osEE_tc_get_fsource>:

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
8000c454:	91 30 00 ff 	movh.a %a15,61443
8000c458:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000c45c:	4c f0       	ld.w %d15,[%a15]0
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
      }
    }
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
8000c45e:	7b 60 5f 20 	movh %d2,1526

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
8000c462:	37 0f 62 fe 	extr.u %d15,%d15,28,2
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
      }
    }
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
8000c466:	1b 02 10 2e 	addi %d2,%d2,-7936

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
8000c46a:	ee 02       	jnz %d15,8000c46e <osEE_tc_get_fsource+0x1a>
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
  }
  return fsource;
}
8000c46c:	00 90       	ret 
  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
    /* PLL */
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
8000c46e:	91 30 00 ff 	movh.a %a15,61443
8000c472:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000c476:	4c f0       	ld.w %d15,[%a15]0
8000c478:	6f 0f 2d 80 	jnz.t %d15,0,8000c4d2 <osEE_tc_get_fsource+0x7e>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
8000c47c:	4c f0       	ld.w %d15,[%a15]0
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c47e:	91 30 00 ff 	movh.a %a15,61443
8000c482:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
8000c486:	6f 3f 1b 80 	jnz.t %d15,3,8000c4bc <osEE_tc_get_fsource+0x68>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c48a:	4c f0       	ld.w %d15,[%a15]0
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000c48c:	91 30 00 ff 	movh.a %a15,61443
8000c490:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c494:	8f ff 07 51 	and %d5,%d15,127
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000c498:	4c f0       	ld.w %d15,[%a15]0
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000c49a:	48 02       	ld.w %d2,[%a15]0
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000c49c:	37 0f 64 3c 	extr.u %d3,%d15,24,4
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c4a0:	9a 15       	add %d15,%d5,1
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
8000c4a2:	03 f3 0a ff 	madd %d15,%d15,%d3,%d15
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000c4a6:	37 02 e7 44 	extr.u %d4,%d2,9,7

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
8000c4aa:	7b 10 13 20 	movh %d2,305
8000c4ae:	1b 02 d0 22 	addi %d2,%d2,11520
8000c4b2:	4b f2 11 22 	div.u %e2,%d2,%d15
8000c4b6:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
  }
  return fsource;
}
8000c4ba:	00 90       	ret 
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c4bc:	48 02       	ld.w %d2,[%a15]0
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000c4be:	7b 10 13 f0 	movh %d15,305
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c4c2:	8f f2 07 21 	and %d2,%d2,127
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000c4c6:	1b 0f d0 f2 	addi %d15,%d15,11520
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c4ca:	c2 12       	add %d2,1
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000c4cc:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000c4d0:	00 90       	ret 
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
8000c4d2:	91 30 00 ff 	movh.a %a15,61443
8000c4d6:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
8000c4da:	48 02       	ld.w %d2,[%a15]0
      fsource = OSEE_TC_BOARD_FOSC / k1;
8000c4dc:	7b 10 13 f0 	movh %d15,305
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
8000c4e0:	37 02 67 28 	extr.u %d2,%d2,16,7
      fsource = OSEE_TC_BOARD_FOSC / k1;
8000c4e4:	1b 0f d0 f2 	addi %d15,%d15,11520
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
8000c4e8:	c2 12       	add %d2,1
      fsource = OSEE_TC_BOARD_FOSC / k1;
8000c4ea:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000c4ee:	00 90       	ret 

8000c4f0 <osEE_tc_stm_set_clockpersec>:

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
8000c4f0:	91 30 00 ff 	movh.a %a15,61443
8000c4f4:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000c4f8:	48 02       	ld.w %d2,[%a15]0
8000c4fa:	7b 60 5f f0 	movh %d15,1526
8000c4fe:	37 02 62 2e 	extr.u %d2,%d2,28,2
8000c502:	1b 1f 10 fe 	addi %d15,%d15,-7935
8000c506:	df 02 18 80 	jne %d2,0,8000c536 <osEE_tc_stm_set_clockpersec+0x46>
  extern unsigned long long setfoschz ( unsigned long long );
#endif /* __TASKING__ */
  /* fSOURCE Frequency */
  OsEE_reg const fsource  = osEE_tc_get_fsource();
  /* Standard Timer Module period rounded */
  OsEE_reg const fstm     = (fsource + 1U) / OSEE_SCU_HW_FSTM_DIV;
8000c50a:	91 30 00 ff 	movh.a %a15,61443
8000c50e:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
8000c512:	48 02       	ld.w %d2,[%a15]0

  /* Set Global variable with freq in Khz value */
  osEE_tc_stm_freq_khz = fstm / OSEE_KILO;
8000c514:	91 00 00 f7 	movh.a %a15,28672
  extern unsigned long long setfoschz ( unsigned long long );
#endif /* __TASKING__ */
  /* fSOURCE Frequency */
  OsEE_reg const fsource  = osEE_tc_get_fsource();
  /* Standard Timer Module period rounded */
  OsEE_reg const fstm     = (fsource + 1U) / OSEE_SCU_HW_FSTM_DIV;
8000c518:	37 02 64 24 	extr.u %d2,%d2,8,4
8000c51c:	4b 2f 11 22 	div.u %e2,%d15,%d2

  /* Set Global variable with freq in Khz value */
  osEE_tc_stm_freq_khz = fstm / OSEE_KILO;
8000c520:	7b 20 06 f1 	movh %d15,4194
8000c524:	1b 3f dd f4 	addi %d15,%d15,19923
8000c528:	73 f2 68 20 	mul.u %e2,%d2,%d15
8000c52c:	8f a3 1f f0 	sh %d15,%d3,-6
8000c530:	59 ff 48 14 	st.w [%a15]17480 <70004448 <osEE_tc_stm_freq_khz>>,%d15
8000c534:	00 90       	ret 
  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
    /* PLL */
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
8000c536:	91 30 00 ff 	movh.a %a15,61443
8000c53a:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000c53e:	4c f0       	ld.w %d15,[%a15]0
8000c540:	6f 0f 2f 80 	jnz.t %d15,0,8000c59e <osEE_tc_stm_set_clockpersec+0xae>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
8000c544:	4c f0       	ld.w %d15,[%a15]0
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c546:	91 30 00 ff 	movh.a %a15,61443
8000c54a:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
8000c54e:	6f 3f 1c 80 	jnz.t %d15,3,8000c586 <osEE_tc_stm_set_clockpersec+0x96>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c552:	4c f0       	ld.w %d15,[%a15]0
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000c554:	91 30 00 ff 	movh.a %a15,61443
8000c558:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c55c:	8f ff 07 31 	and %d3,%d15,127
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000c560:	4c f0       	ld.w %d15,[%a15]0
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000c562:	48 04       	ld.w %d4,[%a15]0
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000c564:	37 0f 64 2c 	extr.u %d2,%d15,24,4
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c568:	9a 13       	add %d15,%d3,1
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
8000c56a:	03 f2 0a ff 	madd %d15,%d15,%d2,%d15
8000c56e:	7b 10 13 20 	movh %d2,305
8000c572:	1b 02 d0 22 	addi %d2,%d2,11520
8000c576:	4b f2 11 22 	div.u %e2,%d2,%d15
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000c57a:	37 04 e7 44 	extr.u %d4,%d4,9,7

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
8000c57e:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
8000c582:	9a 12       	add %d15,%d2,1
8000c584:	3c c3       	j 8000c50a <osEE_tc_stm_set_clockpersec+0x1a>
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c586:	48 02       	ld.w %d2,[%a15]0
8000c588:	8f f2 07 21 	and %d2,%d2,127
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000c58c:	7b 10 13 f0 	movh %d15,305
8000c590:	1b 0f d0 f2 	addi %d15,%d15,11520
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000c594:	c2 12       	add %d2,1
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000c596:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000c59a:	9a 12       	add %d15,%d2,1
8000c59c:	3c b7       	j 8000c50a <osEE_tc_stm_set_clockpersec+0x1a>
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
8000c59e:	91 30 00 ff 	movh.a %a15,61443
8000c5a2:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
8000c5a6:	48 02       	ld.w %d2,[%a15]0
8000c5a8:	37 02 67 28 	extr.u %d2,%d2,16,7
8000c5ac:	3c f0       	j 8000c58c <osEE_tc_stm_set_clockpersec+0x9c>

8000c5ae <osEE_tc_stm_set_sr1>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
8000c5ae:	4d c0 e1 3f 	mfcr %d3,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c5b2:	91 00 00 f7 	movh.a %a15,28672
8000c5b6:	19 f2 48 14 	ld.w %d2,[%a15]17480 <70004448 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c5ba:	7b 20 06 61 	movh %d6,4194
8000c5be:	1b 36 dd 64 	addi %d6,%d6,19923
8000c5c2:	73 62 68 60 	mul.u %e6,%d2,%d6
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c5c6:	3b 80 3e 10 	mov %d1,1000
8000c5ca:	37 03 48 00 	extr %d0,%d3,0,8
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c5ce:	8f a7 1f f0 	sh %d15,%d7,-6
8000c5d2:	e2 4f       	mul %d15,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c5d4:	7f 12 0e 80 	jge.u %d2,%d1,8000c5f0 <osEE_tc_stm_set_sr1+0x42>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
8000c5d8:	7b 20 06 f1 	movh %d15,4194
8000c5dc:	1b 3f dd f4 	addi %d15,%d15,19923
8000c5e0:	73 24 0a 60 	mul %d6,%d4,%d2
8000c5e4:	73 f6 68 60 	mul.u %e6,%d6,%d15
8000c5e8:	8f a7 1f f0 	sh %d15,%d7,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
8000c5ec:	7f 14 1c 80 	jge.u %d4,%d1,8000c624 <osEE_tc_stm_set_sr1+0x76>
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
8000c5f0:	8f 30 00 21 	and %d2,%d0,3
8000c5f4:	9b 02 0f 60 	addih %d6,%d2,240
8000c5f8:	8f 86 00 60 	sh %d6,%d6,8
8000c5fc:	60 6f       	mov.a %a15,%d6
  __asm__ volatile ("mov.aa %0, %%" #areg : "=a"(ptr): : "memory", #areg)

#define osEE_tc_getareg(areg, ptr) osEE_tc_getareg2(areg, ptr)

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE osEE_tc_clz(OsEE_reg reg) {
  return (OsEE_reg)__builtin_clz(reg);
8000c5fe:	0f 0f b0 41 	clz %d4,%d15
8000c602:	48 46       	ld.w %d6,[%a15]16
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);
8000c604:	42 6f       	add %d15,%d6
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
8000c606:	68 df       	st.w [%a15]52,%d15
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
8000c608:	df 05 18 80 	jne %d5,0,8000c638 <osEE_tc_stm_set_sr1+0x8a>
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
  } else {
/* Disable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en                 = 0U;
8000c60c:	4c ff       	ld.w %d15,[%a15]60
    OSEE_TC_SRC_REG(OSEE_TC_STM_SRC_OFFSET(stm_id, 1U)) = 0U;
8000c60e:	06 32       	sh %d2,3
8000c610:	60 22       	mov.a %a2,%d2
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
  } else {
/* Disable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en                 = 0U;
8000c612:	8f 0f c1 f1 	andn %d15,%d15,16
8000c616:	68 ff       	st.w [%a15]60,%d15
    OSEE_TC_SRC_REG(OSEE_TC_STM_SRC_OFFSET(stm_id, 1U)) = 0U;
8000c618:	d9 2f 54 28 	lea %a15,[%a2]-31596
8000c61c:	11 4f 00 ff 	addih.a %a15,%a15,61444
8000c620:	68 05       	st.w [%a15]0,%d5
8000c622:	00 90       	ret 
static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
8000c624:	7b 20 06 61 	movh %d6,4194
8000c628:	1b 36 dd 64 	addi %d6,%d6,19923
8000c62c:	73 64 68 60 	mul.u %e6,%d4,%d6
8000c630:	8f a7 1f f0 	sh %d15,%d7,-6
8000c634:	e2 2f       	mul %d15,%d2
8000c636:	3c dd       	j 8000c5f0 <osEE_tc_stm_set_sr1+0x42>
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
8000c638:	4c fe       	ld.w %d15,[%a15]56
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */

/* Get Interrupt period in ticks */
  us_in_ticks = osEE_tc_stm_us_ticks(usec);
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));
8000c63a:	8b f4 01 41 	rsub %d4,%d4,31
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
8000c63e:	b7 0f 05 fc 	insert %d15,%d15,0,24,5
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en     = 1U;
/*
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
8000c642:	06 32       	sh %d2,3
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
8000c644:	68 ef       	st.w [%a15]56,%d15
    OSEE_TC_STM_CMCON(stm_id).bits.msize1   = size_of_compare;
8000c646:	4c fe       	ld.w %d15,[%a15]56
8000c648:	60 22       	mov.a %a2,%d2
8000c64a:	37 4f 05 48 	insert %d4,%d15,%d4,16,5
8000c64e:	b7 85 99 53 	insert %d5,%d5,8,7,25
8000c652:	68 e4       	st.w [%a15]56,%d4
/* Tie STM Service Request 1 with Compare Register 1 */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1os     = 1U;
8000c654:	4c ff       	ld.w %d15,[%a15]60
8000c656:	8f 33 00 31 	and %d3,%d3,3
8000c65a:	96 40       	or %d15,64
8000c65c:	68 ff       	st.w [%a15]60,%d15
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en     = 1U;
8000c65e:	4c ff       	ld.w %d15,[%a15]60
8000c660:	8f b3 00 30 	sh %d3,%d3,11
8000c664:	96 10       	or %d15,16
8000c666:	68 ff       	st.w [%a15]60,%d15
8000c668:	d9 2f 54 28 	lea %a15,[%a2]-31596
8000c66c:	11 4f 00 ff 	addih.a %a15,%a15,61444
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
8000c670:	a6 35       	or %d5,%d3
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000c672:	68 05       	st.w [%a15]0,%d5
8000c674:	00 90       	ret 

8000c676 <osEE_tc_stm_set_sr1_next_match>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
8000c676:	4d c0 e1 6f 	mfcr %d6,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c67a:	91 00 00 f7 	movh.a %a15,28672
8000c67e:	19 ff 48 14 	ld.w %d15,[%a15]17480 <70004448 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c682:	7b 20 06 21 	movh %d2,4194
8000c686:	1b 32 dd 24 	addi %d2,%d2,19923
8000c68a:	73 2f 68 20 	mul.u %e2,%d15,%d2
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c68e:	3b 80 3e 50 	mov %d5,1000
8000c692:	37 06 48 60 	extr %d6,%d6,0,8
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c696:	8f a3 1f 20 	sh %d2,%d3,-6
8000c69a:	e2 42       	mul %d2,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c69c:	7f 5f 0e 80 	jge.u %d15,%d5,8000c6b8 <osEE_tc_stm_set_sr1_next_match+0x42>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
8000c6a0:	7b 20 06 31 	movh %d3,4194
8000c6a4:	73 f4 0a 20 	mul %d2,%d4,%d15
8000c6a8:	1b 33 dd 34 	addi %d3,%d3,19923
8000c6ac:	73 32 68 20 	mul.u %e2,%d2,%d3
8000c6b0:	8f a3 1f 20 	sh %d2,%d3,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
8000c6b4:	7f 54 0d 80 	jge.u %d4,%d5,8000c6ce <osEE_tc_stm_set_sr1_next_match+0x58>
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* CMP1IRR bit 2 => 0x4 | CMP1IRS bit 3 => 0x8 */
#if 0
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_ISCR_OFF) = 0x4U;
#endif
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) += osEE_tc_stm_us_ticks(usec);
8000c6b8:	8f 36 00 61 	and %d6,%d6,3
8000c6bc:	9b 06 0f 60 	addih %d6,%d6,240
8000c6c0:	8f 86 00 60 	sh %d6,%d6,8
8000c6c4:	60 6f       	mov.a %a15,%d6
8000c6c6:	4c fd       	ld.w %d15,[%a15]52
8000c6c8:	42 f2       	add %d2,%d15
8000c6ca:	68 d2       	st.w [%a15]52,%d2
8000c6cc:	00 90       	ret 
static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
8000c6ce:	7b 20 06 21 	movh %d2,4194
8000c6d2:	1b 32 dd 24 	addi %d2,%d2,19923
8000c6d6:	73 24 68 40 	mul.u %e4,%d4,%d2
8000c6da:	8f a5 1f 20 	sh %d2,%d5,-6
8000c6de:	e2 f2       	mul %d2,%d15
8000c6e0:	3c ec       	j 8000c6b8 <osEE_tc_stm_set_sr1_next_match+0x42>

8000c6e2 <osEE_tc_delay>:
8000c6e2:	4d c0 e1 ff 	mfcr %d15,$core_id
8000c6e6:	16 03       	and %d15,3
8000c6e8:	9b 0f 0f f0 	addih %d15,%d15,240
8000c6ec:	8f 8f 00 f0 	sh %d15,%d15,8
8000c6f0:	60 f2       	mov.a %a2,%d15
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c6f2:	7b 20 06 61 	movh %d6,4194
8000c6f6:	d9 2f 10 00 	lea %a15,[%a2]16
8000c6fa:	19 23 10 00 	ld.w %d3,[%a2]16
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c6fe:	91 00 00 27 	movh.a %a2,28672
8000c702:	19 22 48 14 	ld.w %d2,[%a2]17480 <70004448 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c706:	1b 36 dd 64 	addi %d6,%d6,19923
8000c70a:	73 62 68 60 	mul.u %e6,%d2,%d6
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c70e:	3b 80 3e 50 	mov %d5,1000
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000c712:	8f a7 1f f0 	sh %d15,%d7,-6
8000c716:	e2 4f       	mul %d15,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000c718:	7f 52 17 80 	jge.u %d2,%d5,8000c746 <osEE_tc_delay+0x64>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
8000c71c:	7b 20 06 f1 	movh %d15,4194
8000c720:	1b 3f dd f4 	addi %d15,%d15,19923
8000c724:	73 24 0a 60 	mul %d6,%d4,%d2
8000c728:	73 f6 68 60 	mul.u %e6,%d6,%d15
8000c72c:	8f a7 1f f0 	sh %d15,%d7,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
8000c730:	3f 54 0b 80 	jlt.u %d4,%d5,8000c746 <osEE_tc_delay+0x64>
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
8000c734:	7b 20 06 f1 	movh %d15,4194
8000c738:	1b 3f dd f4 	addi %d15,%d15,19923
8000c73c:	73 f4 68 40 	mul.u %e4,%d4,%d15
8000c740:	8f a5 1f f0 	sh %d15,%d5,-6
8000c744:	e2 2f       	mul %d15,%d2
8000c746:	48 02       	ld.w %d2,[%a15]0
  /* Read Start Point */
  OsEE_reg    const start = osEE_tc_stm_get_time_lower_word(stm_id);
  /* Evaluate End Point */
  OsEE_reg    const ticks = osEE_tc_stm_us_ticks(usec);

  while (ticks > (osEE_tc_stm_get_time_lower_word(stm_id) - start)) {
8000c748:	a2 32       	sub %d2,%d3
8000c74a:	3f f2 fe ff 	jlt.u %d2,%d15,8000c746 <osEE_tc_delay+0x64>
    ; /* Wait */
  }
}
8000c74e:	00 90       	ret 

8000c750 <osEE_tc_isr2_wrapper>:
    }
    /* TODO: handle other internal priorities? System Timer? */
  } else
#endif /* !OSEE_SINGLECORE */
  {
    osEE_activate_isr2(isr2_tid);
8000c750:	6d 00 67 06 	call 8000d41e <osEE_activate_isr2>
  __asm__ volatile ("svlcx" : : : "memory");
}

/** The rslcx assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rslcx(void) {
  __asm__ volatile ("rslcx" : : : "memory");
8000c754:	0d 00 40 02 	rslcx 
}

/** The rfe assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rfe(void) {
  __asm__ volatile ("rfe" : : : "memory");
8000c758:	00 80       	rfe 
8000c75a:	00 90       	ret 

8000c75c <DisableAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c75c:	91 00 00 f8 	movh.a %a15,32768
8000c760:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
8000c764:	0d 00 40 03 	disable 
  osEE_hal_disableIRQ();

  osEE_stack_monitoring(p_cdb);

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_DisableAllInterrupts);
  p_ccb->d_isr_all_cnt = 1U;
8000c768:	82 1f       	mov %d15,1
8000c76a:	e9 ff 1e 00 	st.b [%a15]30,%d15
8000c76e:	00 90       	ret 

8000c770 <EnableAllInterrupts>:
   * ResumeOSInterrupts() are called and no corresponding DisableAllInterupts()
   * /SuspendAllInterrupts()/SuspendOSInterrupts() was done before, the
   * Operating System module shall not perform this Operating System service.
   * (SRS_Os_11009) */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c770:	91 00 00 f8 	movh.a %a15,32768
8000c774:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_EnableAllInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->d_isr_all_cnt > 0U) {
8000c778:	39 ff 1e 00 	ld.bu %d15,[%a15]30 <80000554 <osEE_cdb_var>>
8000c77c:	6e 06       	jz %d15,8000c788 <EnableAllInterrupts+0x18>
    p_ccb->d_isr_all_cnt = 0U;
8000c77e:	82 0f       	mov %d15,0
8000c780:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
8000c784:	0d 00 00 03 	enable 
8000c788:	00 90       	ret 

8000c78a <SuspendAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c78a:	91 00 00 f8 	movh.a %a15,32768
8000c78e:	d9 f2 54 50 	lea %a2,[%a15]1364 <80000554 <osEE_cdb_var>>
8000c792:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
(
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb,
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb
)
{
  if (p_ccb->s_isr_all_cnt == 0U) {
8000c796:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000554 <osEE_cdb_var>>
8000c79a:	6e 09       	jz %d15,8000c7ac <SuspendAllInterrupts+0x22>
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_suspendIRQ();
    p_ccb->prev_s_isr_all_status = flags;
    ++p_ccb->s_isr_all_cnt;
  } else if (p_ccb->s_isr_all_cnt < OSEE_MAX_BYTE) {
8000c79c:	8b ff 0f 22 	eq %d2,%d15,255
8000c7a0:	df 02 11 80 	jne %d2,0,8000c7c2 <SuspendAllInterrupts+0x38>
    ++p_ccb->s_isr_all_cnt;
8000c7a4:	c2 1f       	add %d15,1
8000c7a6:	e9 ff 1c 00 	st.b [%a15]28,%d15
8000c7aa:	00 90       	ret 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000c7ac:	4d c0 e2 ff 	mfcr %d15,$icr
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
8000c7b0:	0d 00 40 03 	disable 
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb
)
{
  if (p_ccb->s_isr_all_cnt == 0U) {
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_suspendIRQ();
    p_ccb->prev_s_isr_all_status = flags;
8000c7b4:	68 5f       	st.w [%a15]20,%d15
    ++p_ccb->s_isr_all_cnt;
8000c7b6:	39 ff 1c 00 	ld.bu %d15,[%a15]28
8000c7ba:	c2 1f       	add %d15,1
8000c7bc:	e9 ff 1c 00 	st.b [%a15]28,%d15
8000c7c0:	00 90       	ret 
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000c7c2:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
8000c7c4:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000c7c8:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
8000c7cc:	3b 90 01 20 	mov %d2,25
8000c7d0:	e9 f2 12 00 	st.b [%a15]18,%d2

  if (os_status == OSEE_KERNEL_STARTED) {
8000c7d4:	1e 22       	jeq %d15,2,8000c7d8 <SuspendAllInterrupts+0x4e>
8000c7d6:	3c 00       	j 8000c7d6 <SuspendAllInterrupts+0x4c>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
8000c7d8:	99 24 04 00 	ld.a %a4,[%a2]4
8000c7dc:	6d 00 b7 08 	call 8000d94a <osEE_idle_task_terminate>
8000c7e0:	3c fb       	j 8000c7d6 <SuspendAllInterrupts+0x4c>

8000c7e2 <ResumeAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c7e2:	91 00 00 f8 	movh.a %a15,32768
8000c7e6:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_ResumeAllInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_all_cnt > 0U) {
8000c7ea:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000554 <osEE_cdb_var>>
8000c7ee:	6e 0b       	jz %d15,8000c804 <ResumeAllInterrupts+0x22>
    --p_ccb->s_isr_all_cnt;
8000c7f0:	c2 ff       	add %d15,-1
8000c7f2:	16 ff       	and %d15,255
8000c7f4:	e9 ff 1c 00 	st.b [%a15]28,%d15

    if (p_ccb->s_isr_all_cnt == 0U) {
8000c7f8:	ee 06       	jnz %d15,8000c804 <ResumeAllInterrupts+0x22>
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000c7fa:	4c f5       	ld.w %d15,[%a15]20
8000c7fc:	cd cf e2 0f 	mtcr $icr,%d15
8000c800:	0d 00 c0 04 	isync 
8000c804:	00 90       	ret 

8000c806 <SuspendOSInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c806:	91 00 00 f8 	movh.a %a15,32768
8000c80a:	d9 f2 54 50 	lea %a2,[%a15]1364 <80000554 <osEE_cdb_var>>
8000c80e:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_SuspendOSInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_os_cnt == 0U) {
8000c812:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000554 <osEE_cdb_var>>
8000c816:	ee 14       	jnz %d15,8000c83e <SuspendOSInterrupts+0x38>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000c818:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000c81c:	8f ff 0f 21 	and %d2,%d15,255
8000c820:	f6 28       	jnz %d2,8000c830 <SuspendOSInterrupts+0x2a>
    OsEE_icr icr_temp = icr;
8000c822:	02 f2       	mov %d2,%d15
8000c824:	b7 12 08 20 	insert %d2,%d2,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000c828:	cd c2 e2 0f 	mtcr $icr,%d2
8000c82c:	0d 00 c0 04 	isync 
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_begin_nested_primitive();
    p_ccb->prev_s_isr_os_status = flags;
8000c830:	68 6f       	st.w [%a15]24,%d15
    ++p_ccb->s_isr_os_cnt;
8000c832:	39 ff 1d 00 	ld.bu %d15,[%a15]29
8000c836:	c2 1f       	add %d15,1
8000c838:	e9 ff 1d 00 	st.b [%a15]29,%d15
8000c83c:	00 90       	ret 
  } else if (p_ccb->s_isr_os_cnt < OSEE_MAX_BYTE) {
8000c83e:	8b ff 0f 22 	eq %d2,%d15,255
8000c842:	f6 25       	jnz %d2,8000c84c <SuspendOSInterrupts+0x46>
    ++p_ccb->s_isr_os_cnt;
8000c844:	c2 1f       	add %d15,1
8000c846:	e9 ff 1d 00 	st.b [%a15]29,%d15
8000c84a:	00 90       	ret 
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000c84c:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
8000c84e:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000c852:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
8000c856:	3b 90 01 20 	mov %d2,25
8000c85a:	e9 f2 12 00 	st.b [%a15]18,%d2

  if (os_status == OSEE_KERNEL_STARTED) {
8000c85e:	1e 22       	jeq %d15,2,8000c862 <SuspendOSInterrupts+0x5c>
8000c860:	3c 00       	j 8000c860 <SuspendOSInterrupts+0x5a>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
8000c862:	99 24 04 00 	ld.a %a4,[%a2]4
8000c866:	6d 00 72 08 	call 8000d94a <osEE_idle_task_terminate>
8000c86a:	3c fb       	j 8000c860 <SuspendOSInterrupts+0x5a>

8000c86c <ResumeOSInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c86c:	91 00 00 f8 	movh.a %a15,32768
8000c870:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_ResumeOSInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_os_cnt > 0U) {
8000c874:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000554 <osEE_cdb_var>>
8000c878:	6e 15       	jz %d15,8000c8a2 <ResumeOSInterrupts+0x36>
    --p_ccb->s_isr_os_cnt;
8000c87a:	c2 ff       	add %d15,-1
8000c87c:	16 ff       	and %d15,255
8000c87e:	e9 ff 1d 00 	st.b [%a15]29,%d15

    if (p_ccb->s_isr_os_cnt == 0U) {
8000c882:	ee 10       	jnz %d15,8000c8a2 <ResumeOSInterrupts+0x36>
      osEE_hal_end_nested_primitive(p_ccb->prev_s_isr_os_status);
8000c884:	48 62       	ld.w %d2,[%a15]24
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000c886:	4d c0 e2 ff 	mfcr %d15,$icr
8000c88a:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000c88e:	8f f2 0f 21 	and %d2,%d2,255
8000c892:	5f 23 08 00 	jeq %d3,%d2,8000c8a2 <ResumeOSInterrupts+0x36>
8000c896:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000c89a:	cd cf e2 0f 	mtcr $icr,%d15
8000c89e:	0d 00 c0 04 	isync 
8000c8a2:	00 90       	ret 

8000c8a4 <StartOS>:
  CONST(CoreIdType, AUTOMATIC)           curr_core_id = osEE_get_curr_core_id();
  CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_CONST)  p_kdb = osEE_get_kernel();
  CONSTP2VAR(OsEE_KCB, AUTOMATIC, OS_APPL_DATA)   p_kcb = p_kdb->p_kcb;
#endif /* !OSEE_SINGLECORE */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c8a4:	91 00 00 c8 	movh.a %a12,32768
FUNC(StatusType, OS_CODE)
  StartOS
(
  VAR(AppModeType, AUTOMATIC) Mode
)
{
8000c8a8:	02 49       	mov %d9,%d4
  CONST(CoreIdType, AUTOMATIC)           curr_core_id = osEE_get_curr_core_id();
  CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_CONST)  p_kdb = osEE_get_kernel();
  CONSTP2VAR(OsEE_KCB, AUTOMATIC, OS_APPL_DATA)   p_kcb = p_kdb->p_kcb;
#endif /* !OSEE_SINGLECORE */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000c8aa:	99 cf 54 50 	ld.a %a15,[%a12]1364 <80000554 <osEE_cdb_var>>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000c8ae:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000c8b2:	8f ff 0f 81 	and %d8,%d15,255
8000c8b6:	f6 87       	jnz %d8,8000c8c4 <StartOS+0x20>
8000c8b8:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000c8bc:	cd cf e2 0f 	mtcr $icr,%d15
8000c8c0:	0d 00 c0 04 	isync 
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_StartOS);
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  osEE_lock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */

  if (p_ccb->os_status != OSEE_KERNEL_INITIALIZED) {
8000c8c4:	39 ff 10 00 	ld.bu %d15,[%a15]16
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    osEE_unlock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */
    ev = E_OS_ACCESS;
8000c8c8:	82 13       	mov %d3,1
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_StartOS);
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  osEE_lock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */

  if (p_ccb->os_status != OSEE_KERNEL_INITIALIZED) {
8000c8ca:	6e 0f       	jz %d15,8000c8e8 <StartOS+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000c8cc:	4d c0 e2 ff 	mfcr %d15,$icr
8000c8d0:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000c8d4:	5f 28 08 00 	jeq %d8,%d2,8000c8e4 <StartOS+0x40>
8000c8d8:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000c8dc:	cd cf e2 0f 	mtcr $icr,%d15
8000c8e0:	0d 00 c0 04 	isync 
    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);
    osEE_end_primitive(flags);
  }

  return ev;
}
8000c8e4:	02 32       	mov %d2,%d3
8000c8e6:	00 90       	ret 
  } else
#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_MASTER) {
    /* I rely in C shortcut for boolean expression */
#endif /* !OSEE_SINGLECORE */
    if (osEE_cpu_startos() == OSEE_FALSE) {
8000c8e8:	6d 00 42 08 	call 8000d96c <osEE_cpu_startos>
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
      osEE_unlock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */
      ev = E_OS_SYS_INIT;
8000c8ec:	3b 80 01 30 	mov %d3,24
  } else
#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_MASTER) {
    /* I rely in C shortcut for boolean expression */
#endif /* !OSEE_SINGLECORE */
    if (osEE_cpu_startos() == OSEE_FALSE) {
8000c8f0:	df 02 ee 7f 	jeq %d2,0,8000c8cc <StartOS+0x28>
    /* Fill CCB */
    p_ccb->p_curr                   = p_idle_tdb;
#endif /* OSEE_API_DYNAMIC */

    /* GetActiveApplicationMode can be called inside StartupHook */
    p_ccb->os_status                = OSEE_KERNEL_STARTING;
8000c8f4:	82 1f       	mov %d15,1
8000c8f6:	e9 ff 10 00 	st.b [%a15]16,%d15
  }
#endif /* !OSEE_SINGLECORE */
  if (ev == E_OK) {
#if (!defined(OSEE_STARTOS_RETURN)) || (defined(OSEE_API_DYNAMIC))
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_idle_tdb = p_cdb->p_idle_task;
8000c8fa:	d9 cc 54 50 	lea %a12,[%a12]1364
    p_ccb->p_curr                   = p_idle_tdb;
#endif /* OSEE_API_DYNAMIC */

    /* GetActiveApplicationMode can be called inside StartupHook */
    p_ccb->os_status                = OSEE_KERNEL_STARTING;
    p_ccb->app_mode                 = real_mode;
8000c8fe:	e9 f9 11 00 	st.b [%a15]17,%d9
  }
#endif /* !OSEE_SINGLECORE */
  if (ev == E_OK) {
#if (!defined(OSEE_STARTOS_RETURN)) || (defined(OSEE_API_DYNAMIC))
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_idle_tdb = p_cdb->p_idle_task;
8000c902:	99 cc 04 00 	ld.a %a12,[%a12]4
  P2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)  p_ccb
)
{
/* Touch unused parameter */
  ((void)p_ccb);
  StartupHook();
8000c906:	6d ff a3 f8 	call 8000ba4c <StartupHook>
    }
#endif /* !OSEE_SINGLECORE */

/* [SWS_Os_00607] StartOS shall start the OS on the core on which it is called.
    (SRS_Os_80006, SRS_Os_80013) */
    if (p_ccb->os_status == OSEE_KERNEL_STARTING) {
8000c90a:	39 ff 10 00 	ld.bu %d15,[%a15]16
8000c90e:	5e 14       	jne %d15,1,8000c916 <StartOS+0x72>
      p_ccb->os_status = OSEE_KERNEL_STARTED;
8000c910:	82 2f       	mov %d15,2
8000c912:	e9 ff 10 00 	st.b [%a15]16,%d15
#endif /* OSEE_ALLOW_TASK_MIGRATION */

    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);

#if (!defined(OSEE_STARTOS_RETURN)) && (!defined(OSEE_API_DYNAMIC))
    if (p_ccb->os_status == OSEE_KERNEL_STARTED) {
8000c916:	39 ff 10 00 	ld.bu %d15,[%a15]16
8000c91a:	1e 24       	jeq %d15,2,8000c922 <StartOS+0x7e>
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
8000c91c:	0d 00 40 03 	disable 
    }
#if (!defined(OSEE_SHUTDOWN_DO_NOT_RETURN_ON_MAIN))
    osEE_hal_disableIRQ();
    osEE_shutdown_os_extra();
    osEE_call_shutdown_hook(p_ccb, p_ccb->last_error);
    for(;;) {} /* Endless Loop */
8000c920:	3c 00       	j 8000c920 <StartOS+0x7c>
  osEE_idle_task_start
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_idle_tdb
)
{
  osEE_hal_save_ctx_and_ready2stacked(p_idle_tdb, p_idle_tdb->hdb.p_scb,
8000c922:	99 c5 04 00 	ld.a %a5,[%a12]4
8000c926:	40 c4       	mov.aa %a4,%a12
8000c928:	40 56       	mov.aa %a6,%a5
8000c92a:	6d 00 8f 08 	call 8000da48 <osEE_hal_save_ctx_and_ready2stacked>
    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);

#if (!defined(OSEE_STARTOS_RETURN)) && (!defined(OSEE_API_DYNAMIC))
    if (p_ccb->os_status == OSEE_KERNEL_STARTED) {
      osEE_idle_task_start(p_idle_tdb);
      osEE_task_end(p_idle_tdb);
8000c92e:	40 c4       	mov.aa %a4,%a12
8000c930:	6d 00 5b 05 	call 8000d3e6 <osEE_task_end>
8000c934:	0d 00 40 03 	disable 
8000c938:	3c f4       	j 8000c920 <StartOS+0x7c>

8000c93a <GetActiveApplicationMode>:
#if (!defined(OSEE_HAS_ORTI))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI */
    p_ccb = p_cdb->p_ccb;
8000c93a:	91 00 00 f8 	movh.a %a15,32768
8000c93e:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
    app_mode = p_ccb->app_mode;
  } else {
    app_mode = INVALID_APPMODE;
8000c942:	3b f0 0f 20 	mov %d2,255

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_GetActiveApplicationMode);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
8000c946:	39 ff 10 00 	ld.bu %d15,[%a15]16
8000c94a:	ee 02       	jnz %d15,8000c94e <GetActiveApplicationMode+0x14>
  }

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetActiveApplicationMode);

  return app_mode;
}
8000c94c:	00 90       	ret 
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_GetActiveApplicationMode);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
    app_mode = p_ccb->app_mode;
8000c94e:	39 f2 11 00 	ld.bu %d2,[%a15]17
  }

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetActiveApplicationMode);

  return app_mode;
}
8000c952:	00 90       	ret 

8000c954 <ActivateTask>:
FUNC(StatusType, OS_CODE)
  ActivateTask
(
  VAR(TaskType, AUTOMATIC) TaskID
)
{
8000c954:	91 00 00 f8 	movh.a %a15,32768
8000c958:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000c95c:	48 22       	ld.w %d2,[%a15]8
    ev = E_OS_ID;
8000c95e:	82 3f       	mov %d15,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000c960:	3f 24 04 80 	jlt.u %d4,%d2,8000c968 <ActivateTask+0x14>
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ActivateTask);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
8000c964:	02 f2       	mov %d2,%d15
8000c966:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_act = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000c968:	c8 12       	ld.a %a2,[%a15]4
8000c96a:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
8000c96e:	d4 2c       	ld.a %a12,[%a2]

    if (p_tdb_act->task_type <= OSEE_TASK_TYPE_EXTENDED) {
8000c970:	39 c2 14 00 	ld.bu %d2,[%a12]20
8000c974:	ff 22 f8 ff 	jge.u %d2,2,8000c964 <ActivateTask+0x10>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000c978:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000c97c:	8f ff 0f 81 	and %d8,%d15,255
8000c980:	f6 87       	jnz %d8,8000c98e <ActivateTask+0x3a>
8000c982:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000c986:	cd cf e2 0f 	mtcr $icr,%d15
8000c98a:	0d 00 c0 04 	isync 
      CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

      ev = osEE_task_activated(p_tdb_act);
8000c98e:	40 c4       	mov.aa %a4,%a12
8000c990:	6d 00 1f 05 	call 8000d3ce <osEE_task_activated>
8000c994:	02 2f       	mov %d15,%d2

      if (ev == E_OK) {
8000c996:	76 2e       	jz %d2,8000c9b2 <ActivateTask+0x5e>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000c998:	4d c0 e2 2f 	mfcr %d2,$icr
8000c99c:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000c9a0:	5f 83 e2 7f 	jeq %d3,%d8,8000c964 <ActivateTask+0x10>
8000c9a4:	37 82 08 20 	insert %d2,%d2,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000c9a8:	cd c2 e2 0f 	mtcr $icr,%d2
8000c9ac:	0d 00 c0 04 	isync 
8000c9b0:	3c da       	j 8000c964 <ActivateTask+0x10>
        (void)osEE_scheduler_task_activated(p_kdb, p_tdb_act);
8000c9b2:	40 f4       	mov.aa %a4,%a15
8000c9b4:	40 c5       	mov.aa %a5,%a12
8000c9b6:	6d 00 43 05 	call 8000d43c <osEE_scheduler_task_activated>
8000c9ba:	3c ef       	j 8000c998 <ActivateTask+0x44>

8000c9bc <ChainTask>:
FUNC(StatusType, OS_CODE)
  ChainTask
(
  VAR(TaskType, AUTOMATIC) TaskID
)
{
8000c9bc:	91 00 00 f8 	movh.a %a15,32768
8000c9c0:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb = p_cdb->p_ccb;
8000c9c4:	91 00 00 c8 	movh.a %a12,32768
  )
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000c9c8:	4c f2       	ld.w %d15,[%a15]8
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb = p_cdb->p_ccb;
8000c9ca:	99 c4 54 50 	ld.a %a4,[%a12]1364 <80000554 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_curr = p_ccb->p_curr;
8000c9ce:	d4 43       	ld.a %a3,[%a4]
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
8000c9d0:	82 32       	mov %d2,3
  )
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000c9d2:	3f f4 03 80 	jlt.u %d4,%d15,8000c9d8 <ChainTask+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ChainTask);

  return ev;
}
8000c9d6:	00 90       	ret 
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_act = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000c9d8:	c8 12       	ld.a %a2,[%a15]4
8000c9da:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
8000c9de:	d4 2d       	ld.a %a13,[%a2]
      ev = E_OS_SPINLOCK;
#endif /* OSEE_HAS_RESOURCES */
    } else
#endif /* OSEE_HAS_RESOURCES || OSEE_HAS_SPINLOCKS */
#endif /* OSEE_HAS_CHECKS */
    if (p_tdb_act->task_type <= OSEE_TASK_TYPE_EXTENDED) {
8000c9e0:	39 df 14 00 	ld.bu %d15,[%a13]20
8000c9e4:	ff 2f f9 ff 	jge.u %d15,2,8000c9d6 <ChainTask+0x1a>
      VAR(OsEE_reg, AUTOMATIC)  flags;
#if (!defined(OSEE_HAS_SERVICE_PROTECTION))
      /* Silently reset ISR counters if service protection is not configured */
      if (p_ccb->s_isr_all_cnt > 0U) {
8000c9e8:	39 4f 1c 00 	ld.bu %d15,[%a4]28
8000c9ec:	6e 09       	jz %d15,8000c9fe <ChainTask+0x42>
        p_ccb->s_isr_all_cnt = 0U;
8000c9ee:	82 0f       	mov %d15,0
8000c9f0:	e9 4f 1c 00 	st.b [%a4]28,%d15
8000c9f4:	4c 45       	ld.w %d15,[%a4]20
8000c9f6:	cd cf e2 0f 	mtcr $icr,%d15
8000c9fa:	0d 00 c0 04 	isync 
        osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
      }
      if (p_ccb->d_isr_all_cnt > 0U) {
8000c9fe:	39 4f 1e 00 	ld.bu %d15,[%a4]30
8000ca02:	6e 06       	jz %d15,8000ca0e <ChainTask+0x52>
        p_ccb->d_isr_all_cnt = 0U;
8000ca04:	82 0f       	mov %d15,0
8000ca06:	e9 4f 1e 00 	st.b [%a4]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
8000ca0a:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ca0e:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000ca12:	8f ff 0f 81 	and %d8,%d15,255
8000ca16:	f6 87       	jnz %d8,8000ca24 <ChainTask+0x68>
8000ca18:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000ca1c:	cd cf e2 0f 	mtcr $icr,%d15
8000ca20:	0d 00 c0 04 	isync 
      }
#endif /* !OSEE_HAS_SERVICE_PROTECTION */

      flags = osEE_begin_primitive();

      if (p_tdb_act == p_curr) {
8000ca24:	7d 3d 14 00 	jeq.a %a13,%a3,8000ca4c <ChainTask+0x90>
        /* If the Task chain on it self, flag it. */
        p_tdb_act->p_tcb->status = OSEE_TASK_CHAINED;
        ev = E_OK;
      } else {
        ev = osEE_task_activated(p_tdb_act);
8000ca28:	40 d4       	mov.aa %a4,%a13
8000ca2a:	6d 00 d2 04 	call 8000d3ce <osEE_task_activated>
        if (ev == E_OK) {
8000ca2e:	df 02 19 00 	jeq %d2,0,8000ca60 <ChainTask+0xa4>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ca32:	4d c0 e2 ff 	mfcr %d15,$icr
8000ca36:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000ca3a:	5f 83 ce 7f 	jeq %d3,%d8,8000c9d6 <ChainTask+0x1a>
8000ca3e:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000ca42:	cd cf e2 0f 	mtcr $icr,%d15
8000ca46:	0d 00 c0 04 	isync 
8000ca4a:	00 90       	ret 

      flags = osEE_begin_primitive();

      if (p_tdb_act == p_curr) {
        /* If the Task chain on it self, flag it. */
        p_tdb_act->p_tcb->status = OSEE_TASK_CHAINED;
8000ca4c:	cc d3       	ld.a %a15,[%a13]12
8000ca4e:	82 5f       	mov %d15,5
8000ca50:	28 2f       	st.b [%a15]2,%d15
  osEE_get_curr_task
(
  void
)
{
  return osEE_get_curr_core()->p_ccb->p_curr ;
8000ca52:	99 cf 54 50 	ld.a %a15,[%a12]1364
8000ca56:	c8 0f       	ld.a %a15,[%a15]0
(
  P2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA)  p_to_term,
  VAR(OsEE_kernel_cb, AUTOMATIC)            kernel_cb
)
{
  osEE_hal_terminate_ctx(p_to_term->p_scb, kernel_cb);
8000ca58:	c8 14       	ld.a %a4,[%a15]4
8000ca5a:	a0 05       	mov.a %a5,0
8000ca5c:	1d 00 2d 08 	j 8000dab6 <osEE_hal_terminate_ctx>
        ev = E_OK;
      } else {
        ev = osEE_task_activated(p_tdb_act);
        if (ev == E_OK) {
          (void)osEE_scheduler_task_insert(p_kdb, p_tdb_act);
8000ca60:	40 f4       	mov.aa %a4,%a15
8000ca62:	40 d5       	mov.aa %a5,%a13
8000ca64:	6d 00 1e 05 	call 8000d4a0 <osEE_scheduler_task_insert>
8000ca68:	3c f5       	j 8000ca52 <ChainTask+0x96>

8000ca6a <TerminateTask>:
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb       = p_cdb->p_ccb;
8000ca6a:	91 00 00 f8 	movh.a %a15,32768
8000ca6e:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
8000ca72:	c8 02       	ld.a %a2,[%a15]0
#endif /* OSEE_HAS_CHECKS elif (OSEE_HAS_ORTI || OSEE_HAS_STACK_MONITORING) */
  {
    VAR(OsEE_reg, AUTOMATIC) flags;
#if (!defined(OSEE_HAS_SERVICE_PROTECTION))
      /* Silently reset ISR counters if service protection is not configured */
      if (p_ccb->s_isr_all_cnt > 0U) {
8000ca74:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000554 <osEE_cdb_var>>
8000ca78:	6e 09       	jz %d15,8000ca8a <TerminateTask+0x20>
        p_ccb->s_isr_all_cnt = 0U;
8000ca7a:	82 0f       	mov %d15,0
8000ca7c:	e9 ff 1c 00 	st.b [%a15]28,%d15
8000ca80:	4c f5       	ld.w %d15,[%a15]20
8000ca82:	cd cf e2 0f 	mtcr $icr,%d15
8000ca86:	0d 00 c0 04 	isync 
        osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
      }
      if (p_ccb->d_isr_all_cnt > 0U) {
8000ca8a:	39 ff 1e 00 	ld.bu %d15,[%a15]30
8000ca8e:	6e 06       	jz %d15,8000ca9a <TerminateTask+0x30>
        p_ccb->d_isr_all_cnt = 0U;
8000ca90:	82 0f       	mov %d15,0
8000ca92:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
8000ca96:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ca9a:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000ca9e:	8f ff 0f 21 	and %d2,%d15,255
8000caa2:	f6 27       	jnz %d2,8000cab0 <TerminateTask+0x46>
8000caa4:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000caa8:	cd cf e2 0f 	mtcr $icr,%d15
8000caac:	0d 00 c0 04 	isync 
8000cab0:	99 24 04 00 	ld.a %a4,[%a2]4
8000cab4:	a0 05       	mov.a %a5,0
8000cab6:	1d 00 00 08 	j 8000dab6 <osEE_hal_terminate_ctx>

8000caba <Schedule>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb  = p_cdb->p_ccb;
8000caba:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_curr = p_ccb->p_curr;
8000cabe:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
8000cac2:	c8 0f       	ld.a %a15,[%a15]0
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)  p_tcb  = p_curr->p_tcb;
8000cac4:	c8 3c       	ld.a %a12,[%a15]12
    ev = E_OS_SPINLOCK;
#endif /* OSEE_HAS_RESOURCES */
  } else
#endif /* OSEE_HAS_RESOURCES || OSEE_HAS_SPINLOCKS */
#endif /* OSEE_HAS_CHECKS */
  if (p_tcb->current_prio == p_curr->dispatch_prio)
8000cac6:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000554 <osEE_cdb_var>>
8000caca:	39 c2 01 00 	ld.bu %d2,[%a12]1 <80000554 <osEE_cdb_var>>
8000cace:	5f f2 04 00 	jeq %d2,%d15,8000cad6 <Schedule+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_Schedule);

  return ev;
}
8000cad2:	82 02       	mov %d2,0
8000cad4:	00 90       	ret 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cad6:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cada:	8f ff 0f 81 	and %d8,%d15,255
8000cade:	df 08 1c 00 	jeq %d8,0,8000cb16 <Schedule+0x5c>
  {
    /* Begin primitive */
    CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

    /* Release internal resources */
    p_tcb->current_prio = p_curr->ready_prio;
8000cae2:	39 ff 1c 00 	ld.bu %d15,[%a15]28
    /* Try preemption */
    (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
8000cae6:	91 00 00 48 	movh.a %a4,32768
  {
    /* Begin primitive */
    CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

    /* Release internal resources */
    p_tcb->current_prio = p_curr->ready_prio;
8000caea:	2c c1       	st.b [%a12]1,%d15
    /* Try preemption */
    (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
8000caec:	d9 44 70 40 	lea %a4,[%a4]1328 <80000530 <osEE_kdb_var>>
8000caf0:	6d 00 56 05 	call 8000d59c <osEE_scheduler_task_preemption_point>
    /* Restore internal resources */
    p_tcb->current_prio = p_curr->dispatch_prio;
8000caf4:	39 ff 1d 00 	ld.bu %d15,[%a15]29
8000caf8:	2c c1       	st.b [%a12]1,%d15
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cafa:	4d c0 e2 ff 	mfcr %d15,$icr
8000cafe:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cb02:	5f 82 e8 7f 	jeq %d2,%d8,8000cad2 <Schedule+0x18>
8000cb06:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cb0a:	cd cf e2 0f 	mtcr $icr,%d15
8000cb0e:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_Schedule);

  return ev;
}
8000cb12:	82 02       	mov %d2,0
8000cb14:	00 90       	ret 
8000cb16:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
8000cb1a:	cd cf e2 0f 	mtcr $icr,%d15
8000cb1e:	0d 00 c0 04 	isync 
8000cb22:	3c e0       	j 8000cae2 <Schedule+0x28>

8000cb24 <GetResource>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
8000cb24:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_curr = p_ccb->p_curr;
8000cb28:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
8000cb2c:	c8 04       	ld.a %a4,[%a15]0
8000cb2e:	91 00 00 f8 	movh.a %a15,32768
8000cb32:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
8000cb36:	4c f4       	ld.w %d15,[%a15]16
    ev = E_OS_ID;
8000cb38:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
8000cb3a:	3f f4 03 80 	jlt.u %d4,%d15,8000cb40 <GetResource+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetResource);

  return ev;
}
8000cb3e:	00 90       	ret 
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, OS_APPL_CONST)
      p_reso_db     = (*p_kdb->p_res_ptr_array)[ResID];
8000cb40:	c8 3f       	ld.a %a15,[%a15]12
8000cb42:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000cb46:	c8 02       	ld.a %a2,[%a15]0
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, OS_APPL_DATA)
      p_reso_cb     = p_reso_db->p_cb;
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_curr_tcb    = p_curr->p_tcb;
8000cb48:	cc 43       	ld.a %a15,[%a4]12
  } else
  {
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, OS_APPL_CONST)
      p_reso_db     = (*p_kdb->p_res_ptr_array)[ResID];
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, OS_APPL_DATA)
      p_reso_cb     = p_reso_db->p_cb;
8000cb4a:	d4 23       	ld.a %a3,[%a2]
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_curr_tcb    = p_curr->p_tcb;
    CONST(TaskPrio, AUTOMATIC)
      reso_prio     = p_reso_db->prio;
8000cb4c:	39 23 04 00 	ld.bu %d3,[%a2]4
    CONST(TaskPrio, AUTOMATIC)
      current_prio  = p_curr_tcb->current_prio;
8000cb50:	08 14       	ld.bu %d4,[%a15]1
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cb52:	4d c0 e2 2f 	mfcr %d2,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cb56:	8f f2 0f 51 	and %d5,%d2,255
8000cb5a:	02 2f       	mov %d15,%d2
8000cb5c:	f6 58       	jnz %d5,8000cb6c <GetResource+0x48>
8000cb5e:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cb62:	cd cf e2 0f 	mtcr $icr,%d15
8000cb66:	0d 00 c0 04 	isync 
8000cb6a:	02 2f       	mov %d15,%d2
      ev = E_OS_CORE;
    } else
#endif /* !OSEE_SINGLECORE */
#endif /* OSEE_HAS_CHECKS */
    {
      if (current_prio < reso_prio) {
8000cb6c:	3f 34 18 80 	jlt.u %d4,%d3,8000cb9c <GetResource+0x78>
        p_curr_tcb->current_prio = reso_prio;
        flags = osEE_hal_prepare_ipl(flags, reso_prio);
      }

      p_reso_cb->p_owner    = p_curr;
8000cb70:	b5 34 08 00 	st.a [%a3]8,%a4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cb74:	4d c0 e2 2f 	mfcr %d2,$icr
8000cb78:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cb7c:	16 ff       	and %d15,255
8000cb7e:	5f f3 08 00 	jeq %d3,%d15,8000cb8e <GetResource+0x6a>
8000cb82:	37 f2 08 20 	insert %d2,%d2,%d15,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cb86:	cd c2 e2 0f 	mtcr $icr,%d2
8000cb8a:	0d 00 c0 04 	isync 

      osEE_end_primitive(flags);

      p_reso_cb->p_next     = p_curr_tcb->p_last_m;
8000cb8e:	4c f1       	ld.w %d15,[%a15]4
      p_reso_cb->prev_prio  = current_prio;
8000cb90:	e9 34 04 00 	st.b [%a3]4,%d4

      p_reso_cb->p_owner    = p_curr;

      osEE_end_primitive(flags);

      p_reso_cb->p_next     = p_curr_tcb->p_last_m;
8000cb94:	6c 30       	st.w [%a3]0,%d15
      p_reso_cb->prev_prio  = current_prio;
      p_curr_tcb->p_last_m  = p_reso_db;
8000cb96:	e8 12       	st.a [%a15]4,%a2

      ev = E_OK;
8000cb98:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetResource);

  return ev;
}
8000cb9a:	00 90       	ret 
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000cb9c:	8f f3 07 f1 	and %d15,%d3,127
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
8000cba0:	8f f2 cf 51 	andn %d5,%d2,255

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
8000cba4:	37 03 48 60 	extr %d6,%d3,0,8
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
8000cba8:	c2 1f       	add %d15,1
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
8000cbaa:	8b f3 2f 72 	ne %d7,%d3,255
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
8000cbae:	a6 5f       	or %d15,%d5
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
8000cbb0:	8f 02 d0 21 	andn %d2,%d2,256
8000cbb4:	2b 2f 40 f7 	sel %d15,%d7,%d15,%d2
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
8000cbb8:	8b 06 40 62 	lt %d6,%d6,0
    } else
#endif /* !OSEE_SINGLECORE */
#endif /* OSEE_HAS_CHECKS */
    {
      if (current_prio < reso_prio) {
        p_curr_tcb->current_prio = reso_prio;
8000cbbc:	28 13       	st.b [%a15]1,%d3
8000cbbe:	2b 5f 40 f6 	sel %d15,%d6,%d15,%d5
8000cbc2:	3c d7       	j 8000cb70 <GetResource+0x4c>

8000cbc4 <ReleaseResource>:
FUNC(StatusType, OS_CODE)
  ReleaseResource
(
  VAR(ResourceType, AUTOMATIC) ResID
)
{
8000cbc4:	91 00 00 48 	movh.a %a4,32768
8000cbc8:	d9 44 70 40 	lea %a4,[%a4]1328 <80000530 <osEE_kdb_var>>
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
8000cbcc:	91 00 00 f8 	movh.a %a15,32768
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
8000cbd0:	4c 44       	ld.w %d15,[%a4]16
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_curr = p_ccb->p_curr;
8000cbd2:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
8000cbd6:	c8 03       	ld.a %a3,[%a15]0
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
8000cbd8:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
8000cbda:	3f f4 03 80 	jlt.u %d4,%d15,8000cbe0 <ReleaseResource+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ReleaseResource);

  return ev;
}
8000cbde:	00 90       	ret 
  } else
  {
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, TYPEDEF)
      p_curr_tcb  = p_curr->p_tcb;
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, TYPEDEF)
      p_reso_db   = (*p_kdb->p_res_ptr_array)[ResID];
8000cbe0:	99 42 0c 00 	ld.a %a2,[%a4]12
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, TYPEDEF)
      p_curr_tcb  = p_curr->p_tcb;
8000cbe4:	cc 33       	ld.a %a15,[%a3]12
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, TYPEDEF)
      p_reso_db   = (*p_kdb->p_res_ptr_array)[ResID];
8000cbe6:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, TYPEDEF)
      p_reso_cb   = p_reso_db->p_cb;
8000cbea:	d4 22       	ld.a %a2,[%a2]
8000cbec:	d4 22       	ld.a %a2,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cbee:	4d c0 e2 2f 	mfcr %d2,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cbf2:	8f f2 0f f1 	and %d15,%d2,255
8000cbf6:	6e 2d       	jz %d15,8000cc50 <ReleaseResource+0x8c>
    {
      VAR(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      /* Pop the Resources head */
      p_curr_tcb->p_last_m = p_curr_tcb->p_last_m->p_cb->p_next;
8000cbf8:	c8 15       	ld.a %a5,[%a15]4
8000cbfa:	d4 55       	ld.a %a5,[%a5]
8000cbfc:	4c 50       	ld.w %d15,[%a5]0
8000cbfe:	68 1f       	st.w [%a15]4,%d15

      if (p_curr_tcb->p_last_m != NULL) {
8000cc00:	6e 30       	jz %d15,8000cc60 <ReleaseResource+0x9c>
        CONST(TaskPrio, AUTOMATIC)
          prev_prio = p_reso_cb->prev_prio;
8000cc02:	0c 24       	ld.bu %d15,[%a2]4
        flags = osEE_hal_prepare_ipl(flags, prev_prio);
      } else {
        CONST(TaskPrio, AUTOMATIC)
          dispatch_prio = p_curr->dispatch_prio;

        p_curr_tcb->current_prio = dispatch_prio;
8000cc04:	28 1f       	st.b [%a15]1,%d15
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
8000cc06:	8b ff 2f 52 	ne %d5,%d15,255

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
8000cc0a:	37 0f 48 40 	extr %d4,%d15,0,8
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000cc0e:	16 7f       	and %d15,127
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
8000cc10:	8f f2 cf 31 	andn %d3,%d2,255
8000cc14:	c2 1f       	add %d15,1
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
8000cc16:	a6 3f       	or %d15,%d3
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
8000cc18:	8f 02 d0 21 	andn %d2,%d2,256
8000cc1c:	2b 2f 40 f5 	sel %d15,%d5,%d15,%d2
        flags = osEE_hal_prepare_ipl(flags, dispatch_prio);
      }

      p_reso_cb->p_owner = NULL;
8000cc20:	82 02       	mov %d2,0
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
8000cc22:	8b 04 40 42 	lt %d4,%d4,0
8000cc26:	59 22 08 00 	st.w [%a2]8,%d2
8000cc2a:	2b 3f 40 f4 	sel %d15,%d4,%d15,%d3

      /* Preemption point */
      (void)osEE_scheduler_task_preemption_point(p_kdb);
8000cc2e:	6d 00 b7 04 	call 8000d59c <osEE_scheduler_task_preemption_point>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cc32:	4d c0 e2 2f 	mfcr %d2,$icr
8000cc36:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cc3a:	16 ff       	and %d15,255
8000cc3c:	5f f3 08 00 	jeq %d3,%d15,8000cc4c <ReleaseResource+0x88>
8000cc40:	37 f2 08 20 	insert %d2,%d2,%d15,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cc44:	cd c2 e2 0f 	mtcr $icr,%d2
8000cc48:	0d 00 c0 04 	isync 

      osEE_end_primitive(flags);

      ev = E_OK;
8000cc4c:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ReleaseResource);

  return ev;
}
8000cc4e:	00 90       	ret 
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
    OsEE_icr icr_temp = icr;
8000cc50:	02 2f       	mov %d15,%d2
8000cc52:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cc56:	cd cf e2 0f 	mtcr $icr,%d15
8000cc5a:	0d 00 c0 04 	isync 
8000cc5e:	3c cd       	j 8000cbf8 <ReleaseResource+0x34>

        p_curr_tcb->current_prio = prev_prio;
        flags = osEE_hal_prepare_ipl(flags, prev_prio);
      } else {
        CONST(TaskPrio, AUTOMATIC)
          dispatch_prio = p_curr->dispatch_prio;
8000cc60:	39 3f 1d 00 	ld.bu %d15,[%a3]29
8000cc64:	3c d0       	j 8000cc04 <ReleaseResource+0x40>

8000cc66 <ShutdownOS>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
8000cc66:	91 00 00 f8 	movh.a %a15,32768
8000cc6a:	99 f2 54 50 	ld.a %a2,[%a15]1364 <80000554 <osEE_cdb_var>>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cc6e:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cc72:	8f ff 0f 21 	and %d2,%d15,255
8000cc76:	f6 27       	jnz %d2,8000cc84 <ShutdownOS+0x1e>
8000cc78:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cc7c:	cd cf e2 0f 	mtcr $icr,%d15
8000cc80:	0d 00 c0 04 	isync 
  CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
8000cc84:	39 2f 10 00 	ld.bu %d15,[%a2]16
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  {
    if ((os_status == OSEE_KERNEL_STARTED) ||
8000cc88:	c2 ff       	add %d15,-1
8000cc8a:	bf 2f 10 80 	jlt.u %d15,2,8000ccaa <ShutdownOS+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cc8e:	4d c0 e2 ff 	mfcr %d15,$icr
8000cc92:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cc96:	5f 23 08 00 	jeq %d3,%d2,8000cca6 <ShutdownOS+0x40>
8000cc9a:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cc9e:	cd cf e2 0f 	mtcr $icr,%d15
8000cca2:	0d 00 c0 04 	isync 

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ShutdownOS);
  osEE_end_primitive(flags);

  return ev;
}
8000cca6:	82 72       	mov %d2,7
8000cca8:	00 90       	ret 
8000ccaa:	d9 f2 54 50 	lea %a2,[%a15]1364
8000ccae:	99 ff 54 50 	ld.a %a15,[%a15]1364
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000ccb2:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
8000ccb4:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
8000ccb8:	e9 f4 12 00 	st.b [%a15]18,%d4
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000ccbc:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;

  if (os_status == OSEE_KERNEL_STARTED) {
8000ccc0:	1e 22       	jeq %d15,2,8000ccc4 <ShutdownOS+0x5e>
8000ccc2:	3c 00       	j 8000ccc2 <ShutdownOS+0x5c>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
8000ccc4:	99 24 04 00 	ld.a %a4,[%a2]4
8000ccc8:	6d 00 41 06 	call 8000d94a <osEE_idle_task_terminate>
8000cccc:	3c fb       	j 8000ccc2 <ShutdownOS+0x5c>

8000ccce <GetTaskID>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
8000ccce:	91 00 00 f8 	movh.a %a15,32768
8000ccd2:	19 ff 54 50 	ld.w %d15,[%a15]1364 <80000554 <osEE_cdb_var>>
FUNC(StatusType, OS_CODE)
  GetTaskID
(
  VAR(TaskRefType, AUTOMATIC) TaskID
)
{
8000ccd6:	20 08       	sub.a %sp,8
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
8000ccd8:	78 01       	st.w [%sp]4,%d15
      argument for NULL pointer and return OS_E_PARAMETER_POINTER
      if such argument is NULL.
      +
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
8000ccda:	3b e0 00 20 	mov %d2,14
  /* [OS566]: The Operating System API shall check in extended mode all pointer
      argument for NULL pointer and return OS_E_PARAMETER_POINTER
      if such argument is NULL.
      +
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
8000ccde:	bc 4c       	jz.a %a4,8000ccf6 <GetTaskID+0x28>
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
      p_tdb = p_ccb->p_curr;
8000cce0:	60 f2       	mov.a %a2,%d15
8000cce2:	cc 20       	ld.a %a15,[%a2]0
       value to return. If it its ISR2 we have to follow the chain and
       find the first task in the list (which is the running task
       which was preempted by the ISR, which could be the idle task),
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
8000cce4:	39 f2 14 00 	ld.bu %d2,[%a15]20
8000cce8:	bf 22 17 80 	jlt.u %d2,2,8000cd16 <GetTaskID+0x48>
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
8000ccec:	82 ff       	mov %d15,-1
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
      /* BASIC or EXTENDED tasks are the first ones in the stacked queue */
      tid = p_tdb->tid;
    } else if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
8000ccee:	df 22 05 00 	jeq %d2,2,8000ccf8 <GetTaskID+0x2a>
    } else {
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
8000ccf2:	6c 40       	st.w [%a4]0,%d15
    ev = E_OK;
8000ccf4:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskID);

  return ev;
}
8000ccf6:	00 90       	ret 
      tid = p_tdb->tid;
    } else if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
      /* In case of ISR2 search the first stacked that is not an
         ISR2. it could be a basic/extended task or an IDLE task */
      P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn = p_ccb->p_stk_sn->p_next;
8000ccf8:	99 a2 04 00 	ld.a %a2,[%sp]4
8000ccfc:	cc 23       	ld.a %a15,[%a2]12
8000ccfe:	c8 0f       	ld.a %a15,[%a15]0

      while (p_sn != NULL) {
8000cd00:	7c f4       	jnz.a %a15,8000cd08 <GetTaskID+0x3a>
8000cd02:	3c f8       	j 8000ccf2 <GetTaskID+0x24>
          p_searched_tdb = p_sn->p_tdb;
        if (p_searched_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
          tid = p_searched_tdb->tid;
          break;
        } else {
          p_sn = p_sn->p_next;
8000cd04:	c8 0f       	ld.a %a15,[%a15]0
      /* In case of ISR2 search the first stacked that is not an
         ISR2. it could be a basic/extended task or an IDLE task */
      P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn = p_ccb->p_stk_sn->p_next;

      while (p_sn != NULL) {
8000cd06:	bc fc       	jz.a %a15,8000cd1e <GetTaskID+0x50>
        CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
          p_searched_tdb = p_sn->p_tdb;
8000cd08:	c8 12       	ld.a %a2,[%a15]4
        if (p_searched_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
8000cd0a:	39 2f 14 00 	ld.bu %d15,[%a2]20
8000cd0e:	ff 2f fb ff 	jge.u %d15,2,8000cd04 <GetTaskID+0x36>
          tid = p_searched_tdb->tid;
8000cd12:	4c 24       	ld.w %d15,[%a2]16
          break;
8000cd14:	3c ef       	j 8000ccf2 <GetTaskID+0x24>
       which was preempted by the ISR, which could be the idle task),
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
      /* BASIC or EXTENDED tasks are the first ones in the stacked queue */
      tid = p_tdb->tid;
8000cd16:	4c f4       	ld.w %d15,[%a15]16
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
    ev = E_OK;
8000cd18:	82 02       	mov %d2,0
    } else {
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
8000cd1a:	6c 40       	st.w [%a4]0,%d15
8000cd1c:	3c ed       	j 8000ccf6 <GetTaskID+0x28>
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
8000cd1e:	82 ff       	mov %d15,-1
8000cd20:	3c e9       	j 8000ccf2 <GetTaskID+0x24>

8000cd22 <GetTaskState>:
     pointer argument for NULL pointer and return OS_E_PARAMETER_POINTER
     if such argument is NULL.
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
    ev = E_OS_PARAM_POINTER;
8000cd22:	3b e0 00 20 	mov %d2,14
  /* [SWS_Os_00566]: The Operating System API shall check in extended mode all
     pointer argument for NULL pointer and return OS_E_PARAMETER_POINTER
     if such argument is NULL.
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
8000cd26:	bc 49       	jz.a %a4,8000cd38 <GetTaskState+0x16>
8000cd28:	91 00 00 f8 	movh.a %a15,32768
8000cd2c:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
    ev = E_OS_PARAM_POINTER;
  } else
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000cd30:	4c f2       	ld.w %d15,[%a15]8
    ev = E_OS_ID;
8000cd32:	82 32       	mov %d2,3
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000cd34:	3f f4 03 80 	jlt.u %d4,%d15,8000cd3a <GetTaskState+0x18>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskState);

  return ev;
}
8000cd38:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000cd3a:	c8 1f       	ld.a %a15,[%a15]4
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
8000cd3c:	82 02       	mov %d2,0
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000cd3e:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    /* XXX: This SHALL be atomic. Sure for TriCore,
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
8000cd42:	c8 0f       	ld.a %a15,[%a15]0
8000cd44:	c8 3f       	ld.a %a15,[%a15]12
    switch (local_state) {
8000cd46:	0c f2       	ld.bu %d15,[%a15]2
8000cd48:	ff 6f f8 ff 	jge.u %d15,6,8000cd38 <GetTaskState+0x16>
8000cd4c:	91 10 00 f8 	movh.a %a15,32769
8000cd50:	d9 ff d8 5c 	lea %a15,[%a15]-12968 <8000cd58 <GetTaskState+0x36>>
8000cd54:	90 ff       	addsc.a %a15,%a15,%d15,2
8000cd56:	dc 0f       	ji %a15
8000cd58:	1d 00 14 00 	j 8000cd80 <GetTaskState+0x5e>
8000cd5c:	1d 00 0e 00 	j 8000cd78 <GetTaskState+0x56>
8000cd60:	1d 00 0c 00 	j 8000cd78 <GetTaskState+0x56>
8000cd64:	1d 00 06 00 	j 8000cd70 <GetTaskState+0x4e>
8000cd68:	1d 00 10 00 	j 8000cd88 <GetTaskState+0x66>
8000cd6c:	1d 00 0e 00 	j 8000cd88 <GetTaskState+0x66>
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
8000cd70:	82 3f       	mov %d15,3
8000cd72:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
8000cd74:	82 02       	mov %d2,0
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
        break;
8000cd76:	00 90       	ret 
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
        break;
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
8000cd78:	82 1f       	mov %d15,1
8000cd7a:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
8000cd7c:	82 02       	mov %d2,0
        (*State) = SUSPENDED;
        break;
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
8000cd7e:	00 90       	ret 
    /* XXX: This SHALL be atomic. Sure for TriCore,
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
    switch (local_state) {
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
8000cd80:	82 0f       	mov %d15,0
8000cd82:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
8000cd84:	82 02       	mov %d2,0
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
    switch (local_state) {
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
        break;
8000cd86:	00 90       	ret 
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
        break;
      case OSEE_TASK_RUNNING:
      case OSEE_TASK_CHAINED:
        (*State) = RUNNING;
8000cd88:	82 4f       	mov %d15,4
8000cd8a:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
8000cd8c:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskState);

  return ev;
}
8000cd8e:	00 90       	ret 

8000cd90 <SetRelAlarm>:
(
  VAR(AlarmType,  AUTOMATIC)  AlarmID,
  VAR(TickType,   AUTOMATIC)  increment,
  VAR(TickType,   AUTOMATIC)  cycle
)
{
8000cd90:	91 00 00 f8 	movh.a %a15,32768
8000cd94:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000cd98:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
8000cd9a:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000cd9c:	3f f4 03 80 	jlt.u %d4,%d15,8000cda2 <SetRelAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetRelAlarm);

  return ev;
}
8000cda0:	00 90       	ret 
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000cda2:	c8 7f       	ld.a %a15,[%a15]28
8000cda4:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000cda8:	c8 05       	ld.a %a5,[%a15]0
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = osEE_alarm_get_trigger_db(p_alarm_db)->p_counter_db;
8000cdaa:	99 54 04 00 	ld.a %a4,[%a5]4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cdae:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cdb2:	8f ff 0f 81 	and %d8,%d15,255
8000cdb6:	df 08 13 00 	jeq %d8,0,8000cddc <SetRelAlarm+0x4c>
#endif /* OSEE_HAS_CHECKS */
    {
      CONST(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      ev = osEE_alarm_set_rel(p_counter_db, p_alarm_db, increment, cycle);
8000cdba:	0b 56 10 48 	mov %e4,%d6,%d5
8000cdbe:	6d 00 4b 05 	call 8000d854 <osEE_alarm_set_rel>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cdc2:	4d c0 e2 ff 	mfcr %d15,$icr
8000cdc6:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cdca:	5f 83 eb 7f 	jeq %d3,%d8,8000cda0 <SetRelAlarm+0x10>
8000cdce:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cdd2:	cd cf e2 0f 	mtcr $icr,%d15
8000cdd6:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetRelAlarm);

  return ev;
}
8000cdda:	00 90       	ret 
8000cddc:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
8000cde0:	cd cf e2 0f 	mtcr $icr,%d15
8000cde4:	0d 00 c0 04 	isync 
8000cde8:	3c e9       	j 8000cdba <SetRelAlarm+0x2a>

8000cdea <SetAbsAlarm>:
(
  VAR(AlarmType,  AUTOMATIC)  AlarmID,
  VAR(TickType,   AUTOMATIC)  start,
  VAR(TickType,   AUTOMATIC)  cycle
)
{
8000cdea:	91 00 00 f8 	movh.a %a15,32768
8000cdee:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000cdf2:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
8000cdf4:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000cdf6:	3f f4 03 80 	jlt.u %d4,%d15,8000cdfc <SetAbsAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetAbsAlarm);

  return ev;
}
8000cdfa:	00 90       	ret 
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000cdfc:	c8 7f       	ld.a %a15,[%a15]28
8000cdfe:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000ce02:	c8 05       	ld.a %a5,[%a15]0
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = osEE_alarm_get_trigger_db(p_alarm_db)->p_counter_db;
8000ce04:	99 54 04 00 	ld.a %a4,[%a5]4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ce08:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000ce0c:	8f ff 0f 81 	and %d8,%d15,255
8000ce10:	df 08 13 00 	jeq %d8,0,8000ce36 <SetAbsAlarm+0x4c>
#endif /* OSEE_HAS_CHECKS */
    {
      CONST(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      ev = osEE_alarm_set_abs(p_counter_db, p_alarm_db, start, cycle);
8000ce14:	0b 56 10 48 	mov %e4,%d6,%d5
8000ce18:	6d 00 43 05 	call 8000d89e <osEE_alarm_set_abs>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ce1c:	4d c0 e2 ff 	mfcr %d15,$icr
8000ce20:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000ce24:	5f 83 eb 7f 	jeq %d3,%d8,8000cdfa <SetAbsAlarm+0x10>
8000ce28:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000ce2c:	cd cf e2 0f 	mtcr $icr,%d15
8000ce30:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetAbsAlarm);

  return ev;
}
8000ce34:	00 90       	ret 
8000ce36:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
8000ce3a:	cd cf e2 0f 	mtcr $icr,%d15
8000ce3e:	0d 00 c0 04 	isync 
8000ce42:	3c e9       	j 8000ce14 <SetAbsAlarm+0x2a>

8000ce44 <CancelAlarm>:
FUNC(StatusType, OS_CODE)
  CancelAlarm
(
  VAR(AlarmType, AUTOMATIC) AlarmID
)
{
8000ce44:	91 00 00 f8 	movh.a %a15,32768
8000ce48:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000ce4c:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
8000ce4e:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000ce50:	3f f4 03 80 	jlt.u %d4,%d15,8000ce56 <CancelAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_CancelAlarm);

  return ev;
}
8000ce54:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db  = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000ce56:	c8 7f       	ld.a %a15,[%a15]28
8000ce58:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000ce5c:	c8 04       	ld.a %a4,[%a15]0
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ce5e:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000ce62:	8f ff 0f 81 	and %d8,%d15,255
8000ce66:	df 08 11 00 	jeq %d8,0,8000ce88 <CancelAlarm+0x44>
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    ev = osEE_alarm_cancel(p_alarm_db);
8000ce6a:	6d 00 2d 05 	call 8000d8c4 <osEE_alarm_cancel>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ce6e:	4d c0 e2 ff 	mfcr %d15,$icr
8000ce72:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000ce76:	5f 83 ef 7f 	jeq %d3,%d8,8000ce54 <CancelAlarm+0x10>
8000ce7a:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000ce7e:	cd cf e2 0f 	mtcr $icr,%d15
8000ce82:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_CancelAlarm);

  return ev;
}
8000ce86:	00 90       	ret 
8000ce88:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
8000ce8c:	cd cf e2 0f 	mtcr $icr,%d15
8000ce90:	0d 00 c0 04 	isync 
8000ce94:	3c eb       	j 8000ce6a <CancelAlarm+0x26>

8000ce96 <GetAlarm>:
  GetAlarm
(
  VAR(AlarmType, AUTOMATIC)   AlarmID,
  VAR(TickRefType, AUTOMATIC) Tick
)
{
8000ce96:	91 00 00 f8 	movh.a %a15,32768
8000ce9a:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000ce9e:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
8000cea0:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000cea2:	3f f4 03 80 	jlt.u %d4,%d15,8000cea8 <GetAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarm);

  return ev;
}
8000cea6:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Tick == NULL) {
    ev = E_OS_PARAM_POINTER;
8000cea8:	3b e0 00 20 	mov %d2,14
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Tick == NULL) {
8000ceac:	bd 04 fd 7f 	jz.a %a4,8000cea6 <GetAlarm+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000ceb0:	c8 7f       	ld.a %a15,[%a15]28
8000ceb2:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000ceb6:	c8 0f       	ld.a %a15,[%a15]0
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ceb8:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cebc:	8f ff 0f 81 	and %d8,%d15,255
8000cec0:	f6 87       	jnz %d8,8000cece <GetAlarm+0x38>
8000cec2:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cec6:	cd cf e2 0f 	mtcr $icr,%d15
8000ceca:	0d 00 c0 04 	isync 
8000cece:	40 45       	mov.aa %a5,%a4
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    ev = osEE_alarm_get(p_alarm_db, Tick);
8000ced0:	40 f4       	mov.aa %a4,%a15
8000ced2:	6d 00 0d 05 	call 8000d8ec <osEE_alarm_get>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000ced6:	4d c0 e2 ff 	mfcr %d15,$icr
8000ceda:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cede:	5f 83 e4 7f 	jeq %d3,%d8,8000cea6 <GetAlarm+0x10>
8000cee2:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cee6:	cd cf e2 0f 	mtcr $icr,%d15
8000ceea:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarm);

  return ev;
}
8000ceee:	00 90       	ret 

8000cef0 <GetAlarmBase>:
  GetAlarmBase
(
  VAR(AlarmType, AUTOMATIC)         AlarmID,
  VAR(AlarmBaseRefType, AUTOMATIC)  Info
)
{
8000cef0:	91 00 00 f8 	movh.a %a15,32768
8000cef4:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000cef8:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
8000cefa:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000cefc:	3f f4 03 80 	jlt.u %d4,%d15,8000cf02 <GetAlarmBase+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarmBase);

  return ev;
}
8000cf00:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Info == NULL) {
    ev = E_OS_PARAM_POINTER;
8000cf02:	3b e0 00 20 	mov %d2,14
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Info == NULL) {
8000cf06:	bd 04 fd 7f 	jz.a %a4,8000cf00 <GetAlarmBase+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000cf0a:	c8 7f       	ld.a %a15,[%a15]28
8000cf0c:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
      p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = p_trigger_db->p_counter_db;
8000cf10:	c8 0f       	ld.a %a15,[%a15]0

    *Info = p_counter_db->info;
8000cf12:	c8 1f       	ld.a %a15,[%a15]4
8000cf14:	09 f2 44 09 	ld.d %e2,[%a15]4
8000cf18:	89 42 40 09 	st.d [%a4],%e2

    ev = E_OK;
8000cf1c:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarmBase);

  return ev;
}
8000cf1e:	00 90       	ret 

8000cf20 <WaitEvent>:
{
  VAR(StatusType, AUTOMATIC)  ev;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb       = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb       = p_cdb->p_ccb;
8000cf20:	91 00 00 48 	movh.a %a4,32768
8000cf24:	99 4d 54 50 	ld.a %a13,[%a4]1364 <80000554 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
8000cf28:	d4 dc       	ld.a %a12,[%a13]
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_curr_tcb  = p_curr->p_tcb;
8000cf2a:	cc c3       	ld.a %a15,[%a12]12
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cf2c:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cf30:	8f ff 0f 81 	and %d8,%d15,255
8000cf34:	f6 87       	jnz %d8,8000cf42 <WaitEvent+0x22>
8000cf36:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cf3a:	cd cf e2 0f 	mtcr $icr,%d15
8000cf3e:	0d 00 c0 04 	isync 
    /* Start Critical Section */
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();
    osEE_lock_core(p_cdb);

    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
8000cf42:	4c f3       	ld.w %d15,[%a15]12
8000cf44:	26 4f       	and %d15,%d4
8000cf46:	6e 0f       	jz %d15,8000cf64 <WaitEvent+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cf48:	4d c0 e2 ff 	mfcr %d15,$icr
8000cf4c:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cf50:	5f 82 08 00 	jeq %d2,%d8,8000cf60 <WaitEvent+0x40>
8000cf54:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cf58:	cd cf e2 0f 	mtcr $icr,%d15
8000cf5c:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_WaitEvent);

  return ev;
}
8000cf60:	82 02       	mov %d2,0
8000cf62:	00 90       	ret 
    osEE_lock_core(p_cdb);

    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
      /* Set the waiting mask */
      p_curr_tcb->wait_mask = Mask;
8000cf64:	68 24       	st.w [%a15]8,%d4

      p_curr_tcb->p_own_sn =
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
8000cf66:	d9 44 54 50 	lea %a4,[%a4]1364
8000cf6a:	d9 d5 04 00 	lea %a5,[%a13]4
8000cf6e:	6d 00 fa 01 	call 8000d362 <osEE_scheduler_core_pop_running>

      p_curr_tcb->status = OSEE_TASK_WAITING;

      osEE_unlock_core(p_cdb);

      osEE_change_context_from_running(p_curr, p_ccb->p_curr);
8000cf72:	d4 d5       	ld.a %a5,[%a13]
      p_curr_tcb->wait_mask = Mask;

      p_curr_tcb->p_own_sn =
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);

      p_curr_tcb->status = OSEE_TASK_WAITING;
8000cf74:	82 32       	mov %d2,3
    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
      /* Set the waiting mask */
      p_curr_tcb->wait_mask = Mask;

      p_curr_tcb->p_own_sn =
8000cf76:	e8 42       	st.a [%a15]16,%a2
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);

      p_curr_tcb->status = OSEE_TASK_WAITING;
8000cf78:	28 22       	st.b [%a15]2,%d2

      osEE_unlock_core(p_cdb);

      osEE_change_context_from_running(p_curr, p_ccb->p_curr);
8000cf7a:	40 c4       	mov.aa %a4,%a12
8000cf7c:	6d 00 d0 04 	call 8000d91c <osEE_change_context_from_running>

      /* Reset the waiting mask when we exit from the wait condition. */
      p_curr_tcb->wait_mask = 0U;
8000cf80:	68 2f       	st.w [%a15]8,%d15
8000cf82:	3c e3       	j 8000cf48 <WaitEvent+0x28>

8000cf84 <SetEvent>:
  SetEvent
(
  VAR(TaskType,      AUTOMATIC) TaskID,
  VAR(EventMaskType, AUTOMATIC) Mask
)
{
8000cf84:	91 00 00 f8 	movh.a %a15,32768
8000cf88:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000cf8c:	4c f2       	ld.w %d15,[%a15]8
  SetEvent
(
  VAR(TaskType,      AUTOMATIC) TaskID,
  VAR(EventMaskType, AUTOMATIC) Mask
)
{
8000cf8e:	20 08       	sub.a %sp,8
8000cf90:	82 32       	mov %d2,3
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000cf92:	7f f4 2b 80 	jge.u %d4,%d15,8000cfe8 <SetEvent+0x64>
    ev = E_OS_ID;
  } else {
    P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
      p_sn;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_waking_up = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000cf96:	c8 12       	ld.a %a2,[%a15]4
8000cf98:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
8000cf9c:	d4 24       	ld.a %a4,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cf9e:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000cfa2:	8f ff 0f 81 	and %d8,%d15,255
8000cfa6:	f6 87       	jnz %d8,8000cfb4 <SetEvent+0x30>
8000cfa8:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cfac:	cd cf e2 0f 	mtcr $icr,%d15
8000cfb0:	0d 00 c0 04 	isync 
8000cfb4:	02 54       	mov %d4,%d5
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    p_sn = osEE_task_event_set_mask(p_tdb_waking_up, Mask, &ev);
8000cfb6:	d9 a5 07 00 	lea %a5,[%sp]7
8000cfba:	6d 00 22 02 	call 8000d3fe <osEE_task_event_set_mask>

    if (p_sn != NULL) {
8000cfbe:	bc 27       	jz.a %a2,8000cfcc <SetEvent+0x48>
      /* Release the TASK (and the SN) */
      if (osEE_scheduler_task_unblocked(p_kdb, p_sn))
8000cfc0:	40 f4       	mov.aa %a4,%a15
8000cfc2:	40 25       	mov.aa %a5,%a2
8000cfc4:	6d 00 82 02 	call 8000d4c8 <osEE_scheduler_task_unblocked>
8000cfc8:	df 02 11 80 	jne %d2,0,8000cfea <SetEvent+0x66>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cfcc:	4d c0 e2 ff 	mfcr %d15,$icr
8000cfd0:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cfd4:	5f 82 08 00 	jeq %d2,%d8,8000cfe4 <SetEvent+0x60>
8000cfd8:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000cfdc:	cd cf e2 0f 	mtcr $icr,%d15
8000cfe0:	0d 00 c0 04 	isync 
8000cfe4:	39 a2 07 00 	ld.bu %d2,[%sp]7
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
8000cfe8:	00 90       	ret 

    if (p_sn != NULL) {
      /* Release the TASK (and the SN) */
      if (osEE_scheduler_task_unblocked(p_kdb, p_sn))
      {
        (void)osEE_scheduler_task_preemption_point(p_kdb);
8000cfea:	40 f4       	mov.aa %a4,%a15
8000cfec:	6d 00 d8 02 	call 8000d59c <osEE_scheduler_task_preemption_point>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000cff0:	4d c0 e2 ff 	mfcr %d15,$icr
8000cff4:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000cff8:	5f 82 f0 ff 	jne %d2,%d8,8000cfd8 <SetEvent+0x54>
8000cffc:	3c f4       	j 8000cfe4 <SetEvent+0x60>

8000cffe <GetEvent>:
  GetEvent
(
  VAR(TaskType, AUTOMATIC)          TaskID,
  VAR(EventMaskRefType, AUTOMATIC)  Event
)
{
8000cffe:	91 00 00 f8 	movh.a %a15,32768
8000d002:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000d006:	4c f2       	ld.w %d15,[%a15]8
    ev = E_OS_ID;
8000d008:	82 32       	mov %d2,3
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000d00a:	3f f4 03 80 	jlt.u %d4,%d15,8000d010 <GetEvent+0x12>
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
8000d00e:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_event = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000d010:	c8 1f       	ld.a %a15,[%a15]4
    if (p_tcb_event->status == OSEE_TASK_SUSPENDED) {
      ev = E_OS_STATE;
    } else
#endif /* OSEE_HAS_CHECKS */
    if (Event == NULL) {
      ev = E_OS_PARAM_POINTER;
8000d012:	3b e0 00 20 	mov %d2,14
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_event = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000d016:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_tcb_event = p_tdb_event->p_tcb;
8000d01a:	c8 0f       	ld.a %a15,[%a15]0
8000d01c:	c8 3f       	ld.a %a15,[%a15]12
    } else
    if (p_tcb_event->status == OSEE_TASK_SUSPENDED) {
      ev = E_OS_STATE;
    } else
#endif /* OSEE_HAS_CHECKS */
    if (Event == NULL) {
8000d01e:	bd 04 f8 7f 	jz.a %a4,8000d00e <GetEvent+0x10>
      ev = E_OS_PARAM_POINTER;
    } else
    {
      /* N.B. XXX This MUST Be ATOMIC! */
      (*Event) = p_tcb_event->event_mask;
8000d022:	4c f3       	ld.w %d15,[%a15]12

      ev = E_OK;
8000d024:	82 02       	mov %d2,0
    if (Event == NULL) {
      ev = E_OS_PARAM_POINTER;
    } else
    {
      /* N.B. XXX This MUST Be ATOMIC! */
      (*Event) = p_tcb_event->event_mask;
8000d026:	6c 40       	st.w [%a4]0,%d15
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
8000d028:	00 90       	ret 

8000d02a <ClearEvent>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb       = p_cdb->p_ccb;
8000d02a:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
8000d02e:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_curr_tcb  = p_curr->p_tcb;
8000d032:	c8 0f       	ld.a %a15,[%a15]0
8000d034:	c8 3f       	ld.a %a15,[%a15]12
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000d036:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000d03a:	8f ff 0f 21 	and %d2,%d15,255
8000d03e:	f6 27       	jnz %d2,8000d04c <ClearEvent+0x22>
8000d040:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000d044:	cd cf e2 0f 	mtcr $icr,%d15
8000d048:	0d 00 c0 04 	isync 
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();
    osEE_lock_core(p_cdb);
    /* XXX: Maybe we need to introduce an HAL for atomic Load-Modify-Store
            Operations */
    p_curr_tcb->event_mask &= ~Mask;
8000d04c:	4c f3       	ld.w %d15,[%a15]12
8000d04e:	0f 4f e0 40 	andn %d4,%d15,%d4
8000d052:	68 34       	st.w [%a15]12,%d4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000d054:	4d c0 e2 ff 	mfcr %d15,$icr
8000d058:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000d05c:	5f 23 08 00 	jeq %d3,%d2,8000d06c <ClearEvent+0x42>
8000d060:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000d064:	cd cf e2 0f 	mtcr $icr,%d15
8000d068:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ClearEvent);

  return ev;
}
8000d06c:	82 02       	mov %d2,0
8000d06e:	00 90       	ret 

8000d070 <GetCounterValue>:
  GetCounterValue
(
  VAR(CounterType, AUTOMATIC) CounterID,
  VAR(TickRefType, AUTOMATIC) Value
)
{
8000d070:	91 00 00 f8 	movh.a %a15,32768
8000d074:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000d078:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
8000d07a:	82 32       	mov %d2,3
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000d07c:	3f f4 03 80 	jlt.u %d4,%d15,8000d082 <GetCounterValue+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetCounterValue);

  return ev;
}
8000d080:	00 90       	ret 
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if (Value == NULL) {
    ev = E_OS_PARAM_POINTER;
8000d082:	3b e0 00 20 	mov %d2,14
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if (Value == NULL) {
8000d086:	bd 04 fd 7f 	jz.a %a4,8000d080 <GetCounterValue+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_CONST)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
8000d08a:	c8 5f       	ld.a %a15,[%a15]20
    wraps at its modulus. (SRS_Frt_00030, SRS_Frt_00031) */
/* EG  TODO: Add support for HARDWARE counters */

      (*Value) = p_counter_db->p_counter_cb->value;

      ev = E_OK;
8000d08c:	82 02       	mov %d2,0
  if (Value == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_CONST)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
8000d08e:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    of hardware timers (which drive counters) in such that the lowest value is
    zero and consecutive reads return an increasing count value until the timer
    wraps at its modulus. (SRS_Frt_00030, SRS_Frt_00031) */
/* EG  TODO: Add support for HARDWARE counters */

      (*Value) = p_counter_db->p_counter_cb->value;
8000d092:	c8 0f       	ld.a %a15,[%a15]0
8000d094:	c8 0f       	ld.a %a15,[%a15]0
8000d096:	4c f1       	ld.w %d15,[%a15]4
8000d098:	6c 40       	st.w [%a4]0,%d15
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetCounterValue);

  return ev;
}
8000d09a:	00 90       	ret 

8000d09c <GetElapsedValue>:
(
  VAR(CounterType, AUTOMATIC) CounterID,
  VAR(TickRefType, AUTOMATIC) Value,
  VAR(TickRefType, AUTOMATIC) ElapsedValue
)
{
8000d09c:	91 00 00 f8 	movh.a %a15,32768
8000d0a0:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000d0a4:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
8000d0a6:	82 32       	mov %d2,3
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000d0a8:	3f f4 03 80 	jlt.u %d4,%d15,8000d0ae <GetElapsedValue+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetElapsedValue);

  return ev;
}
8000d0ac:	00 90       	ret 
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if ((Value == NULL) || (ElapsedValue == NULL)) {
8000d0ae:	80 43       	mov.d %d3,%a4
8000d0b0:	80 55       	mov.d %d5,%a5
8000d0b2:	ba 03       	eq %d15,%d3,0
8000d0b4:	8b 05 e0 f4 	or.eq %d15,%d5,0
    ev = E_OS_PARAM_POINTER;
8000d0b8:	3b e0 00 20 	mov %d2,14
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if ((Value == NULL) || (ElapsedValue == NULL)) {
8000d0bc:	ee f8       	jnz %d15,8000d0ac <GetElapsedValue+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
8000d0be:	c8 5f       	ld.a %a15,[%a15]20
    CONST(TickType, AUTOMATIC)
      local_value = (*Value);
8000d0c0:	54 42       	ld.w %d2,[%a4]
  if ((Value == NULL) || (ElapsedValue == NULL)) {
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
8000d0c2:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000d0c6:	c8 0f       	ld.a %a15,[%a15]0
/* [SWS_Os_00382] If the input parameters in a call of GetElapsedValue()
     are valid, GetElapsedValue() shall return the number of elapsed ticks
     since the given <Value> value via <ElapsedValue> and shall return
     E_OK. (SRS_Frt_00034) */
      CONST(TickType, AUTOMATIC)
        local_curr_value = p_counter_db->p_counter_cb->value;
8000d0c8:	c8 02       	ld.a %a2,[%a15]0
8000d0ca:	4c 21       	ld.w %d15,[%a2]4
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
        /* Timer did not pass the <value> yet */
        (local_curr_value - local_value):
8000d0cc:	3f 2f 07 80 	jlt.u %d15,%d2,8000d0da <GetElapsedValue+0x3e>
8000d0d0:	52 22       	sub %d2,%d15,%d2

/* [SWS_Os_00533] Caveats of GetElapsedValue(): If the timer already passed the
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
8000d0d2:	74 52       	st.w [%a5],%d2
        ((p_counter_db->info.maxallowedvalue -
          (local_value - local_curr_value)) + 1U);

/* [SWS_Os_00460] GetElapsedValue() shall return the current tick value of the
    counter in the <Value> parameter. */
      (*Value) = local_curr_value;
8000d0d4:	6c 40       	st.w [%a4]0,%d15

      ev = E_OK;
8000d0d6:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetElapsedValue);

  return ev;
}
8000d0d8:	00 90       	ret 
8000d0da:	48 13       	ld.w %d3,[%a15]4
8000d0dc:	42 f3       	add %d3,%d15
8000d0de:	c2 13       	add %d3,1
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
        /* Timer did not pass the <value> yet */
        (local_curr_value - local_value):
8000d0e0:	0b 23 80 20 	sub %d2,%d3,%d2
8000d0e4:	3c f7       	j 8000d0d2 <GetElapsedValue+0x36>

8000d0e6 <IncrementCounter>:
FUNC(StatusType, OS_CODE)
  IncrementCounter
(
  VAR(CounterType, AUTOMATIC) CounterID
)
{
8000d0e6:	91 00 00 f8 	movh.a %a15,32768
8000d0ea:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00285] If the input parameter <CounterID> in a call of
    IncrementCounter() is not valid OR the counter is a hardware counter,
    IncrementCounter() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000d0ee:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
8000d0f0:	82 32       	mov %d2,3
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00285] If the input parameter <CounterID> in a call of
    IncrementCounter() is not valid OR the counter is a hardware counter,
    IncrementCounter() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000d0f2:	3f f4 03 80 	jlt.u %d4,%d15,8000d0f8 <IncrementCounter+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_IncrementCounter);

  return ev;
}
8000d0f6:	00 90       	ret 
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
8000d0f8:	c8 52       	ld.a %a2,[%a15]20
8000d0fa:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
8000d0fe:	d4 24       	ld.a %a4,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000d100:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000d104:	8f ff 0f 81 	and %d8,%d15,255
8000d108:	df 08 1b 00 	jeq %d8,0,8000d13e <IncrementCounter+0x58>
      CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();

/* N.B. Multi-core critical sections are handled inside
   TODO: Pass flags to osEE_counter_increment so it could re-enable
         interrupts/lower IPL outside critical sections. */
      osEE_counter_increment(p_counter_db);
8000d10c:	6d 00 fa 02 	call 8000d700 <osEE_counter_increment>
  osEE_get_curr_task
(
  void
)
{
  return osEE_get_curr_core()->p_ccb->p_curr ;
8000d110:	91 00 00 28 	movh.a %a2,32768
8000d114:	99 22 54 50 	ld.a %a2,[%a2]1364 <80000554 <osEE_cdb_var>>

/* [SWS_Os_00529] Caveats of IncrementCounter(): If called from a task,
    rescheduling may take place. */
      if (osEE_get_curr_task()->task_type <= OSEE_TASK_TYPE_EXTENDED) {
8000d118:	d4 22       	ld.a %a2,[%a2]
8000d11a:	39 2f 14 00 	ld.bu %d15,[%a2]20 <80000554 <osEE_cdb_var>>
8000d11e:	bf 2f 17 80 	jlt.u %d15,2,8000d14c <IncrementCounter+0x66>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000d122:	4d c0 e2 ff 	mfcr %d15,$icr
8000d126:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000d12a:	5f 82 08 00 	jeq %d2,%d8,8000d13a <IncrementCounter+0x54>
8000d12e:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000d132:	cd cf e2 0f 	mtcr $icr,%d15
8000d136:	0d 00 c0 04 	isync 
        (void)osEE_scheduler_task_preemption_point(p_kdb);
      }

      osEE_end_primitive(flags);

      ev = E_OK;
8000d13a:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_IncrementCounter);

  return ev;
}
8000d13c:	00 90       	ret 
8000d13e:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
8000d142:	cd cf e2 0f 	mtcr $icr,%d15
8000d146:	0d 00 c0 04 	isync 
8000d14a:	3c e1       	j 8000d10c <IncrementCounter+0x26>
      osEE_counter_increment(p_counter_db);

/* [SWS_Os_00529] Caveats of IncrementCounter(): If called from a task,
    rescheduling may take place. */
      if (osEE_get_curr_task()->task_type <= OSEE_TASK_TYPE_EXTENDED) {
        (void)osEE_scheduler_task_preemption_point(p_kdb);
8000d14c:	40 f4       	mov.aa %a4,%a15
8000d14e:	6d 00 27 02 	call 8000d59c <osEE_scheduler_task_preemption_point>
8000d152:	3c e8       	j 8000d122 <IncrementCounter+0x3c>

8000d154 <GetISRID>:
8000d154:	91 00 00 f8 	movh.a %a15,32768
8000d158:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
8000d15c:	c8 0f       	ld.a %a15,[%a15]0
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
    isr_id = p_tdb->tid;
  } else {
    isr_id = INVALID_ISR;
8000d15e:	82 f2       	mov %d2,-1
{
  VAR(ISRType, AUTOMATIC) isr_id;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
8000d160:	39 ff 14 00 	ld.bu %d15,[%a15]20
8000d164:	1e 22       	jeq %d15,2,8000d168 <GetISRID+0x14>
  } else {
    isr_id = INVALID_ISR;
  }

  return isr_id;
}
8000d166:	00 90       	ret 
  VAR(ISRType, AUTOMATIC) isr_id;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
    isr_id = p_tdb->tid;
8000d168:	48 42       	ld.w %d2,[%a15]16
  } else {
    isr_id = INVALID_ISR;
  }

  return isr_id;
}
8000d16a:	00 90       	ret 

8000d16c <osEE_scheduler_task_wrapper_restore>:
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
8000d16c:	cc 43       	ld.a %a15,[%a4]12
8000d16e:	82 4f       	mov %d15,4
8000d170:	28 2f       	st.b [%a15]2,%d15
8000d172:	00 90       	ret 

8000d174 <osEE_scheduler_task_wrapper_run>:
  osEE_scheduler_task_wrapper_run
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_to
)
{
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
8000d174:	cc 43       	ld.a %a15,[%a4]12
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
8000d176:	82 4f       	mov %d15,4
FUNC(void, OS_CODE)
  osEE_scheduler_task_wrapper_run
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_to
)
{
8000d178:	40 4c       	mov.aa %a12,%a4
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
8000d17a:	08 12       	ld.bu %d2,[%a15]1
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
8000d17c:	28 2f       	st.b [%a15]2,%d15
)
{
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
  osEE_scheduler_task_wrapper_restore(p_tdb_to);

  if (task_priority < OSEE_ISR_ALL_PRIO) {
8000d17e:	8b f2 0f f2 	eq %d15,%d2,255
8000d182:	ee 10       	jnz %d15,8000d1a2 <osEE_scheduler_task_wrapper_run+0x2e>
8000d184:	4d c0 e2 ff 	mfcr %d15,$icr

/* We always use virtual priorities */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_set_ipl(TaskPrio virt_prio)
{
  OsEE_icr icr  = osEE_tc_get_icr();
  icr.bits.ccpn = (virt_prio < OSEE_ISR2_PRIO_BIT)?
8000d188:	37 02 48 30 	extr %d3,%d2,0,8
8000d18c:	82 04       	mov %d4,0
8000d18e:	bf 03 4d 00 	jlt %d3,0,8000d228 <osEE_scheduler_task_wrapper_run+0xb4>
8000d192:	37 4f 08 f0 	insert %d15,%d15,%d4,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000d196:	cd cf e2 0f 	mtcr $icr,%d15
8000d19a:	0d 00 c0 04 	isync 
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
8000d19e:	0d 00 00 03 	enable 
    /* Set-up IPL at current TASK level in addition to enable IRQ */
    osEE_hal_set_ipl(task_priority);
    osEE_hal_enableIRQ();
  }
  p_tdb_to->task_func();
8000d1a2:	cc c6       	ld.a %a15,[%a12]24

  /* Reset ISR Counters */
/* [SWS_Os_00239] If a task returns from the entry function without making a
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
8000d1a4:	82 0f       	mov %d15,0
  if (task_priority < OSEE_ISR_ALL_PRIO) {
    /* Set-up IPL at current TASK level in addition to enable IRQ */
    osEE_hal_set_ipl(task_priority);
    osEE_hal_enableIRQ();
  }
  p_tdb_to->task_func();
8000d1a6:	2d 0f 00 00 	calli %a15
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
    p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
8000d1aa:	91 00 00 f8 	movh.a %a15,32768
8000d1ae:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
  /* I won't re-enable OS Interrupts since I'm going to enter rescheduling
     critical section */
  if (p_ccb->s_isr_all_cnt > 0U) {
8000d1b2:	39 f2 1c 00 	ld.bu %d2,[%a15]28 <80000554 <osEE_cdb_var>>

  /* Reset ISR Counters */
/* [SWS_Os_00239] If a task returns from the entry function without making a
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
8000d1b6:	e9 ff 1d 00 	st.b [%a15]29 <80000554 <osEE_cdb_var>>,%d15
  /* I won't re-enable OS Interrupts since I'm going to enter rescheduling
     critical section */
  if (p_ccb->s_isr_all_cnt > 0U) {
8000d1ba:	76 28       	jz %d2,8000d1ca <osEE_scheduler_task_wrapper_run+0x56>
    p_ccb->s_isr_all_cnt = 0U;
8000d1bc:	e9 ff 1c 00 	st.b [%a15]28,%d15
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000d1c0:	4c f5       	ld.w %d15,[%a15]20
8000d1c2:	cd cf e2 0f 	mtcr $icr,%d15
8000d1c6:	0d 00 c0 04 	isync 
    osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
  }
  if (p_ccb->d_isr_all_cnt > 0U) {
8000d1ca:	39 ff 1e 00 	ld.bu %d15,[%a15]30
8000d1ce:	6e 06       	jz %d15,8000d1da <osEE_scheduler_task_wrapper_run+0x66>
    p_ccb->d_isr_all_cnt = 0U;
8000d1d0:	82 0f       	mov %d15,0
8000d1d2:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
8000d1d6:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000d1da:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000d1de:	8f ff 0f 21 	and %d2,%d15,255
8000d1e2:	f6 27       	jnz %d2,8000d1f0 <osEE_scheduler_task_wrapper_run+0x7c>
8000d1e4:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000d1e8:	cd cf e2 0f 	mtcr $icr,%d15
8000d1ec:	0d 00 c0 04 	isync 

  (void)osEE_begin_primitive();

  osEE_stack_monitoring(p_cdb);

  if (p_to_term->task_type == OSEE_TASK_TYPE_ISR2) {
8000d1f0:	39 cf 14 00 	ld.bu %d15,[%a12]20
8000d1f4:	99 c2 0c 00 	ld.a %a2,[%a12]12
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
8000d1f8:	cc 21       	ld.a %a15,[%a2]4

  (void)osEE_begin_primitive();

  osEE_stack_monitoring(p_cdb);

  if (p_to_term->task_type == OSEE_TASK_TYPE_ISR2) {
8000d1fa:	1e 2e       	jeq %d15,2,8000d216 <osEE_scheduler_task_wrapper_run+0xa2>
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
8000d1fc:	bc f8       	jz.a %a15,8000d20c <osEE_scheduler_task_wrapper_run+0x98>
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
8000d1fe:	82 0f       	mov %d15,0
    && (p_tcb->p_last_m->p_cb->p_owner == p_tdb)
#endif /* OSEE_HAS_SPINLOCKS */
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
8000d200:	c8 0f       	ld.a %a15,[%a15]0
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
8000d202:	68 2f       	st.w [%a15]8,%d15
      osEE_hal_spin_unlock(p_tcb->p_last_m->p_spinlock_arch);
    }
#endif /* OSEE_HAS_SPINLOCKS */

    /* Pop the M head */
    p_tcb->p_last_m = p_last_m_cb->p_next;
8000d204:	c8 0f       	ld.a %a15,[%a15]0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
8000d206:	bd 0f fd ff 	jnz.a %a15,8000d200 <osEE_scheduler_task_wrapper_run+0x8c>
8000d20a:	ec 21       	st.a [%a2]4,%a15
8000d20c:	99 c4 04 00 	ld.a %a4,[%a12]4
8000d210:	a0 05       	mov.a %a5,0
8000d212:	1d 00 52 04 	j 8000dab6 <osEE_hal_terminate_ctx>
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
8000d216:	82 0f       	mov %d15,0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
8000d218:	bd 0f fa 7f 	jz.a %a15,8000d20c <osEE_scheduler_task_wrapper_run+0x98>
    && (p_tcb->p_last_m->p_cb->p_owner == p_tdb)
#endif /* OSEE_HAS_SPINLOCKS */
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
8000d21c:	c8 0f       	ld.a %a15,[%a15]0
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
8000d21e:	68 2f       	st.w [%a15]8,%d15
      osEE_hal_spin_unlock(p_tcb->p_last_m->p_spinlock_arch);
    }
#endif /* OSEE_HAS_SPINLOCKS */

    /* Pop the M head */
    p_tcb->p_last_m = p_last_m_cb->p_next;
8000d220:	c8 0f       	ld.a %a15,[%a15]0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
8000d222:	bd 0f fd ff 	jnz.a %a15,8000d21c <osEE_scheduler_task_wrapper_run+0xa8>
8000d226:	3c f2       	j 8000d20a <osEE_scheduler_task_wrapper_run+0x96>
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000d228:	8f f2 07 21 	and %d2,%d2,127
8000d22c:	1b 12 00 40 	addi %d4,%d2,1
8000d230:	3c b1       	j 8000d192 <osEE_scheduler_task_wrapper_run+0x1e>

8000d232 <osEE_idle_hook_wrapper>:
FUNC(void, OS_CODE)
  osEE_idle_hook_wrapper
(
  void
)
{
8000d232:	91 00 00 28 	movh.a %a2,32768
8000d236:	99 2f 54 50 	ld.a %a15,[%a2]1364 <80000554 <osEE_cdb_var>>
  /* Schedule Here: Autostart TASKs */
  CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();
  (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
  osEE_end_primitive(flags);
#endif /* !OSEE_STARTOS_RETURN && !OSEE_API_DYNAMIC && !OSEE_HAS_AUTOSTART_TASK */
  while (p_cdb->p_ccb->os_status == OSEE_KERNEL_STARTED) {
8000d23a:	39 ff 10 00 	ld.bu %d15,[%a15]16 <80000554 <osEE_cdb_var>>
8000d23e:	df 2f fe 7f 	jeq %d15,2,8000d23a <osEE_idle_hook_wrapper+0x8>
    }
#else
    ; /* Empty Endless Loop */
#endif /* OSEE_HAS_IDLEHOOK || OSEE_API_DYNAMIC */
  }
  osEE_idle_task_terminate(p_cdb->p_idle_task);
8000d242:	d9 22 54 50 	lea %a2,[%a2]1364 <80000554 <osEE_cdb_var>>
8000d246:	99 24 04 00 	ld.a %a4,[%a2]4 <80000004 <BootModeHeader0+0x4>>
8000d24a:	1d 00 80 03 	j 8000d94a <osEE_idle_task_terminate>

8000d24e <osEE_scheduler_rq_insert>:
  P2VAR(OsEE_RQ, AUTOMATIC, OS_APPL_DATA)       p_rq,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)       p_sn_new,
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb_new
)
{
  p_sn_new->p_tdb = p_tdb_new;
8000d24e:	b5 56 04 00 	st.a [%a5]4,%a6
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
8000d252:	d4 42       	ld.a %a2,[%a4]
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
8000d254:	39 62 1c 00 	ld.bu %d2,[%a6]28
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000d258:	bd 02 15 00 	jz.a %a2,8000d282 <osEE_scheduler_rq_insert+0x34>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
8000d25c:	cc 21       	ld.a %a15,[%a2]4
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
8000d25e:	39 ff 1c 00 	ld.bu %d15,[%a15]28
8000d262:	7f 2f 09 80 	jge.u %d15,%d2,8000d274 <osEE_scheduler_rq_insert+0x26>
8000d266:	3c 0e       	j 8000d282 <osEE_scheduler_rq_insert+0x34>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
8000d268:	c8 13       	ld.a %a3,[%a15]4
8000d26a:	39 3f 1c 00 	ld.bu %d15,[%a3]28
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
8000d26e:	3f 2f 06 80 	jlt.u %d15,%d2,8000d27a <osEE_scheduler_rq_insert+0x2c>
8000d272:	40 f2       	mov.aa %a2,%a15
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000d274:	cc 20       	ld.a %a15,[%a2]0
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000d276:	bd 0f f9 ff 	jnz.a %a15,8000d268 <osEE_scheduler_rq_insert+0x1a>
      break;
    }
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
8000d27a:	f4 25       	st.a [%a2],%a5
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;
8000d27c:	82 02       	mov %d2,0
  } else {
    (*pp_first)   = p_sn_new;
    head_changed  = OSEE_TRUE;
  }

  p_sn_new->p_next = p_curr;
8000d27e:	ec 50       	st.a [%a5]0,%a15
8000d280:	00 90       	ret 
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
  } else {
    (*pp_first)   = p_sn_new;
8000d282:	f4 45       	st.a [%a4],%a5
8000d284:	40 2f       	mov.aa %a15,%a2
    head_changed  = OSEE_TRUE;
8000d286:	82 12       	mov %d2,1
8000d288:	3c fb       	j 8000d27e <osEE_scheduler_rq_insert+0x30>

8000d28a <osEE_scheduler_core_rq_preempt_stk>:
(
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
8000d28a:	d4 43       	ld.a %a3,[%a4]
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;
8000d28c:	99 32 0c 00 	ld.a %a2,[%a3]12
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
8000d290:	cc 50       	ld.a %a15,[%a5]0
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;

  VAR(OsEE_bool, AUTOMATIC)                     is_rq_preemption = OSEE_FALSE;
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)      p_ret_tdb;

  if (p_ret_sn != NULL) {
8000d292:	bd 02 26 00 	jz.a %a2,8000d2de <osEE_scheduler_core_rq_preempt_stk+0x54>
    p_ret_tdb = p_ret_sn->p_tdb;
8000d296:	99 22 04 00 	ld.a %a2,[%a2]4
    if (p_rq_sn != NULL) {
8000d29a:	bd 0f 1f 00 	jz.a %a15,8000d2d8 <osEE_scheduler_core_rq_preempt_stk+0x4e>
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000d29e:	c8 16       	ld.a %a6,[%a15]4

  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
8000d2a0:	99 24 0c 00 	ld.a %a4,[%a2]12
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000d2a4:	99 66 0c 00 	ld.a %a6,[%a6]12
  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
8000d2a8:	39 42 01 00 	ld.bu %d2,[%a4]1
8000d2ac:	0c 61       	ld.bu %d15,[%a6]1
8000d2ae:	7f f2 15 80 	jge.u %d2,%d15,8000d2d8 <osEE_scheduler_core_rq_preempt_stk+0x4e>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000d2b2:	82 2f       	mov %d15,2
8000d2b4:	2c 42       	st.b [%a4]2,%d15
    p_ret_tdb = NULL;
  }

  if (is_rq_preemption) {
    /* Extract from ready queue */
    (*p_rq)       = p_rq_sn->p_next;
8000d2b6:	4c f0       	ld.w %d15,[%a15]0
8000d2b8:	6c 50       	st.w [%a5]0,%d15
(
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
8000d2ba:	c8 14       	ld.a %a4,[%a15]4
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
8000d2bc:	4c 33       	ld.w %d15,[%a3]12
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
8000d2be:	99 45 0c 00 	ld.a %a5,[%a4]12
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
8000d2c2:	68 0f       	st.w [%a15]0,%d15
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  p_ccb->p_stk_sn               = p_rq_sn;
8000d2c4:	ec 33       	st.a [%a3]12,%a15
  p_ccb->p_curr                 = p_tdb;
8000d2c6:	f4 34       	st.a [%a3],%a4

  /* Adjust actual priority with dispatch priority: if needed */
  {
    CONST(TaskPrio, AUTOMATIC)
      dispatch_prio = p_tdb->dispatch_prio;
8000d2c8:	39 4f 1d 00 	ld.bu %d15,[%a4]29
    if (p_tcb->current_prio < dispatch_prio) {
8000d2cc:	39 52 01 00 	ld.bu %d2,[%a5]1
8000d2d0:	7f f2 06 80 	jge.u %d2,%d15,8000d2dc <osEE_scheduler_core_rq_preempt_stk+0x52>
      p_tcb->current_prio = dispatch_prio;
8000d2d4:	2c 51       	st.b [%a5]1,%d15
8000d2d6:	00 90       	ret 
    osEE_scheduler_stk_next(p_ccb, p_rq_sn);
  } else {
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    p_ret_sn  = NULL;
#else
    p_ret_tdb = NULL;
8000d2d8:	a0 02       	mov.a %a2,0
8000d2da:	00 90       	ret 
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  return p_ret_sn;
#else
  return p_ret_tdb;
#endif /* OSEE_ALLOW_TASK_MIGRATION */
}
8000d2dc:	00 90       	ret 
    osEE_scheduler_stk_next(p_ccb, p_rq_sn);
  } else {
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    p_ret_sn  = NULL;
#else
    p_ret_tdb = NULL;
8000d2de:	a0 02       	mov.a %a2,0

        p_ret_tcb->status = OSEE_TASK_READY_STACKED;
        is_rq_preemption  = OSEE_TRUE;
      }
    }
  } else if (p_rq_sn != NULL) {
8000d2e0:	bd 0f fe 7f 	jz.a %a15,8000d2dc <osEE_scheduler_core_rq_preempt_stk+0x52>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
8000d2e4:	99 42 04 00 	ld.a %a2,[%a4]4
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000d2e8:	99 24 0c 00 	ld.a %a4,[%a2]12
8000d2ec:	3c e3       	j 8000d2b2 <osEE_scheduler_core_rq_preempt_stk+0x28>

8000d2ee <osEE_sn_priority_insert>:
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA)     pp_first,
  P2VAR(OsEE_SN  , AUTOMATIC, OS_APPL_DATA)     p_sn_new,
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
8000d2ee:	cc 51       	ld.a %a15,[%a5]4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
8000d2f0:	c8 32       	ld.a %a2,[%a15]12
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
8000d2f2:	df 04 1b 00 	jeq %d4,0,8000d328 <osEE_sn_priority_insert+0x3a>
8000d2f6:	39 f2 1c 00 	ld.bu %d2,[%a15]28
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
8000d2fa:	cc 40       	ld.a %a15,[%a4]0
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000d2fc:	a0 02       	mov.a %a2,0
8000d2fe:	7c fa       	jnz.a %a15,8000d312 <osEE_sn_priority_insert+0x24>
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
  } else {
    (*pp_first)   = p_sn_new;
8000d300:	f4 45       	st.a [%a4],%a5
    head_changed  = OSEE_TRUE;
8000d302:	82 12       	mov %d2,1
  }

  p_sn_new->p_next = p_curr;
8000d304:	ec 50       	st.a [%a5]0,%a15

  return head_changed;
}
8000d306:	00 90       	ret 
    }

    if (new_task_prio <= prio_to_check)
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000d308:	c8 03       	ld.a %a3,[%a15]0
8000d30a:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000d30c:	bd 03 28 00 	jz.a %a3,8000d35c <osEE_sn_priority_insert+0x6e>
8000d310:	40 3f       	mov.aa %a15,%a3
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
8000d312:	c8 13       	ld.a %a3,[%a15]4
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
8000d314:	39 3f 1c 00 	ld.bu %d15,[%a3]28
8000d318:	7f 2f f8 ff 	jge.u %d15,%d2,8000d308 <osEE_sn_priority_insert+0x1a>
    } else {
      break;
    }
  }

  if (p_prev != NULL) {
8000d31c:	bd 02 f2 7f 	jz.a %a2,8000d300 <osEE_sn_priority_insert+0x12>
    p_prev->p_next = p_sn_new;
8000d320:	f4 25       	st.a [%a2],%a5
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;
8000d322:	82 02       	mov %d2,0
  } else {
    (*pp_first)   = p_sn_new;
    head_changed  = OSEE_TRUE;
  }

  p_sn_new->p_next = p_curr;
8000d324:	ec 50       	st.a [%a5]0,%a15

  return head_changed;
}
8000d326:	00 90       	ret 
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
8000d328:	cc 40       	ld.a %a15,[%a4]0
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
8000d32a:	39 22 01 00 	ld.bu %d2,[%a2]1
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000d32e:	a0 02       	mov.a %a2,0
8000d330:	bd 0f e8 7f 	jz.a %a15,8000d300 <osEE_sn_priority_insert+0x12>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;
8000d334:	c8 13       	ld.a %a3,[%a15]4

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
    } else {
      prio_to_check = p_cur_tcb->current_prio;
8000d336:	99 33 0c 00 	ld.a %a3,[%a3]12
    }

    if (new_task_prio <= prio_to_check)
8000d33a:	0c 31       	ld.bu %d15,[%a3]1
8000d33c:	3f 2f f0 ff 	jlt.u %d15,%d2,8000d31c <osEE_sn_priority_insert+0x2e>
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000d340:	c8 03       	ld.a %a3,[%a15]0
8000d342:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000d344:	bc 3c       	jz.a %a3,8000d35c <osEE_sn_priority_insert+0x6e>
8000d346:	40 3f       	mov.aa %a15,%a3
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;
8000d348:	c8 13       	ld.a %a3,[%a15]4

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
    } else {
      prio_to_check = p_cur_tcb->current_prio;
8000d34a:	99 33 0c 00 	ld.a %a3,[%a3]12
    }

    if (new_task_prio <= prio_to_check)
8000d34e:	0c 31       	ld.bu %d15,[%a3]1
8000d350:	3f 2f e6 ff 	jlt.u %d15,%d2,8000d31c <osEE_sn_priority_insert+0x2e>
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000d354:	c8 03       	ld.a %a3,[%a15]0
8000d356:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000d358:	bd 03 f7 ff 	jnz.a %a3,8000d346 <osEE_sn_priority_insert+0x58>
8000d35c:	40 f2       	mov.aa %a2,%a15
8000d35e:	a0 0f       	mov.a %a15,0
8000d360:	3c e0       	j 8000d320 <osEE_sn_priority_insert+0x32>

8000d362 <osEE_scheduler_core_pop_running>:
(
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb         = p_cdb->p_ccb;
8000d362:	d4 43       	ld.a %a3,[%a4]
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_prev_stk_sn = p_ccb->p_stk_sn;
8000d364:	99 32 0c 00 	ld.a %a2,[%a3]12
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_next_stk_sn = p_prev_stk_sn->p_next;
8000d368:	d4 26       	ld.a %a6,[%a2]

  /* Pop the current STK SN, if not IDLE TASK. This function MUST not be
   * called inside IDLE TASK. */
  p_ccb->p_stk_sn = p_next_stk_sn;
8000d36a:	b5 36 0c 00 	st.a [%a3]12,%a6
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
8000d36e:	cc 50       	ld.a %a15,[%a5]0
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;

  VAR(OsEE_bool, AUTOMATIC)                     is_rq_preemption = OSEE_FALSE;
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)      p_ret_tdb;

  if (p_ret_sn != NULL) {
8000d370:	bd 06 27 00 	jz.a %a6,8000d3be <osEE_scheduler_core_pop_running+0x5c>
    p_ret_tdb = p_ret_sn->p_tdb;
8000d374:	99 64 04 00 	ld.a %a4,[%a6]4
    if (p_rq_sn != NULL) {
8000d378:	bd 0f 20 00 	jz.a %a15,8000d3b8 <osEE_scheduler_core_pop_running+0x56>
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000d37c:	c8 17       	ld.a %a7,[%a15]4

  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
8000d37e:	99 44 0c 00 	ld.a %a4,[%a4]12
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000d382:	99 77 0c 00 	ld.a %a7,[%a7]12
  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
8000d386:	39 42 01 00 	ld.bu %d2,[%a4]1
8000d38a:	0c 71       	ld.bu %d15,[%a7]1
8000d38c:	7f f2 16 80 	jge.u %d2,%d15,8000d3b8 <osEE_scheduler_core_pop_running+0x56>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000d390:	82 2f       	mov %d15,2
8000d392:	2c 42       	st.b [%a4]2,%d15
    p_ret_tdb = NULL;
  }

  if (is_rq_preemption) {
    /* Extract from ready queue */
    (*p_rq)       = p_rq_sn->p_next;
8000d394:	4c f0       	ld.w %d15,[%a15]0
8000d396:	6c 50       	st.w [%a5]0,%d15
(
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
8000d398:	c8 14       	ld.a %a4,[%a15]4
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
8000d39a:	4c 33       	ld.w %d15,[%a3]12
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
8000d39c:	99 45 0c 00 	ld.a %a5,[%a4]12
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
8000d3a0:	68 0f       	st.w [%a15]0,%d15
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  p_ccb->p_stk_sn               = p_rq_sn;
8000d3a2:	ec 33       	st.a [%a3]12,%a15
  p_ccb->p_curr                 = p_tdb;
8000d3a4:	f4 34       	st.a [%a3],%a4

  /* Adjust actual priority with dispatch priority: if needed */
  {
    CONST(TaskPrio, AUTOMATIC)
      dispatch_prio = p_tdb->dispatch_prio;
8000d3a6:	39 4f 1d 00 	ld.bu %d15,[%a4]29
    if (p_tcb->current_prio < dispatch_prio) {
8000d3aa:	39 52 01 00 	ld.bu %d2,[%a5]1
8000d3ae:	7f f2 04 80 	jge.u %d2,%d15,8000d3b6 <osEE_scheduler_core_pop_running+0x54>
      p_tcb->current_prio = dispatch_prio;
8000d3b2:	2c 51       	st.b [%a5]1,%d15
8000d3b4:	00 90       	ret 
    }
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  }

  return p_prev_stk_sn;
}
8000d3b6:	00 90       	ret 
      }
#endif /* OSEE_HAS_POSTTASKHOOK */

      if (p_curr_stk_sn != NULL) {
        /* Resume STK TASK */
        p_tdb_stk = p_curr_stk_sn->p_tdb;
8000d3b8:	4c 61       	ld.w %d15,[%a6]4
      } else {
        /* Resume IDLE TASK */
        p_tdb_stk = p_cdb->p_idle_task;
      }

      p_ccb->p_curr            = p_tdb_stk;
8000d3ba:	6c 30       	st.w [%a3]0,%d15
8000d3bc:	00 90       	ret 

        p_ret_tcb->status = OSEE_TASK_READY_STACKED;
        is_rq_preemption  = OSEE_TRUE;
      }
    }
  } else if (p_rq_sn != NULL) {
8000d3be:	bc f6       	jz.a %a15,8000d3ca <osEE_scheduler_core_pop_running+0x68>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000d3c0:	99 44 04 00 	ld.a %a4,[%a4]4
8000d3c4:	99 44 0c 00 	ld.a %a4,[%a4]12
8000d3c8:	3c e4       	j 8000d390 <osEE_scheduler_core_pop_running+0x2e>
      if (p_curr_stk_sn != NULL) {
        /* Resume STK TASK */
        p_tdb_stk = p_curr_stk_sn->p_tdb;
      } else {
        /* Resume IDLE TASK */
        p_tdb_stk = p_cdb->p_idle_task;
8000d3ca:	4c 41       	ld.w %d15,[%a4]4
8000d3cc:	3c f7       	j 8000d3ba <osEE_scheduler_core_pop_running+0x58>

8000d3ce <osEE_task_activated>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(StatusType, AUTOMATIC)                    ev;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act = p_tdb_act->p_tcb;
8000d3ce:	cc 43       	ld.a %a15,[%a4]12
#else
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
8000d3d0:	39 43 1e 00 	ld.bu %d3,[%a4]30
    ++p_tcb_act->current_num_of_act;
    ev = E_OK;
  } else {
    ev = E_OS_LIMIT;
8000d3d4:	82 42       	mov %d2,4
#else
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
8000d3d6:	0c f0       	ld.bu %d15,[%a15]0
8000d3d8:	3f 3f 03 80 	jlt.u %d15,%d3,8000d3de <osEE_task_activated+0x10>
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return ev;
}
8000d3dc:	00 90       	ret 
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
    ++p_tcb_act->current_num_of_act;
8000d3de:	c2 1f       	add %d15,1
8000d3e0:	28 0f       	st.b [%a15]0,%d15
    ev = E_OK;
8000d3e2:	82 02       	mov %d2,0
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return ev;
}
8000d3e4:	00 90       	ret 

8000d3e6 <osEE_task_end>:
(
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb
)
{
  /* It has to be called already in Multi-Core critical section */
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
8000d3e6:	cc 43       	ld.a %a15,[%a4]12

  p_tcb->current_prio = p_tdb->ready_prio;
8000d3e8:	39 4f 1c 00 	ld.bu %d15,[%a4]28
8000d3ec:	28 1f       	st.b [%a15]1,%d15

  --p_tcb->current_num_of_act;
8000d3ee:	0c f0       	ld.bu %d15,[%a15]0
8000d3f0:	c2 ff       	add %d15,-1
8000d3f2:	16 ff       	and %d15,255
8000d3f4:	28 0f       	st.b [%a15]0,%d15

  if (p_tcb->current_num_of_act == 0U) {
8000d3f6:	8b 0f 20 f2 	ne %d15,%d15,0
8000d3fa:	28 2f       	st.b [%a15]2,%d15
8000d3fc:	00 90       	ret 

8000d3fe <osEE_task_event_set_mask>:
{
  /* Initialize the return value to NULL to handle failed error checks. */
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_own_sn        = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_waking_up = p_tdb_waking_up->p_tcb;
8000d3fe:	cc 43       	ld.a %a15,[%a4]12
    *p_ev = E_OS_STATE;
  } else
#endif /* OSEE_HAS_CHECKS */
  {
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;
8000d400:	02 42       	mov %d2,%d4
8000d402:	02 43       	mov %d3,%d4

    *p_ev = E_OK;
8000d404:	82 0f       	mov %d15,0
    *p_ev = E_OS_STATE;
  } else
#endif /* OSEE_HAS_CHECKS */
  {
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;
8000d406:	49 f2 4c 08 	ldmst [%a15]12,%e2

    *p_ev = E_OK;
8000d40a:	2c 50       	st.b [%a5]0,%d15

    if ((p_tcb_waking_up->wait_mask & Mask) != 0U) {
8000d40c:	4c f2       	ld.w %d15,[%a15]8
  P2VAR(StatusType, AUTOMATIC, OS_APPL_DATA)  p_ev
)
{
  /* Initialize the return value to NULL to handle failed error checks. */
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_own_sn        = NULL;
8000d40e:	a0 02       	mov.a %a2,0
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;

    *p_ev = E_OK;

    if ((p_tcb_waking_up->wait_mask & Mask) != 0U) {
8000d410:	26 f4       	and %d4,%d15
8000d412:	76 45       	jz %d4,8000d41c <osEE_task_event_set_mask+0x1e>
      p_own_sn = p_tcb_waking_up->p_own_sn;
8000d414:	c8 42       	ld.a %a2,[%a15]16

      /* Set p_own_sn of waking up task to NULL so it won't be inserted in
         RQ more than once. */
      if (p_own_sn != NULL) {
8000d416:	bc 23       	jz.a %a2,8000d41c <osEE_task_event_set_mask+0x1e>
        p_tcb_waking_up->p_own_sn = NULL;
8000d418:	82 0f       	mov %d15,0
8000d41a:	68 4f       	st.w [%a15]16,%d15
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return p_own_sn;
}
8000d41c:	00 90       	ret 

8000d41e <osEE_activate_isr2>:
  osEE_stack_monitoring(osEE_get_curr_core());
#endif /* OSEE_HAS_STACK_MONITORING */
  {
    CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA) p_kdb = osEE_get_kernel();
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_act_tdb = (*p_kdb->p_tdb_ptr_array)[isr2_id];
8000d41e:	91 00 00 48 	movh.a %a4,32768
8000d422:	d9 44 70 40 	lea %a4,[%a4]1328 <80000530 <osEE_kdb_var>>
8000d426:	cc 41       	ld.a %a15,[%a4]4
    /* Mark the TASK as Activated (I don't need to protect this increment
       since ISRs cannot be activated by another core (exception done for
       IPI, that have to be handled in a special way in any case). */
    ++p_act_tdb->p_tcb->current_num_of_act;

    osEE_scheduler_task_set_running(p_kdb, p_act_tdb, NULL);
8000d428:	a0 06       	mov.a %a6,0
  osEE_stack_monitoring(osEE_get_curr_core());
#endif /* OSEE_HAS_STACK_MONITORING */
  {
    CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA) p_kdb = osEE_get_kernel();
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_act_tdb = (*p_kdb->p_tdb_ptr_array)[isr2_id];
8000d42a:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000d42e:	c8 05       	ld.a %a5,[%a15]0

    /* Mark the TASK as Activated (I don't need to protect this increment
       since ISRs cannot be activated by another core (exception done for
       IPI, that have to be handled in a special way in any case). */
    ++p_act_tdb->p_tcb->current_num_of_act;
8000d430:	cc 53       	ld.a %a15,[%a5]12
8000d432:	0c f0       	ld.bu %d15,[%a15]0
8000d434:	c2 1f       	add %d15,1
8000d436:	28 0f       	st.b [%a15]0,%d15

    osEE_scheduler_task_set_running(p_kdb, p_act_tdb, NULL);
8000d438:	1d 00 c4 00 	j 8000d5c0 <osEE_scheduler_task_set_running>

8000d43c <osEE_scheduler_task_activated>:
{
  VAR(OsEE_bool, AUTOMATIC)   is_preemption;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act   = p_tdb_act->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb       = p_cdb->p_ccb;
8000d43c:	91 00 00 f8 	movh.a %a15,32768
8000d440:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr      = p_ccb->p_curr;
8000d444:	c8 04       	ld.a %a4,[%a15]0
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(OsEE_bool, AUTOMATIC)   is_preemption;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act   = p_tdb_act->p_tcb;
8000d446:	99 52 0c 00 	ld.a %a2,[%a5]12 <80000554 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb       = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr      = p_ccb->p_curr;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_curr_tcb  = p_curr->p_tcb;
8000d44a:	99 43 0c 00 	ld.a %a3,[%a4]12 <80000554 <osEE_cdb_var>>
  osEE_scheduler_task_activated
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
8000d44e:	40 56       	mov.aa %a6,%a5
    }
    is_preemption = OSEE_FALSE;
  } else
#endif /* !OSEE_SINGLECORE */
  /* Preemption Check */
  if (p_curr_tcb->current_prio < p_tcb_act->current_prio) {
8000d450:	0c 21       	ld.bu %d15,[%a2]1
8000d452:	39 32 01 00 	ld.bu %d2,[%a3]1
8000d456:	3f f2 13 80 	jlt.u %d2,%d15,8000d47c <osEE_scheduler_task_activated+0x40>
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
8000d45a:	0c 22       	ld.bu %d15,[%a2]2
8000d45c:	ee 05       	jnz %d15,8000d466 <osEE_scheduler_task_activated+0x2a>
    p_tcb_act->status = OSEE_TASK_READY;
8000d45e:	82 12       	mov %d2,1
8000d460:	e9 22 02 00 	st.b [%a2]2,%d2
  osEE_task_event_reset_mask
(
  P2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)  p_tcb
)
{
  p_tcb->event_mask = 0U;
8000d464:	6c 23       	st.w [%a2]12,%d15
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000d466:	c8 25       	ld.a %a5,[%a15]8
    osEE_task_event_reset_mask(p_tcb_act);
  }

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000d468:	d9 f4 04 00 	lea %a4,[%a15]4
  (*pp_first)              = p_sn_allocated->p_next;
8000d46c:	4c 50       	ld.w %d15,[%a5]0
8000d46e:	68 2f       	st.w [%a15]8,%d15
  p_sn_allocated->p_next  = NULL;
8000d470:	82 0f       	mov %d15,0
8000d472:	6c 50       	st.w [%a5]0,%d15
8000d474:	6d ff ed fe 	call 8000d24e <osEE_scheduler_rq_insert>
    /* Actually Insert the activated in READY Queue */
    (void)osEE_scheduler_task_insert_rq(p_ccb, p_tdb_act, p_tcb_act);

    osEE_unlock_core(p_cdb);

    is_preemption = OSEE_FALSE;
8000d478:	82 02       	mov %d2,0
  }

  return is_preemption;
}
8000d47a:	00 90       	ret 
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000d47c:	c8 22       	ld.a %a2,[%a15]8
  (*pp_first)              = p_sn_allocated->p_next;
8000d47e:	4c 20       	ld.w %d15,[%a2]0
8000d480:	68 2f       	st.w [%a15]8,%d15
        osEE_call_post_task_hook(p_ccb);
      }
#endif /* OSEE_HAS_POSTTASKHOOK */

    /* Set Previous TASK status as Ready but stacked */
    p_curr_tcb->status = OSEE_TASK_READY_STACKED;
8000d482:	82 2f       	mov %d15,2
8000d484:	2c 32       	st.b [%a3]2,%d15

    /* Set the activated TASK as current */
    p_new_stk->p_tdb            = p_tdb_act;
    p_new_stk->p_next           = p_ccb->p_stk_sn;
8000d486:	4c f3       	ld.w %d15,[%a15]12

    /* Set Previous TASK status as Ready but stacked */
    p_curr_tcb->status = OSEE_TASK_READY_STACKED;

    /* Set the activated TASK as current */
    p_new_stk->p_tdb            = p_tdb_act;
8000d488:	b5 25 04 00 	st.a [%a2]4,%a5
    p_new_stk->p_next           = p_ccb->p_stk_sn;
8000d48c:	6c 20       	st.w [%a2]0,%d15
    p_ccb->p_stk_sn             = p_new_stk;
8000d48e:	e8 32       	st.a [%a15]12,%a2
    p_ccb->p_curr               = p_tdb_act;
8000d490:	e8 05       	st.a [%a15]0,%a5
8000d492:	cc 53       	ld.a %a15,[%a5]12
8000d494:	82 0f       	mov %d15,0
8000d496:	68 3f       	st.w [%a15]12,%d15
    osEE_task_event_reset_mask(p_tdb_act->p_tcb);

    osEE_unlock_core(p_cdb);

    osEE_change_context_from_running(p_curr, p_tdb_act);
8000d498:	6d 00 42 02 	call 8000d91c <osEE_change_context_from_running>

    is_preemption = OSEE_TRUE;
8000d49c:	82 12       	mov %d2,1
8000d49e:	00 90       	ret 

8000d4a0 <osEE_scheduler_task_insert>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(OsEE_bool, AUTOMATIC)   head_changed;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_act     = p_tdb_act->p_tcb;
8000d4a0:	cc 53       	ld.a %a15,[%a5]12
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb         = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb         = p_cdb->p_ccb;
8000d4a2:	91 00 00 28 	movh.a %a2,32768
  osEE_scheduler_task_insert
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
8000d4a6:	40 56       	mov.aa %a6,%a5
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
8000d4a8:	0c f2       	ld.bu %d15,[%a15]2
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_act     = p_tdb_act->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb         = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb         = p_cdb->p_ccb;
8000d4aa:	99 24 54 50 	ld.a %a4,[%a2]1364 <80000554 <osEE_cdb_var>>
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
8000d4ae:	ee 04       	jnz %d15,8000d4b6 <osEE_scheduler_task_insert+0x16>
    p_tcb_act->status = OSEE_TASK_READY;
8000d4b0:	82 12       	mov %d2,1
8000d4b2:	28 22       	st.b [%a15]2,%d2
8000d4b4:	68 3f       	st.w [%a15]12,%d15
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000d4b6:	99 45 08 00 	ld.a %a5,[%a4]8 <80000003 <BootModeHeader0+0x3>>
  (*pp_first)              = p_sn_allocated->p_next;
8000d4ba:	4c 50       	ld.w %d15,[%a5]0
8000d4bc:	6c 42       	st.w [%a4]8,%d15
  p_sn_allocated->p_next  = NULL;
8000d4be:	82 0f       	mov %d15,0
8000d4c0:	6c 50       	st.w [%a5]0,%d15
    osEE_task_event_reset_mask(p_tcb_act);
  }

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000d4c2:	b0 44       	add.a %a4,4
8000d4c4:	1d ff c5 fe 	j 8000d24e <osEE_scheduler_rq_insert>

8000d4c8 <osEE_scheduler_task_unblocked>:
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_tdb_released = p_sn_released->p_tdb;
8000d4c8:	99 56 04 00 	ld.a %a6,[%a5]4
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
8000d4cc:	91 00 00 28 	movh.a %a2,32768
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_tdb_released = p_sn_released->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
8000d4d0:	cc 63       	ld.a %a15,[%a6]12
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
8000d4d2:	19 2f 54 50 	ld.w %d15,[%a2]1364
  osEE_scheduler_task_unblocked
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn_released
)
{
8000d4d6:	20 08       	sub.a %sp,8
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
8000d4d8:	78 01       	st.w [%sp]4,%d15

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
8000d4da:	82 2f       	mov %d15,2
8000d4dc:	28 2f       	st.b [%a15]2,%d15
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000d4de:	99 a4 04 00 	ld.a %a4,[%sp]4
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
  p_tcb_released->current_prio = p_tdb_released->ready_prio;
8000d4e2:	39 6f 1c 00 	ld.bu %d15,[%a6]28
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000d4e6:	b0 44       	add.a %a4,4
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
  p_tcb_released->current_prio = p_tdb_released->ready_prio;
8000d4e8:	28 1f       	st.b [%a15]1,%d15
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000d4ea:	6d ff b2 fe 	call 8000d24e <osEE_scheduler_rq_insert>
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn_released
)
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
8000d4ee:	82 0f       	mov %d15,0
  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
    p_sn_released, p_tdb_released);

  if (rq_head_changed == OSEE_TRUE) {
8000d4f0:	df 12 0c 80 	jne %d2,1,8000d508 <osEE_scheduler_task_unblocked+0x40>
    is_preemption = (p_tcb_released->current_prio >
      p_ccb->p_curr->p_tcb->current_prio);
8000d4f4:	99 a3 04 00 	ld.a %a3,[%sp]4
8000d4f8:	d4 32       	ld.a %a2,[%a3]
8000d4fa:	99 22 0c 00 	ld.a %a2,[%a2]12

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
    p_sn_released, p_tdb_released);

  if (rq_head_changed == OSEE_TRUE) {
    is_preemption = (p_tcb_released->current_prio >
8000d4fe:	0c f1       	ld.bu %d15,[%a15]1
8000d500:	39 22 01 00 	ld.bu %d2,[%a2]1
8000d504:	0b f2 30 f1 	lt.u %d15,%d2,%d15
    }
  }
#endif /* !OSEE_SINGLECORE */

  return is_preemption;
}
8000d508:	02 f2       	mov %d2,%d15
8000d50a:	00 90       	ret 

8000d50c <osEE_scheduler_task_terminated>:
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
8000d50c:	91 00 00 f8 	movh.a %a15,32768
8000d510:	99 fc 54 50 	ld.a %a12,[%a15]1364 <80000554 <osEE_cdb_var>>
  /* Touch unused parameters */
  (void)p_kdb;
  osEE_lock_core(p_cdb);
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_term  = p_ccb->p_curr;
8000d514:	d4 c6       	ld.a %a6,[%a12]
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
8000d516:	d9 fd 54 50 	lea %a13,[%a15]1364 <80000554 <osEE_cdb_var>>
  osEE_lock_core(p_cdb);
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_term  = p_ccb->p_curr;
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_tcb_term  = p_tdb_term->p_tcb;
8000d51a:	cc 63       	ld.a %a15,[%a6]12

    /* Prepare the TDB from return value */
    (*pp_tdb_from) = p_tdb_term;
8000d51c:	f4 56       	st.a [%a5],%a6
  osEE_scheduler_task_terminated
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
8000d51e:	20 08       	sub.a %sp,8
      p_tcb_term  = p_tdb_term->p_tcb;

    /* Prepare the TDB from return value */
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
8000d520:	0c f2       	ld.bu %d15,[%a15]2
8000d522:	9e 4c       	jeq %d15,4,8000d55a <osEE_scheduler_task_terminated+0x4e>
      /* In Normal Termination => SN released */
      osEE_sn_release(&p_ccb->p_free_sn, p_sn_term);
    } else {
      /* Handle ChainTask */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = p_ccb->p_stk_sn;
8000d524:	99 c5 0c 00 	ld.a %a5,[%a12]12

      /* Pop the current STK SN, if not IDLE TASK. This function MUST not be
       * called inside IDLE TASK. */
      p_ccb->p_stk_sn = p_sn_term->p_next;
8000d528:	4c 50       	ld.w %d15,[%a5]0
8000d52a:	6c c3       	st.w [%a12]12,%d15
      /* Wait to see p_ccb->p_curr until you are completely sure to what set */

      /* I need to release internal resource for Chained TASK
       * (set ready prio instead of dispatch prio) to let RQ Tasks 'preempt'
       * the Chained. */
      p_tcb_term->current_prio = p_tdb_term->ready_prio;
8000d52c:	39 6f 1c 00 	ld.bu %d15,[%a6]28
8000d530:	28 1f       	st.b [%a15]1,%d15
      p_tcb_term->status = OSEE_TASK_READY;
8000d532:	82 1f       	mov %d15,1
8000d534:	28 2f       	st.b [%a15]2,%d15
#if (defined(OSEE_HAS_EVENTS))
      /* If this activation is the last of a TASK, a chaining is
       * a transition from SUSPENDED to READY so I need to reset Events. */
      if (p_tcb_term->current_num_of_act == 1U) {
8000d536:	0c f0       	ld.bu %d15,[%a15]0
8000d538:	1e 1e       	jeq %d15,1,8000d554 <osEE_scheduler_task_terminated+0x48>
        osEE_task_event_reset_mask(p_tcb_term);
      }
#endif /* OSEE_HAS_EVENTS */

      (void)osEE_scheduler_rq_insert(&p_ccb->rq, p_sn_term, p_tdb_term);
8000d53a:	d9 cf 04 00 	lea %a15,[%a12]4
8000d53e:	40 f4       	mov.aa %a4,%a15
8000d540:	6d ff 87 fe 	call 8000d24e <osEE_scheduler_rq_insert>

      {
        CONSTP2VAR(OsEE_preempt, AUTOMATIC, OS_APPL_DATA)
          p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);
8000d544:	40 d4       	mov.aa %a4,%a13
8000d546:	40 f5       	mov.aa %a5,%a15
8000d548:	6d ff a1 fe 	call 8000d28a <osEE_scheduler_core_rq_preempt_stk>

        if (p_prev == NULL) {
8000d54c:	bd 02 20 00 	jz.a %a2,8000d58c <osEE_scheduler_task_terminated+0x80>
           * Not Needed to Check Idle TASK since just reinserted the chained
           * in RQ */
          p_tdb_to                = p_ccb->p_stk_sn->p_tdb;
          p_ccb->p_curr           = p_tdb_to;
        } else {
          p_tdb_to = p_ccb->p_curr;
8000d550:	d4 c2       	ld.a %a2,[%a12]
    }
  }
  osEE_unlock_core(p_cdb);

  return p_tdb_to;
}
8000d552:	00 90       	ret 
8000d554:	82 0f       	mov %d15,0
8000d556:	68 3f       	st.w [%a15]12,%d15
8000d558:	3c f1       	j 8000d53a <osEE_scheduler_task_terminated+0x2e>
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
      /* Normal Termination */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
8000d55a:	40 d4       	mov.aa %a4,%a13
8000d55c:	d9 c5 04 00 	lea %a5,[%a12]4
8000d560:	b5 a6 04 00 	st.a [%sp]4,%a6
8000d564:	6d ff ff fe 	call 8000d362 <osEE_scheduler_core_pop_running>

      p_tdb_to = p_ccb->p_curr;

      /* Handle if there was another activation of the same TASK already
       * as Head of RQ */
      if (p_tdb_term != p_tdb_to) {
8000d568:	99 a6 04 00 	ld.a %a6,[%sp]4
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
      /* Normal Termination */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
8000d56c:	40 2d       	mov.aa %a13,%a2

      p_tdb_to = p_ccb->p_curr;
8000d56e:	d4 c2       	ld.a %a2,[%a12]

      /* Handle if there was another activation of the same TASK already
       * as Head of RQ */
      if (p_tdb_term != p_tdb_to) {
8000d570:	7d 26 12 00 	jeq.a %a6,%a2,8000d594 <osEE_scheduler_task_terminated+0x88>
        osEE_task_end(p_tdb_term);
8000d574:	40 64       	mov.aa %a4,%a6
8000d576:	b5 a2 04 00 	st.a [%sp]4,%a2
8000d57a:	6d ff 36 ff 	call 8000d3e6 <osEE_task_end>
8000d57e:	99 a2 04 00 	ld.a %a2,[%sp]4
(
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first,
  P2VAR(OsEE_SN  , AUTOMATIC, OS_APPL_DATA) p_to_free
)
{
  p_to_free->p_next = (*pp_first);
8000d582:	4c c2       	ld.w %d15,[%a12]8
8000d584:	6c d0       	st.w [%a13]0,%d15
  (*pp_first)       = p_to_free;
8000d586:	b5 cd 08 00 	st.a [%a12]8,%a13
8000d58a:	00 90       	ret 

        if (p_prev == NULL) {
          /* Restore Stacked.
           * Not Needed to Check Idle TASK since just reinserted the chained
           * in RQ */
          p_tdb_to                = p_ccb->p_stk_sn->p_tdb;
8000d58c:	cc c3       	ld.a %a15,[%a12]12
8000d58e:	c8 12       	ld.a %a2,[%a15]4
          p_ccb->p_curr           = p_tdb_to;
8000d590:	f4 c2       	st.a [%a12],%a2
8000d592:	00 90       	ret 
#if (defined(OSEE_HAS_PRETASKHOOK))
        /* If TDB_TERM is equal to TDB_TO, the following assure that
         * PreTaskHook will be called */
        p_ccb->p_last_tdb_hook = NULL;
#endif /* OSEE_HAS_PRETASKHOOK */
        --p_tcb_term->current_num_of_act;
8000d594:	0c f0       	ld.bu %d15,[%a15]0
8000d596:	c2 ff       	add %d15,-1
8000d598:	28 0f       	st.b [%a15]0,%d15
8000d59a:	3c f4       	j 8000d582 <osEE_scheduler_task_terminated+0x76>

8000d59c <osEE_scheduler_task_preemption_point>:
)
{
  VAR(OsEE_bool, AUTOMATIC)                     is_preemption;
  P2VAR(OsEE_preempt, AUTOMATIC, OS_APPL_DATA)  p_prev;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
8000d59c:	91 00 00 48 	movh.a %a4,32768
8000d5a0:	99 4f 54 50 	ld.a %a15,[%a4]1364 <80000554 <osEE_cdb_var>>
  /* Touch unused parameters */
  (void)p_kdb;
  /* Lock the Scheduler */
  osEE_lock_core(p_cdb);

  p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);
8000d5a4:	d9 44 54 50 	lea %a4,[%a4]1364 <80000554 <osEE_cdb_var>>
8000d5a8:	d9 f5 04 00 	lea %a5,[%a15]4 <80000554 <osEE_cdb_var>>
8000d5ac:	6d ff 6f fe 	call 8000d28a <osEE_scheduler_core_rq_preempt_stk>

    osEE_change_context_from_running(p_prev, p_curr);

    is_preemption = OSEE_TRUE;
  } else {
    is_preemption = OSEE_FALSE;
8000d5b0:	82 02       	mov %d2,0
  p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);

  /* Unlock the Scheduler (critical section terminated) */
  osEE_unlock_core(p_cdb);

  if (p_prev != NULL) {
8000d5b2:	bc 26       	jz.a %a2,8000d5be <osEE_scheduler_task_preemption_point+0x22>
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr = p_ccb->p_curr;

    osEE_change_context_from_running(p_prev, p_curr);
8000d5b4:	c8 05       	ld.a %a5,[%a15]0
8000d5b6:	40 24       	mov.aa %a4,%a2
8000d5b8:	6d 00 b2 01 	call 8000d91c <osEE_change_context_from_running>

    is_preemption = OSEE_TRUE;
8000d5bc:	82 12       	mov %d2,1
  } else {
    is_preemption = OSEE_FALSE;
  }

  return is_preemption;
}
8000d5be:	00 90       	ret 

8000d5c0 <osEE_scheduler_task_set_running>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb,
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
8000d5c0:	91 00 00 f8 	movh.a %a15,32768
8000d5c4:	99 ff 54 50 	ld.a %a15,[%a15]1364 <80000554 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_preempted = p_ccb->p_curr;
8000d5c8:	c8 04       	ld.a %a4,[%a15]0
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
8000d5ca:	99 42 0c 00 	ld.a %a2,[%a4]12 <80000554 <osEE_cdb_var>>
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_preempted = p_ccb->p_curr;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;
8000d5ce:	48 32       	ld.w %d2,[%a15]12

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
8000d5d0:	0c 22       	ld.bu %d15,[%a2]2
8000d5d2:	1e 49       	jeq %d15,4,8000d5e4 <osEE_scheduler_task_set_running+0x24>
    p_preempted->p_tcb->status  = OSEE_TASK_READY_STACKED;
  }
  p_ccb->p_curr                 = p_tdb;
8000d5d4:	e8 05       	st.a [%a15]0,%a5

  /* Touch unused parameters */
  (void)p_kdb;
  if (p_sn == NULL) {
8000d5d6:	bc 6c       	jz.a %a6,8000d5ee <osEE_scheduler_task_set_running+0x2e>
    osEE_lock_core(p_cdb);
    /* Alloc the SN for the new Running TASK */
    p_ccb->p_stk_sn             = osEE_sn_alloc(&p_ccb->p_free_sn);
    osEE_unlock_core(p_cdb);
  } else {
    p_ccb->p_stk_sn             = p_sn;
8000d5d8:	e8 36       	st.a [%a15]12,%a6
  }

  /* In Scheduler partitioned the TASK are stacked */
  p_ccb->p_stk_sn->p_tdb        = p_tdb;
8000d5da:	b5 65 04 00 	st.a [%a6]4,%a5
  p_ccb->p_stk_sn->p_next       = p_preempted_sn;
8000d5de:	74 62       	st.w [%a6],%d2

  osEE_change_context_from_running(p_preempted, p_tdb);
8000d5e0:	1d 00 9e 01 	j 8000d91c <osEE_change_context_from_running>
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
    p_preempted->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000d5e4:	82 2f       	mov %d15,2
8000d5e6:	2c 22       	st.b [%a2]2,%d15
  }
  p_ccb->p_curr                 = p_tdb;
8000d5e8:	e8 05       	st.a [%a15]0,%a5

  /* Touch unused parameters */
  (void)p_kdb;
  if (p_sn == NULL) {
8000d5ea:	bd 06 f7 ff 	jnz.a %a6,8000d5d8 <osEE_scheduler_task_set_running+0x18>
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000d5ee:	c8 22       	ld.a %a2,[%a15]8
  (*pp_first)              = p_sn_allocated->p_next;
8000d5f0:	4c 20       	ld.w %d15,[%a2]0
8000d5f2:	68 2f       	st.w [%a15]8,%d15
  p_sn_allocated->p_next  = NULL;
8000d5f4:	f4 26       	st.a [%a2],%a6
    osEE_lock_core(p_cdb);
    /* Alloc the SN for the new Running TASK */
    p_ccb->p_stk_sn             = osEE_sn_alloc(&p_ccb->p_free_sn);
8000d5f6:	e8 32       	st.a [%a15]12,%a2
8000d5f8:	40 26       	mov.aa %a6,%a2
  } else {
    p_ccb->p_stk_sn             = p_sn;
  }

  /* In Scheduler partitioned the TASK are stacked */
  p_ccb->p_stk_sn->p_tdb        = p_tdb;
8000d5fa:	b5 65 04 00 	st.a [%a6]4,%a5
  p_ccb->p_stk_sn->p_next       = p_preempted_sn;
8000d5fe:	74 62       	st.w [%a6],%d2

  osEE_change_context_from_running(p_preempted, p_tdb);
8000d600:	1d 00 8e 01 	j 8000d91c <osEE_change_context_from_running>

8000d604 <osEE_counter_insert_rel_trigger>:
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db,
  VAR(TickType, AUTOMATIC)                       delta
)
{
8000d604:	d4 46       	ld.a %a6,[%a4]
8000d606:	4c 41       	ld.w %d15,[%a4]4
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
8000d608:	cc 60       	ld.a %a15,[%a6]0
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
8000d60a:	19 65 04 00 	ld.w %d5,[%a6]4

  if ((maxallowedvalue - delta) >= value) {
8000d60e:	52 43       	sub %d3,%d15,%d4
8000d610:	1b f5 ff 6f 	addi %d6,%d5,-1
8000d614:	42 46       	add %d6,%d4
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
8000d616:	d4 54       	ld.a %a4,[%a5]
    when = value + delta;
8000d618:	0b 54 00 20 	add %d2,%d4,%d5
8000d61c:	5a f6       	sub %d15,%d6,%d15
8000d61e:	0b 53 30 41 	lt.u %d4,%d3,%d5
8000d622:	2b 2f 40 44 	sel %d4,%d4,%d15,%d2
8000d626:	59 44 04 00 	st.w [%a4]4,%d4
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
8000d62a:	82 12       	mov %d2,1
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
8000d62c:	a0 03       	mov.a %a3,0
8000d62e:	01 0f 90 34 	nez.a %d3,%a15
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d632:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000d636:	26 32       	and %d2,%d3
8000d638:	df 02 14 00 	jeq %d2,0,8000d660 <osEE_counter_insert_rel_trigger+0x5c>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
8000d63c:	c8 02       	ld.a %a2,[%a15]0
8000d63e:	4c 21       	ld.w %d15,[%a2]4

    if (current_when > counter_value) {
8000d640:	7f f5 15 80 	jge.u %d5,%d15,8000d66a <osEE_counter_insert_rel_trigger+0x66>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000d644:	02 62       	mov %d2,%d6
8000d646:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
8000d64a:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
8000d64c:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000d64e:	6e f4       	jz %d15,8000d636 <osEE_counter_insert_rel_trigger+0x32>
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
8000d650:	40 f3       	mov.aa %a3,%a15
8000d652:	cc 20       	ld.a %a15,[%a2]0
8000d654:	82 12       	mov %d2,1
8000d656:	01 0f 90 34 	nez.a %d3,%a15
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000d65a:	26 32       	and %d2,%d3
8000d65c:	df 02 f0 ff 	jne %d2,0,8000d63c <osEE_counter_insert_rel_trigger+0x38>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
8000d660:	bc 3b       	jz.a %a3,8000d676 <osEE_counter_insert_rel_trigger+0x72>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
8000d662:	d4 32       	ld.a %a2,[%a3]
8000d664:	f4 25       	st.a [%a2],%a5
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000d666:	ec 40       	st.a [%a4]0,%a15
8000d668:	00 90       	ret 
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d66a:	0b f4 50 f1 	ge.u %d15,%d4,%d15
8000d66e:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
8000d670:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d672:	6e e2       	jz %d15,8000d636 <osEE_counter_insert_rel_trigger+0x32>
8000d674:	3c ee       	j 8000d650 <osEE_counter_insert_rel_trigger+0x4c>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
8000d676:	f4 65       	st.a [%a6],%a5
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000d678:	ec 40       	st.a [%a4]0,%a15
8000d67a:	00 90       	ret 

8000d67c <osEE_counter_insert_abs_trigger>:
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db,
  VAR(TickType, AUTOMATIC)                       when
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
8000d67c:	d4 44       	ld.a %a4,[%a4]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
8000d67e:	cc 40       	ld.a %a15,[%a4]0
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
8000d680:	d4 56       	ld.a %a6,[%a5]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
8000d682:	19 45 04 00 	ld.w %d5,[%a4]4
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
8000d686:	82 12       	mov %d2,1

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
8000d688:	59 64 04 00 	st.w [%a6]4,%d4
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
8000d68c:	a0 03       	mov.a %a3,0
8000d68e:	01 0f 90 34 	nez.a %d3,%a15
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d692:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000d696:	26 32       	and %d2,%d3
8000d698:	df 02 14 00 	jeq %d2,0,8000d6c0 <osEE_counter_insert_abs_trigger+0x44>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
8000d69c:	c8 02       	ld.a %a2,[%a15]0
8000d69e:	4c 21       	ld.w %d15,[%a2]4

    if (current_when > counter_value) {
8000d6a0:	7f f5 15 80 	jge.u %d5,%d15,8000d6ca <osEE_counter_insert_abs_trigger+0x4e>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000d6a4:	02 62       	mov %d2,%d6
8000d6a6:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
8000d6aa:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
8000d6ac:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000d6ae:	6e f4       	jz %d15,8000d696 <osEE_counter_insert_abs_trigger+0x1a>
8000d6b0:	40 f3       	mov.aa %a3,%a15
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
8000d6b2:	cc 20       	ld.a %a15,[%a2]0
8000d6b4:	82 12       	mov %d2,1
8000d6b6:	01 0f 90 34 	nez.a %d3,%a15
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000d6ba:	26 32       	and %d2,%d3
8000d6bc:	df 02 f0 ff 	jne %d2,0,8000d69c <osEE_counter_insert_abs_trigger+0x20>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
8000d6c0:	bc 3b       	jz.a %a3,8000d6d6 <osEE_counter_insert_abs_trigger+0x5a>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
8000d6c2:	d4 32       	ld.a %a2,[%a3]
8000d6c4:	f4 25       	st.a [%a2],%a5
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000d6c6:	ec 60       	st.a [%a6]0,%a15
8000d6c8:	00 90       	ret 
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d6ca:	0b f4 50 f1 	ge.u %d15,%d4,%d15
8000d6ce:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
8000d6d0:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d6d2:	6e e2       	jz %d15,8000d696 <osEE_counter_insert_abs_trigger+0x1a>
8000d6d4:	3c ee       	j 8000d6b0 <osEE_counter_insert_abs_trigger+0x34>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
8000d6d6:	f4 45       	st.a [%a4],%a5
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000d6d8:	ec 60       	st.a [%a6]0,%a15
8000d6da:	00 90       	ret 

8000d6dc <osEE_counter_cancel_trigger>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
8000d6dc:	cc 40       	ld.a %a15,[%a4]0
  osEE_counter_cancel_trigger
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db
)
{
8000d6de:	80 53       	mov.d %d3,%a5
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  CONSTP2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb  = p_trigger_db->p_trigger_cb;
8000d6e0:	d4 52       	ld.a %a2,[%a5]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
8000d6e2:	4c f0       	ld.w %d15,[%a15]0

  if (p_current == p_trigger_db) {
8000d6e4:	3e 3b       	jeq %d15,%d3,8000d6fa <osEE_counter_cancel_trigger+0x1e>
    p_counter_cb->trigger_queue = p_trigger_cb->p_next;
  } else {
    P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_previous;
    do {
      p_previous = p_current;
      p_current  = p_current->p_trigger_cb->p_next;
8000d6e6:	60 f3       	mov.a %a3,%d15
8000d6e8:	cc 30       	ld.a %a15,[%a3]0
8000d6ea:	4c f0       	ld.w %d15,[%a15]0
    } while ((p_current != NULL) && (p_current != p_trigger_db));
8000d6ec:	8b 0f 20 22 	ne %d2,%d15,0
8000d6f0:	0b 3f 10 22 	and.ne %d2,%d15,%d3
8000d6f4:	df 02 f9 ff 	jne %d2,0,8000d6e6 <osEE_counter_cancel_trigger+0xa>

    if (p_current != NULL) {
8000d6f8:	6e 03       	jz %d15,8000d6fe <osEE_counter_cancel_trigger+0x22>
      /* Remove p_trigger_db from the list */
      p_previous->p_trigger_cb->p_next = p_trigger_cb->p_next;
8000d6fa:	4c 20       	ld.w %d15,[%a2]0
8000d6fc:	68 0f       	st.w [%a15]0,%d15
8000d6fe:	00 90       	ret 

8000d700 <osEE_counter_increment>:
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb = p_counter_db->p_counter_cb;
8000d700:	d4 47       	ld.a %a7,[%a4]
    CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
      p_cdb = osEE_get_curr_core();

    /* Counter Increment can be done outside lock critical section, since only
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
8000d702:	19 43 04 00 	ld.w %d3,[%a4]4
            to not have nested critical sections.
            To handle possible races due to cycling triggers a state
            protocol have been implemented. */
    osEE_lock_core(p_cdb);

    p_triggered_db = p_counter_cb->trigger_queue;
8000d706:	cc 70       	ld.a %a15,[%a7]0
    CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
      p_cdb = osEE_get_curr_core();

    /* Counter Increment can be done outside lock critical section, since only
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
8000d708:	19 72 04 00 	ld.w %d2,[%a7]4
FUNC(void, OS_CODE)
  osEE_counter_increment
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db
)
{
8000d70c:	20 08       	sub.a %sp,8
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
      counter_value       = 0U;
      p_counter_cb->value = 0U;
    } else {
      ++p_counter_cb->value;
8000d70e:	9a 12       	add %d15,%d2,1
8000d710:	0b 32 30 21 	lt.u %d2,%d2,%d3
8000d714:	ab 0f 80 22 	sel %d2,%d2,%d15,0
8000d718:	59 72 04 00 	st.w [%a7]4,%d2
            protocol have been implemented. */
    osEE_lock_core(p_cdb);

    p_triggered_db = p_counter_cb->trigger_queue;

    if (p_triggered_db != NULL) {
8000d71c:	bc f4       	jz.a %a15,8000d724 <osEE_counter_increment+0x24>
      P2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
        p_triggered_cb = p_triggered_db->p_trigger_cb;
8000d71e:	c8 02       	ld.a %a2,[%a15]0

      if (p_triggered_cb->when == counter_value) {
8000d720:	4c 21       	ld.w %d15,[%a2]4
8000d722:	3e 22       	jeq %d15,%d2,8000d726 <osEE_counter_increment+0x26>
8000d724:	00 90       	ret 
8000d726:	40 23       	mov.aa %a3,%a2
          /* Now I will use previous to hold the previous checked alarm */
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
8000d728:	82 32       	mov %d2,3
8000d72a:	3c 06       	j 8000d736 <osEE_counter_increment+0x36>
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
          (p_current->p_trigger_cb->when == counter_value));
8000d72c:	d4 56       	ld.a %a6,[%a5]
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
8000d72e:	19 63 04 00 	ld.w %d3,[%a6]4
8000d732:	7e 37       	jne %d15,%d3,8000d740 <osEE_counter_increment+0x40>
8000d734:	40 63       	mov.aa %a3,%a6
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
          p_current = p_current_cb->p_next;
8000d736:	d4 35       	ld.a %a5,[%a3]
          /* Now I will use previous to hold the previous checked alarm */
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
8000d738:	e9 32 08 00 	st.b [%a3]8,%d2
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
          (p_current->p_trigger_cb->when == counter_value));
8000d73c:	bd 05 f8 ff 	jnz.a %a5,8000d72c <osEE_counter_increment+0x2c>

        /* I set the end of handled queue */
        p_previous->p_trigger_cb->p_next = NULL;
8000d740:	82 0f       	mov %d15,0
8000d742:	6c 30       	st.w [%a3]0,%d15
8000d744:	91 10 00 d8 	movh.a %a13,32769

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);

      if (p_sn != NULL) {
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
8000d748:	7b 00 00 98 	movh %d9,32768
8000d74c:	40 4e       	mov.aa %a14,%a4

        /* I set the end of handled queue */
        p_previous->p_trigger_cb->p_next = NULL;
        /* I set the head of the trigger queue to the current value
           (maybe NULL) */
        p_counter_cb->trigger_queue = p_current;
8000d74e:	f4 75       	st.a [%a7],%a5
8000d750:	d9 dd 6c dd 	lea %a13,[%a13]-10388 <8000d76c <osEE_counter_increment+0x6c>>
  osEE_handle_action
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
8000d754:	82 08       	mov %d8,0

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);

      if (p_sn != NULL) {
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
8000d756:	1b 09 53 90 	addi %d9,%d9,1328
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
  switch (p_action->type) {
8000d75a:	39 ff 18 00 	ld.bu %d15,[%a15]24
#endif /* OSEE_HAS_ALARMS || OSEE_HAS_SCHEDULE_TABLES */

          /* Prepare next trigger to be handled here, before actually handle
           * the current one, otherwise cycling triggers will mess with the
           * list of triggers that have to be handled now */
          p_triggered_db = p_triggered_db->p_trigger_cb->p_next;
8000d75e:	d4 2c       	ld.a %a12,[%a2]
  osEE_handle_action
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
8000d760:	e9 a8 07 00 	st.b [%sp]7,%d8
  switch (p_action->type) {
8000d764:	ff 4f 10 80 	jge.u %d15,4,8000d784 <osEE_counter_increment+0x84>
8000d768:	90 d2       	addsc.a %a2,%a13,%d15,2
8000d76a:	dc 02       	ji %a2
8000d76c:	1d 00 29 00 	j 8000d7be <osEE_counter_increment+0xbe>
8000d770:	1d 00 15 00 	j 8000d79a <osEE_counter_increment+0x9a>
8000d774:	1d 00 04 00 	j 8000d77c <osEE_counter_increment+0x7c>
8000d778:	1d 00 1e 00 	j 8000d7b4 <osEE_counter_increment+0xb4>
      }
    }
    break;
#endif /* OSEE_HAS_EVENTS */
    case OSEE_ACTION_COUNTER:
      osEE_counter_increment(p_action->param.p_counter_db);
8000d77c:	c8 44       	ld.a %a4,[%a15]16
8000d77e:	6d ff c1 ff 	call 8000d700 <osEE_counter_increment>
8000d782:	c8 02       	ld.a %a2,[%a15]0
  /* Re-enter in critical section to reinsert alarm-trigger if needed */
  p_cdb = osEE_lock_and_get_curr_core();

  p_trigger_to_be_handled_cb = p_trigger_to_be_handled_db->p_trigger_cb;

  if (p_trigger_to_be_handled_cb->status == OSEE_TRIGGER_EXPIRED) {
8000d784:	0c 28       	ld.bu %d15,[%a2]8
8000d786:	1e 36       	jeq %d15,3,8000d792 <osEE_counter_increment+0x92>
#elif (defined(OSEE_HAS_SCHEDULE_TABLES))
          osEE_counter_handle_st_expiry_point(p_counter_db,
            p_trigger_to_be_handled_db);
#endif /* OSEE_COUNTER_TRIGGER_TYPES elif OSEE_HAS_ALARMS elif
          OSEE_HAS_SCHEDULE_TABLES */
        } while (p_triggered_db != NULL);
8000d788:	bd 0c ce 7f 	jz.a %a12,8000d724 <osEE_counter_increment+0x24>
8000d78c:	d4 c2       	ld.a %a2,[%a12]
8000d78e:	40 cf       	mov.aa %a15,%a12
8000d790:	3c e5       	j 8000d75a <osEE_counter_increment+0x5a>
  p_cdb = osEE_lock_and_get_curr_core();

  p_trigger_to_be_handled_cb = p_trigger_to_be_handled_db->p_trigger_cb;

  if (p_trigger_to_be_handled_cb->status == OSEE_TRIGGER_EXPIRED) {
    CONST(TickType, AUTOMATIC) cycle = osEE_alarm_get_cb(
8000d792:	4c 23       	ld.w %d15,[%a2]12
        osEE_trigger_get_alarm_db(p_trigger_to_be_handled_db)
      )->cycle;
    if (cycle > 0U) {
8000d794:	ee 23       	jnz %d15,8000d7da <osEE_counter_increment+0xda>
         cycle */
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_ACTIVE;
      osEE_counter_insert_rel_trigger(p_counter_db,
        p_trigger_to_be_handled_db, cycle);
    } else {
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_INACTIVE;
8000d796:	2c 28       	st.b [%a2]8,%d15
8000d798:	3c f8       	j 8000d788 <osEE_counter_increment+0x88>
      CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
        p_tdb = p_action->param.p_tdb;
      CONST(EventMaskType, AUTOMATIC)
        mask = p_action->param.mask;

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);
8000d79a:	c8 34       	ld.a %a4,[%a15]12
8000d79c:	48 54       	ld.w %d4,[%a15]20
8000d79e:	d9 a5 07 00 	lea %a5,[%sp]7
8000d7a2:	6d ff 2e fe 	call 8000d3fe <osEE_task_event_set_mask>

      if (p_sn != NULL) {
8000d7a6:	bc 2a       	jz.a %a2,8000d7ba <osEE_counter_increment+0xba>
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
8000d7a8:	60 94       	mov.a %a4,%d9
8000d7aa:	40 25       	mov.aa %a5,%a2
8000d7ac:	6d ff 8e fe 	call 8000d4c8 <osEE_scheduler_task_unblocked>
8000d7b0:	c8 02       	ld.a %a2,[%a15]0
8000d7b2:	3c e9       	j 8000d784 <osEE_counter_increment+0x84>
      CONST(OsEE_os_context, AUTOMATIC)
        prev_os_context = p_ccb->os_context;

      p_ccb->os_context = OSEE_ALARMCALLBACK_CTX;
#endif /* OSEE_HAS_CONTEXT */
      p_action->param.f();
8000d7b4:	c8 22       	ld.a %a2,[%a15]8
8000d7b6:	2d 02 00 00 	calli %a2
8000d7ba:	c8 02       	ld.a %a2,[%a15]0
8000d7bc:	3c e4       	j 8000d784 <osEE_counter_increment+0x84>
  VAR(StatusType, AUTOMATIC) ev = E_OK;
  switch (p_action->type) {
    case OSEE_ACTION_TASK:
    {
      CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
        p_tdb     = p_action->param.p_tdb;
8000d7be:	4c f3       	ld.w %d15,[%a15]12

      ev = osEE_task_activated(p_tdb);
8000d7c0:	60 f4       	mov.a %a4,%d15
8000d7c2:	6d ff 06 fe 	call 8000d3ce <osEE_task_activated>
8000d7c6:	e9 a2 07 00 	st.b [%sp]7,%d2
      if (ev == E_OK) {
8000d7ca:	df 02 f8 ff 	jne %d2,0,8000d7ba <osEE_counter_increment+0xba>
        (void)osEE_scheduler_task_insert(osEE_get_kernel(), p_tdb);
8000d7ce:	60 94       	mov.a %a4,%d9
8000d7d0:	60 f5       	mov.a %a5,%d15
8000d7d2:	6d ff 67 fe 	call 8000d4a0 <osEE_scheduler_task_insert>
8000d7d6:	c8 02       	ld.a %a2,[%a15]0
8000d7d8:	3c d6       	j 8000d784 <osEE_counter_increment+0x84>
8000d7da:	d4 e7       	ld.a %a7,[%a14]
        osEE_trigger_get_alarm_db(p_trigger_to_be_handled_db)
      )->cycle;
    if (cycle > 0U) {
      /* Reinsert the trigger in timer wheel as relative with delta equal to
         cycle */
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_ACTIVE;
8000d7dc:	82 22       	mov %d2,2
8000d7de:	e9 22 08 00 	st.b [%a2]8,%d2
8000d7e2:	19 e2 04 00 	ld.w %d2,[%a14]4
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
8000d7e6:	19 75 04 00 	ld.w %d5,[%a7]4

  if ((maxallowedvalue - delta) >= value) {
8000d7ea:	0b f2 80 40 	sub %d4,%d2,%d15
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
8000d7ee:	d4 73       	ld.a %a3,[%a7]
    when = value + delta;
8000d7f0:	46 02       	not %d2
8000d7f2:	0b 54 30 31 	lt.u %d3,%d4,%d5
8000d7f6:	42 5f       	add %d15,%d5
8000d7f8:	2b 2f 00 43 	cadd %d4,%d3,%d15,%d2
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
8000d7fc:	59 24 04 00 	st.w [%a2]4,%d4
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
8000d800:	82 12       	mov %d2,1
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
8000d802:	a0 06       	mov.a %a6,0
8000d804:	01 03 90 34 	nez.a %d3,%a3
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d808:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000d80c:	26 32       	and %d2,%d3
8000d80e:	df 02 14 00 	jeq %d2,0,8000d836 <osEE_counter_increment+0x136>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
8000d812:	d4 35       	ld.a %a5,[%a3]
8000d814:	4c 51       	ld.w %d15,[%a5]4

    if (current_when > counter_value) {
8000d816:	7f f5 15 80 	jge.u %d5,%d15,8000d840 <osEE_counter_increment+0x140>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000d81a:	02 62       	mov %d2,%d6
8000d81c:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
8000d820:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
8000d822:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000d824:	6e f4       	jz %d15,8000d80c <osEE_counter_increment+0x10c>
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
8000d826:	40 36       	mov.aa %a6,%a3
8000d828:	d4 53       	ld.a %a3,[%a5]
8000d82a:	82 12       	mov %d2,1
8000d82c:	01 03 90 34 	nez.a %d3,%a3
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000d830:	26 32       	and %d2,%d3
8000d832:	df 02 f0 ff 	jne %d2,0,8000d812 <osEE_counter_increment+0x112>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
8000d836:	bc 6b       	jz.a %a6,8000d84c <osEE_counter_increment+0x14c>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
8000d838:	d4 64       	ld.a %a4,[%a6]
8000d83a:	ec 40       	st.a [%a4]0,%a15
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000d83c:	f4 23       	st.a [%a2],%a3
8000d83e:	3c a5       	j 8000d788 <osEE_counter_increment+0x88>
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d840:	0b f4 50 f1 	ge.u %d15,%d4,%d15
8000d844:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
8000d846:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000d848:	6e e2       	jz %d15,8000d80c <osEE_counter_increment+0x10c>
8000d84a:	3c ee       	j 8000d826 <osEE_counter_increment+0x126>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
8000d84c:	ec 70       	st.a [%a7]0,%a15
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000d84e:	f4 23       	st.a [%a2],%a3
8000d850:	3c 9c       	j 8000d788 <osEE_counter_increment+0x88>
	...

8000d854 <osEE_alarm_set_rel>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)  p_counter_db,
  P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)    p_alarm_db,
  VAR(TickType,   AUTOMATIC)                      increment,
  VAR(TickType,   AUTOMATIC)                      cycle
)
{
8000d854:	cc 50       	ld.a %a15,[%a5]0
8000d856:	02 4f       	mov %d15,%d4
  /* Lock the Core Lock witch the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
8000d858:	82 72       	mov %d2,7
    counter_core_id = p_counter_db->core_id;
  /* Lock the Core Lock witch the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
8000d85a:	08 83       	ld.bu %d3,[%a15]8
8000d85c:	bf 23 03 80 	jlt.u %d3,2,8000d862 <osEE_alarm_set_rel+0xe>
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
8000d860:	00 90       	ret 
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
8000d862:	68 35       	st.w [%a15]12,%d5
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
8000d864:	df 13 17 80 	jne %d3,1,8000d892 <osEE_alarm_set_rel+0x3e>
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
8000d868:	d4 42       	ld.a %a2,[%a4]
8000d86a:	19 44 04 00 	ld.w %d4,[%a4]4
8000d86e:	19 23 04 00 	ld.w %d3,[%a2]4

  if ((maxallowedvalue - delta) >= value) {
8000d872:	0b f4 80 50 	sub %d5,%d4,%d15
8000d876:	1b f3 ff 2f 	addi %d2,%d3,-1
8000d87a:	42 f2       	add %d2,%d15
    when = value + delta;
  } else {
    when = delta - (maxallowedvalue - value) - 1U;
8000d87c:	a2 42       	sub %d2,%d4
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;

  if ((maxallowedvalue - delta) >= value) {
    when = value + delta;
8000d87e:	42 3f       	add %d15,%d3
8000d880:	0b 35 30 31 	lt.u %d3,%d5,%d3
8000d884:	2b f2 40 23 	sel %d2,%d3,%d2,%d15
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       'here' when based on increment */
    p_trigger_cb->when   = osEE_counter_eval_when(p_counter_db, increment);
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
8000d888:	82 4f       	mov %d15,4
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       'here' when based on increment */
    p_trigger_cb->when   = osEE_counter_eval_when(p_counter_db, increment);
8000d88a:	68 12       	st.w [%a15]4,%d2
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
8000d88c:	28 8f       	st.b [%a15]8,%d15

    ev = E_OK;
8000d88e:	82 02       	mov %d2,0
8000d890:	00 90       	ret 
  } else {
    p_alarm_cb->cycle = cycle;
    /* Turn On the Trigger */
    p_trigger_cb->status = OSEE_TRIGGER_ACTIVE;
8000d892:	82 2f       	mov %d15,2
8000d894:	28 8f       	st.b [%a15]8,%d15
 
    osEE_counter_insert_rel_trigger(
8000d896:	6d ff b7 fe 	call 8000d604 <osEE_counter_insert_rel_trigger>
      p_counter_db, p_trigger_db, increment
    );
 
    ev = E_OK;
8000d89a:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
8000d89c:	00 90       	ret 

8000d89e <osEE_alarm_set_abs>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)  p_counter_db,
  P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)    p_alarm_db,
  VAR(TickType,   AUTOMATIC)                      start,
  VAR(TickType,   AUTOMATIC)                      cycle
)
{
8000d89e:	cc 50       	ld.a %a15,[%a5]0
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
8000d8a0:	82 72       	mov %d2,7
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
8000d8a2:	0c f8       	ld.bu %d15,[%a15]8
8000d8a4:	bf 2f 03 80 	jlt.u %d15,2,8000d8aa <osEE_alarm_set_abs+0xc>
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
8000d8a8:	00 90       	ret 
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
8000d8aa:	68 35       	st.w [%a15]12,%d5
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
8000d8ac:	1e 17       	jeq %d15,1,8000d8ba <osEE_alarm_set_abs+0x1c>

    ev = E_OK;
  } else {
    p_alarm_cb->cycle = cycle;
    /* Turn On the Trigger */
    p_trigger_cb->status = OSEE_TRIGGER_ACTIVE;
8000d8ae:	82 2f       	mov %d15,2
8000d8b0:	28 8f       	st.b [%a15]8,%d15

    osEE_counter_insert_abs_trigger(
8000d8b2:	6d ff e5 fe 	call 8000d67c <osEE_counter_insert_abs_trigger>
      p_counter_db, p_trigger_db, start
    );

    ev = E_OK;
8000d8b6:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
8000d8b8:	00 90       	ret 
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       here 'when' based on start */
    p_trigger_cb->when   = start;
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
8000d8ba:	82 4f       	mov %d15,4
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       here 'when' based on start */
    p_trigger_cb->when   = start;
8000d8bc:	68 14       	st.w [%a15]4,%d4
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
8000d8be:	28 8f       	st.b [%a15]8,%d15

    ev = E_OK;
8000d8c0:	82 02       	mov %d2,0
8000d8c2:	00 90       	ret 

8000d8c4 <osEE_alarm_cancel>:
{
  VAR(StatusType, AUTOMATIC) ev;
  CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
  CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb = p_trigger_db->p_trigger_cb;
8000d8c4:	cc 40       	ld.a %a15,[%a4]0
  CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
    p_counter_db = p_trigger_db->p_counter_db;
8000d8c6:	99 42 04 00 	ld.a %a2,[%a4]4
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
    ev = E_OS_NOFUNC;
8000d8ca:	82 52       	mov %d2,5
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
8000d8cc:	0c f8       	ld.bu %d15,[%a15]8
8000d8ce:	bf 2f 0e 80 	jlt.u %d15,2,8000d8ea <osEE_alarm_cancel+0x26>
    ev = E_OS_NOFUNC;
  } else if (p_trigger_cb->status >= OSEE_TRIGGER_EXPIRED) {
8000d8d2:	1e 25       	jeq %d15,2,8000d8dc <osEE_alarm_cancel+0x18>
    p_trigger_cb->status = OSEE_TRIGGER_CANCELED;
8000d8d4:	82 1f       	mov %d15,1
8000d8d6:	28 8f       	st.b [%a15]8,%d15
    ev = E_OK;
8000d8d8:	82 02       	mov %d2,0
8000d8da:	00 90       	ret 
  } else {
    p_trigger_cb->status = OSEE_TRIGGER_INACTIVE;
8000d8dc:	82 0f       	mov %d15,0
8000d8de:	40 45       	mov.aa %a5,%a4
8000d8e0:	28 8f       	st.b [%a15]8,%d15
    osEE_counter_cancel_trigger(p_counter_db, p_trigger_db);
8000d8e2:	40 24       	mov.aa %a4,%a2
8000d8e4:	6d ff fc fe 	call 8000d6dc <osEE_counter_cancel_trigger>
    ev = E_OK;
8000d8e8:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
8000d8ea:	00 90       	ret 

8000d8ec <osEE_alarm_get>:
{
  VAR(StatusType, AUTOMATIC) ev;
  CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
  CONSTP2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb = p_trigger_db->p_trigger_cb;
8000d8ec:	cc 40       	ld.a %a15,[%a4]0
  CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
    p_counter_db = p_trigger_db->p_counter_db;
8000d8ee:	99 42 04 00 	ld.a %a2,[%a4]4
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
    ev = E_OS_NOFUNC;
8000d8f2:	82 52       	mov %d2,5
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
8000d8f4:	0c f8       	ld.bu %d15,[%a15]8
8000d8f6:	bf 2f 12 80 	jlt.u %d15,2,8000d91a <osEE_alarm_get+0x2e>
    ev = E_OS_NOFUNC;
  } else {
    *p_tick = osEE_counter_eval_delta(p_counter_db, p_trigger_cb->when);
8000d8fa:	48 13       	ld.w %d3,[%a15]4
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
8000d8fc:	cc 20       	ld.a %a15,[%a2]0
8000d8fe:	4c 21       	ld.w %d15,[%a2]4
8000d900:	1b 13 00 40 	addi %d4,%d3,1
8000d904:	48 12       	ld.w %d2,[%a15]4
8000d906:	42 4f       	add %d15,%d4

  if (when > value) {
    delta = when - value;
  } else {
    delta = (maxallowedvalue - value) + when + 1U;
8000d908:	a2 2f       	sub %d15,%d2
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;

  if (when > value) {
    delta = when - value;
8000d90a:	0b 23 80 40 	sub %d4,%d3,%d2
8000d90e:	0b 32 50 21 	ge.u %d2,%d2,%d3
8000d912:	2b 4f 40 f2 	sel %d15,%d2,%d15,%d4
8000d916:	6c 50       	st.w [%a5]0,%d15
    ev = E_OK;
8000d918:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
8000d91a:	00 90       	ret 

8000d91c <osEE_change_context_from_running>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
8000d91c:	99 52 0c 00 	ld.a %a2,[%a5]12
  osEE_change_context_from_running
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_from,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
8000d920:	40 4f       	mov.aa %a15,%a4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
8000d922:	c8 16       	ld.a %a6,[%a15]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
8000d924:	0c 22       	ld.bu %d15,[%a2]2
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
8000d926:	40 54       	mov.aa %a4,%a5
8000d928:	99 55 04 00 	ld.a %a5,[%a5]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
8000d92c:	1e 23       	jeq %d15,2,8000d932 <osEE_change_context_from_running+0x16>
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
      p_from->hdb.p_scb);
  } else {
    osEE_hal_save_ctx_and_ready2stacked(p_to, p_to->hdb.p_scb,
8000d92e:	1d 00 8d 00 	j 8000da48 <osEE_hal_save_ctx_and_ready2stacked>
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
8000d932:	1d 00 6c 00 	j 8000da0a <osEE_hal_save_ctx_and_restore_ctx>

8000d936 <osEE_change_context_from_task_end>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
8000d936:	cc 53       	ld.a %a15,[%a5]12
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
8000d938:	40 54       	mov.aa %a4,%a5
8000d93a:	99 55 04 00 	ld.a %a5,[%a5]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
8000d93e:	0c f2       	ld.bu %d15,[%a15]2
8000d940:	1e 23       	jeq %d15,2,8000d946 <osEE_change_context_from_task_end+0x10>
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
  } else {
    osEE_hal_ready2stacked(p_to, p_to->hdb.p_scb);
8000d942:	1d 00 95 00 	j 8000da6c <osEE_hal_ready2stacked>
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
8000d946:	1d 00 74 00 	j 8000da2e <osEE_hal_restore_ctx>

8000d94a <osEE_idle_task_terminate>:
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_ctx;

  CONSTP2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA) p_idle_hdb  = &p_idle_tdb->hdb;
  CONSTP2VAR(OsEE_SDB, AUTOMATIC, OS_APPL_DATA) p_sdb       = p_idle_hdb->p_sdb;
  CONSTP2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA) p_scb       = p_idle_hdb->p_scb;
  CONSTP2CONST(OsEE_CTX, AUTOMATIC, OS_APPL_DATA) p_bos     = p_sdb->p_bos;
8000d94a:	cc 40       	ld.a %a15,[%a4]0
{
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_ctx;

  CONSTP2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA) p_idle_hdb  = &p_idle_tdb->hdb;
  CONSTP2VAR(OsEE_SDB, AUTOMATIC, OS_APPL_DATA) p_sdb       = p_idle_hdb->p_sdb;
  CONSTP2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA) p_scb       = p_idle_hdb->p_scb;
8000d94c:	99 45 04 00 	ld.a %a5,[%a4]4
  CONSTP2CONST(OsEE_CTX, AUTOMATIC, OS_APPL_DATA) p_bos     = p_sdb->p_bos;
8000d950:	48 03       	ld.w %d3,[%a15]0
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_tos       = p_scb->p_tos;
8000d952:	cc 50       	ld.a %a15,[%a5]0
8000d954:	3c 02       	j 8000d958 <osEE_idle_task_terminate+0xe>
8000d956:	60 ff       	mov.a %a15,%d15

  do {
    p_ctx = p_tos;
    p_tos = p_tos->p_ctx;
8000d958:	4c f0       	ld.w %d15,[%a15]0
  } while ((p_tos != NULL) && (p_tos != p_bos));
8000d95a:	8b 0f 20 22 	ne %d2,%d15,0
8000d95e:	0b 3f 10 22 	and.ne %d2,%d15,%d3
8000d962:	df 02 fa ff 	jne %d2,0,8000d956 <osEE_idle_task_terminate+0xc>

  /* Unwind the stack until the last context*/
  p_scb->p_tos = p_ctx;
8000d966:	ec 50       	st.a [%a5]0,%a15

  osEE_hal_restore_ctx(p_idle_tdb, p_scb);
8000d968:	1d 00 63 00 	j 8000da2e <osEE_hal_restore_ctx>

8000d96c <osEE_cpu_startos>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
8000d96c:	4d c0 e1 bf 	mfcr %d11,$core_id
#if (!defined(OSEE_SINGLECORE))
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
8000d970:	91 00 00 f8 	movh.a %a15,32768
8000d974:	d9 ff 70 40 	lea %a15,[%a15]1328 <80000530 <osEE_kdb_var>>

#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_0) {
#endif /* !OSEE_SINGLECORE */
#if (defined(OSEE_HAS_SYSTEM_TIMER))
    osEE_tc_stm_set_clockpersec();
8000d978:	6d ff bc f5 	call 8000c4f0 <osEE_tc_stm_set_clockpersec>
#if (!defined(OSEE_SINGLECORE))
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
8000d97c:	48 28       	ld.w %d8,[%a15]8
8000d97e:	c2 f8       	add %d8,-1
  for (i = 0U; i < tdb_size; ++i) {
8000d980:	df 08 2f 00 	jeq %d8,0,8000d9de <osEE_cpu_startos+0x72>
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000d984:	8f 3b 00 b1 	and %d11,%d11,3
#if (!defined(OSEE_SINGLECORE))
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
8000d988:	7b 10 00 a8 	movh %d10,32769
8000d98c:	c8 1c       	ld.a %a12,[%a15]4
8000d98e:	8f bb 00 b0 	sh %d11,%d11,11
8000d992:	82 0f       	mov %d15,0
8000d994:	1b ea 18 ac 	addi %d10,%d10,-15986
          osEE_tc_initialize_system_timer(p_tdb);
        } else
#endif /* OSEE_HAS_SYSTEM_TIMER */
        if (p_tdb->hdb.isr2_src != OSEE_TC_SRC_INVALID) {
8000d998:	bb f0 ff 9f 	mov.u %d9,65535
8000d99c:	3c 04       	j 8000d9a4 <osEE_cpu_startos+0x38>
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
  for (i = 0U; i < tdb_size; ++i) {
8000d99e:	c2 1f       	add %d15,1
8000d9a0:	5f f8 1f 00 	jeq %d8,%d15,8000d9de <osEE_cpu_startos+0x72>
    /* ISR2 initialization */
    OsEE_TDB  * const p_tdb = (*p_kdb->p_tdb_ptr_array)[i];
8000d9a4:	90 cf       	addsc.a %a15,%a12,%d15,2
8000d9a6:	c8 04       	ld.a %a4,[%a15]0
#if (!defined(OSEE_SINGLECORE))
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
8000d9a8:	39 42 14 00 	ld.bu %d2,[%a4]20
8000d9ac:	df 22 f9 ff 	jne %d2,2,8000d99e <osEE_cpu_startos+0x32>
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
8000d9b0:	19 42 18 00 	ld.w %d2,[%a4]24
8000d9b4:	5f a2 17 00 	jeq %d2,%d10,8000d9e2 <osEE_cpu_startos+0x76>
          osEE_tc_initialize_system_timer(p_tdb);
        } else
#endif /* OSEE_HAS_SYSTEM_TIMER */
        if (p_tdb->hdb.isr2_src != OSEE_TC_SRC_INVALID) {
8000d9b8:	b9 42 08 00 	ld.hu %d2,[%a4]8
8000d9bc:	5f 92 f1 7f 	jeq %d2,%d9,8000d99e <osEE_cpu_startos+0x32>
8000d9c0:	60 22       	mov.a %a2,%d2
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000d9c2:	39 42 1c 00 	ld.bu %d2,[%a4]28
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000d9c6:	d9 2f 00 08 	lea %a15,[%a2]-32768
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000d9ca:	c2 12       	add %d2,1
8000d9cc:	b7 82 99 23 	insert %d2,%d2,8,7,25
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000d9d0:	11 4f 00 ff 	addih.a %a15,%a15,61444
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
8000d9d4:	a6 b2       	or %d2,%d11
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000d9d6:	68 02       	st.w [%a15]0,%d2
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
  for (i = 0U; i < tdb_size; ++i) {
8000d9d8:	c2 1f       	add %d15,1
8000d9da:	5f f8 e5 ff 	jne %d8,%d15,8000d9a4 <osEE_cpu_startos+0x38>
    }
  }
#endif /* OSEE_HAS_ORTI || OSEE_HAS_STACK_MONITORING */

  return osEE_std_cpu_startos();
}
8000d9de:	82 12       	mov %d2,1
8000d9e0:	00 90       	ret 
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
          osEE_tc_initialize_system_timer(p_tdb);
8000d9e2:	6d ff fc f3 	call 8000c1da <osEE_tc_initialize_system_timer>
8000d9e6:	3c dc       	j 8000d99e <osEE_cpu_startos+0x32>

8000d9e8 <osEE_tc_change_context_from_task_end>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
8000d9e8:	99 42 0c 00 	ld.a %a2,[%a4]12
static FUNC(void, OS_CODE) OSEE_NEVER_INLINE
  osEE_tc_change_context_from_task_end
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
8000d9ec:	40 4f       	mov.aa %a15,%a4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
8000d9ee:	0c 22       	ld.bu %d15,[%a2]2
8000d9f0:	1e 27       	jeq %d15,2,8000d9fe <osEE_tc_change_context_from_task_end+0x16>
    osEE_tc_setareg(a4, p_to);
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
    osEE_tc_jump(osEE_hal_restore_ctx);
  } else {
    osEE_tc_setareg(a4, p_to);
8000d9f2:	40 f4       	mov.aa %a4,%a15
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
8000d9f4:	c8 1f       	ld.a %a15,[%a15]4
8000d9f6:	40 f5       	mov.aa %a5,%a15
    osEE_tc_jump(osEE_hal_ready2stacked);
8000d9f8:	1d 00 3a 00 	j 8000da6c <osEE_hal_ready2stacked>
8000d9fc:	00 90       	ret 
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_tc_setareg(a4, p_to);
8000d9fe:	40 f4       	mov.aa %a4,%a15
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
8000da00:	c8 1f       	ld.a %a15,[%a15]4
8000da02:	40 f5       	mov.aa %a5,%a15
    osEE_tc_jump(osEE_hal_restore_ctx);
8000da04:	1d 00 15 00 	j 8000da2e <osEE_hal_restore_ctx>
8000da08:	00 90       	ret 

8000da0a <osEE_hal_save_ctx_and_restore_ctx>:
 */
OSEE_STATIC_INLINE OsEE_stack * OSEE_ALWAYS_INLINE osEE_get_SP(void)
{
  OsEE_stack * sp = NULL;
  /* put the stack pointer in a register in order to return it */
  __asm__ volatile ("mov.aa %0, %%SP" : "=a"(sp));
8000da0a:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
8000da0c:	d9 f2 f0 ff 	lea %a2,[%a15]-16
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
8000da10:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
8000da12:	4c 60       	ld.w %d15,[%a6]0
8000da14:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
8000da18:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
8000da1c:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
8000da20:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
8000da22:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
8000da26:	f4 62       	st.a [%a6],%a2
)
{
/* Save the current Context */
  osEE_tc_save_ctx(p_from_scb);
/* Jump to the restore CTX */
  osEE_tc_jump(osEE_hal_restore_ctx);
8000da28:	1d 00 03 00 	j 8000da2e <osEE_hal_restore_ctx>
8000da2c:	00 90       	ret 

8000da2e <osEE_hal_restore_ctx>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_to_tdb,
  P2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA)  p_to_scb
)
{
  OsEE_CTX  const * const p_ctx = p_to_scb->p_tos;
8000da2e:	cc 50       	ld.a %a15,[%a5]0
   but it minimizes the MISRA violation to a single documented point.
*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_RA(OsEE_addr ra)
{
  /* sets the return address */
  __asm__ volatile ("mov.aa %%a11, %0" : : "a"(ra) : "memory");
8000da30:	c8 32       	ld.a %a2,[%a15]12
  OsEE_pcxi const         pcxi  = p_ctx->pcxi;
8000da32:	4c f2       	ld.w %d15,[%a15]8
8000da34:	40 2b       	mov.aa %a11,%a2

/* Set the first CSA in the Previous Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_pcxi(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, l_csa.reg);
8000da36:	cd 0f e0 0f 	mtcr $pcxi,%d15
8000da3a:	0d 00 c0 04 	isync 
/* Set the return address back */
  osEE_tc_set_RA(p_ctx->ra);
/* Set the PCXI back */
  osEE_tc_csa_set_pcxi(pcxi);
/* Restore the previous Top of Stack */
  p_to_scb->p_tos = p_ctx->p_ctx;
8000da3e:	4c f0       	ld.w %d15,[%a15]0
8000da40:	6c 50       	st.w [%a5]0,%d15
/* Jump to Kernel Wrapper: it will be the "ret" inside
   osEE_scheduler_task_wrapper_restore at:
   1) Restore the CSA so the SP,
   2) Return at RA address, that is the address after change context calling
      site */
  osEE_tc_jump(osEE_scheduler_task_wrapper_restore);
8000da42:	1d ff 95 fb 	j 8000d16c <osEE_scheduler_task_wrapper_restore>
8000da46:	00 90       	ret 

8000da48 <osEE_hal_save_ctx_and_ready2stacked>:
8000da48:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
8000da4a:	d9 f2 f0 ff 	lea %a2,[%a15]-16
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
8000da4e:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
8000da50:	4c 60       	ld.w %d15,[%a6]0
8000da52:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
8000da56:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
8000da5a:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
8000da5e:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
8000da60:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
8000da64:	f4 62       	st.a [%a6],%a2
)
{
/* Save the current Context */
  osEE_tc_save_ctx(p_from_scb);
/* Jump to the ready to stacked */
  osEE_tc_jump(osEE_hal_ready2stacked);
8000da66:	1d 00 03 00 	j 8000da6c <osEE_hal_ready2stacked>
8000da6a:	00 90       	ret 

8000da6c <osEE_hal_ready2stacked>:
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
8000da6c:	cc 50       	ld.a %a15,[%a5]0
8000da6e:	40 fa       	mov.aa %sp,%a15
  __asm__ volatile ("isync" : : : "memory");
}

/** The svlcx assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_svlcx(void) {
  __asm__ volatile ("svlcx" : : : "memory");
8000da70:	0d 00 00 02 	svlcx 
 */
OSEE_STATIC_INLINE OsEE_stack * OSEE_ALWAYS_INLINE osEE_get_SP(void)
{
  OsEE_stack * sp = NULL;
  /* put the stack pointer in a register in order to return it */
  __asm__ volatile ("mov.aa %0, %%SP" : "=a"(sp));
8000da74:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
8000da76:	d9 f2 f0 ff 	lea %a2,[%a15]-16
8000da7a:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
8000da7c:	4c 50       	ld.w %d15,[%a5]0
8000da7e:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
8000da82:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
8000da86:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
8000da8a:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
8000da8c:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
8000da90:	f4 52       	st.a [%a5],%a2
   N.B. The RA saved in this context is not useful, but I prefer to use one
        save ctx code for all the cases for code readability, instead using an
        optimized one for this case */
  osEE_tc_save_ctx(p_to_scb);
/* Jump to Kernel Wrapper */
  osEE_tc_jump(osEE_scheduler_task_wrapper_run);
8000da92:	1d ff 71 fb 	j 8000d174 <osEE_scheduler_task_wrapper_run>
8000da96:	00 90       	ret 

8000da98 <osEE_tc_change_context_from_isr2_end>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
/* Reset PSW Call Depth Counter, so I can force a RFE */
  osEE_tc_set_csfr(OSEE_CSFR_PSW,
8000da98:	4d 40 e0 ff 	mfcr %d15,$psw
8000da9c:	8f ff c7 f1 	andn %d15,%d15,127
8000daa0:	cd 4f e0 0f 	mtcr $psw,%d15
8000daa4:	0d 00 c0 04 	isync 
   but it minimizes the MISRA violation to a single documented point.
*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_RA(OsEE_addr ra)
{
  /* sets the return address */
  __asm__ volatile ("mov.aa %%a11, %0" : : "a"(ra) : "memory");
8000daa8:	91 10 00 f8 	movh.a %a15,32769
8000daac:	d9 ff a8 7d 	lea %a15,[%a15]-9752 <8000d9e8 <osEE_tc_change_context_from_task_end>>
8000dab0:	40 fb       	mov.aa %a11,%a15
  __asm__ volatile ("rslcx" : : : "memory");
}

/** The rfe assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rfe(void) {
  __asm__ volatile ("rfe" : : : "memory");
8000dab2:	00 80       	rfe 
8000dab4:	00 90       	ret 

8000dab6 <osEE_hal_terminate_ctx>:
  osEE_hal_terminate_ctx
(
  P2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA)  p_term_scb,
  VAR(OsEE_kernel_cb, AUTOMATIC)            kernel_cb
)
{
8000dab6:	20 08       	sub.a %sp,8

/* Returns the first CSA in the Free Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_fcx(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_FCX);
8000dab8:	4d 80 e3 2f 	mfcr %d2,$fcx

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
8000dabc:	4d 00 e0 ff 	mfcr %d15,$pcxi
    OsEE_csa_link fcx                 = osEE_tc_csa_get_fcx();
/* Obtain Previous CSA list head, That is the head of the to_free_queue
   (will be new FCX) */
    OsEE_csa_link to_free_queue_head  = osEE_tc_csa_get_pcxi();
/* Get the the of the CSA list to be freed */
    OsEE_csa_link to_free_queue_tail  = p_term_scb->p_tos->pcxi;
8000dac0:	cc 40       	ld.a %a15,[%a4]0
8000dac2:	48 23       	ld.w %d3,[%a15]8
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
    ((OsEE_reg)l_csa.bits.pcxo << 6U);
8000dac4:	b9 f4 08 00 	ld.hu %d4,[%a15]8
 */
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
8000dac8:	37 03 64 38 	extr.u %d3,%d3,16,4
    ((OsEE_reg)l_csa.bits.pcxo << 6U);
8000dacc:	06 64       	sh %d4,6
 */
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
8000dace:	8f c3 01 30 	sh %d3,%d3,28
8000dad2:	a6 43       	or %d3,%d4
8000dad4:	60 3f       	mov.a %a15,%d3
  OsEE_csa_link     l_next;
  const OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
    l_next = p_csa->l_next;
  } else {
    l_next.reg = 0U;
8000dad6:	82 03       	mov %d3,0
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE
  osEE_tc_csa_get_next(OsEE_csa_link l_csa_at)
{
  OsEE_csa_link     l_next;
  const OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
8000dad8:	bc f3       	jz.a %a15,8000dade <osEE_hal_terminate_ctx+0x28>
    l_next = p_csa->l_next;
8000dada:	48 03       	ld.w %d3,[%a15]0
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_next(OsEE_csa_link l_csa_at, OsEE_csa_link l_next)
{
  OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
    p_csa->l_next = l_next;
8000dadc:	68 02       	st.w [%a15]0,%d2

/* Set the first CSA in the Free Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_fcx(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_FCX, l_csa.reg);
8000dade:	cd 8f e3 0f 	mtcr $fcx,%d15
8000dae2:	0d 00 c0 04 	isync 

/* Set the first CSA in the Previous Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_pcxi(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, l_csa.reg);
8000dae6:	cd 03 e0 0f 	mtcr $pcxi,%d3
8000daea:	0d 00 c0 04 	isync 
   since a TASK, not yet started with higher priority of the stacked ones,
   could have been activated. */
   osEE_tc_set_RA(p_term_scb->p_tos->ra);
#endif /* 0 */
/* Pop ERIKA's context */
   p_term_scb->p_tos = p_term_scb->p_tos->p_ctx;
8000daee:	cc 40       	ld.a %a15,[%a4]0
8000daf0:	4c f0       	ld.w %d15,[%a15]0
8000daf2:	6c 40       	st.w [%a4]0,%d15
   "osEE_hal_ready2stacked" PCXI. */
  {
    P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_to;
    P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_from;

    p_to = osEE_scheduler_task_terminated(osEE_get_kernel(), &p_from);
8000daf4:	91 00 00 48 	movh.a %a4,32768
8000daf8:	d9 44 70 40 	lea %a4,[%a4]1328 <80000530 <osEE_kdb_var>>
8000dafc:	d9 a5 04 00 	lea %a5,[%sp]4 <80000530 <osEE_kdb_var>>
8000db00:	6d ff 06 fd 	call 8000d50c <osEE_scheduler_task_terminated>

    if (p_from->task_type == OSEE_TASK_TYPE_ISR2) {
8000db04:	d8 01       	ld.a %a15,[%sp]4
8000db06:	39 ff 14 00 	ld.bu %d15,[%a15]20
8000db0a:	1e 25       	jeq %d15,2,8000db14 <osEE_hal_terminate_ctx+0x5e>
/* Call osEE_tc_change_context_from_isr2_end to give it a CSA to return from */
      osEE_tc_change_context_from_isr2_end(p_to);
    } else {
/* Prepare to jump to osEE_tc_change_context_from_task_end */
      osEE_tc_setareg(a4, p_to);
8000db0c:	40 24       	mov.aa %a4,%a2
      osEE_tc_jump(osEE_tc_change_context_from_task_end);
8000db0e:	1d ff 6d ff 	j 8000d9e8 <osEE_tc_change_context_from_task_end>
    }
  }
/* Fake infinite loop: to turn off 'noreturn' function does return warning */
  for(;;) {
    ;
  }
8000db12:	3c 00       	j 8000db12 <osEE_hal_terminate_ctx+0x5c>

    p_to = osEE_scheduler_task_terminated(osEE_get_kernel(), &p_from);

    if (p_from->task_type == OSEE_TASK_TYPE_ISR2) {
/* Call osEE_tc_change_context_from_isr2_end to give it a CSA to return from */
      osEE_tc_change_context_from_isr2_end(p_to);
8000db14:	40 24       	mov.aa %a4,%a2
8000db16:	6d ff c1 ff 	call 8000da98 <osEE_tc_change_context_from_isr2_end>
8000db1a:	3c fc       	j 8000db12 <osEE_hal_terminate_ctx+0x5c>

8000db1c <__interrupt_1>:
8000db1c:	0d 00 80 04 	dsync 
8000db20:	e0 01       	bisr 1
8000db22:	91 00 00 f7 	movh.a %a15,28672
8000db26:	d9 ff 50 24 	lea %a15,[%a15]17552 <70004490 <Cdisptab>>
8000db2a:	c8 2e       	ld.a %a14,[%a15]8
8000db2c:	48 34       	ld.w %d4,[%a15]12
8000db2e:	2d 0e 00 00 	calli %a14
8000db32:	0d 00 40 02 	rslcx 
8000db36:	00 80       	rfe 

8000db38 <__trap_6>:
8000db38:	0d 00 80 04 	dsync 
8000db3c:	4d 00 e0 8f 	mfcr %d8,$pcxi
8000db40:	ef 78 04 00 	jz.t %d8,23,8000db48 <__trap_6+0x10>
8000db44:	0d 00 00 03 	enable 
8000db48:	0d 00 00 02 	svlcx 
8000db4c:	91 00 00 f7 	movh.a %a15,28672
8000db50:	19 f4 e8 24 	ld.w %d4,[%a15]19624 <70004ca8 <Tdisptab+0x18>>
8000db54:	60 4f       	mov.a %a15,%d4
8000db56:	02 f4       	mov %d4,%d15
8000db58:	2d 0f 00 00 	calli %a15
8000db5c:	0d 00 40 02 	rslcx 
8000db60:	00 80       	rfe 

8000db62 <atoi>:
8000db62:	a0 05       	mov.a %a5,0
8000db64:	3b a0 00 40 	mov %d4,10
8000db68:	1d 00 9d 00 	j 8000dca2 <strtol>

8000db6c <strchr>:
8000db6c:	8f f4 0f 41 	and %d4,%d4,255
8000db70:	0c 40       	ld.bu %d15,[%a4]0
8000db72:	6e 06       	jz %d15,8000db7e <strchr+0x12>
8000db74:	3e 43       	jeq %d15,%d4,8000db7a <strchr+0xe>
8000db76:	b0 14       	add.a %a4,1
8000db78:	3c fc       	j 8000db70 <strchr+0x4>
8000db7a:	40 42       	mov.aa %a2,%a4
8000db7c:	00 90       	ret 
8000db7e:	80 4f       	mov.d %d15,%a4
8000db80:	ab 0f a0 f4 	seln %d15,%d4,%d15,0
8000db84:	60 f2       	mov.a %a2,%d15
8000db86:	00 90       	ret 

8000db88 <strlen>:
8000db88:	80 42       	mov.d %d2,%a4
8000db8a:	80 4f       	mov.d %d15,%a4
8000db8c:	60 ff       	mov.a %a15,%d15
8000db8e:	79 f3 00 00 	ld.b %d3,[%a15]0
8000db92:	76 33       	jz %d3,8000db98 <strlen+0x10>
8000db94:	c2 1f       	add %d15,1
8000db96:	3c fb       	j 8000db8c <strlen+0x4>
8000db98:	52 22       	sub %d2,%d15,%d2
8000db9a:	00 90       	ret 

8000db9c <_strtol_r>:
8000db9c:	91 00 00 f7 	movh.a %a15,28672
8000dba0:	99 f7 38 31 	ld.a %a7,[%a15]4344 <700010f8 <__ctype_ptr__>>
8000dba4:	40 52       	mov.aa %a2,%a5
8000dba6:	79 2f 00 00 	ld.b %d15,[%a2]0
8000dbaa:	d9 2f 01 00 	lea %a15,[%a2]1
8000dbae:	10 73       	addsc.a %a3,%a7,%d15,0
8000dbb0:	39 32 01 00 	ld.bu %d2,[%a3]1
8000dbb4:	6f 32 04 00 	jz.t %d2,3,8000dbbc <_strtol_r+0x20>
8000dbb8:	40 f2       	mov.aa %a2,%a15
8000dbba:	3c f6       	j 8000dba6 <_strtol_r+0xa>
8000dbbc:	8b df 22 22 	ne %d2,%d15,45
8000dbc0:	f6 27       	jnz %d2,8000dbce <_strtol_r+0x32>
8000dbc2:	d9 2f 02 00 	lea %a15,[%a2]2 <80000002 <BootModeHeader0+0x2>>
8000dbc6:	79 2f 01 00 	ld.b %d15,[%a2]1 <80000001 <BootModeHeader0+0x1>>
8000dbca:	82 12       	mov %d2,1
8000dbcc:	3c 09       	j 8000dbde <_strtol_r+0x42>
8000dbce:	8b bf 22 52 	ne %d5,%d15,43
8000dbd2:	82 02       	mov %d2,0
8000dbd4:	f6 55       	jnz %d5,8000dbde <_strtol_r+0x42>
8000dbd6:	79 2f 01 00 	ld.b %d15,[%a2]1 <80000001 <BootModeHeader0+0x1>>
8000dbda:	d9 2f 02 00 	lea %a15,[%a2]2 <80000002 <BootModeHeader0+0x2>>
8000dbde:	8f 04 c1 51 	andn %d5,%d4,16
8000dbe2:	df 05 19 80 	jne %d5,0,8000dc14 <_strtol_r+0x78>
8000dbe6:	8b 0f 23 32 	ne %d3,%d15,48
8000dbea:	8b 04 00 62 	eq %d6,%d4,0
8000dbee:	df 03 11 80 	jne %d3,0,8000dc10 <_strtol_r+0x74>
8000dbf2:	79 f5 00 00 	ld.b %d5,[%a15]0 <70000000 <__DSPR0_START>>
8000dbf6:	ab 84 a0 46 	seln %d4,%d6,%d4,8
8000dbfa:	8f 05 c2 51 	andn %d5,%d5,32
8000dbfe:	8b 85 25 52 	ne %d5,%d5,88
8000dc02:	f6 59       	jnz %d5,8000dc14 <_strtol_r+0x78>
8000dc04:	79 ff 01 00 	ld.b %d15,[%a15]1 <70000001 <__DSPR0_START+0x1>>
8000dc08:	3b 00 01 40 	mov %d4,16
8000dc0c:	b0 2f       	add.a %a15,2
8000dc0e:	3c 03       	j 8000dc14 <_strtol_r+0x78>
8000dc10:	ab a4 a0 46 	seln %d4,%d6,%d4,10
8000dc14:	7b 00 00 68 	movh %d6,32768
8000dc18:	1b f6 ff 3f 	addi %d3,%d6,-1
8000dc1c:	2b 36 40 62 	sel %d6,%d2,%d6,%d3
8000dc20:	4b 46 11 62 	div.u %e6,%d6,%d4
8000dc24:	82 05       	mov %d5,0
8000dc26:	82 03       	mov %d3,0
8000dc28:	02 70       	mov %d0,%d7
8000dc2a:	3b 70 03 10 	mov %d1,55
8000dc2e:	10 72       	addsc.a %a2,%a7,%d15,0
8000dc30:	39 27 01 00 	ld.bu %d7,[%a2]1
8000dc34:	6f 27 05 00 	jz.t %d7,2,8000dc3e <_strtol_r+0xa2>
8000dc38:	1b 0f fd ff 	addi %d15,%d15,-48
8000dc3c:	3c 0a       	j 8000dc50 <_strtol_r+0xb4>
8000dc3e:	8f 37 00 71 	and %d7,%d7,3
8000dc42:	df 07 1b 00 	jeq %d7,0,8000dc78 <_strtol_r+0xdc>
8000dc46:	8b 17 00 72 	eq %d7,%d7,1
8000dc4a:	ab 71 85 77 	sel %d7,%d7,%d1,87
8000dc4e:	a2 7f       	sub %d15,%d7
8000dc50:	7f 4f 14 00 	jge %d15,%d4,8000dc78 <_strtol_r+0xdc>
8000dc54:	0b 36 30 71 	lt.u %d7,%d6,%d3
8000dc58:	8b 05 20 75 	or.lt %d7,%d5,0
8000dc5c:	82 f5       	mov %d5,-1
8000dc5e:	f6 79       	jnz %d7,8000dc70 <_strtol_r+0xd4>
8000dc60:	0b 63 00 71 	eq %d7,%d3,%d6
8000dc64:	0b f0 20 72 	and.lt %d7,%d0,%d15
8000dc68:	f6 74       	jnz %d7,8000dc70 <_strtol_r+0xd4>
8000dc6a:	03 43 0a 3f 	madd %d3,%d15,%d3,%d4
8000dc6e:	82 15       	mov %d5,1
8000dc70:	79 ff 00 00 	ld.b %d15,[%a15]0
8000dc74:	b0 1f       	add.a %a15,1
8000dc76:	3c dc       	j 8000dc2e <_strtol_r+0x92>
8000dc78:	df f5 0b 80 	jne %d5,-1,8000dc8e <_strtol_r+0xf2>
8000dc7c:	7b 00 00 38 	movh %d3,32768
8000dc80:	9a f3       	add %d15,%d3,-1
8000dc82:	2b f3 40 22 	sel %d2,%d2,%d3,%d15
8000dc86:	da 22       	mov %d15,34
8000dc88:	6c 40       	st.w [%a4]0,%d15
8000dc8a:	7c 68       	jnz.a %a6,8000dc9a <_strtol_r+0xfe>
8000dc8c:	00 90       	ret 
8000dc8e:	8b 03 00 f1 	rsub %d15,%d3,0
8000dc92:	2b 3f 40 22 	sel %d2,%d2,%d15,%d3
8000dc96:	bc 65       	jz.a %a6,8000dca0 <_strtol_r+0x104>
8000dc98:	76 53       	jz %d5,8000dc9e <_strtol_r+0x102>
8000dc9a:	d9 f5 ff ff 	lea %a5,[%a15]-1
8000dc9e:	f4 65       	st.a [%a6],%a5
8000dca0:	00 90       	ret 

8000dca2 <strtol>:
8000dca2:	91 00 00 27 	movh.a %a2,28672
8000dca6:	40 4f       	mov.aa %a15,%a4
8000dca8:	99 24 00 41 	ld.a %a4,[%a2]4352 <70001100 <_impure_ptr>>
8000dcac:	40 56       	mov.aa %a6,%a5
8000dcae:	40 f5       	mov.aa %a5,%a15
8000dcb0:	1d ff 76 ff 	j 8000db9c <_strtol_r>

8000dcb4 <_vsprintf_r>:
8000dcb4:	20 68       	sub.a %sp,104
8000dcb6:	3b 80 20 f0 	mov %d15,520
8000dcba:	ac a6       	st.h [%sp]12,%d15
8000dcbc:	82 ff       	mov %d15,-1
8000dcbe:	06 ff       	sh %d15,-1
8000dcc0:	f4 a5       	st.a [%sp],%a5
8000dcc2:	b5 a5 10 00 	st.a [%sp]16,%a5
8000dcc6:	78 02       	st.w [%sp]8,%d15
8000dcc8:	78 05       	st.w [%sp]20,%d15
8000dcca:	40 a5       	mov.aa %a5,%sp
8000dccc:	82 ff       	mov %d15,-1
8000dcce:	ac a7       	st.h [%sp]14,%d15
8000dcd0:	6d 00 12 00 	call 8000dcf4 <_svfprintf_r>
8000dcd4:	d8 00       	ld.a %a15,[%sp]0
8000dcd6:	82 0f       	mov %d15,0
8000dcd8:	28 0f       	st.b [%a15]0,%d15
8000dcda:	00 90       	ret 

8000dcdc <vsprintf>:
8000dcdc:	91 00 00 37 	movh.a %a3,28672
8000dce0:	40 42       	mov.aa %a2,%a4
8000dce2:	99 34 00 41 	ld.a %a4,[%a3]4352 <70001100 <_impure_ptr>>
8000dce6:	40 5f       	mov.aa %a15,%a5
8000dce8:	40 67       	mov.aa %a7,%a6
8000dcea:	40 25       	mov.aa %a5,%a2
8000dcec:	40 f6       	mov.aa %a6,%a15
8000dcee:	1d ff e3 ff 	j 8000dcb4 <_vsprintf_r>
	...

8000dcf4 <_svfprintf_r>:
8000dcf4:	20 d0       	sub.a %sp,208
8000dcf6:	80 5b       	mov.d %d11,%a5
8000dcf8:	80 4c       	mov.d %d12,%a4
8000dcfa:	b5 a6 18 00 	st.a [%sp]24,%a6
8000dcfe:	40 7f       	mov.aa %a15,%a7
8000dd00:	6d 00 c4 0f 	call 8000fc88 <_localeconv_r>
8000dd04:	d4 22       	ld.a %a2,[%a2]
8000dd06:	40 24       	mov.aa %a4,%a2
8000dd08:	b5 a2 34 00 	st.a [%sp]52,%a2
8000dd0c:	6d ff 3e ff 	call 8000db88 <strlen>
8000dd10:	60 b2       	mov.a %a2,%d11
8000dd12:	59 a2 20 00 	st.w [%sp]32,%d2
8000dd16:	8c 26       	ld.h %d15,[%a2]12
8000dd18:	6f 7f 16 00 	jz.t %d15,7,8000dd44 <_svfprintf_r+0x50>
8000dd1c:	4c 24       	ld.w %d15,[%a2]16
8000dd1e:	ee 13       	jnz %d15,8000dd44 <_svfprintf_r+0x50>
8000dd20:	60 c4       	mov.a %a4,%d12
8000dd22:	3b 00 04 40 	mov %d4,64
8000dd26:	6d 00 b6 0f 	call 8000fc92 <_malloc_r>
8000dd2a:	60 b3       	mov.a %a3,%d11
8000dd2c:	f4 32       	st.a [%a3],%a2
8000dd2e:	b5 32 10 00 	st.a [%a3]16,%a2
8000dd32:	7c 26       	jnz.a %a2,8000dd3e <_svfprintf_r+0x4a>
8000dd34:	60 cf       	mov.a %a15,%d12
8000dd36:	da 0c       	mov %d15,12
8000dd38:	68 0f       	st.w [%a15]0,%d15
8000dd3a:	82 f2       	mov %d2,-1
8000dd3c:	00 90       	ret 
8000dd3e:	60 b2       	mov.a %a2,%d11
8000dd40:	da 40       	mov %d15,64
8000dd42:	6c 25       	st.w [%a2]20,%d15
8000dd44:	82 0f       	mov %d15,0
8000dd46:	d9 a2 10 20 	lea %a2,[%sp]144
8000dd4a:	a0 03       	mov.a %a3,0
8000dd4c:	b5 a2 1c 10 	st.a [%sp]92,%a2
8000dd50:	78 19       	st.w [%sp]100,%d15
8000dd52:	78 18       	st.w [%sp]96,%d15
8000dd54:	78 05       	st.w [%sp]20,%d15
8000dd56:	78 0b       	st.w [%sp]44,%d15
8000dd58:	78 0c       	st.w [%sp]48,%d15
8000dd5a:	b5 a3 3c 00 	st.a [%sp]60,%a3
8000dd5e:	78 0e       	st.w [%sp]56,%d15
8000dd60:	78 0a       	st.w [%sp]40,%d15
8000dd62:	40 2e       	mov.aa %a14,%a2
8000dd64:	99 ac 18 00 	ld.a %a12,[%sp]24
8000dd68:	79 cf 00 00 	ld.b %d15,[%a12]0
8000dd6c:	8b 0f 20 32 	ne %d3,%d15,0
8000dd70:	8b 5f 22 34 	and.ne %d3,%d15,37
8000dd74:	76 33       	jz %d3,8000dd7a <_svfprintf_r+0x86>
8000dd76:	b0 1c       	add.a %a12,1
8000dd78:	3c f8       	j 8000dd68 <_svfprintf_r+0x74>
8000dd7a:	99 a3 18 00 	ld.a %a3,[%sp]24
8000dd7e:	01 3c 20 30 	sub.a %a3,%a12,%a3
8000dd82:	80 3f       	mov.d %d15,%a3
8000dd84:	6e 23       	jz %d15,8000ddca <_svfprintf_r+0xd6>
8000dd86:	19 a3 24 10 	ld.w %d3,[%sp]100
8000dd8a:	99 a3 18 00 	ld.a %a3,[%sp]24
8000dd8e:	42 f3       	add %d3,%d15
8000dd90:	59 a3 24 10 	st.w [%sp]100,%d3
8000dd94:	19 a3 20 10 	ld.w %d3,[%sp]96
8000dd98:	f4 e3       	st.a [%a14],%a3
8000dd9a:	c2 13       	add %d3,1
8000dd9c:	6c e1       	st.w [%a14]4,%d15
8000dd9e:	59 a3 20 10 	st.w [%sp]96,%d3
8000dda2:	8b 83 80 32 	ge %d3,%d3,8
8000dda6:	d9 ee 08 00 	lea %a14,[%a14]8
8000ddaa:	76 3b       	jz %d3,8000ddc0 <_svfprintf_r+0xcc>
8000ddac:	60 c4       	mov.a %a4,%d12
8000ddae:	60 b5       	mov.a %a5,%d11
8000ddb0:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ddb4:	6d 00 db 14 	call 8001076a <__ssprint_r>
8000ddb8:	df 02 69 88 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ddbc:	d9 ae 10 20 	lea %a14,[%sp]144
8000ddc0:	19 a2 28 00 	ld.w %d2,[%sp]40
8000ddc4:	42 f2       	add %d2,%d15
8000ddc6:	59 a2 28 00 	st.w [%sp]40,%d2
8000ddca:	79 cf 00 00 	ld.b %d15,[%a12]0
8000ddce:	df 0f 56 08 	jeq %d15,0,8000ee7a <_svfprintf_r+0x1186>
8000ddd2:	82 0f       	mov %d15,0
8000ddd4:	82 02       	mov %d2,0
8000ddd6:	e9 af 01 10 	st.b [%sp]65,%d15
8000ddda:	d9 c2 01 00 	lea %a2,[%a12]1
8000ddde:	82 0f       	mov %d15,0
8000dde0:	82 fe       	mov %d14,-1
8000dde2:	59 a2 1c 00 	st.w [%sp]28,%d2
8000dde6:	82 0a       	mov %d10,0
8000dde8:	79 22 00 00 	ld.b %d2,[%a2]0
8000ddec:	d9 23 01 00 	lea %a3,[%a2]1
8000ddf0:	b5 a3 18 00 	st.a [%sp]24,%a3
8000ddf4:	59 a2 10 00 	st.w [%sp]16,%d2
8000ddf8:	19 a2 10 00 	ld.w %d2,[%sp]16
8000ddfc:	1b 02 fe 3f 	addi %d3,%d2,-32
8000de00:	8b 93 a5 42 	ge.u %d4,%d3,89
8000de04:	df 04 19 84 	jne %d4,0,8000e636 <_svfprintf_r+0x942>
8000de08:	91 10 00 28 	movh.a %a2,32769
8000de0c:	d9 22 d8 8d 	lea %a2,[%a2]-8680 <8000de18 <_svfprintf_r+0x124>>
8000de10:	01 23 02 76 	addsc.a %a7,%a2,%d3,2
8000de14:	dc 07       	ji %a7
8000de16:	00 00       	nop 
8000de18:	1d 00 c3 00 	j 8000df9e <_svfprintf_r+0x2aa>
8000de1c:	1d 00 0d 04 	j 8000e636 <_svfprintf_r+0x942>
8000de20:	1d 00 0b 04 	j 8000e636 <_svfprintf_r+0x942>
8000de24:	1d 00 c0 00 	j 8000dfa4 <_svfprintf_r+0x2b0>
8000de28:	1d 00 07 04 	j 8000e636 <_svfprintf_r+0x942>
8000de2c:	1d 00 05 04 	j 8000e636 <_svfprintf_r+0x942>
8000de30:	1d 00 03 04 	j 8000e636 <_svfprintf_r+0x942>
8000de34:	1d 00 01 04 	j 8000e636 <_svfprintf_r+0x942>
8000de38:	1d 00 ff 03 	j 8000e636 <_svfprintf_r+0x942>
8000de3c:	1d 00 fd 03 	j 8000e636 <_svfprintf_r+0x942>
8000de40:	1d 00 b5 00 	j 8000dfaa <_svfprintf_r+0x2b6>
8000de44:	1d 00 9c 00 	j 8000df7c <_svfprintf_r+0x288>
8000de48:	1d 00 f7 03 	j 8000e636 <_svfprintf_r+0x942>
8000de4c:	1d 00 b8 00 	j 8000dfbc <_svfprintf_r+0x2c8>
8000de50:	1d 00 b9 00 	j 8000dfc2 <_svfprintf_r+0x2ce>
8000de54:	1d 00 f1 03 	j 8000e636 <_svfprintf_r+0x942>
8000de58:	1d 00 de 00 	j 8000e014 <_svfprintf_r+0x320>
8000de5c:	1d 00 df 00 	j 8000e01a <_svfprintf_r+0x326>
8000de60:	1d 00 dd 00 	j 8000e01a <_svfprintf_r+0x326>
8000de64:	1d 00 db 00 	j 8000e01a <_svfprintf_r+0x326>
8000de68:	1d 00 d9 00 	j 8000e01a <_svfprintf_r+0x326>
8000de6c:	1d 00 d7 00 	j 8000e01a <_svfprintf_r+0x326>
8000de70:	1d 00 d5 00 	j 8000e01a <_svfprintf_r+0x326>
8000de74:	1d 00 d3 00 	j 8000e01a <_svfprintf_r+0x326>
8000de78:	1d 00 d1 00 	j 8000e01a <_svfprintf_r+0x326>
8000de7c:	1d 00 cf 00 	j 8000e01a <_svfprintf_r+0x326>
8000de80:	1d 00 db 03 	j 8000e636 <_svfprintf_r+0x942>
8000de84:	1d 00 d9 03 	j 8000e636 <_svfprintf_r+0x942>
8000de88:	1d 00 d7 03 	j 8000e636 <_svfprintf_r+0x942>
8000de8c:	1d 00 d5 03 	j 8000e636 <_svfprintf_r+0x942>
8000de90:	1d 00 d3 03 	j 8000e636 <_svfprintf_r+0x942>
8000de94:	1d 00 d1 03 	j 8000e636 <_svfprintf_r+0x942>
8000de98:	1d 00 cf 03 	j 8000e636 <_svfprintf_r+0x942>
8000de9c:	1d 00 cd 03 	j 8000e636 <_svfprintf_r+0x942>
8000dea0:	1d 00 cb 03 	j 8000e636 <_svfprintf_r+0x942>
8000dea4:	1d 00 c9 03 	j 8000e636 <_svfprintf_r+0x942>
8000dea8:	1d 00 f9 00 	j 8000e09a <_svfprintf_r+0x3a6>
8000deac:	1d 00 21 01 	j 8000e0ee <_svfprintf_r+0x3fa>
8000deb0:	1d 00 c3 03 	j 8000e636 <_svfprintf_r+0x942>
8000deb4:	1d 00 1d 01 	j 8000e0ee <_svfprintf_r+0x3fa>
8000deb8:	1d 00 bf 03 	j 8000e636 <_svfprintf_r+0x942>
8000debc:	1d 00 bd 03 	j 8000e636 <_svfprintf_r+0x942>
8000dec0:	1d 00 bb 03 	j 8000e636 <_svfprintf_r+0x942>
8000dec4:	1d 00 b9 03 	j 8000e636 <_svfprintf_r+0x942>
8000dec8:	1d 00 c6 00 	j 8000e054 <_svfprintf_r+0x360>
8000decc:	1d 00 b5 03 	j 8000e636 <_svfprintf_r+0x942>
8000ded0:	1d 00 b3 03 	j 8000e636 <_svfprintf_r+0x942>
8000ded4:	1d 00 92 02 	j 8000e3f8 <_svfprintf_r+0x704>
8000ded8:	1d 00 af 03 	j 8000e636 <_svfprintf_r+0x942>
8000dedc:	1d 00 ad 03 	j 8000e636 <_svfprintf_r+0x942>
8000dee0:	1d 00 ab 03 	j 8000e636 <_svfprintf_r+0x942>
8000dee4:	1d 00 a9 03 	j 8000e636 <_svfprintf_r+0x942>
8000dee8:	1d 00 a7 03 	j 8000e636 <_svfprintf_r+0x942>
8000deec:	1d 00 d0 02 	j 8000e48c <_svfprintf_r+0x798>
8000def0:	1d 00 a3 03 	j 8000e636 <_svfprintf_r+0x942>
8000def4:	1d 00 a1 03 	j 8000e636 <_svfprintf_r+0x942>
8000def8:	1d 00 4b 00 	j 8000df8e <_svfprintf_r+0x29a>
8000defc:	1d 00 9d 03 	j 8000e636 <_svfprintf_r+0x942>
8000df00:	1d 00 9b 03 	j 8000e636 <_svfprintf_r+0x942>
8000df04:	1d 00 99 03 	j 8000e636 <_svfprintf_r+0x942>
8000df08:	1d 00 97 03 	j 8000e636 <_svfprintf_r+0x942>
8000df0c:	1d 00 95 03 	j 8000e636 <_svfprintf_r+0x942>
8000df10:	1d 00 93 03 	j 8000e636 <_svfprintf_r+0x942>
8000df14:	1d 00 91 03 	j 8000e636 <_svfprintf_r+0x942>
8000df18:	1d 00 8f 03 	j 8000e636 <_svfprintf_r+0x942>
8000df1c:	1d 00 8d 03 	j 8000e636 <_svfprintf_r+0x942>
8000df20:	1d 00 8b 03 	j 8000e636 <_svfprintf_r+0x942>
8000df24:	1d 00 b0 00 	j 8000e084 <_svfprintf_r+0x390>
8000df28:	1d 00 2f 00 	j 8000df86 <_svfprintf_r+0x292>
8000df2c:	1d 00 e1 00 	j 8000e0ee <_svfprintf_r+0x3fa>
8000df30:	1d 00 df 00 	j 8000e0ee <_svfprintf_r+0x3fa>
8000df34:	1d 00 dd 00 	j 8000e0ee <_svfprintf_r+0x3fa>
8000df38:	1d 00 91 00 	j 8000e05a <_svfprintf_r+0x366>
8000df3c:	1d 00 25 00 	j 8000df86 <_svfprintf_r+0x292>
8000df40:	1d 00 7b 03 	j 8000e636 <_svfprintf_r+0x942>
8000df44:	1d 00 79 03 	j 8000e636 <_svfprintf_r+0x942>
8000df48:	1d 00 8c 00 	j 8000e060 <_svfprintf_r+0x36c>
8000df4c:	1d 00 75 03 	j 8000e636 <_svfprintf_r+0x942>
8000df50:	1d 00 39 02 	j 8000e3c2 <_svfprintf_r+0x6ce>
8000df54:	1d 00 54 02 	j 8000e3fc <_svfprintf_r+0x708>
8000df58:	1d 00 66 02 	j 8000e424 <_svfprintf_r+0x730>
8000df5c:	1d 00 90 00 	j 8000e07c <_svfprintf_r+0x388>
8000df60:	1d 00 6b 03 	j 8000e636 <_svfprintf_r+0x942>
8000df64:	1d 00 77 02 	j 8000e452 <_svfprintf_r+0x75e>
8000df68:	1d 00 67 03 	j 8000e636 <_svfprintf_r+0x942>
8000df6c:	1d 00 92 02 	j 8000e490 <_svfprintf_r+0x79c>
8000df70:	1d 00 63 03 	j 8000e636 <_svfprintf_r+0x942>
8000df74:	1d 00 61 03 	j 8000e636 <_svfprintf_r+0x942>
8000df78:	1d 00 a0 02 	j 8000e4b8 <_svfprintf_r+0x7c4>
8000df7c:	da 2b       	mov %d15,43
8000df7e:	99 a2 18 00 	ld.a %a2,[%sp]24
8000df82:	1d ff 33 ff 	j 8000dde8 <_svfprintf_r+0xf4>
8000df86:	e9 af 01 10 	st.b [%sp]65,%d15
8000df8a:	1d 00 8c 00 	j 8000e0a2 <_svfprintf_r+0x3ae>
8000df8e:	e9 af 01 10 	st.b [%sp]65,%d15
8000df92:	7b 00 00 f8 	movh %d15,32768
8000df96:	1b 4f ad f0 	addi %d15,%d15,2772
8000df9a:	1d 00 95 02 	j 8000e4c4 <_svfprintf_r+0x7d0>
8000df9e:	ab 0f 82 ff 	sel %d15,%d15,%d15,32
8000dfa2:	3c ee       	j 8000df7e <_svfprintf_r+0x28a>
8000dfa4:	8f 1a 40 a1 	or %d10,%d10,1
8000dfa8:	3c eb       	j 8000df7e <_svfprintf_r+0x28a>
8000dfaa:	48 02       	ld.w %d2,[%a15]0
8000dfac:	b0 4f       	add.a %a15,4
8000dfae:	59 a2 1c 00 	st.w [%sp]28,%d2
8000dfb2:	ff 02 e6 7f 	jge %d2,0,8000df7e <_svfprintf_r+0x28a>
8000dfb6:	32 52       	rsub %d2
8000dfb8:	59 a2 1c 00 	st.w [%sp]28,%d2
8000dfbc:	8f 4a 40 a1 	or %d10,%d10,4
8000dfc0:	3c df       	j 8000df7e <_svfprintf_r+0x28a>
8000dfc2:	99 a3 18 00 	ld.a %a3,[%sp]24
8000dfc6:	99 a2 18 00 	ld.a %a2,[%sp]24
8000dfca:	79 32 00 00 	ld.b %d2,[%a3]0
8000dfce:	b0 12       	add.a %a2,1
8000dfd0:	59 a2 10 00 	st.w [%sp]16,%d2
8000dfd4:	8b a2 02 32 	eq %d3,%d2,42
8000dfd8:	f6 33       	jnz %d3,8000dfde <_svfprintf_r+0x2ea>
8000dfda:	82 05       	mov %d5,0
8000dfdc:	3c 08       	j 8000dfec <_svfprintf_r+0x2f8>
8000dfde:	48 0e       	ld.w %d14,[%a15]0
8000dfe0:	b5 a2 18 00 	st.a [%sp]24,%a2
8000dfe4:	b0 4f       	add.a %a15,4
8000dfe6:	8b fe 5f e3 	max %d14,%d14,-1
8000dfea:	3c ca       	j 8000df7e <_svfprintf_r+0x28a>
8000dfec:	19 a2 10 00 	ld.w %d2,[%sp]16
8000dff0:	1b 02 fd 3f 	addi %d3,%d2,-48
8000dff4:	ff a3 0a 80 	jge.u %d3,10,8000e008 <_svfprintf_r+0x314>
8000dff8:	79 22 00 00 	ld.b %d2,[%a2]0
8000dffc:	13 a5 20 53 	madd %d5,%d3,%d5,10
8000e000:	59 a2 10 00 	st.w [%sp]16,%d2
8000e004:	b0 12       	add.a %a2,1
8000e006:	3c f3       	j 8000dfec <_svfprintf_r+0x2f8>
8000e008:	8b f5 5f e3 	max %d14,%d5,-1
8000e00c:	b5 a2 18 00 	st.a [%sp]24,%a2
8000e010:	1d ff f4 fe 	j 8000ddf8 <_svfprintf_r+0x104>
8000e014:	8f 0a 48 a1 	or %d10,%d10,128
8000e018:	3c b3       	j 8000df7e <_svfprintf_r+0x28a>
8000e01a:	82 02       	mov %d2,0
8000e01c:	59 a2 1c 00 	st.w [%sp]28,%d2
8000e020:	19 a2 10 00 	ld.w %d2,[%sp]16
8000e024:	99 a3 18 00 	ld.a %a3,[%sp]24
8000e028:	1b 02 fd 4f 	addi %d4,%d2,-48
8000e02c:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000e030:	99 a2 18 00 	ld.a %a2,[%sp]24
8000e034:	13 a2 20 24 	madd %d2,%d4,%d2,10
8000e038:	b0 12       	add.a %a2,1
8000e03a:	59 a2 1c 00 	st.w [%sp]28,%d2
8000e03e:	79 32 00 00 	ld.b %d2,[%a3]0
8000e042:	b5 a2 18 00 	st.a [%sp]24,%a2
8000e046:	59 a2 10 00 	st.w [%sp]16,%d2
8000e04a:	1b 02 fd 4f 	addi %d4,%d2,-48
8000e04e:	bf a4 e9 ff 	jlt.u %d4,10,8000e020 <_svfprintf_r+0x32c>
8000e052:	3c dd       	j 8000e00c <_svfprintf_r+0x318>
8000e054:	8f 8a 40 a1 	or %d10,%d10,8
8000e058:	3c 93       	j 8000df7e <_svfprintf_r+0x28a>
8000e05a:	8f 0a 44 a1 	or %d10,%d10,64
8000e05e:	3c 90       	j 8000df7e <_svfprintf_r+0x28a>
8000e060:	99 a3 18 00 	ld.a %a3,[%sp]24
8000e064:	79 33 00 00 	ld.b %d3,[%a3]0
8000e068:	8b c3 26 32 	ne %d3,%d3,108
8000e06c:	f6 35       	jnz %d3,8000e076 <_svfprintf_r+0x382>
8000e06e:	b0 13       	add.a %a3,1
8000e070:	b5 a3 18 00 	st.a [%sp]24,%a3
8000e074:	3c 04       	j 8000e07c <_svfprintf_r+0x388>
8000e076:	8f 0a 41 a1 	or %d10,%d10,16
8000e07a:	3c 82       	j 8000df7e <_svfprintf_r+0x28a>
8000e07c:	8f 0a 42 a1 	or %d10,%d10,32
8000e080:	1d ff 7f ff 	j 8000df7e <_svfprintf_r+0x28a>
8000e084:	48 03       	ld.w %d3,[%a15]0
8000e086:	d9 fc 04 00 	lea %a12,[%a15]4
8000e08a:	e9 a3 28 10 	st.b [%sp]104,%d3
8000e08e:	82 03       	mov %d3,0
8000e090:	e9 a3 01 10 	st.b [%sp]65,%d3
8000e094:	60 ad       	mov.a %a13,%d10
8000e096:	1d 00 dc 02 	j 8000e64e <_svfprintf_r+0x95a>
8000e09a:	e9 af 01 10 	st.b [%sp]65,%d15
8000e09e:	8f 0a 41 a1 	or %d10,%d10,16
8000e0a2:	60 ad       	mov.a %a13,%d10
8000e0a4:	6f 5a 07 00 	jz.t %d10,5,8000e0b2 <_svfprintf_r+0x3be>
8000e0a8:	d9 fc 08 00 	lea %a12,[%a15]8
8000e0ac:	09 f8 40 09 	ld.d %e8,[%a15]
8000e0b0:	3c 12       	j 8000e0d4 <_svfprintf_r+0x3e0>
8000e0b2:	d9 f2 04 00 	lea %a2,[%a15]4
8000e0b6:	6f 4a 05 00 	jz.t %d10,4,8000e0c0 <_svfprintf_r+0x3cc>
8000e0ba:	40 2c       	mov.aa %a12,%a2
8000e0bc:	48 08       	ld.w %d8,[%a15]0
8000e0be:	3c 09       	j 8000e0d0 <_svfprintf_r+0x3dc>
8000e0c0:	48 03       	ld.w %d3,[%a15]0
8000e0c2:	40 2c       	mov.aa %a12,%a2
8000e0c4:	0b 30 00 88 	mov %e8,%d3
8000e0c8:	6f 6a 06 00 	jz.t %d10,6,8000e0d4 <_svfprintf_r+0x3e0>
8000e0cc:	37 03 50 80 	extr %d8,%d3,0,16
8000e0d0:	0b 80 00 88 	mov %e8,%d8
8000e0d4:	82 13       	mov %d3,1
8000e0d6:	ff 09 1d 02 	jge %d9,0,8000e510 <_svfprintf_r+0x81c>
8000e0da:	32 59       	rsub %d9
8000e0dc:	32 58       	rsub %d8
8000e0de:	3b d0 02 70 	mov %d7,45
8000e0e2:	ab f9 1f 98 	cadd %d9,%d8,%d9,-1
8000e0e6:	e9 a7 01 10 	st.b [%sp]65,%d7
8000e0ea:	1d 00 13 02 	j 8000e510 <_svfprintf_r+0x81c>
8000e0ee:	e9 af 01 10 	st.b [%sp]65,%d15
8000e0f2:	4c f0       	ld.w %d15,[%a15]0
8000e0f4:	d9 fc 08 00 	lea %a12,[%a15]8
8000e0f8:	78 0b       	st.w [%sp]44,%d15
8000e0fa:	4c f1       	ld.w %d15,[%a15]4
8000e0fc:	19 a4 2c 00 	ld.w %d4,[%sp]44
8000e100:	78 0c       	st.w [%sp]48,%d15
8000e102:	19 a5 30 00 	ld.w %d5,[%sp]48
8000e106:	6d 00 02 13 	call 8001070a <__fpclassifyd>
8000e10a:	19 a4 2c 00 	ld.w %d4,[%sp]44
8000e10e:	19 a5 30 00 	ld.w %d5,[%sp]48
8000e112:	df 12 18 80 	jne %d2,1,8000e142 <_svfprintf_r+0x44e>
8000e116:	d2 06       	mov %e6,0
8000e118:	6d 00 36 1b 	call 80011784 <__ltdf2>
8000e11c:	ce 25       	jgez %d2,8000e126 <_svfprintf_r+0x432>
8000e11e:	3b d0 02 30 	mov %d3,45
8000e122:	e9 a3 01 10 	st.b [%sp]65,%d3
8000e126:	58 04       	ld.w %d15,[%sp]16
8000e128:	7b 00 00 78 	movh %d7,32768
8000e12c:	8b 8f 84 32 	ge %d3,%d15,72
8000e130:	1b 87 ac d0 	addi %d13,%d7,2760
8000e134:	df 03 17 80 	jne %d3,0,8000e162 <_svfprintf_r+0x46e>
8000e138:	7b 00 00 78 	movh %d7,32768
8000e13c:	1b 47 ac d0 	addi %d13,%d7,2756
8000e140:	3c 11       	j 8000e162 <_svfprintf_r+0x46e>
8000e142:	6d 00 e4 12 	call 8001070a <__fpclassifyd>
8000e146:	58 04       	ld.w %d15,[%sp]16
8000e148:	df 02 13 80 	jne %d2,0,8000e16e <_svfprintf_r+0x47a>
8000e14c:	7b 00 00 78 	movh %d7,32768
8000e150:	8b 8f 84 32 	ge %d3,%d15,72
8000e154:	1b 07 ad d0 	addi %d13,%d7,2768
8000e158:	f6 35       	jnz %d3,8000e162 <_svfprintf_r+0x46e>
8000e15a:	7b 00 00 78 	movh %d7,32768
8000e15e:	1b c7 ac d0 	addi %d13,%d7,2764
8000e162:	8f 0a c8 a1 	andn %d10,%d10,128
8000e166:	60 ad       	mov.a %a13,%d10
8000e168:	82 39       	mov %d9,3
8000e16a:	1d 00 78 02 	j 8000e65a <_svfprintf_r+0x966>
8000e16e:	8f 0f c2 f1 	andn %d15,%d15,32
8000e172:	78 01       	st.w [%sp]4,%d15
8000e174:	df fe 09 00 	jeq %d14,-1,8000e186 <_svfprintf_r+0x492>
8000e178:	8b 0e 00 72 	eq %d7,%d14,0
8000e17c:	8b 7f 04 74 	and.eq %d7,%d15,71
8000e180:	ab 1e a0 e7 	seln %d14,%d7,%d14,1
8000e184:	3c 02       	j 8000e188 <_svfprintf_r+0x494>
8000e186:	82 6e       	mov %d14,6
8000e188:	19 a3 30 00 	ld.w %d3,[%sp]48
8000e18c:	8f 0a 50 21 	or %d2,%d10,256
8000e190:	60 2d       	mov.a %a13,%d2
8000e192:	d8 0b       	ld.a %a15,[%sp]44
8000e194:	82 0f       	mov %d15,0
8000e196:	ce 34       	jgez %d3,8000e19e <_svfprintf_r+0x4aa>
8000e198:	9b 03 00 38 	addih %d3,%d3,32768
8000e19c:	da 2d       	mov %d15,45
8000e19e:	78 09       	st.w [%sp]36,%d15
8000e1a0:	58 01       	ld.w %d15,[%sp]4
8000e1a2:	02 e9       	mov %d9,%d14
8000e1a4:	8b 6f 04 22 	eq %d2,%d15,70
8000e1a8:	82 36       	mov %d6,3
8000e1aa:	f6 28       	jnz %d2,8000e1ba <_svfprintf_r+0x4c6>
8000e1ac:	8b 5f 24 12 	ne %d1,%d15,69
8000e1b0:	1b 1e 00 50 	addi %d5,%d14,1
8000e1b4:	82 26       	mov %d6,2
8000e1b6:	2b e5 50 91 	seln %d9,%d1,%d5,%d14
8000e1ba:	60 c4       	mov.a %a4,%d12
8000e1bc:	80 f4       	mov.d %d4,%a15
8000e1be:	02 35       	mov %d5,%d3
8000e1c0:	02 97       	mov %d7,%d9
8000e1c2:	d9 a5 04 10 	lea %a5,[%sp]68
8000e1c6:	d9 a6 08 10 	lea %a6,[%sp]72
8000e1ca:	d9 a7 14 10 	lea %a7,[%sp]84
8000e1ce:	59 a2 0c 00 	st.w [%sp]12,%d2
8000e1d2:	59 a3 08 00 	st.w [%sp]8,%d3
8000e1d6:	6d 00 ef 06 	call 8000efb4 <_dtoa_r>
8000e1da:	58 01       	ld.w %d15,[%sp]4
8000e1dc:	80 2d       	mov.d %d13,%a2
8000e1de:	8b 7f 24 12 	ne %d1,%d15,71
8000e1e2:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000e1e6:	19 a3 08 00 	ld.w %d3,[%sp]8
8000e1ea:	df 01 11 80 	jne %d1,0,8000e20c <_svfprintf_r+0x518>
8000e1ee:	6f 0a 0f 80 	jnz.t %d10,0,8000e20c <_svfprintf_r+0x518>
8000e1f2:	19 a2 14 10 	ld.w %d2,[%sp]84
8000e1f6:	58 01       	ld.w %d15,[%sp]4
8000e1f8:	a2 d2       	sub %d2,%d13
8000e1fa:	59 a2 14 00 	st.w [%sp]20,%d2
8000e1fe:	8b 7f 04 42 	eq %d4,%d15,71
8000e202:	19 a5 04 10 	ld.w %d5,[%sp]68
8000e206:	df 04 36 80 	jne %d4,0,8000e272 <_svfprintf_r+0x57e>
8000e20a:	3c 3e       	j 8000e286 <_svfprintf_r+0x592>
8000e20c:	0b 9d 00 80 	add %d8,%d13,%d9
8000e210:	df 02 1c 00 	jeq %d2,0,8000e248 <_svfprintf_r+0x554>
8000e214:	60 d2       	mov.a %a2,%d13
8000e216:	80 f4       	mov.d %d4,%a15
8000e218:	79 20 00 00 	ld.b %d0,[%a2]0
8000e21c:	d2 06       	mov %e6,0
8000e21e:	02 35       	mov %d5,%d3
8000e220:	8b 00 03 f2 	eq %d15,%d0,48
8000e224:	59 a3 08 00 	st.w [%sp]8,%d3
8000e228:	6d 00 4e 1a 	call 800116c4 <__nedf2>
8000e22c:	8b 02 20 22 	ne %d2,%d2,0
8000e230:	0f 2f 80 00 	and %d0,%d15,%d2
8000e234:	19 a3 08 00 	ld.w %d3,[%sp]8
8000e238:	76 05       	jz %d0,8000e242 <_svfprintf_r+0x54e>
8000e23a:	8b 19 00 01 	rsub %d0,%d9,1
8000e23e:	59 a0 04 10 	st.w [%sp]68,%d0
8000e242:	19 a2 04 10 	ld.w %d2,[%sp]68
8000e246:	42 28       	add %d8,%d2
8000e248:	80 f4       	mov.d %d4,%a15
8000e24a:	d2 06       	mov %e6,0
8000e24c:	02 35       	mov %d5,%d3
8000e24e:	6d 00 1b 1a 	call 80011684 <__eqdf2>
8000e252:	f6 23       	jnz %d2,8000e258 <_svfprintf_r+0x564>
8000e254:	59 a8 14 10 	st.w [%sp]84,%d8
8000e258:	3b 00 03 00 	mov %d0,48
8000e25c:	19 a3 14 10 	ld.w %d3,[%sp]84
8000e260:	7f 83 c9 ff 	jge.u %d3,%d8,8000e1f2 <_svfprintf_r+0x4fe>
8000e264:	1b 13 00 10 	addi %d1,%d3,1
8000e268:	60 32       	mov.a %a2,%d3
8000e26a:	59 a1 14 10 	st.w [%sp]84,%d1
8000e26e:	34 20       	st.b [%a2],%d0
8000e270:	3c f6       	j 8000e25c <_svfprintf_r+0x568>
8000e272:	0b 5e 20 31 	lt %d3,%d14,%d5
8000e276:	8b d5 3f 35 	or.lt %d3,%d5,-3
8000e27a:	df 03 88 00 	jeq %d3,0,8000e38a <_svfprintf_r+0x696>
8000e27e:	58 04       	ld.w %d15,[%sp]16
8000e280:	c2 ef       	add %d15,-2
8000e282:	78 04       	st.w [%sp]16,%d15
8000e284:	3c 06       	j 8000e290 <_svfprintf_r+0x59c>
8000e286:	58 04       	ld.w %d15,[%sp]16
8000e288:	8b 6f 86 32 	ge %d3,%d15,102
8000e28c:	df 03 69 80 	jne %d3,0,8000e35e <_svfprintf_r+0x66a>
8000e290:	19 a2 10 00 	ld.w %d2,[%sp]16
8000e294:	9a f5       	add %d15,%d5,-1
8000e296:	78 11       	st.w [%sp]68,%d15
8000e298:	e9 a2 0d 10 	st.b [%sp]77,%d2
8000e29c:	3b b0 02 30 	mov %d3,43
8000e2a0:	ce f4       	jgez %d15,8000e2a8 <_svfprintf_r+0x5b4>
8000e2a2:	32 5f       	rsub %d15
8000e2a4:	3b d0 02 30 	mov %d3,45
8000e2a8:	e9 a3 0e 10 	st.b [%sp]78,%d3
8000e2ac:	8b af 40 32 	lt %d3,%d15,10
8000e2b0:	df 03 3e 80 	jne %d3,0,8000e32c <_svfprintf_r+0x638>
8000e2b4:	82 06       	mov %d6,0
8000e2b6:	3b a0 00 00 	mov %d0,10
8000e2ba:	4b 0f 01 42 	div %e4,%d15,%d0
8000e2be:	8b 66 00 71 	rsub %d7,%d6,6
8000e2c2:	60 72       	mov.a %a2,%d7
8000e2c4:	d9 af 14 10 	lea %a15,[%sp]84
8000e2c8:	1b 05 03 30 	addi %d3,%d5,48
8000e2cc:	30 2f       	add.a %a15,%a2
8000e2ce:	28 03       	st.b [%a15]0,%d3
8000e2d0:	8b a4 80 32 	ge %d3,%d4,10
8000e2d4:	02 4f       	mov %d15,%d4
8000e2d6:	c2 16       	add %d6,1
8000e2d8:	df 03 f1 ff 	jne %d3,0,8000e2ba <_svfprintf_r+0x5c6>
8000e2dc:	60 74       	mov.a %a4,%d7
8000e2de:	d9 a2 10 30 	lea %a2,[%sp]208
8000e2e2:	1b 04 03 f0 	addi %d15,%d4,48
8000e2e6:	30 42       	add.a %a2,%a4
8000e2e8:	d9 f7 ff ff 	lea %a7,[%a15]-1
8000e2ec:	e9 ff ff ff 	st.b [%a15]-1,%d15
8000e2f0:	80 22       	mov.d %d2,%a2
8000e2f2:	d9 af 1b 10 	lea %a15,[%sp]91
8000e2f6:	80 ff       	mov.d %d15,%a15
8000e2f8:	1b 32 f8 4f 	addi %d4,%d2,-125
8000e2fc:	82 03       	mov %d3,0
8000e2fe:	01 7f 20 30 	sub.a %a3,%a15,%a7
8000e302:	3f 4f 08 80 	jlt.u %d15,%d4,8000e312 <_svfprintf_r+0x61e>
8000e306:	80 a2       	mov.d %d2,%sp
8000e308:	1b 02 0d 20 	addi %d2,%d2,208
8000e30c:	8b 52 07 42 	eq %d4,%d2,117
8000e310:	76 46       	jz %d4,8000e31c <_svfprintf_r+0x628>
8000e312:	a0 03       	mov.a %a3,0
8000e314:	3c 04       	j 8000e31c <_svfprintf_r+0x628>
8000e316:	0c 70       	ld.bu %d15,[%a7]0
8000e318:	b0 17       	add.a %a7,1
8000e31a:	28 0f       	st.b [%a15]0,%d15
8000e31c:	60 3f       	mov.a %a15,%d3
8000e31e:	d9 a2 0d 10 	lea %a2,[%sp]77
8000e322:	b0 2f       	add.a %a15,2
8000e324:	30 2f       	add.a %a15,%a2
8000e326:	c2 13       	add %d3,1
8000e328:	fc 37       	loop %a3,8000e316 <_svfprintf_r+0x622>
8000e32a:	3c 0b       	j 8000e340 <_svfprintf_r+0x64c>
8000e32c:	3b 00 03 30 	mov %d3,48
8000e330:	1b 0f 03 f0 	addi %d15,%d15,48
8000e334:	e9 a3 0f 10 	st.b [%sp]79,%d3
8000e338:	e9 af 10 10 	st.b [%sp]80,%d15
8000e33c:	d9 af 11 10 	lea %a15,[%sp]81
8000e340:	d9 a7 0d 10 	lea %a7,[%sp]77
8000e344:	01 7f 20 70 	sub.a %a7,%a15,%a7
8000e348:	80 79       	mov.d %d9,%a7
8000e34a:	58 05       	ld.w %d15,[%sp]20
8000e34c:	b5 a7 38 00 	st.a [%sp]56,%a7
8000e350:	42 f9       	add %d9,%d15
8000e352:	ff 2f 04 00 	jge %d15,2,8000e35a <_svfprintf_r+0x666>
8000e356:	6f 0a 2c 00 	jz.t %d10,0,8000e3ae <_svfprintf_r+0x6ba>
8000e35a:	c2 19       	add %d9,1
8000e35c:	3c 29       	j 8000e3ae <_svfprintf_r+0x6ba>
8000e35e:	58 04       	ld.w %d15,[%sp]16
8000e360:	8b 6f 26 42 	ne %d4,%d15,102
8000e364:	df 04 15 80 	jne %d4,0,8000e38e <_svfprintf_r+0x69a>
8000e368:	02 59       	mov %d9,%d5
8000e36a:	8e 59       	jlez %d5,8000e37c <_svfprintf_r+0x688>
8000e36c:	f6 e3       	jnz %d14,8000e372 <_svfprintf_r+0x67e>
8000e36e:	6f 0a 20 00 	jz.t %d10,0,8000e3ae <_svfprintf_r+0x6ba>
8000e372:	1b 1e 00 30 	addi %d3,%d14,1
8000e376:	0b 35 00 90 	add %d9,%d5,%d3
8000e37a:	3c 1a       	j 8000e3ae <_svfprintf_r+0x6ba>
8000e37c:	f6 e4       	jnz %d14,8000e384 <_svfprintf_r+0x690>
8000e37e:	82 19       	mov %d9,1
8000e380:	6f 0a 17 00 	jz.t %d10,0,8000e3ae <_svfprintf_r+0x6ba>
8000e384:	1b 2e 00 90 	addi %d9,%d14,2
8000e388:	3c 13       	j 8000e3ae <_svfprintf_r+0x6ba>
8000e38a:	da 67       	mov %d15,103
8000e38c:	78 04       	st.w [%sp]16,%d15
8000e38e:	58 05       	ld.w %d15,[%sp]20
8000e390:	8f 1a 00 a1 	and %d10,%d10,1
8000e394:	0b a5 00 90 	add %d9,%d5,%d10
8000e398:	7f f5 0b 00 	jge %d5,%d15,8000e3ae <_svfprintf_r+0x6ba>
8000e39c:	8b 15 40 92 	lt %d9,%d5,1
8000e3a0:	8b 25 00 31 	rsub %d3,%d5,2
8000e3a4:	ab 13 80 39 	sel %d3,%d9,%d3,1
8000e3a8:	19 a9 14 00 	ld.w %d9,[%sp]20
8000e3ac:	42 39       	add %d9,%d3
8000e3ae:	58 09       	ld.w %d15,[%sp]36
8000e3b0:	82 0e       	mov %d14,0
8000e3b2:	df 0f 55 01 	jeq %d15,0,8000e65c <_svfprintf_r+0x968>
8000e3b6:	3b d0 02 70 	mov %d7,45
8000e3ba:	e9 a7 01 10 	st.b [%sp]65,%d7
8000e3be:	1d 00 4f 01 	j 8000e65c <_svfprintf_r+0x968>
8000e3c2:	e9 af 01 10 	st.b [%sp]65,%d15
8000e3c6:	d9 f2 04 00 	lea %a2,[%a15]4
8000e3ca:	6f 5a 09 00 	jz.t %d10,5,8000e3dc <_svfprintf_r+0x6e8>
8000e3ce:	58 0a       	ld.w %d15,[%sp]40
8000e3d0:	c8 03       	ld.a %a3,[%a15]0
8000e3d2:	0b f0 00 48 	mov %e4,%d15
8000e3d6:	89 34 40 09 	st.d [%a3],%e4
8000e3da:	3c 0c       	j 8000e3f2 <_svfprintf_r+0x6fe>
8000e3dc:	6f 4a 08 80 	jnz.t %d10,4,8000e3ec <_svfprintf_r+0x6f8>
8000e3e0:	6f 6a 06 00 	jz.t %d10,6,8000e3ec <_svfprintf_r+0x6f8>
8000e3e4:	c8 03       	ld.a %a3,[%a15]0
8000e3e6:	58 0a       	ld.w %d15,[%sp]40
8000e3e8:	ac 30       	st.h [%a3]0,%d15
8000e3ea:	3c 04       	j 8000e3f2 <_svfprintf_r+0x6fe>
8000e3ec:	c8 03       	ld.a %a3,[%a15]0
8000e3ee:	58 0a       	ld.w %d15,[%sp]40
8000e3f0:	6c 30       	st.w [%a3]0,%d15
8000e3f2:	40 2f       	mov.aa %a15,%a2
8000e3f4:	1d ff b8 fc 	j 8000dd64 <_svfprintf_r+0x70>
8000e3f8:	8f 0a 41 a1 	or %d10,%d10,16
8000e3fc:	6f 5a 07 00 	jz.t %d10,5,8000e40a <_svfprintf_r+0x716>
8000e400:	d9 fc 08 00 	lea %a12,[%a15]8
8000e404:	09 f8 40 09 	ld.d %e8,[%a15]
8000e408:	3c 0c       	j 8000e420 <_svfprintf_r+0x72c>
8000e40a:	d9 fc 04 00 	lea %a12,[%a15]4
8000e40e:	6f 4a 07 80 	jnz.t %d10,4,8000e41c <_svfprintf_r+0x728>
8000e412:	6f 6a 05 00 	jz.t %d10,6,8000e41c <_svfprintf_r+0x728>
8000e416:	b9 f8 00 00 	ld.hu %d8,[%a15]0
8000e41a:	3c 02       	j 8000e41e <_svfprintf_r+0x72a>
8000e41c:	48 08       	ld.w %d8,[%a15]0
8000e41e:	82 09       	mov %d9,0
8000e420:	82 03       	mov %d3,0
8000e422:	3c 73       	j 8000e508 <_svfprintf_r+0x814>
8000e424:	3b 00 03 40 	mov %d4,48
8000e428:	7b 00 00 f8 	movh %d15,32768
8000e42c:	1b 5f ae f0 	addi %d15,%d15,2789
8000e430:	e9 a4 02 10 	st.b [%sp]66,%d4
8000e434:	3b 80 07 40 	mov %d4,120
8000e438:	78 0f       	st.w [%sp]60,%d15
8000e43a:	02 4f       	mov %d15,%d4
8000e43c:	d9 fc 04 00 	lea %a12,[%a15]4
8000e440:	48 08       	ld.w %d8,[%a15]0
8000e442:	82 09       	mov %d9,0
8000e444:	8f 2a 40 a1 	or %d10,%d10,2
8000e448:	e9 a4 03 10 	st.b [%sp]67,%d4
8000e44c:	82 23       	mov %d3,2
8000e44e:	78 04       	st.w [%sp]16,%d15
8000e450:	3c 5c       	j 8000e508 <_svfprintf_r+0x814>
8000e452:	82 07       	mov %d7,0
8000e454:	48 0d       	ld.w %d13,[%a15]0
8000e456:	e9 a7 01 10 	st.b [%sp]65,%d7
8000e45a:	02 e9       	mov %d9,%d14
8000e45c:	60 ad       	mov.a %a13,%d10
8000e45e:	d9 fc 04 00 	lea %a12,[%a15]4
8000e462:	60 d4       	mov.a %a4,%d13
8000e464:	0e ef       	jltz %d14,8000e482 <_svfprintf_r+0x78e>
8000e466:	82 04       	mov %d4,0
8000e468:	02 e5       	mov %d5,%d14
8000e46a:	6d 00 61 0e 	call 8001012c <memchr>
8000e46e:	bd 02 f6 00 	jz.a %a2,8000e65a <_svfprintf_r+0x966>
8000e472:	60 d4       	mov.a %a4,%d13
8000e474:	01 42 20 30 	sub.a %a3,%a2,%a4
8000e478:	80 32       	mov.d %d2,%a3
8000e47a:	0b e2 80 91 	min %d9,%d2,%d14
8000e47e:	1d 00 ee 00 	j 8000e65a <_svfprintf_r+0x966>
8000e482:	6d ff 83 fb 	call 8000db88 <strlen>
8000e486:	02 29       	mov %d9,%d2
8000e488:	1d 00 e9 00 	j 8000e65a <_svfprintf_r+0x966>
8000e48c:	8f 0a 41 a1 	or %d10,%d10,16
8000e490:	6f 5a 07 00 	jz.t %d10,5,8000e49e <_svfprintf_r+0x7aa>
8000e494:	d9 fc 08 00 	lea %a12,[%a15]8
8000e498:	09 f8 40 09 	ld.d %e8,[%a15]
8000e49c:	3c 0c       	j 8000e4b4 <_svfprintf_r+0x7c0>
8000e49e:	d9 fc 04 00 	lea %a12,[%a15]4
8000e4a2:	6f 4a 07 80 	jnz.t %d10,4,8000e4b0 <_svfprintf_r+0x7bc>
8000e4a6:	6f 6a 05 00 	jz.t %d10,6,8000e4b0 <_svfprintf_r+0x7bc>
8000e4aa:	b9 f8 00 00 	ld.hu %d8,[%a15]0
8000e4ae:	3c 02       	j 8000e4b2 <_svfprintf_r+0x7be>
8000e4b0:	48 08       	ld.w %d8,[%a15]0
8000e4b2:	82 09       	mov %d9,0
8000e4b4:	82 13       	mov %d3,1
8000e4b6:	3c 29       	j 8000e508 <_svfprintf_r+0x814>
8000e4b8:	e9 af 01 10 	st.b [%sp]65,%d15
8000e4bc:	7b 00 00 f8 	movh %d15,32768
8000e4c0:	1b 5f ae f0 	addi %d15,%d15,2789
8000e4c4:	78 0f       	st.w [%sp]60,%d15
8000e4c6:	6f 5a 07 00 	jz.t %d10,5,8000e4d4 <_svfprintf_r+0x7e0>
8000e4ca:	d9 fc 08 00 	lea %a12,[%a15]8
8000e4ce:	09 f8 40 09 	ld.d %e8,[%a15]
8000e4d2:	3c 0c       	j 8000e4ea <_svfprintf_r+0x7f6>
8000e4d4:	d9 fc 04 00 	lea %a12,[%a15]4
8000e4d8:	6f 4a 07 80 	jnz.t %d10,4,8000e4e6 <_svfprintf_r+0x7f2>
8000e4dc:	6f 6a 05 00 	jz.t %d10,6,8000e4e6 <_svfprintf_r+0x7f2>
8000e4e0:	b9 f8 00 00 	ld.hu %d8,[%a15]0
8000e4e4:	3c 02       	j 8000e4e8 <_svfprintf_r+0x7f4>
8000e4e6:	48 08       	ld.w %d8,[%a15]0
8000e4e8:	82 09       	mov %d9,0
8000e4ea:	82 23       	mov %d3,2
8000e4ec:	6f 0a 0e 00 	jz.t %d10,0,8000e508 <_svfprintf_r+0x814>
8000e4f0:	0f 89 a0 40 	or %d4,%d9,%d8
8000e4f4:	76 4a       	jz %d4,8000e508 <_svfprintf_r+0x814>
8000e4f6:	58 04       	ld.w %d15,[%sp]16
8000e4f8:	3b 00 03 70 	mov %d7,48
8000e4fc:	e9 a7 02 10 	st.b [%sp]66,%d7
8000e500:	e9 af 03 10 	st.b [%sp]67,%d15
8000e504:	8f 2a 40 a1 	or %d10,%d10,2
8000e508:	82 07       	mov %d7,0
8000e50a:	60 ad       	mov.a %a13,%d10
8000e50c:	e9 a7 01 10 	st.b [%sp]65,%d7
8000e510:	80 d2       	mov.d %d2,%a13
8000e512:	8b 0e 80 72 	ge %d7,%d14,0
8000e516:	8f 02 c8 41 	andn %d4,%d2,128
8000e51a:	2b 24 40 27 	sel %d2,%d7,%d4,%d2
8000e51e:	0f 98 a0 60 	or %d6,%d8,%d9
8000e522:	8b 0e 20 42 	ne %d4,%d14,0
8000e526:	8b 06 00 45 	or.ne %d4,%d6,0
8000e52a:	60 2d       	mov.a %a13,%d2
8000e52c:	df 04 72 00 	jeq %d4,0,8000e610 <_svfprintf_r+0x91c>
8000e530:	df 13 06 00 	jeq %d3,1,8000e53c <_svfprintf_r+0x848>
8000e534:	df 23 57 00 	jeq %d3,2,8000e5e2 <_svfprintf_r+0x8ee>
8000e538:	82 03       	mov %d3,0
8000e53a:	3c 03       	j 8000e540 <_svfprintf_r+0x84c>
8000e53c:	82 04       	mov %d4,0
8000e53e:	3c 22       	j 8000e582 <_svfprintf_r+0x88e>
8000e540:	8b 73 02 71 	rsub %d7,%d3,39
8000e544:	60 72       	mov.a %a2,%d7
8000e546:	8f 78 00 41 	and %d4,%d8,7
8000e54a:	d9 a3 28 10 	lea %a3,[%sp]104
8000e54e:	77 89 80 8e 	dextr %d8,%d9,%d8,29
8000e552:	30 23       	add.a %a3,%a2
8000e554:	1b 04 03 40 	addi %d4,%d4,48
8000e558:	06 d9       	sh %d9,-3
8000e55a:	34 34       	st.b [%a3],%d4
8000e55c:	0f 89 a0 60 	or %d6,%d9,%d8
8000e560:	c2 13       	add %d3,1
8000e562:	df 06 ef ff 	jne %d6,0,8000e540 <_svfprintf_r+0x84c>
8000e566:	80 d2       	mov.d %d2,%a13
8000e568:	80 3d       	mov.d %d13,%a3
8000e56a:	6f 02 61 00 	jz.t %d2,0,8000e62c <_svfprintf_r+0x938>
8000e56e:	8b 04 03 42 	eq %d4,%d4,48
8000e572:	df 04 5d 80 	jne %d4,0,8000e62c <_svfprintf_r+0x938>
8000e576:	3b 00 03 70 	mov %d7,48
8000e57a:	c2 fd       	add %d13,-1
8000e57c:	e9 37 ff ff 	st.b [%a3]-1,%d7
8000e580:	3c 56       	j 8000e62c <_svfprintf_r+0x938>
8000e582:	8b 84 02 71 	rsub %d7,%d4,40
8000e586:	8b 09 00 32 	eq %d3,%d9,0
8000e58a:	60 73       	mov.a %a3,%d7
8000e58c:	8b a8 a0 34 	and.ge.u %d3,%d8,10
8000e590:	d9 a7 28 10 	lea %a7,[%sp]104
8000e594:	8b 09 00 35 	or.ne %d3,%d9,0
8000e598:	30 37       	add.a %a7,%a3
8000e59a:	1b 14 00 d0 	addi %d13,%d4,1
8000e59e:	df 03 1b 00 	jeq %d3,0,8000e5d4 <_svfprintf_r+0x8e0>
8000e5a2:	8b 74 02 41 	rsub %d4,%d4,39
8000e5a6:	60 42       	mov.a %a2,%d4
8000e5a8:	fb a0 00 60 	mov %e6,10
8000e5ac:	0b 89 10 48 	mov %e4,%d9,%d8
8000e5b0:	d9 af 28 10 	lea %a15,[%sp]104
8000e5b4:	30 2f       	add.a %a15,%a2
8000e5b6:	6d 00 bb 19 	call 8001192c <__umoddi3>
8000e5ba:	0b 89 10 48 	mov %e4,%d9,%d8
8000e5be:	1b 02 03 20 	addi %d2,%d2,48
8000e5c2:	fb a0 00 60 	mov %e6,10
8000e5c6:	28 02       	st.b [%a15]0,%d2
8000e5c8:	6d 00 62 19 	call 8001188c <__udivdi3>
8000e5cc:	02 d4       	mov %d4,%d13
8000e5ce:	0b 23 10 88 	mov %e8,%d3,%d2
8000e5d2:	3c d8       	j 8000e582 <_svfprintf_r+0x88e>
8000e5d4:	80 7d       	mov.d %d13,%a7
8000e5d6:	1b 08 03 80 	addi %d8,%d8,48
8000e5da:	c2 fd       	add %d13,-1
8000e5dc:	e9 78 ff ff 	st.b [%a7]-1,%d8
8000e5e0:	3c 26       	j 8000e62c <_svfprintf_r+0x938>
8000e5e2:	82 03       	mov %d3,0
8000e5e4:	d8 0f       	ld.a %a15,[%sp]60
8000e5e6:	80 ad       	mov.d %d13,%sp
8000e5e8:	8f f8 00 f1 	and %d15,%d8,15
8000e5ec:	8b 73 02 71 	rsub %d7,%d3,39
8000e5f0:	1b 8d 06 d0 	addi %d13,%d13,104
8000e5f4:	10 f7       	addsc.a %a7,%a15,%d15,0
8000e5f6:	42 7d       	add %d13,%d7
8000e5f8:	77 89 00 8e 	dextr %d8,%d9,%d8,28
8000e5fc:	0c 70       	ld.bu %d15,[%a7]0
8000e5fe:	60 d2       	mov.a %a2,%d13
8000e600:	06 c9       	sh %d9,-4
8000e602:	2c 20       	st.b [%a2]0,%d15
8000e604:	0f 89 a0 40 	or %d4,%d9,%d8
8000e608:	c2 13       	add %d3,1
8000e60a:	df 04 ed ff 	jne %d4,0,8000e5e4 <_svfprintf_r+0x8f0>
8000e60e:	3c 0f       	j 8000e62c <_svfprintf_r+0x938>
8000e610:	80 a2       	mov.d %d2,%sp
8000e612:	1b 02 09 d0 	addi %d13,%d2,144
8000e616:	f6 3b       	jnz %d3,8000e62c <_svfprintf_r+0x938>
8000e618:	80 df       	mov.d %d15,%a13
8000e61a:	2e 09       	jz.t %d15,0,8000e62c <_svfprintf_r+0x938>
8000e61c:	1b 02 0d d0 	addi %d13,%d2,208
8000e620:	60 d2       	mov.a %a2,%d13
8000e622:	3b 00 03 70 	mov %d7,48
8000e626:	89 27 3f e4 	st.b [+%a2]-65,%d7
8000e62a:	80 2d       	mov.d %d13,%a2
8000e62c:	d9 a3 10 20 	lea %a3,[%sp]144
8000e630:	80 39       	mov.d %d9,%a3
8000e632:	a2 d9       	sub %d9,%d13
8000e634:	3c 14       	j 8000e65c <_svfprintf_r+0x968>
8000e636:	e9 af 01 10 	st.b [%sp]65,%d15
8000e63a:	58 04       	ld.w %d15,[%sp]16
8000e63c:	df 0f 1f 04 	jeq %d15,0,8000ee7a <_svfprintf_r+0x1186>
8000e640:	82 03       	mov %d3,0
8000e642:	60 ad       	mov.a %a13,%d10
8000e644:	e9 af 28 10 	st.b [%sp]104,%d15
8000e648:	e9 a3 01 10 	st.b [%sp]65,%d3
8000e64c:	40 fc       	mov.aa %a12,%a15
8000e64e:	80 a2       	mov.d %d2,%sp
8000e650:	82 19       	mov %d9,1
8000e652:	82 0e       	mov %d14,0
8000e654:	1b 82 06 d0 	addi %d13,%d2,104
8000e658:	3c 02       	j 8000e65c <_svfprintf_r+0x968>
8000e65a:	82 0e       	mov %d14,0
8000e65c:	79 a7 01 10 	ld.b %d7,[%sp]65
8000e660:	80 df       	mov.d %d15,%a13
8000e662:	0b e9 a0 a1 	max %d10,%d9,%d14
8000e666:	80 d2       	mov.d %d2,%a13
8000e668:	16 02       	and %d15,2
8000e66a:	ab 1a 00 a7 	cadd %d10,%d7,%d10,1
8000e66e:	60 ff       	mov.a %a15,%d15
8000e670:	8a 2a       	cadd %d10,%d15,2
8000e672:	8f 42 08 f1 	and %d15,%d2,132
8000e676:	ee 48       	jnz %d15,8000e706 <_svfprintf_r+0xa12>
8000e678:	19 a8 1c 00 	ld.w %d8,[%sp]28
8000e67c:	a2 a8       	sub %d8,%d10
8000e67e:	bf 18 44 00 	jlt %d8,1,8000e706 <_svfprintf_r+0xa12>
8000e682:	91 00 00 28 	movh.a %a2,32768
8000e686:	d9 22 88 c0 	lea %a2,[%a2]2824 <80000b08 <blanks.4035>>
8000e68a:	19 a1 24 10 	ld.w %d1,[%sp]100 <80000b08 <blanks.4035>>
8000e68e:	19 a4 20 10 	ld.w %d4,[%sp]96 <80000b08 <blanks.4035>>
8000e692:	8b 18 81 72 	ge %d7,%d8,17
8000e696:	f4 e2       	st.a [%a14],%a2
8000e698:	df 07 20 00 	jeq %d7,0,8000e6d8 <_svfprintf_r+0x9e4>
8000e69c:	1b 14 00 00 	addi %d0,%d4,1
8000e6a0:	3b 00 01 20 	mov %d2,16
8000e6a4:	1b 01 01 10 	addi %d1,%d1,16
8000e6a8:	59 e2 04 00 	st.w [%a14]4,%d2
8000e6ac:	59 a0 20 10 	st.w [%sp]96,%d0
8000e6b0:	59 a1 24 10 	st.w [%sp]100,%d1
8000e6b4:	8b 80 80 02 	ge %d0,%d0,8
8000e6b8:	d9 ee 08 00 	lea %a14,[%a14]8
8000e6bc:	76 0b       	jz %d0,8000e6d2 <_svfprintf_r+0x9de>
8000e6be:	60 c4       	mov.a %a4,%d12
8000e6c0:	60 b5       	mov.a %a5,%d11
8000e6c2:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e6c6:	6d 00 52 10 	call 8001076a <__ssprint_r>
8000e6ca:	df 02 e0 83 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e6ce:	d9 ae 10 20 	lea %a14,[%sp]144
8000e6d2:	1b 08 ff 8f 	addi %d8,%d8,-16
8000e6d6:	3c d6       	j 8000e682 <_svfprintf_r+0x98e>
8000e6d8:	c2 14       	add %d4,1
8000e6da:	42 81       	add %d1,%d8
8000e6dc:	59 e8 04 00 	st.w [%a14]4,%d8
8000e6e0:	59 a4 20 10 	st.w [%sp]96,%d4
8000e6e4:	59 a1 24 10 	st.w [%sp]100,%d1
8000e6e8:	8b 84 80 42 	ge %d4,%d4,8
8000e6ec:	d9 ee 08 00 	lea %a14,[%a14]8
8000e6f0:	76 4b       	jz %d4,8000e706 <_svfprintf_r+0xa12>
8000e6f2:	60 c4       	mov.a %a4,%d12
8000e6f4:	60 b5       	mov.a %a5,%d11
8000e6f6:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e6fa:	6d 00 38 10 	call 8001076a <__ssprint_r>
8000e6fe:	df 02 c6 83 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e702:	d9 ae 10 20 	lea %a14,[%sp]144
8000e706:	79 a4 01 10 	ld.b %d4,[%sp]65
8000e70a:	df 04 21 00 	jeq %d4,0,8000e74c <_svfprintf_r+0xa58>
8000e70e:	19 a4 24 10 	ld.w %d4,[%sp]100
8000e712:	d9 a7 01 10 	lea %a7,[%sp]65
8000e716:	c2 14       	add %d4,1
8000e718:	59 a4 24 10 	st.w [%sp]100,%d4
8000e71c:	19 a4 20 10 	ld.w %d4,[%sp]96
8000e720:	82 17       	mov %d7,1
8000e722:	c2 14       	add %d4,1
8000e724:	f4 e7       	st.a [%a14],%a7
8000e726:	59 e7 04 00 	st.w [%a14]4,%d7
8000e72a:	59 a4 20 10 	st.w [%sp]96,%d4
8000e72e:	8b 84 80 42 	ge %d4,%d4,8
8000e732:	d9 ee 08 00 	lea %a14,[%a14]8
8000e736:	76 4b       	jz %d4,8000e74c <_svfprintf_r+0xa58>
8000e738:	60 c4       	mov.a %a4,%d12
8000e73a:	60 b5       	mov.a %a5,%d11
8000e73c:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e740:	6d 00 15 10 	call 8001076a <__ssprint_r>
8000e744:	df 02 a3 83 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e748:	d9 ae 10 20 	lea %a14,[%sp]144
8000e74c:	bd 0f 21 00 	jz.a %a15,8000e78e <_svfprintf_r+0xa9a>
8000e750:	19 a4 24 10 	ld.w %d4,[%sp]100
8000e754:	d9 a7 02 10 	lea %a7,[%sp]66
8000e758:	c2 24       	add %d4,2
8000e75a:	59 a4 24 10 	st.w [%sp]100,%d4
8000e75e:	19 a4 20 10 	ld.w %d4,[%sp]96
8000e762:	82 27       	mov %d7,2
8000e764:	c2 14       	add %d4,1
8000e766:	f4 e7       	st.a [%a14],%a7
8000e768:	59 e7 04 00 	st.w [%a14]4,%d7
8000e76c:	59 a4 20 10 	st.w [%sp]96,%d4
8000e770:	8b 84 80 42 	ge %d4,%d4,8
8000e774:	d9 ee 08 00 	lea %a14,[%a14]8
8000e778:	76 4b       	jz %d4,8000e78e <_svfprintf_r+0xa9a>
8000e77a:	60 c4       	mov.a %a4,%d12
8000e77c:	60 b5       	mov.a %a5,%d11
8000e77e:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e782:	6d 00 f4 0f 	call 8001076a <__ssprint_r>
8000e786:	df 02 82 83 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e78a:	d9 ae 10 20 	lea %a14,[%sp]144
8000e78e:	8b 0f 28 42 	ne %d4,%d15,128
8000e792:	df 04 48 80 	jne %d4,0,8000e822 <_svfprintf_r+0xb2e>
8000e796:	58 07       	ld.w %d15,[%sp]28
8000e798:	7b 00 00 28 	movh %d2,32768
8000e79c:	60 23       	mov.a %a3,%d2
8000e79e:	a2 af       	sub %d15,%d10
8000e7a0:	d9 3f b8 b0 	lea %a15,[%a3]2808
8000e7a4:	bf 1f 3f 00 	jlt %d15,1,8000e822 <_svfprintf_r+0xb2e>
8000e7a8:	19 a7 24 10 	ld.w %d7,[%sp]100
8000e7ac:	19 a4 20 10 	ld.w %d4,[%sp]96
8000e7b0:	8b 1f 81 82 	ge %d8,%d15,17
8000e7b4:	ec e0       	st.a [%a14]0,%a15
8000e7b6:	df 08 20 00 	jeq %d8,0,8000e7f6 <_svfprintf_r+0xb02>
8000e7ba:	1b 14 00 00 	addi %d0,%d4,1
8000e7be:	3b 00 01 20 	mov %d2,16
8000e7c2:	1b 07 01 10 	addi %d1,%d7,16
8000e7c6:	59 e2 04 00 	st.w [%a14]4,%d2
8000e7ca:	59 a0 20 10 	st.w [%sp]96,%d0
8000e7ce:	59 a1 24 10 	st.w [%sp]100,%d1
8000e7d2:	8b 80 80 02 	ge %d0,%d0,8
8000e7d6:	d9 ee 08 00 	lea %a14,[%a14]8
8000e7da:	76 0b       	jz %d0,8000e7f0 <_svfprintf_r+0xafc>
8000e7dc:	60 c4       	mov.a %a4,%d12
8000e7de:	60 b5       	mov.a %a5,%d11
8000e7e0:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e7e4:	6d 00 c3 0f 	call 8001076a <__ssprint_r>
8000e7e8:	df 02 51 83 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e7ec:	d9 ae 10 20 	lea %a14,[%sp]144
8000e7f0:	1b 0f ff ff 	addi %d15,%d15,-16
8000e7f4:	3c da       	j 8000e7a8 <_svfprintf_r+0xab4>
8000e7f6:	c2 14       	add %d4,1
8000e7f8:	42 f7       	add %d7,%d15
8000e7fa:	6c e1       	st.w [%a14]4,%d15
8000e7fc:	59 a4 20 10 	st.w [%sp]96,%d4
8000e800:	59 a7 24 10 	st.w [%sp]100,%d7
8000e804:	8b 84 80 42 	ge %d4,%d4,8
8000e808:	d9 ee 08 00 	lea %a14,[%a14]8
8000e80c:	76 4b       	jz %d4,8000e822 <_svfprintf_r+0xb2e>
8000e80e:	60 c4       	mov.a %a4,%d12
8000e810:	60 b5       	mov.a %a5,%d11
8000e812:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e816:	6d 00 aa 0f 	call 8001076a <__ssprint_r>
8000e81a:	df 02 38 83 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e81e:	d9 ae 10 20 	lea %a14,[%sp]144
8000e822:	7b 00 00 88 	movh %d8,32768
8000e826:	a2 9e       	sub %d14,%d9
8000e828:	1b 88 af 80 	addi %d8,%d8,2808
8000e82c:	c5 0f 10 00 	lea %a15,10 <_.+0xf>
8000e830:	bf 1e 3c 00 	jlt %d14,1,8000e8a8 <_svfprintf_r+0xbb4>
8000e834:	19 a6 24 10 	ld.w %d6,[%sp]100
8000e838:	19 a4 20 10 	ld.w %d4,[%sp]96
8000e83c:	8b 1e 81 02 	ge %d0,%d14,17
8000e840:	74 e8       	st.w [%a14],%d8
8000e842:	df 00 1c 00 	jeq %d0,0,8000e87a <_svfprintf_r+0xb86>
8000e846:	c2 14       	add %d4,1
8000e848:	1b 06 01 00 	addi %d0,%d6,16
8000e84c:	ec e1       	st.a [%a14]4,%a15
8000e84e:	59 a4 20 10 	st.w [%sp]96,%d4
8000e852:	59 a0 24 10 	st.w [%sp]100,%d0
8000e856:	8b 84 80 42 	ge %d4,%d4,8
8000e85a:	d9 ee 08 00 	lea %a14,[%a14]8
8000e85e:	76 4b       	jz %d4,8000e874 <_svfprintf_r+0xb80>
8000e860:	60 c4       	mov.a %a4,%d12
8000e862:	60 b5       	mov.a %a5,%d11
8000e864:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e868:	6d 00 81 0f 	call 8001076a <__ssprint_r>
8000e86c:	df 02 0f 83 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e870:	d9 ae 10 20 	lea %a14,[%sp]144
8000e874:	1b 0e ff ef 	addi %d14,%d14,-16
8000e878:	3c de       	j 8000e834 <_svfprintf_r+0xb40>
8000e87a:	c2 14       	add %d4,1
8000e87c:	42 e6       	add %d6,%d14
8000e87e:	59 ee 04 00 	st.w [%a14]4,%d14
8000e882:	59 a4 20 10 	st.w [%sp]96,%d4
8000e886:	59 a6 24 10 	st.w [%sp]100,%d6
8000e88a:	8b 84 80 42 	ge %d4,%d4,8
8000e88e:	d9 ee 08 00 	lea %a14,[%a14]8
8000e892:	76 4b       	jz %d4,8000e8a8 <_svfprintf_r+0xbb4>
8000e894:	60 c4       	mov.a %a4,%d12
8000e896:	60 b5       	mov.a %a5,%d11
8000e898:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e89c:	6d 00 67 0f 	call 8001076a <__ssprint_r>
8000e8a0:	df 02 f5 82 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e8a4:	d9 ae 10 20 	lea %a14,[%sp]144
8000e8a8:	80 df       	mov.d %d15,%a13
8000e8aa:	19 ae 24 10 	ld.w %d14,[%sp]100
8000e8ae:	19 a8 20 10 	ld.w %d8,[%sp]96
8000e8b2:	6f 8f 1d 80 	jnz.t %d15,8,8000e8ec <_svfprintf_r+0xbf8>
8000e8b6:	c2 18       	add %d8,1
8000e8b8:	59 e9 04 00 	st.w [%a14]4,%d9
8000e8bc:	42 e9       	add %d9,%d14
8000e8be:	59 a8 20 10 	st.w [%sp]96,%d8
8000e8c2:	74 ed       	st.w [%a14],%d13
8000e8c4:	59 a9 24 10 	st.w [%sp]100,%d9
8000e8c8:	8b 88 80 82 	ge %d8,%d8,8
8000e8cc:	d9 ef 08 00 	lea %a15,[%a14]8
8000e8d0:	df 08 79 02 	jeq %d8,0,8000edc2 <_svfprintf_r+0x10ce>
8000e8d4:	60 c4       	mov.a %a4,%d12
8000e8d6:	60 b5       	mov.a %a5,%d11
8000e8d8:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e8dc:	6d 00 47 0f 	call 8001076a <__ssprint_r>
8000e8e0:	df 02 d5 82 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e8e4:	d9 af 10 20 	lea %a15,[%sp]144
8000e8e8:	1d 00 6d 02 	j 8000edc2 <_svfprintf_r+0x10ce>
8000e8ec:	19 a2 10 00 	ld.w %d2,[%sp]16
8000e8f0:	8b 62 46 f2 	lt %d15,%d2,102
8000e8f4:	df 0f be 81 	jne %d15,0,8000ec70 <_svfprintf_r+0xf7c>
8000e8f8:	d2 06       	mov %e6,0
8000e8fa:	19 a4 2c 00 	ld.w %d4,[%sp]44
8000e8fe:	19 a5 30 00 	ld.w %d5,[%sp]48
8000e902:	6d 00 c1 16 	call 80011684 <__eqdf2>
8000e906:	df 02 78 80 	jne %d2,0,8000e9f6 <_svfprintf_r+0xd02>
8000e90a:	7b 00 00 38 	movh %d3,32768
8000e90e:	1b 63 af 30 	addi %d3,%d3,2806
8000e912:	c2 18       	add %d8,1
8000e914:	74 e3       	st.w [%a14],%d3
8000e916:	1b 1e 00 90 	addi %d9,%d14,1
8000e91a:	82 13       	mov %d3,1
8000e91c:	59 a8 20 10 	st.w [%sp]96,%d8
8000e920:	59 e3 04 00 	st.w [%a14]4,%d3
8000e924:	59 a9 24 10 	st.w [%sp]100,%d9
8000e928:	8b 88 80 82 	ge %d8,%d8,8
8000e92c:	d9 ef 08 00 	lea %a15,[%a14]8
8000e930:	76 8b       	jz %d8,8000e946 <_svfprintf_r+0xc52>
8000e932:	60 c4       	mov.a %a4,%d12
8000e934:	60 b5       	mov.a %a5,%d11
8000e936:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e93a:	6d 00 18 0f 	call 8001076a <__ssprint_r>
8000e93e:	df 02 a6 82 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e942:	d9 af 10 20 	lea %a15,[%sp]144
8000e946:	58 11       	ld.w %d15,[%sp]68
8000e948:	19 a2 14 00 	ld.w %d2,[%sp]20
8000e94c:	3f 2f 05 00 	jlt %d15,%d2,8000e956 <_svfprintf_r+0xc62>
8000e950:	80 df       	mov.d %d15,%a13
8000e952:	6f 0f 38 02 	jz.t %d15,0,8000edc2 <_svfprintf_r+0x10ce>
8000e956:	58 08       	ld.w %d15,[%sp]32
8000e958:	19 a2 20 00 	ld.w %d2,[%sp]32
8000e95c:	68 1f       	st.w [%a15]4,%d15
8000e95e:	58 19       	ld.w %d15,[%sp]100
8000e960:	99 a3 34 00 	ld.a %a3,[%sp]52
8000e964:	42 2f       	add %d15,%d2
8000e966:	78 19       	st.w [%sp]100,%d15
8000e968:	58 18       	ld.w %d15,[%sp]96
8000e96a:	e8 03       	st.a [%a15]0,%a3
8000e96c:	c2 1f       	add %d15,1
8000e96e:	78 18       	st.w [%sp]96,%d15
8000e970:	8b 8f 80 f2 	ge %d15,%d15,8
8000e974:	d9 ff 08 00 	lea %a15,[%a15]8
8000e978:	6e 0b       	jz %d15,8000e98e <_svfprintf_r+0xc9a>
8000e97a:	60 c4       	mov.a %a4,%d12
8000e97c:	60 b5       	mov.a %a5,%d11
8000e97e:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e982:	6d 00 f4 0e 	call 8001076a <__ssprint_r>
8000e986:	df 02 82 82 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e98a:	d9 af 10 20 	lea %a15,[%sp]144
8000e98e:	58 05       	ld.w %d15,[%sp]20
8000e990:	7b 00 00 88 	movh %d8,32768
8000e994:	c2 ff       	add %d15,-1
8000e996:	1b 88 af 80 	addi %d8,%d8,2808
8000e99a:	3b 00 01 90 	mov %d9,16
8000e99e:	bf 1f 12 02 	jlt %d15,1,8000edc2 <_svfprintf_r+0x10ce>
8000e9a2:	19 a5 24 10 	ld.w %d5,[%sp]100
8000e9a6:	19 a3 20 10 	ld.w %d3,[%sp]96
8000e9aa:	8b 1f 81 42 	ge %d4,%d15,17
8000e9ae:	68 08       	st.w [%a15]0,%d8
8000e9b0:	df 04 1c 00 	jeq %d4,0,8000e9e8 <_svfprintf_r+0xcf4>
8000e9b4:	c2 13       	add %d3,1
8000e9b6:	1b 05 01 40 	addi %d4,%d5,16
8000e9ba:	68 19       	st.w [%a15]4,%d9
8000e9bc:	59 a3 20 10 	st.w [%sp]96,%d3
8000e9c0:	59 a4 24 10 	st.w [%sp]100,%d4
8000e9c4:	8b 83 80 32 	ge %d3,%d3,8
8000e9c8:	d9 ff 08 00 	lea %a15,[%a15]8
8000e9cc:	76 3b       	jz %d3,8000e9e2 <_svfprintf_r+0xcee>
8000e9ce:	60 c4       	mov.a %a4,%d12
8000e9d0:	60 b5       	mov.a %a5,%d11
8000e9d2:	d9 a6 1c 10 	lea %a6,[%sp]92
8000e9d6:	6d 00 ca 0e 	call 8001076a <__ssprint_r>
8000e9da:	df 02 58 82 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000e9de:	d9 af 10 20 	lea %a15,[%sp]144
8000e9e2:	1b 0f ff ff 	addi %d15,%d15,-16
8000e9e6:	3c de       	j 8000e9a2 <_svfprintf_r+0xcae>
8000e9e8:	12 54       	add %d4,%d15,%d5
8000e9ea:	68 1f       	st.w [%a15]4,%d15
8000e9ec:	59 a4 24 10 	st.w [%sp]100,%d4
8000e9f0:	9a 13       	add %d15,%d3,1
8000e9f2:	1d 00 e1 01 	j 8000edb4 <_svfprintf_r+0x10c0>
8000e9f6:	19 a3 04 10 	ld.w %d3,[%sp]68
8000e9fa:	ff 13 8e 00 	jge %d3,1,8000eb16 <_svfprintf_r+0xe22>
8000e9fe:	7b 00 00 38 	movh %d3,32768
8000ea02:	1b 63 af 30 	addi %d3,%d3,2806
8000ea06:	c2 18       	add %d8,1
8000ea08:	74 e3       	st.w [%a14],%d3
8000ea0a:	1b 1e 00 90 	addi %d9,%d14,1
8000ea0e:	82 13       	mov %d3,1
8000ea10:	59 a8 20 10 	st.w [%sp]96,%d8
8000ea14:	59 e3 04 00 	st.w [%a14]4,%d3
8000ea18:	59 a9 24 10 	st.w [%sp]100,%d9
8000ea1c:	8b 88 80 82 	ge %d8,%d8,8
8000ea20:	d9 ef 08 00 	lea %a15,[%a14]8
8000ea24:	76 8b       	jz %d8,8000ea3a <_svfprintf_r+0xd46>
8000ea26:	60 c4       	mov.a %a4,%d12
8000ea28:	60 b5       	mov.a %a5,%d11
8000ea2a:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ea2e:	6d 00 9e 0e 	call 8001076a <__ssprint_r>
8000ea32:	df 02 2c 82 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ea36:	d9 af 10 20 	lea %a15,[%sp]144
8000ea3a:	58 11       	ld.w %d15,[%sp]68
8000ea3c:	19 a2 14 00 	ld.w %d2,[%sp]20
8000ea40:	a6 2f       	or %d15,%d2
8000ea42:	ee 04       	jnz %d15,8000ea4a <_svfprintf_r+0xd56>
8000ea44:	80 df       	mov.d %d15,%a13
8000ea46:	6f 0f be 01 	jz.t %d15,0,8000edc2 <_svfprintf_r+0x10ce>
8000ea4a:	58 08       	ld.w %d15,[%sp]32
8000ea4c:	19 a2 20 00 	ld.w %d2,[%sp]32
8000ea50:	68 1f       	st.w [%a15]4,%d15
8000ea52:	58 19       	ld.w %d15,[%sp]100
8000ea54:	99 a3 34 00 	ld.a %a3,[%sp]52
8000ea58:	42 2f       	add %d15,%d2
8000ea5a:	78 19       	st.w [%sp]100,%d15
8000ea5c:	58 18       	ld.w %d15,[%sp]96
8000ea5e:	e8 03       	st.a [%a15]0,%a3
8000ea60:	c2 1f       	add %d15,1
8000ea62:	78 18       	st.w [%sp]96,%d15
8000ea64:	8b 8f 80 f2 	ge %d15,%d15,8
8000ea68:	d9 ff 08 00 	lea %a15,[%a15]8
8000ea6c:	6e 0b       	jz %d15,8000ea82 <_svfprintf_r+0xd8e>
8000ea6e:	60 c4       	mov.a %a4,%d12
8000ea70:	60 b5       	mov.a %a5,%d11
8000ea72:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ea76:	6d 00 7a 0e 	call 8001076a <__ssprint_r>
8000ea7a:	df 02 08 82 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ea7e:	d9 af 10 20 	lea %a15,[%sp]144
8000ea82:	58 11       	ld.w %d15,[%sp]68
8000ea84:	7b 00 00 88 	movh %d8,32768
8000ea88:	32 5f       	rsub %d15
8000ea8a:	1b 88 af 80 	addi %d8,%d8,2808
8000ea8e:	3b 00 01 90 	mov %d9,16
8000ea92:	bf 1f 3a 00 	jlt %d15,1,8000eb06 <_svfprintf_r+0xe12>
8000ea96:	19 a5 24 10 	ld.w %d5,[%sp]100
8000ea9a:	19 a3 20 10 	ld.w %d3,[%sp]96
8000ea9e:	8b 1f 81 42 	ge %d4,%d15,17
8000eaa2:	68 08       	st.w [%a15]0,%d8
8000eaa4:	df 04 1c 00 	jeq %d4,0,8000eadc <_svfprintf_r+0xde8>
8000eaa8:	c2 13       	add %d3,1
8000eaaa:	1b 05 01 40 	addi %d4,%d5,16
8000eaae:	68 19       	st.w [%a15]4,%d9
8000eab0:	59 a3 20 10 	st.w [%sp]96,%d3
8000eab4:	59 a4 24 10 	st.w [%sp]100,%d4
8000eab8:	8b 83 80 32 	ge %d3,%d3,8
8000eabc:	d9 ff 08 00 	lea %a15,[%a15]8
8000eac0:	76 3b       	jz %d3,8000ead6 <_svfprintf_r+0xde2>
8000eac2:	60 c4       	mov.a %a4,%d12
8000eac4:	60 b5       	mov.a %a5,%d11
8000eac6:	d9 a6 1c 10 	lea %a6,[%sp]92
8000eaca:	6d 00 50 0e 	call 8001076a <__ssprint_r>
8000eace:	df 02 de 81 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ead2:	d9 af 10 20 	lea %a15,[%sp]144
8000ead6:	1b 0f ff ff 	addi %d15,%d15,-16
8000eada:	3c de       	j 8000ea96 <_svfprintf_r+0xda2>
8000eadc:	68 1f       	st.w [%a15]4,%d15
8000eade:	12 54       	add %d4,%d15,%d5
8000eae0:	9a 13       	add %d15,%d3,1
8000eae2:	78 18       	st.w [%sp]96,%d15
8000eae4:	59 a4 24 10 	st.w [%sp]100,%d4
8000eae8:	8b 8f 80 f2 	ge %d15,%d15,8
8000eaec:	d9 ff 08 00 	lea %a15,[%a15]8
8000eaf0:	6e 0b       	jz %d15,8000eb06 <_svfprintf_r+0xe12>
8000eaf2:	60 c4       	mov.a %a4,%d12
8000eaf4:	60 b5       	mov.a %a5,%d11
8000eaf6:	d9 a6 1c 10 	lea %a6,[%sp]92
8000eafa:	6d 00 38 0e 	call 8001076a <__ssprint_r>
8000eafe:	df 02 c6 81 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000eb02:	d9 af 10 20 	lea %a15,[%sp]144
8000eb06:	58 05       	ld.w %d15,[%sp]20
8000eb08:	68 0d       	st.w [%a15]0,%d13
8000eb0a:	68 1f       	st.w [%a15]4,%d15
8000eb0c:	19 a2 14 00 	ld.w %d2,[%sp]20
8000eb10:	58 19       	ld.w %d15,[%sp]100
8000eb12:	1d 00 4d 01 	j 8000edac <_svfprintf_r+0x10b8>
8000eb16:	58 05       	ld.w %d15,[%sp]20
8000eb18:	74 ed       	st.w [%a14],%d13
8000eb1a:	3f f3 6a 00 	jlt %d3,%d15,8000ebee <_svfprintf_r+0xefa>
8000eb1e:	02 f9       	mov %d9,%d15
8000eb20:	c2 18       	add %d8,1
8000eb22:	42 e9       	add %d9,%d14
8000eb24:	59 a8 20 10 	st.w [%sp]96,%d8
8000eb28:	6c e1       	st.w [%a14]4,%d15
8000eb2a:	59 a9 24 10 	st.w [%sp]100,%d9
8000eb2e:	8b 88 80 82 	ge %d8,%d8,8
8000eb32:	d9 ef 08 00 	lea %a15,[%a14]8
8000eb36:	76 8b       	jz %d8,8000eb4c <_svfprintf_r+0xe58>
8000eb38:	60 c4       	mov.a %a4,%d12
8000eb3a:	60 b5       	mov.a %a5,%d11
8000eb3c:	d9 a6 1c 10 	lea %a6,[%sp]92
8000eb40:	6d 00 15 0e 	call 8001076a <__ssprint_r>
8000eb44:	df 02 a3 81 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000eb48:	d9 af 10 20 	lea %a15,[%sp]144
8000eb4c:	58 11       	ld.w %d15,[%sp]68
8000eb4e:	19 a2 14 00 	ld.w %d2,[%sp]20
8000eb52:	7b 00 00 88 	movh %d8,32768
8000eb56:	a2 2f       	sub %d15,%d2
8000eb58:	1b 88 af 80 	addi %d8,%d8,2808
8000eb5c:	3b 00 01 90 	mov %d9,16
8000eb60:	bf 1f 3a 00 	jlt %d15,1,8000ebd4 <_svfprintf_r+0xee0>
8000eb64:	19 a5 24 10 	ld.w %d5,[%sp]100
8000eb68:	19 a3 20 10 	ld.w %d3,[%sp]96
8000eb6c:	8b 1f 81 42 	ge %d4,%d15,17
8000eb70:	68 08       	st.w [%a15]0,%d8
8000eb72:	df 04 1c 00 	jeq %d4,0,8000ebaa <_svfprintf_r+0xeb6>
8000eb76:	c2 13       	add %d3,1
8000eb78:	1b 05 01 40 	addi %d4,%d5,16
8000eb7c:	68 19       	st.w [%a15]4,%d9
8000eb7e:	59 a3 20 10 	st.w [%sp]96,%d3
8000eb82:	59 a4 24 10 	st.w [%sp]100,%d4
8000eb86:	8b 83 80 32 	ge %d3,%d3,8
8000eb8a:	d9 ff 08 00 	lea %a15,[%a15]8
8000eb8e:	76 3b       	jz %d3,8000eba4 <_svfprintf_r+0xeb0>
8000eb90:	60 c4       	mov.a %a4,%d12
8000eb92:	60 b5       	mov.a %a5,%d11
8000eb94:	d9 a6 1c 10 	lea %a6,[%sp]92
8000eb98:	6d 00 e9 0d 	call 8001076a <__ssprint_r>
8000eb9c:	df 02 77 81 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000eba0:	d9 af 10 20 	lea %a15,[%sp]144
8000eba4:	1b 0f ff ff 	addi %d15,%d15,-16
8000eba8:	3c de       	j 8000eb64 <_svfprintf_r+0xe70>
8000ebaa:	68 1f       	st.w [%a15]4,%d15
8000ebac:	12 54       	add %d4,%d15,%d5
8000ebae:	9a 13       	add %d15,%d3,1
8000ebb0:	78 18       	st.w [%sp]96,%d15
8000ebb2:	59 a4 24 10 	st.w [%sp]100,%d4
8000ebb6:	8b 8f 80 f2 	ge %d15,%d15,8
8000ebba:	d9 ff 08 00 	lea %a15,[%a15]8
8000ebbe:	6e 0b       	jz %d15,8000ebd4 <_svfprintf_r+0xee0>
8000ebc0:	60 c4       	mov.a %a4,%d12
8000ebc2:	60 b5       	mov.a %a5,%d11
8000ebc4:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ebc8:	6d 00 d1 0d 	call 8001076a <__ssprint_r>
8000ebcc:	df 02 5f 81 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ebd0:	d9 af 10 20 	lea %a15,[%sp]144
8000ebd4:	80 df       	mov.d %d15,%a13
8000ebd6:	6f 0f f6 00 	jz.t %d15,0,8000edc2 <_svfprintf_r+0x10ce>
8000ebda:	99 a3 34 00 	ld.a %a3,[%sp]52
8000ebde:	58 08       	ld.w %d15,[%sp]32
8000ebe0:	19 a2 20 00 	ld.w %d2,[%sp]32
8000ebe4:	68 1f       	st.w [%a15]4,%d15
8000ebe6:	e8 03       	st.a [%a15]0,%a3
8000ebe8:	58 19       	ld.w %d15,[%sp]100
8000ebea:	1d 00 e1 00 	j 8000edac <_svfprintf_r+0x10b8>
8000ebee:	c2 18       	add %d8,1
8000ebf0:	59 e3 04 00 	st.w [%a14]4,%d3
8000ebf4:	42 e3       	add %d3,%d14
8000ebf6:	59 a8 20 10 	st.w [%sp]96,%d8
8000ebfa:	59 a3 24 10 	st.w [%sp]100,%d3
8000ebfe:	8b 88 80 82 	ge %d8,%d8,8
8000ec02:	d9 ef 08 00 	lea %a15,[%a14]8
8000ec06:	76 8b       	jz %d8,8000ec1c <_svfprintf_r+0xf28>
8000ec08:	60 c4       	mov.a %a4,%d12
8000ec0a:	60 b5       	mov.a %a5,%d11
8000ec0c:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ec10:	6d 00 ad 0d 	call 8001076a <__ssprint_r>
8000ec14:	df 02 3b 81 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ec18:	d9 af 10 20 	lea %a15,[%sp]144
8000ec1c:	58 08       	ld.w %d15,[%sp]32
8000ec1e:	19 a2 20 00 	ld.w %d2,[%sp]32
8000ec22:	68 1f       	st.w [%a15]4,%d15
8000ec24:	58 19       	ld.w %d15,[%sp]100
8000ec26:	99 a3 34 00 	ld.a %a3,[%sp]52
8000ec2a:	42 2f       	add %d15,%d2
8000ec2c:	78 19       	st.w [%sp]100,%d15
8000ec2e:	58 18       	ld.w %d15,[%sp]96
8000ec30:	99 ae 04 10 	ld.a %a14,[%sp]68
8000ec34:	c2 1f       	add %d15,1
8000ec36:	60 d2       	mov.a %a2,%d13
8000ec38:	e8 03       	st.a [%a15]0,%a3
8000ec3a:	78 18       	st.w [%sp]96,%d15
8000ec3c:	8b 8f 80 f2 	ge %d15,%d15,8
8000ec40:	30 2e       	add.a %a14,%a2
8000ec42:	d9 ff 08 00 	lea %a15,[%a15]8
8000ec46:	6e 0b       	jz %d15,8000ec5c <_svfprintf_r+0xf68>
8000ec48:	60 c4       	mov.a %a4,%d12
8000ec4a:	60 b5       	mov.a %a5,%d11
8000ec4c:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ec50:	6d 00 8d 0d 	call 8001076a <__ssprint_r>
8000ec54:	df 02 1b 81 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ec58:	d9 af 10 20 	lea %a15,[%sp]144
8000ec5c:	19 a2 14 00 	ld.w %d2,[%sp]20
8000ec60:	58 11       	ld.w %d15,[%sp]68
8000ec62:	e8 0e       	st.a [%a15]0,%a14
8000ec64:	5a f2       	sub %d15,%d2,%d15
8000ec66:	68 1f       	st.w [%a15]4,%d15
8000ec68:	19 a2 24 10 	ld.w %d2,[%sp]100
8000ec6c:	1d 00 a0 00 	j 8000edac <_svfprintf_r+0x10b8>
8000ec70:	c2 18       	add %d8,1
8000ec72:	82 13       	mov %d3,1
8000ec74:	1b 1e 00 90 	addi %d9,%d14,1
8000ec78:	58 05       	ld.w %d15,[%sp]20
8000ec7a:	59 a8 20 10 	st.w [%sp]96,%d8
8000ec7e:	74 ed       	st.w [%a14],%d13
8000ec80:	59 e3 04 00 	st.w [%a14]4,%d3
8000ec84:	59 a9 24 10 	st.w [%sp]100,%d9
8000ec88:	8b 88 80 82 	ge %d8,%d8,8
8000ec8c:	ff 2f 05 00 	jge %d15,2,8000ec96 <_svfprintf_r+0xfa2>
8000ec90:	80 d2       	mov.d %d2,%a13
8000ec92:	6f 02 81 00 	jz.t %d2,0,8000ed94 <_svfprintf_r+0x10a0>
8000ec96:	d9 ef 08 00 	lea %a15,[%a14]8
8000ec9a:	76 8b       	jz %d8,8000ecb0 <_svfprintf_r+0xfbc>
8000ec9c:	60 c4       	mov.a %a4,%d12
8000ec9e:	60 b5       	mov.a %a5,%d11
8000eca0:	d9 a6 1c 10 	lea %a6,[%sp]92
8000eca4:	6d 00 63 0d 	call 8001076a <__ssprint_r>
8000eca8:	df 02 f1 80 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ecac:	d9 af 10 20 	lea %a15,[%sp]144
8000ecb0:	58 08       	ld.w %d15,[%sp]32
8000ecb2:	19 a2 20 00 	ld.w %d2,[%sp]32
8000ecb6:	68 1f       	st.w [%a15]4,%d15
8000ecb8:	58 19       	ld.w %d15,[%sp]100
8000ecba:	99 a3 34 00 	ld.a %a3,[%sp]52
8000ecbe:	42 2f       	add %d15,%d2
8000ecc0:	78 19       	st.w [%sp]100,%d15
8000ecc2:	58 18       	ld.w %d15,[%sp]96
8000ecc4:	e8 03       	st.a [%a15]0,%a3
8000ecc6:	c2 1f       	add %d15,1
8000ecc8:	78 18       	st.w [%sp]96,%d15
8000ecca:	8b 8f 80 f2 	ge %d15,%d15,8
8000ecce:	d9 ff 08 00 	lea %a15,[%a15]8
8000ecd2:	6e 0b       	jz %d15,8000ece8 <_svfprintf_r+0xff4>
8000ecd4:	60 c4       	mov.a %a4,%d12
8000ecd6:	60 b5       	mov.a %a5,%d11
8000ecd8:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ecdc:	6d 00 47 0d 	call 8001076a <__ssprint_r>
8000ece0:	df 02 d5 80 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ece4:	d9 af 10 20 	lea %a15,[%sp]144
8000ece8:	d2 06       	mov %e6,0
8000ecea:	19 a4 2c 00 	ld.w %d4,[%sp]44
8000ecee:	19 a5 30 00 	ld.w %d5,[%sp]48
8000ecf2:	6d 00 e9 14 	call 800116c4 <__nedf2>
8000ecf6:	58 05       	ld.w %d15,[%sp]20
8000ecf8:	c2 ff       	add %d15,-1
8000ecfa:	76 2c       	jz %d2,8000ed12 <_svfprintf_r+0x101e>
8000ecfc:	19 a2 24 10 	ld.w %d2,[%sp]100
8000ed00:	60 de       	mov.a %a14,%d13
8000ed02:	68 1f       	st.w [%a15]4,%d15
8000ed04:	42 2f       	add %d15,%d2
8000ed06:	78 19       	st.w [%sp]100,%d15
8000ed08:	58 18       	ld.w %d15,[%sp]96
8000ed0a:	b0 1e       	add.a %a14,1
8000ed0c:	e8 0e       	st.a [%a15]0,%a14
8000ed0e:	c2 1f       	add %d15,1
8000ed10:	3c 31       	j 8000ed72 <_svfprintf_r+0x107e>
8000ed12:	7b 00 00 88 	movh %d8,32768
8000ed16:	1b 88 af 80 	addi %d8,%d8,2808
8000ed1a:	3b 00 01 90 	mov %d9,16
8000ed1e:	bf 1f 3f 00 	jlt %d15,1,8000ed9c <_svfprintf_r+0x10a8>
8000ed22:	19 a5 24 10 	ld.w %d5,[%sp]100
8000ed26:	19 a3 20 10 	ld.w %d3,[%sp]96
8000ed2a:	8b 1f 81 42 	ge %d4,%d15,17
8000ed2e:	68 08       	st.w [%a15]0,%d8
8000ed30:	df 04 1c 00 	jeq %d4,0,8000ed68 <_svfprintf_r+0x1074>
8000ed34:	c2 13       	add %d3,1
8000ed36:	1b 05 01 40 	addi %d4,%d5,16
8000ed3a:	68 19       	st.w [%a15]4,%d9
8000ed3c:	59 a3 20 10 	st.w [%sp]96,%d3
8000ed40:	59 a4 24 10 	st.w [%sp]100,%d4
8000ed44:	8b 83 80 32 	ge %d3,%d3,8
8000ed48:	d9 ff 08 00 	lea %a15,[%a15]8
8000ed4c:	76 3b       	jz %d3,8000ed62 <_svfprintf_r+0x106e>
8000ed4e:	60 c4       	mov.a %a4,%d12
8000ed50:	60 b5       	mov.a %a5,%d11
8000ed52:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ed56:	6d 00 0a 0d 	call 8001076a <__ssprint_r>
8000ed5a:	df 02 98 80 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ed5e:	d9 af 10 20 	lea %a15,[%sp]144
8000ed62:	1b 0f ff ff 	addi %d15,%d15,-16
8000ed66:	3c de       	j 8000ed22 <_svfprintf_r+0x102e>
8000ed68:	12 54       	add %d4,%d15,%d5
8000ed6a:	68 1f       	st.w [%a15]4,%d15
8000ed6c:	59 a4 24 10 	st.w [%sp]100,%d4
8000ed70:	9a 13       	add %d15,%d3,1
8000ed72:	78 18       	st.w [%sp]96,%d15
8000ed74:	8b 8f 80 f2 	ge %d15,%d15,8
8000ed78:	d9 ff 08 00 	lea %a15,[%a15]8
8000ed7c:	6e 10       	jz %d15,8000ed9c <_svfprintf_r+0x10a8>
8000ed7e:	60 c4       	mov.a %a4,%d12
8000ed80:	60 b5       	mov.a %a5,%d11
8000ed82:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ed86:	6d 00 f2 0c 	call 8001076a <__ssprint_r>
8000ed8a:	df 02 80 80 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ed8e:	d9 af 10 20 	lea %a15,[%sp]144
8000ed92:	3c 05       	j 8000ed9c <_svfprintf_r+0x10a8>
8000ed94:	df 08 f5 ff 	jne %d8,0,8000ed7e <_svfprintf_r+0x108a>
8000ed98:	d9 ef 08 00 	lea %a15,[%a14]8
8000ed9c:	58 0e       	ld.w %d15,[%sp]56
8000ed9e:	d9 a3 0d 10 	lea %a3,[%sp]77
8000eda2:	68 1f       	st.w [%a15]4,%d15
8000eda4:	19 a2 38 00 	ld.w %d2,[%sp]56
8000eda8:	58 19       	ld.w %d15,[%sp]100
8000edaa:	e8 03       	st.a [%a15]0,%a3
8000edac:	42 2f       	add %d15,%d2
8000edae:	78 19       	st.w [%sp]100,%d15
8000edb0:	58 18       	ld.w %d15,[%sp]96
8000edb2:	c2 1f       	add %d15,1
8000edb4:	78 18       	st.w [%sp]96,%d15
8000edb6:	8b 8f 80 f2 	ge %d15,%d15,8
8000edba:	df 0f 8d fd 	jne %d15,0,8000e8d4 <_svfprintf_r+0xbe0>
8000edbe:	d9 ff 08 00 	lea %a15,[%a15]8
8000edc2:	80 df       	mov.d %d15,%a13
8000edc4:	ae 2d       	jnz.t %d15,2,8000edde <_svfprintf_r+0x10ea>
8000edc6:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000edca:	0b 2a a0 f1 	max %d15,%d10,%d2
8000edce:	19 a2 28 00 	ld.w %d2,[%sp]40
8000edd2:	42 f2       	add %d2,%d15
8000edd4:	58 19       	ld.w %d15,[%sp]100
8000edd6:	59 a2 28 00 	st.w [%sp]40,%d2
8000edda:	6e 49       	jz %d15,8000ee6c <_svfprintf_r+0x1178>
8000eddc:	3c 40       	j 8000ee5c <_svfprintf_r+0x1168>
8000edde:	58 07       	ld.w %d15,[%sp]28
8000ede0:	3b 00 01 80 	mov %d8,16
8000ede4:	a2 af       	sub %d15,%d10
8000ede6:	bf 1f f0 7f 	jlt %d15,1,8000edc6 <_svfprintf_r+0x10d2>
8000edea:	91 00 00 28 	movh.a %a2,32768
8000edee:	d9 22 88 c0 	lea %a2,[%a2]2824 <80000b08 <blanks.4035>>
8000edf2:	19 a5 24 10 	ld.w %d5,[%sp]100 <80000b08 <blanks.4035>>
8000edf6:	19 a3 20 10 	ld.w %d3,[%sp]96 <80000b08 <blanks.4035>>
8000edfa:	8b 1f 81 42 	ge %d4,%d15,17
8000edfe:	e8 02       	st.a [%a15]0,%a2
8000ee00:	df 04 1c 00 	jeq %d4,0,8000ee38 <_svfprintf_r+0x1144>
8000ee04:	c2 13       	add %d3,1
8000ee06:	1b 05 01 40 	addi %d4,%d5,16
8000ee0a:	68 18       	st.w [%a15]4,%d8
8000ee0c:	59 a3 20 10 	st.w [%sp]96,%d3
8000ee10:	59 a4 24 10 	st.w [%sp]100,%d4
8000ee14:	8b 83 80 32 	ge %d3,%d3,8
8000ee18:	d9 ff 08 00 	lea %a15,[%a15]8
8000ee1c:	76 3b       	jz %d3,8000ee32 <_svfprintf_r+0x113e>
8000ee1e:	60 c4       	mov.a %a4,%d12
8000ee20:	60 b5       	mov.a %a5,%d11
8000ee22:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ee26:	6d 00 a2 0c 	call 8001076a <__ssprint_r>
8000ee2a:	df 02 30 80 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ee2e:	d9 af 10 20 	lea %a15,[%sp]144
8000ee32:	1b 0f ff ff 	addi %d15,%d15,-16
8000ee36:	3c da       	j 8000edea <_svfprintf_r+0x10f6>
8000ee38:	12 54       	add %d4,%d15,%d5
8000ee3a:	68 1f       	st.w [%a15]4,%d15
8000ee3c:	9a 13       	add %d15,%d3,1
8000ee3e:	78 18       	st.w [%sp]96,%d15
8000ee40:	59 a4 24 10 	st.w [%sp]100,%d4
8000ee44:	8b 8f 40 f2 	lt %d15,%d15,8
8000ee48:	ee bf       	jnz %d15,8000edc6 <_svfprintf_r+0x10d2>
8000ee4a:	60 c4       	mov.a %a4,%d12
8000ee4c:	60 b5       	mov.a %a5,%d11
8000ee4e:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ee52:	6d 00 8c 0c 	call 8001076a <__ssprint_r>
8000ee56:	df 02 b8 7f 	jeq %d2,0,8000edc6 <_svfprintf_r+0x10d2>
8000ee5a:	3c 18       	j 8000ee8a <_svfprintf_r+0x1196>
8000ee5c:	60 c4       	mov.a %a4,%d12
8000ee5e:	60 b5       	mov.a %a5,%d11
8000ee60:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ee64:	6d 00 83 0c 	call 8001076a <__ssprint_r>
8000ee68:	df 02 11 80 	jne %d2,0,8000ee8a <_svfprintf_r+0x1196>
8000ee6c:	82 0f       	mov %d15,0
8000ee6e:	78 18       	st.w [%sp]96,%d15
8000ee70:	40 cf       	mov.aa %a15,%a12
8000ee72:	d9 ae 10 20 	lea %a14,[%sp]144
8000ee76:	1d ff 77 f7 	j 8000dd64 <_svfprintf_r+0x70>
8000ee7a:	58 19       	ld.w %d15,[%sp]100
8000ee7c:	6e 07       	jz %d15,8000ee8a <_svfprintf_r+0x1196>
8000ee7e:	60 c4       	mov.a %a4,%d12
8000ee80:	60 b5       	mov.a %a5,%d11
8000ee82:	d9 a6 1c 10 	lea %a6,[%sp]92
8000ee86:	6d 00 72 0c 	call 8001076a <__ssprint_r>
8000ee8a:	60 b3       	mov.a %a3,%d11
8000ee8c:	19 a2 28 00 	ld.w %d2,[%sp]40
8000ee90:	8c 36       	ld.h %d15,[%a3]12
8000ee92:	16 40       	and %d15,64
8000ee94:	aa f2       	cmov %d2,%d15,-1
8000ee96:	00 90       	ret 

8000ee98 <quorem>:
8000ee98:	19 58 10 00 	ld.w %d8,[%a5]16
8000ee9c:	4c 44       	ld.w %d15,[%a4]16
8000ee9e:	82 02       	mov %d2,0
8000eea0:	3f 8f 88 00 	jlt %d15,%d8,8000efb0 <quorem+0x118>
8000eea4:	c2 f8       	add %d8,-1
8000eea6:	80 4f       	mov.d %d15,%a4
8000eea8:	8f 28 00 20 	sh %d2,%d8,2
8000eeac:	60 2f       	mov.a %a15,%d2
8000eeae:	1b 4f 01 90 	addi %d9,%d15,20
8000eeb2:	d9 5c 14 00 	lea %a12,[%a5]20
8000eeb6:	01 fc 10 d0 	add.a %a13,%a12,%a15
8000eeba:	01 f9 00 f6 	addsc.a %a15,%a15,%d9,0
8000eebe:	54 dc       	ld.w %d12,[%a13]
8000eec0:	4c f0       	ld.w %d15,[%a15]0
8000eec2:	c2 1c       	add %d12,1
8000eec4:	4b cf 11 c2 	div.u %e12,%d15,%d12
8000eec8:	02 ca       	mov %d10,%d12
8000eeca:	df 0c 3d 00 	jeq %d12,0,8000ef44 <quorem+0xac>
8000eece:	60 96       	mov.a %a6,%d9
8000eed0:	40 c2       	mov.aa %a2,%a12
8000eed2:	82 05       	mov %d5,0
8000eed4:	82 06       	mov %d6,0
8000eed6:	54 22       	ld.w %d2,[%a2]
8000eed8:	40 63       	mov.aa %a3,%a6
8000eeda:	b7 02 10 38 	insert %d3,%d2,0,16,16
8000eede:	8f 02 1f 20 	sh %d2,%d2,-16
8000eee2:	03 a3 0a 35 	madd %d3,%d5,%d3,%d10
8000eee6:	b0 42       	add.a %a2,4
8000eee8:	8f 03 1f 40 	sh %d4,%d3,-16
8000eeec:	03 a2 0a 24 	madd %d2,%d4,%d2,%d10
8000eef0:	44 34       	ld.w %d4,[%a3+]
8000eef2:	b7 03 10 38 	insert %d3,%d3,0,16,16
8000eef6:	b7 04 10 f8 	insert %d15,%d4,0,16,16
8000eefa:	8f 02 1f 50 	sh %d5,%d2,-16
8000eefe:	42 f6       	add %d6,%d15
8000ef00:	b7 02 10 28 	insert %d2,%d2,0,16,16
8000ef04:	0b 36 80 30 	sub %d3,%d6,%d3
8000ef08:	8f 04 1f 40 	sh %d4,%d4,-16
8000ef0c:	8f 03 3f f0 	sha %d15,%d3,-16
8000ef10:	0b 24 80 20 	sub %d2,%d4,%d2
8000ef14:	42 f2       	add %d2,%d15
8000ef16:	37 23 10 38 	insert %d3,%d3,%d2,16,16
8000ef1a:	8f 02 3f 60 	sha %d6,%d2,-16
8000ef1e:	80 2f       	mov.d %d15,%a2
8000ef20:	80 d2       	mov.d %d2,%a13
8000ef22:	74 63       	st.w [%a6],%d3
8000ef24:	40 36       	mov.aa %a6,%a3
8000ef26:	7f f2 d8 ff 	jge.u %d2,%d15,8000eed6 <quorem+0x3e>
8000ef2a:	4c f0       	ld.w %d15,[%a15]0
8000ef2c:	ee 0c       	jnz %d15,8000ef44 <quorem+0xac>
8000ef2e:	b0 cf       	add.a %a15,-4
8000ef30:	80 f2       	mov.d %d2,%a15
8000ef32:	3f 29 05 80 	jlt.u %d9,%d2,8000ef3c <quorem+0xa4>
8000ef36:	59 48 10 00 	st.w [%a4]16,%d8
8000ef3a:	3c 05       	j 8000ef44 <quorem+0xac>
8000ef3c:	4c f0       	ld.w %d15,[%a15]0
8000ef3e:	ee fc       	jnz %d15,8000ef36 <quorem+0x9e>
8000ef40:	c2 f8       	add %d8,-1
8000ef42:	3c f6       	j 8000ef2e <quorem+0x96>
8000ef44:	40 4e       	mov.aa %a14,%a4
8000ef46:	6d 00 08 0b 	call 80010556 <__mcmp>
8000ef4a:	bf 02 32 00 	jlt %d2,0,8000efae <quorem+0x116>
8000ef4e:	60 92       	mov.a %a2,%d9
8000ef50:	1b 1c 00 a0 	addi %d10,%d12,1
8000ef54:	82 04       	mov %d4,0
8000ef56:	40 2f       	mov.aa %a15,%a2
8000ef58:	44 f3       	ld.w %d3,[%a15+]
8000ef5a:	54 c5       	ld.w %d5,[%a12]
8000ef5c:	b7 03 10 28 	insert %d2,%d3,0,16,16
8000ef60:	8f 05 1f f0 	sh %d15,%d5,-16
8000ef64:	42 42       	add %d2,%d4
8000ef66:	b7 05 10 48 	insert %d4,%d5,0,16,16
8000ef6a:	8f 03 1f 30 	sh %d3,%d3,-16
8000ef6e:	a2 42       	sub %d2,%d4
8000ef70:	8f 02 3f 40 	sha %d4,%d2,-16
8000ef74:	a2 f3       	sub %d3,%d15
8000ef76:	42 43       	add %d3,%d4
8000ef78:	8f 03 3f 40 	sha %d4,%d3,-16
8000ef7c:	b0 4c       	add.a %a12,4
8000ef7e:	37 32 10 38 	insert %d3,%d2,%d3,16,16
8000ef82:	80 df       	mov.d %d15,%a13
8000ef84:	80 c2       	mov.d %d2,%a12
8000ef86:	74 23       	st.w [%a2],%d3
8000ef88:	40 f2       	mov.aa %a2,%a15
8000ef8a:	7f 2f e6 ff 	jge.u %d15,%d2,8000ef56 <quorem+0xbe>
8000ef8e:	60 92       	mov.a %a2,%d9
8000ef90:	01 28 02 f6 	addsc.a %a15,%a2,%d8,2
8000ef94:	4c f0       	ld.w %d15,[%a15]0
8000ef96:	ee 0c       	jnz %d15,8000efae <quorem+0x116>
8000ef98:	b0 cf       	add.a %a15,-4
8000ef9a:	80 f2       	mov.d %d2,%a15
8000ef9c:	3f 29 05 80 	jlt.u %d9,%d2,8000efa6 <quorem+0x10e>
8000efa0:	59 e8 10 00 	st.w [%a14]16,%d8
8000efa4:	3c 05       	j 8000efae <quorem+0x116>
8000efa6:	4c f0       	ld.w %d15,[%a15]0
8000efa8:	ee fc       	jnz %d15,8000efa0 <quorem+0x108>
8000efaa:	c2 f8       	add %d8,-1
8000efac:	3c f6       	j 8000ef98 <quorem+0x100>
8000efae:	02 a2       	mov %d2,%d10
8000efb0:	00 90       	ret 
	...

8000efb4 <_dtoa_r>:
8000efb4:	20 58       	sub.a %sp,88
8000efb6:	b5 a5 08 10 	st.a [%sp]72,%a5
8000efba:	99 45 00 10 	ld.a %a5,[%a4]64
8000efbe:	59 a6 1c 00 	st.w [%sp]28,%d6
8000efc2:	59 a7 28 00 	st.w [%sp]40,%d7
8000efc6:	b5 a7 38 00 	st.a [%sp]56,%a7
8000efca:	40 4d       	mov.aa %a13,%a4
8000efcc:	0b 45 10 88 	mov %e8,%d5,%d4
8000efd0:	40 6c       	mov.aa %a12,%a6
8000efd2:	0b 45 10 c8 	mov %e12,%d5,%d4
8000efd6:	bc 5e       	jz.a %a5,8000eff2 <_dtoa_r+0x3e>
8000efd8:	19 4f 04 10 	ld.w %d15,[%a4]68
8000efdc:	82 12       	mov %d2,1
8000efde:	0f f2 00 20 	sh %d2,%d2,%d15
8000efe2:	6c 51       	st.w [%a5]4,%d15
8000efe4:	59 52 08 00 	st.w [%a5]8,%d2
8000efe8:	82 0f       	mov %d15,0
8000efea:	6d 00 e8 08 	call 800101ba <_Bfree>
8000efee:	59 df 00 10 	st.w [%a13]64,%d15
8000eff2:	ce 96       	jgez %d9,8000effe <_dtoa_r+0x4a>
8000eff4:	82 1f       	mov %d15,1
8000eff6:	6c c0       	st.w [%a12]0,%d15
8000eff8:	b7 09 81 df 	insert %d13,%d9,0,31,1
8000effc:	3c 03       	j 8000f002 <_dtoa_r+0x4e>
8000effe:	82 0f       	mov %d15,0
8000f000:	6c c0       	st.w [%a12]0,%d15
8000f002:	7b 00 ff 27 	movh %d2,32752
8000f006:	26 d2       	and %d2,%d13
8000f008:	7b 00 ff 37 	movh %d3,32752
8000f00c:	5f 32 22 80 	jne %d2,%d3,8000f050 <_dtoa_r+0x9c>
8000f010:	99 a3 08 10 	ld.a %a3,[%sp]72
8000f014:	3b f0 70 22 	mov %d2,9999
8000f018:	91 00 00 f8 	movh.a %a15,32768
8000f01c:	74 32       	st.w [%a3],%d2
8000f01e:	d9 ff a1 c0 	lea %a15,[%a15]2849 <80000b21 <blanks.4035+0x19>>
8000f022:	f6 c8       	jnz %d12,8000f032 <_dtoa_r+0x7e>
8000f024:	b7 0d 0c fa 	insert %d15,%d13,0,20,12
8000f028:	ee 05       	jnz %d15,8000f032 <_dtoa_r+0x7e>
8000f02a:	91 00 00 f8 	movh.a %a15,32768
8000f02e:	d9 ff 98 c0 	lea %a15,[%a15]2840 <80000b18 <blanks.4035+0x10>>
8000f032:	99 a3 38 00 	ld.a %a3,[%sp]56 <80000b18 <blanks.4035+0x10>>
8000f036:	40 f2       	mov.aa %a2,%a15
8000f038:	bd 03 26 06 	jz.a %a3,8000fc84 <_dtoa_r+0xcd0>
8000f03c:	80 ff       	mov.d %d15,%a15
8000f03e:	79 f3 03 00 	ld.b %d3,[%a15]3 <80000003 <BootModeHeader0+0x3>>
8000f042:	1b 8f 00 20 	addi %d2,%d15,8
8000f046:	c2 3f       	add %d15,3
8000f048:	2b 2f 50 f3 	seln %d15,%d3,%d15,%d2
8000f04c:	6c 30       	st.w [%a3]0,%d15
8000f04e:	00 90       	ret 
8000f050:	0b cd 10 48 	mov %e4,%d13,%d12
8000f054:	d2 06       	mov %e6,0
8000f056:	0b cd 10 88 	mov %e8,%d13,%d12
8000f05a:	6d 00 15 13 	call 80011684 <__eqdf2>
8000f05e:	df 02 13 80 	jne %d2,0,8000f084 <_dtoa_r+0xd0>
8000f062:	99 a3 08 10 	ld.a %a3,[%sp]72
8000f066:	d8 0e       	ld.a %a15,[%sp]56
8000f068:	82 1f       	mov %d15,1
8000f06a:	91 00 00 28 	movh.a %a2,32768
8000f06e:	6c 30       	st.w [%a3]0,%d15
8000f070:	d9 22 a5 c0 	lea %a2,[%a2]2853 <80000b25 <blanks.4035+0x1d>>
8000f074:	bd 0f 08 06 	jz.a %a15,8000fc84 <_dtoa_r+0xcd0>
8000f078:	7b 00 00 f8 	movh %d15,32768
8000f07c:	1b 6f b2 f0 	addi %d15,%d15,2854
8000f080:	68 0f       	st.w [%a15]0,%d15
8000f082:	00 90       	ret 
8000f084:	0b cd 10 48 	mov %e4,%d13,%d12
8000f088:	40 d4       	mov.aa %a4,%a13
8000f08a:	d9 a5 14 10 	lea %a5,[%sp]84
8000f08e:	d9 a6 10 10 	lea %a6,[%sp]80
8000f092:	6d 00 e8 0a 	call 80010662 <__d2b>
8000f096:	37 0d 6b ba 	extr.u %d11,%d13,20,11
8000f09a:	40 2e       	mov.aa %a14,%a2
8000f09c:	19 aa 10 10 	ld.w %d10,[%sp]80
8000f0a0:	76 bd       	jz %d11,8000f0ba <_dtoa_r+0x106>
8000f0a2:	b7 09 0c fa 	insert %d15,%d9,0,20,12
8000f0a6:	0b cd 10 48 	mov %e4,%d13,%d12
8000f0aa:	7b 00 ff 23 	movh %d2,16368
8000f0ae:	0f 2f a0 50 	or %d5,%d15,%d2
8000f0b2:	1b 1b c0 bf 	addi %d11,%d11,-1023
8000f0b6:	82 0f       	mov %d15,0
8000f0b8:	3c 22       	j 8000f0fc <_dtoa_r+0x148>
8000f0ba:	19 ab 14 10 	ld.w %d11,[%sp]84
8000f0be:	3b e0 be 4f 	mov %d4,-1042
8000f0c2:	42 ab       	add %d11,%d10
8000f0c4:	a2 b4       	sub %d4,%d11
8000f0c6:	3b f0 be 2f 	mov %d2,-1041
8000f0ca:	0f 4c 00 40 	sh %d4,%d12,%d4
8000f0ce:	3f 2b 0f 00 	jlt %d11,%d2,8000f0ec <_dtoa_r+0x138>
8000f0d2:	1b 2b 41 30 	addi %d3,%d11,1042
8000f0d6:	3b e0 c0 4f 	mov %d4,-1010
8000f0da:	a2 b4       	sub %d4,%d11
8000f0dc:	8b 03 00 21 	rsub %d2,%d3,0
8000f0e0:	0f 2c 00 20 	sh %d2,%d12,%d2
8000f0e4:	0f 4d 00 f0 	sh %d15,%d13,%d4
8000f0e8:	0f f2 a0 40 	or %d4,%d2,%d15
8000f0ec:	6d 00 b7 13 	call 8001185a <__floatunsidf>
8000f0f0:	0b 23 10 48 	mov %e4,%d3,%d2
8000f0f4:	9b 03 e1 5f 	addih %d5,%d3,65040
8000f0f8:	c2 fb       	add %d11,-1
8000f0fa:	82 1f       	mov %d15,1
8000f0fc:	b7 00 ab 69 	imask %e6,0,19,11
8000f100:	78 13       	st.w [%sp]76,%d15
8000f102:	6d 00 43 11 	call 80011388 <__subdf3>
8000f106:	7b 30 fd 73 	movh %d7,16339
8000f10a:	0b 23 10 48 	mov %e4,%d3,%d2
8000f10e:	7b f0 36 66 	movh %d6,25455
8000f112:	1b 77 7a 78 	addi %d7,%d7,-30809
8000f116:	1b 16 36 64 	addi %d6,%d6,17249
8000f11a:	6d 00 57 11 	call 800113c8 <__muldf3>
8000f11e:	7b 70 fc 73 	movh %d7,16327
8000f122:	0b 23 10 48 	mov %e4,%d3,%d2
8000f126:	7b 10 b6 68 	movh %d6,35681
8000f12a:	1b 87 a2 78 	addi %d7,%d7,-30168
8000f12e:	1b 36 8b 6c 	addi %d6,%d6,-14157
8000f132:	6d 00 0f 11 	call 80011350 <__adddf3>
8000f136:	02 b4       	mov %d4,%d11
8000f138:	0b 23 10 88 	mov %e8,%d3,%d2
8000f13c:	6d 00 44 13 	call 800117c4 <__floatsidf>
8000f140:	7b 30 fd 73 	movh %d7,16339
8000f144:	0b 23 10 48 	mov %e4,%d3,%d2
8000f148:	7b f0 09 65 	movh %d6,20639
8000f14c:	1b 37 41 74 	addi %d7,%d7,17427
8000f150:	1b b6 9f 67 	addi %d6,%d6,31227
8000f154:	6d 00 3a 11 	call 800113c8 <__muldf3>
8000f158:	0b 89 10 48 	mov %e4,%d9,%d8
8000f15c:	0b 23 10 68 	mov %e6,%d3,%d2
8000f160:	6d 00 f8 10 	call 80011350 <__adddf3>
8000f164:	0b 23 10 48 	mov %e4,%d3,%d2
8000f168:	0b 23 10 88 	mov %e8,%d3,%d2
8000f16c:	6d 00 50 13 	call 8001180c <__fixdfsi>
8000f170:	0b 89 10 48 	mov %e4,%d9,%d8
8000f174:	d2 06       	mov %e6,0
8000f176:	59 a2 08 00 	st.w [%sp]8,%d2
8000f17a:	6d 00 05 13 	call 80011784 <__ltdf2>
8000f17e:	ff 02 12 00 	jge %d2,0,8000f1a2 <_dtoa_r+0x1ee>
8000f182:	19 a4 08 00 	ld.w %d4,[%sp]8
8000f186:	6d 00 1f 13 	call 800117c4 <__floatsidf>
8000f18a:	0b 89 10 48 	mov %e4,%d9,%d8
8000f18e:	0b 23 10 68 	mov %e6,%d3,%d2
8000f192:	6d 00 99 12 	call 800116c4 <__nedf2>
8000f196:	19 a3 08 00 	ld.w %d3,[%sp]8
8000f19a:	ab f3 1f 32 	cadd %d3,%d2,%d3,-1
8000f19e:	59 a3 08 00 	st.w [%sp]8,%d3
8000f1a2:	19 a2 08 00 	ld.w %d2,[%sp]8
8000f1a6:	82 13       	mov %d3,1
8000f1a8:	8b 72 a1 f2 	ge.u %d15,%d2,23
8000f1ac:	59 a3 3c 00 	st.w [%sp]60,%d3
8000f1b0:	ee 18       	jnz %d15,8000f1e0 <_dtoa_r+0x22c>
8000f1b2:	91 00 00 f8 	movh.a %a15,32768
8000f1b6:	d9 ff 88 f0 	lea %a15,[%a15]3016 <80000bc8 <__mprec_tens>>
8000f1ba:	01 f2 03 f6 	addsc.a %a15,%a15,%d2,3
8000f1be:	0b cd 10 68 	mov %e6,%d13,%d12
8000f1c2:	09 f4 40 09 	ld.d %e4,[%a15]
8000f1c6:	6d 00 9f 12 	call 80011704 <__gtdf2>
8000f1ca:	8e 28       	jlez %d2,8000f1da <_dtoa_r+0x226>
8000f1cc:	58 02       	ld.w %d15,[%sp]8
8000f1ce:	82 02       	mov %d2,0
8000f1d0:	c2 ff       	add %d15,-1
8000f1d2:	78 02       	st.w [%sp]8,%d15
8000f1d4:	59 a2 3c 00 	st.w [%sp]60,%d2
8000f1d8:	3c 04       	j 8000f1e0 <_dtoa_r+0x22c>
8000f1da:	82 03       	mov %d3,0
8000f1dc:	59 a3 3c 00 	st.w [%sp]60,%d3
8000f1e0:	0b ba 80 b0 	sub %d11,%d10,%d11
8000f1e4:	9a fb       	add %d15,%d11,-1
8000f1e6:	82 02       	mov %d2,0
8000f1e8:	78 06       	st.w [%sp]24,%d15
8000f1ea:	59 a2 14 00 	st.w [%sp]20,%d2
8000f1ee:	ce f6       	jgez %d15,8000f1fa <_dtoa_r+0x246>
8000f1f0:	32 5f       	rsub %d15
8000f1f2:	82 03       	mov %d3,0
8000f1f4:	78 05       	st.w [%sp]20,%d15
8000f1f6:	59 a3 18 00 	st.w [%sp]24,%d3
8000f1fa:	58 02       	ld.w %d15,[%sp]8
8000f1fc:	0e fa       	jltz %d15,8000f210 <_dtoa_r+0x25c>
8000f1fe:	19 a2 18 00 	ld.w %d2,[%sp]24
8000f202:	78 0d       	st.w [%sp]52,%d15
8000f204:	42 f2       	add %d2,%d15
8000f206:	82 0f       	mov %d15,0
8000f208:	59 a2 18 00 	st.w [%sp]24,%d2
8000f20c:	78 08       	st.w [%sp]32,%d15
8000f20e:	3c 0d       	j 8000f228 <_dtoa_r+0x274>
8000f210:	19 a2 14 00 	ld.w %d2,[%sp]20
8000f214:	19 a3 08 00 	ld.w %d3,[%sp]8
8000f218:	82 0f       	mov %d15,0
8000f21a:	a2 32       	sub %d2,%d3
8000f21c:	32 53       	rsub %d3
8000f21e:	59 a2 14 00 	st.w [%sp]20,%d2
8000f222:	59 a3 20 00 	st.w [%sp]32,%d3
8000f226:	78 0d       	st.w [%sp]52,%d15
8000f228:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000f22c:	82 18       	mov %d8,1
8000f22e:	ff a2 46 80 	jge.u %d2,10,8000f2ba <_dtoa_r+0x306>
8000f232:	bf 62 06 00 	jlt %d2,6,8000f23e <_dtoa_r+0x28a>
8000f236:	c2 c2       	add %d2,-4
8000f238:	59 a2 1c 00 	st.w [%sp]28,%d2
8000f23c:	82 08       	mov %d8,0
8000f23e:	19 a3 1c 00 	ld.w %d3,[%sp]28
8000f242:	c2 e3       	add %d3,-2
8000f244:	ff 43 4b 80 	jge.u %d3,4,8000f2da <_dtoa_r+0x326>
8000f248:	91 10 00 f8 	movh.a %a15,32769
8000f24c:	d9 ff 18 9f 	lea %a15,[%a15]-3496 <8000f258 <_dtoa_r+0x2a4>>
8000f250:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
8000f254:	dc 0f       	ji %a15
8000f256:	00 00       	nop 
8000f258:	1d 00 08 00 	j 8000f268 <_dtoa_r+0x2b4>
8000f25c:	1d 00 1c 00 	j 8000f294 <_dtoa_r+0x2e0>
8000f260:	1d 00 08 00 	j 8000f270 <_dtoa_r+0x2bc>
8000f264:	1d 00 1c 00 	j 8000f29c <_dtoa_r+0x2e8>
8000f268:	82 03       	mov %d3,0
8000f26a:	59 a3 24 00 	st.w [%sp]36,%d3
8000f26e:	3c 03       	j 8000f274 <_dtoa_r+0x2c0>
8000f270:	82 1f       	mov %d15,1
8000f272:	78 09       	st.w [%sp]36,%d15
8000f274:	19 a2 28 00 	ld.w %d2,[%sp]40
8000f278:	59 a2 2c 00 	st.w [%sp]44,%d2
8000f27c:	59 a2 10 00 	st.w [%sp]16,%d2
8000f280:	02 23       	mov %d3,%d2
8000f282:	ff 12 38 00 	jge %d2,1,8000f2f2 <_dtoa_r+0x33e>
8000f286:	82 13       	mov %d3,1
8000f288:	82 1f       	mov %d15,1
8000f28a:	59 a3 2c 00 	st.w [%sp]44,%d3
8000f28e:	78 04       	st.w [%sp]16,%d15
8000f290:	82 12       	mov %d2,1
8000f292:	3c 21       	j 8000f2d4 <_dtoa_r+0x320>
8000f294:	82 03       	mov %d3,0
8000f296:	59 a3 24 00 	st.w [%sp]36,%d3
8000f29a:	3c 03       	j 8000f2a0 <_dtoa_r+0x2ec>
8000f29c:	82 1f       	mov %d15,1
8000f29e:	78 09       	st.w [%sp]36,%d15
8000f2a0:	19 a3 08 00 	ld.w %d3,[%sp]8
8000f2a4:	19 a2 28 00 	ld.w %d2,[%sp]40
8000f2a8:	42 32       	add %d2,%d3
8000f2aa:	59 a2 2c 00 	st.w [%sp]44,%d2
8000f2ae:	c2 12       	add %d2,1
8000f2b0:	59 a2 10 00 	st.w [%sp]16,%d2
8000f2b4:	8b 12 40 33 	max %d3,%d2,1
8000f2b8:	3c 1d       	j 8000f2f2 <_dtoa_r+0x33e>
8000f2ba:	82 0f       	mov %d15,0
8000f2bc:	82 12       	mov %d2,1
8000f2be:	82 f3       	mov %d3,-1
8000f2c0:	78 07       	st.w [%sp]28,%d15
8000f2c2:	82 ff       	mov %d15,-1
8000f2c4:	59 a2 24 00 	st.w [%sp]36,%d2
8000f2c8:	59 a3 2c 00 	st.w [%sp]44,%d3
8000f2cc:	78 04       	st.w [%sp]16,%d15
8000f2ce:	3b 20 01 30 	mov %d3,18
8000f2d2:	82 02       	mov %d2,0
8000f2d4:	59 a2 28 00 	st.w [%sp]40,%d2
8000f2d8:	3c 0d       	j 8000f2f2 <_dtoa_r+0x33e>
8000f2da:	82 ff       	mov %d15,-1
8000f2dc:	82 13       	mov %d3,1
8000f2de:	78 0b       	st.w [%sp]44,%d15
8000f2e0:	82 f2       	mov %d2,-1
8000f2e2:	82 0f       	mov %d15,0
8000f2e4:	59 a3 24 00 	st.w [%sp]36,%d3
8000f2e8:	59 a2 10 00 	st.w [%sp]16,%d2
8000f2ec:	3b 20 01 30 	mov %d3,18
8000f2f0:	78 0a       	st.w [%sp]40,%d15
8000f2f2:	82 05       	mov %d5,0
8000f2f4:	59 d5 04 10 	st.w [%a13]68,%d5
8000f2f8:	82 45       	mov %d5,4
8000f2fa:	1b 45 01 00 	addi %d0,%d5,20
8000f2fe:	3f 03 09 80 	jlt.u %d3,%d0,8000f310 <_dtoa_r+0x35c>
8000f302:	19 d0 04 10 	ld.w %d0,[%a13]68
8000f306:	06 15       	sh %d5,1
8000f308:	c2 10       	add %d0,1
8000f30a:	59 d0 04 10 	st.w [%a13]68,%d0
8000f30e:	3c f6       	j 8000f2fa <_dtoa_r+0x346>
8000f310:	40 d4       	mov.aa %a4,%a13
8000f312:	19 d4 04 10 	ld.w %d4,[%a13]68
8000f316:	6d 00 27 07 	call 80010164 <_Balloc>
8000f31a:	19 a2 10 00 	ld.w %d2,[%sp]16
8000f31e:	b5 a2 0c 00 	st.a [%sp]12,%a2
8000f322:	8b f2 60 32 	lt.u %d3,%d2,15
8000f326:	b5 d2 00 10 	st.a [%a13]64,%a2
8000f32a:	26 38       	and %d8,%d3
8000f32c:	df 08 97 01 	jeq %d8,0,8000f65a <_dtoa_r+0x6a6>
8000f330:	19 a3 08 00 	ld.w %d3,[%sp]8
8000f334:	89 ac 40 19 	st.d [%sp]64,%e12
8000f338:	bf 13 3f 00 	jlt %d3,1,8000f3b6 <_dtoa_r+0x402>
8000f33c:	91 00 00 f8 	movh.a %a15,32768
8000f340:	8f f3 00 31 	and %d3,%d3,15
8000f344:	d9 ff 88 f0 	lea %a15,[%a15]3016 <80000bc8 <__mprec_tens>>
8000f348:	19 ae 08 00 	ld.w %d14,[%sp]8 <80000bc8 <__mprec_tens>>
8000f34c:	01 f3 03 f6 	addsc.a %a15,%a15,%d3,3
8000f350:	86 ce       	sha %d14,-4
8000f352:	09 f8 40 09 	ld.d %e8,[%a15]
8000f356:	82 2a       	mov %d10,2
8000f358:	6f 4e 11 00 	jz.t %d14,4,8000f37a <_dtoa_r+0x3c6>
8000f35c:	91 00 00 f8 	movh.a %a15,32768
8000f360:	0b cd 10 48 	mov %e4,%d13,%d12
8000f364:	d9 ff a0 e0 	lea %a15,[%a15]2976 <80000ba0 <__mprec_bigtens>>
8000f368:	09 f6 60 09 	ld.d %e6,[%a15]32 <80000020 <_start>>
8000f36c:	6d 00 00 11 	call 8001156c <__divdf3>
8000f370:	0b 23 10 c8 	mov %e12,%d3,%d2
8000f374:	8f fe 00 e1 	and %d14,%d14,15
8000f378:	82 3a       	mov %d10,3
8000f37a:	7b 00 00 b8 	movh %d11,32768
8000f37e:	82 0f       	mov %d15,0
8000f380:	1b 0b ba b0 	addi %d11,%d11,2976
8000f384:	df 0e 12 00 	jeq %d14,0,8000f3a8 <_dtoa_r+0x3f4>
8000f388:	6f 0e 0d 00 	jz.t %d14,0,8000f3a2 <_dtoa_r+0x3ee>
8000f38c:	60 b2       	mov.a %a2,%d11
8000f38e:	d0 2f       	addsc.a %a15,%a2,%d15,3
8000f390:	0b 89 10 48 	mov %e4,%d9,%d8
8000f394:	09 f6 40 09 	ld.d %e6,[%a15]
8000f398:	6d 00 18 10 	call 800113c8 <__muldf3>
8000f39c:	0b 23 10 88 	mov %e8,%d3,%d2
8000f3a0:	c2 1a       	add %d10,1
8000f3a2:	86 fe       	sha %d14,-1
8000f3a4:	c2 1f       	add %d15,1
8000f3a6:	3c ef       	j 8000f384 <_dtoa_r+0x3d0>
8000f3a8:	0b cd 10 48 	mov %e4,%d13,%d12
8000f3ac:	0b 89 10 68 	mov %e6,%d9,%d8
8000f3b0:	6d 00 de 10 	call 8001156c <__divdf3>
8000f3b4:	3c 2c       	j 8000f40c <_dtoa_r+0x458>
8000f3b6:	19 a8 08 00 	ld.w %d8,[%sp]8
8000f3ba:	82 2a       	mov %d10,2
8000f3bc:	32 58       	rsub %d8
8000f3be:	df 08 29 00 	jeq %d8,0,8000f410 <_dtoa_r+0x45c>
8000f3c2:	91 00 00 f8 	movh.a %a15,32768
8000f3c6:	8f f8 00 31 	and %d3,%d8,15
8000f3ca:	d9 ff 88 f0 	lea %a15,[%a15]3016 <80000bc8 <__mprec_tens>>
8000f3ce:	01 f3 03 f6 	addsc.a %a15,%a15,%d3,3
8000f3d2:	09 a4 40 19 	ld.d %e4,[%sp]64
8000f3d6:	09 f6 40 09 	ld.d %e6,[%a15]
8000f3da:	7b 00 00 c8 	movh %d12,32768
8000f3de:	6d 00 f5 0f 	call 800113c8 <__muldf3>
8000f3e2:	82 09       	mov %d9,0
8000f3e4:	86 c8       	sha %d8,-4
8000f3e6:	1b 0c ba c0 	addi %d12,%d12,2976
8000f3ea:	df 08 11 00 	jeq %d8,0,8000f40c <_dtoa_r+0x458>
8000f3ee:	6f 08 0c 00 	jz.t %d8,0,8000f406 <_dtoa_r+0x452>
8000f3f2:	60 c3       	mov.a %a3,%d12
8000f3f4:	01 39 03 f6 	addsc.a %a15,%a3,%d9,3
8000f3f8:	0b 23 10 48 	mov %e4,%d3,%d2
8000f3fc:	09 f6 40 09 	ld.d %e6,[%a15]
8000f400:	c2 1a       	add %d10,1
8000f402:	6d 00 e3 0f 	call 800113c8 <__muldf3>
8000f406:	86 f8       	sha %d8,-1
8000f408:	c2 19       	add %d9,1
8000f40a:	3c f0       	j 8000f3ea <_dtoa_r+0x436>
8000f40c:	0b 23 10 c8 	mov %e12,%d3,%d2
8000f410:	19 a2 3c 00 	ld.w %d2,[%sp]60
8000f414:	df 02 23 00 	jeq %d2,0,8000f45a <_dtoa_r+0x4a6>
8000f418:	0b cd 10 48 	mov %e4,%d13,%d12
8000f41c:	b7 00 2a 6a 	imask %e6,0,20,10
8000f420:	6d 00 b2 11 	call 80011784 <__ltdf2>
8000f424:	ff 02 20 00 	jge %d2,0,8000f464 <_dtoa_r+0x4b0>
8000f428:	19 a3 10 00 	ld.w %d3,[%sp]16
8000f42c:	df 03 21 00 	jeq %d3,0,8000f46e <_dtoa_r+0x4ba>
8000f430:	58 0b       	ld.w %d15,[%sp]44
8000f432:	bf 1f 12 01 	jlt %d15,1,8000f656 <_dtoa_r+0x6a2>
8000f436:	19 a2 08 00 	ld.w %d2,[%sp]8
8000f43a:	0b cd 10 48 	mov %e4,%d13,%d12
8000f43e:	c2 f2       	add %d2,-1
8000f440:	82 06       	mov %d6,0
8000f442:	7b 40 02 74 	movh %d7,16420
8000f446:	59 a2 30 00 	st.w [%sp]48,%d2
8000f44a:	6d 00 bf 0f 	call 800113c8 <__muldf3>
8000f44e:	c2 1a       	add %d10,1
8000f450:	0b 23 10 c8 	mov %e12,%d3,%d2
8000f454:	99 ac 2c 00 	ld.a %a12,[%sp]44
8000f458:	3c 10       	j 8000f478 <_dtoa_r+0x4c4>
8000f45a:	19 a3 08 00 	ld.w %d3,[%sp]8
8000f45e:	59 a3 30 00 	st.w [%sp]48,%d3
8000f462:	3c 03       	j 8000f468 <_dtoa_r+0x4b4>
8000f464:	58 02       	ld.w %d15,[%sp]8
8000f466:	78 0c       	st.w [%sp]48,%d15
8000f468:	99 ac 10 00 	ld.a %a12,[%sp]16
8000f46c:	3c 06       	j 8000f478 <_dtoa_r+0x4c4>
8000f46e:	19 a2 08 00 	ld.w %d2,[%sp]8
8000f472:	a0 0c       	mov.a %a12,0
8000f474:	59 a2 30 00 	st.w [%sp]48,%d2
8000f478:	02 a4       	mov %d4,%d10
8000f47a:	6d 00 a5 11 	call 800117c4 <__floatsidf>
8000f47e:	0b cd 10 68 	mov %e6,%d13,%d12
8000f482:	0b 23 10 48 	mov %e4,%d3,%d2
8000f486:	6d 00 a1 0f 	call 800113c8 <__muldf3>
8000f48a:	0b 23 10 48 	mov %e4,%d3,%d2
8000f48e:	82 06       	mov %d6,0
8000f490:	7b c0 01 74 	movh %d7,16412
8000f494:	6d 00 5e 0f 	call 80011350 <__adddf3>
8000f498:	0b 23 10 a8 	mov %e10,%d3,%d2
8000f49c:	0b 23 10 e8 	mov %e14,%d3,%d2
8000f4a0:	60 b2       	mov.a %a2,%d11
8000f4a2:	11 02 cc ff 	addih.a %a15,%a2,64704
8000f4a6:	80 ff       	mov.d %d15,%a15
8000f4a8:	bd 0c 1e 80 	jnz.a %a12,8000f4e4 <_dtoa_r+0x530>
8000f4ac:	0b cd 10 48 	mov %e4,%d13,%d12
8000f4b0:	82 06       	mov %d6,0
8000f4b2:	7b 40 01 74 	movh %d7,16404
8000f4b6:	6d 00 69 0f 	call 80011388 <__subdf3>
8000f4ba:	80 f7       	mov.d %d7,%a15
8000f4bc:	0b 23 10 48 	mov %e4,%d3,%d2
8000f4c0:	02 e6       	mov %d6,%d14
8000f4c2:	0b 23 10 88 	mov %e8,%d3,%d2
8000f4c6:	6d 00 1f 11 	call 80011704 <__gtdf2>
8000f4ca:	ff 12 8e 02 	jge %d2,1,8000f9e6 <_dtoa_r+0xa32>
8000f4ce:	0b 89 10 48 	mov %e4,%d9,%d8
8000f4d2:	02 e6       	mov %d6,%d14
8000f4d4:	9b 0b cc 77 	addih %d7,%d11,31936
8000f4d8:	6d 00 56 11 	call 80011784 <__ltdf2>
8000f4dc:	bf 02 7d 02 	jlt %d2,0,8000f9d6 <_dtoa_r+0xa22>
8000f4e0:	1d 00 bb 00 	j 8000f656 <_dtoa_r+0x6a2>
8000f4e4:	80 c5       	mov.d %d5,%a12
8000f4e6:	91 00 00 f8 	movh.a %a15,32768
8000f4ea:	19 a2 24 00 	ld.w %d2,[%sp]36
8000f4ee:	d9 ff 88 f0 	lea %a15,[%a15]3016 <80000bc8 <__mprec_tens>>
8000f4f2:	c2 f5       	add %d5,-1
8000f4f4:	01 f5 03 f6 	addsc.a %a15,%a15,%d5,3
8000f4f8:	df 02 57 00 	jeq %d2,0,8000f5a6 <_dtoa_r+0x5f2>
8000f4fc:	b7 00 a9 4a 	imask %e4,0,21,9
8000f500:	09 f6 40 09 	ld.d %e6,[%a15]
8000f504:	6d 00 34 10 	call 8001156c <__divdf3>
8000f508:	0b ef 10 68 	mov %e6,%d15,%d14
8000f50c:	0b 23 10 48 	mov %e4,%d3,%d2
8000f510:	6d 00 3c 0f 	call 80011388 <__subdf3>
8000f514:	d8 03       	ld.a %a15,[%sp]12
8000f516:	0b 23 10 a8 	mov %e10,%d3,%d2
8000f51a:	0b cd 10 48 	mov %e4,%d13,%d12
8000f51e:	80 fe       	mov.d %d14,%a15
8000f520:	6d 00 76 11 	call 8001180c <__fixdfsi>
8000f524:	02 24       	mov %d4,%d2
8000f526:	02 2f       	mov %d15,%d2
8000f528:	6d 00 4e 11 	call 800117c4 <__floatsidf>
8000f52c:	0b cd 10 48 	mov %e4,%d13,%d12
8000f530:	0b 23 10 68 	mov %e6,%d3,%d2
8000f534:	c2 1e       	add %d14,1
8000f536:	6d 00 29 0f 	call 80011388 <__subdf3>
8000f53a:	1b 0f 03 50 	addi %d5,%d15,48
8000f53e:	28 05       	st.b [%a15]0,%d5
8000f540:	0b ab 10 68 	mov %e6,%d11,%d10
8000f544:	0b 23 10 48 	mov %e4,%d3,%d2
8000f548:	0b 23 10 88 	mov %e8,%d3,%d2
8000f54c:	6d 00 1c 11 	call 80011784 <__ltdf2>
8000f550:	bf 02 86 03 	jlt %d2,0,8000fc5c <_dtoa_r+0xca8>
8000f554:	b7 00 2a 4a 	imask %e4,0,20,10
8000f558:	0b 89 10 68 	mov %e6,%d9,%d8
8000f55c:	6d 00 16 0f 	call 80011388 <__subdf3>
8000f560:	0b ab 10 68 	mov %e6,%d11,%d10
8000f564:	0b 23 10 48 	mov %e4,%d3,%d2
8000f568:	6d 00 0e 11 	call 80011784 <__ltdf2>
8000f56c:	bf 02 ea 00 	jlt %d2,0,8000f740 <_dtoa_r+0x78c>
8000f570:	19 a3 0c 00 	ld.w %d3,[%sp]12
8000f574:	02 e5       	mov %d5,%d14
8000f576:	80 cf       	mov.d %d15,%a12
8000f578:	a2 35       	sub %d5,%d3
8000f57a:	7f f5 6e 00 	jge %d5,%d15,8000f656 <_dtoa_r+0x6a2>
8000f57e:	0b ab 10 48 	mov %e4,%d11,%d10
8000f582:	82 06       	mov %d6,0
8000f584:	7b 40 02 74 	movh %d7,16420
8000f588:	6d 00 20 0f 	call 800113c8 <__muldf3>
8000f58c:	0b 89 10 48 	mov %e4,%d9,%d8
8000f590:	82 06       	mov %d6,0
8000f592:	7b 40 02 74 	movh %d7,16420
8000f596:	0b 23 10 a8 	mov %e10,%d3,%d2
8000f59a:	6d 00 17 0f 	call 800113c8 <__muldf3>
8000f59e:	60 ef       	mov.a %a15,%d14
8000f5a0:	0b 23 10 c8 	mov %e12,%d3,%d2
8000f5a4:	3c bb       	j 8000f51a <_dtoa_r+0x566>
8000f5a6:	0b ef 10 68 	mov %e6,%d15,%d14
8000f5aa:	09 f4 40 09 	ld.d %e4,[%a15]
8000f5ae:	6d 00 0d 0f 	call 800113c8 <__muldf3>
8000f5b2:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000f5b6:	0b 23 10 a8 	mov %e10,%d3,%d2
8000f5ba:	30 c3       	add.a %a3,%a12
8000f5bc:	99 ac 0c 00 	ld.a %a12,[%sp]12
8000f5c0:	80 3e       	mov.d %d14,%a3
8000f5c2:	0b cd 10 48 	mov %e4,%d13,%d12
8000f5c6:	d9 cf 01 00 	lea %a15,[%a12]1
8000f5ca:	6d 00 21 11 	call 8001180c <__fixdfsi>
8000f5ce:	02 24       	mov %d4,%d2
8000f5d0:	02 2f       	mov %d15,%d2
8000f5d2:	6d 00 f9 10 	call 800117c4 <__floatsidf>
8000f5d6:	0b cd 10 48 	mov %e4,%d13,%d12
8000f5da:	0b 23 10 68 	mov %e6,%d3,%d2
8000f5de:	6d 00 d5 0e 	call 80011388 <__subdf3>
8000f5e2:	1b 0f 03 50 	addi %d5,%d15,48
8000f5e6:	0b 23 10 88 	mov %e8,%d3,%d2
8000f5ea:	80 f2       	mov.d %d2,%a15
8000f5ec:	34 c5       	st.b [%a12],%d5
8000f5ee:	5f e2 29 80 	jne %d2,%d14,8000f640 <_dtoa_r+0x68c>
8000f5f2:	0b ab 10 48 	mov %e4,%d11,%d10
8000f5f6:	b7 00 a9 6a 	imask %e6,0,21,9
8000f5fa:	6d 00 ab 0e 	call 80011350 <__adddf3>
8000f5fe:	0b 89 10 48 	mov %e4,%d9,%d8
8000f602:	0b 23 10 68 	mov %e6,%d3,%d2
8000f606:	6d 00 7f 10 	call 80011704 <__gtdf2>
8000f60a:	ff 12 9b 00 	jge %d2,1,8000f740 <_dtoa_r+0x78c>
8000f60e:	b7 00 a9 4a 	imask %e4,0,21,9
8000f612:	0b ab 10 68 	mov %e6,%d11,%d10
8000f616:	6d 00 b9 0e 	call 80011388 <__subdf3>
8000f61a:	0b 89 10 48 	mov %e4,%d9,%d8
8000f61e:	0b 23 10 68 	mov %e6,%d3,%d2
8000f622:	6d 00 b1 10 	call 80011784 <__ltdf2>
8000f626:	ff 02 18 00 	jge %d2,0,8000f656 <_dtoa_r+0x6a2>
8000f62a:	60 e2       	mov.a %a2,%d14
8000f62c:	60 ef       	mov.a %a15,%d14
8000f62e:	79 2f ff ff 	ld.b %d15,[%a2]-1
8000f632:	b0 ff       	add.a %a15,-1
8000f634:	8b 0f 03 f2 	eq %d15,%d15,48
8000f638:	df 0f 12 03 	jeq %d15,0,8000fc5c <_dtoa_r+0xca8>
8000f63c:	80 fe       	mov.d %d14,%a15
8000f63e:	3c f6       	j 8000f62a <_dtoa_r+0x676>
8000f640:	0b 89 10 48 	mov %e4,%d9,%d8
8000f644:	82 06       	mov %d6,0
8000f646:	7b 40 02 74 	movh %d7,16420
8000f64a:	6d 00 bf 0e 	call 800113c8 <__muldf3>
8000f64e:	40 fc       	mov.aa %a12,%a15
8000f650:	0b 23 10 c8 	mov %e12,%d3,%d2
8000f654:	3c b7       	j 8000f5c2 <_dtoa_r+0x60e>
8000f656:	09 ac 40 19 	ld.d %e12,[%sp]64
8000f65a:	19 a3 14 10 	ld.w %d3,[%sp]84
8000f65e:	19 a2 08 00 	ld.w %d2,[%sp]8
8000f662:	8b 03 80 52 	ge %d5,%d3,0
8000f666:	8b f2 40 54 	and.lt %d5,%d2,15
8000f66a:	df 05 9e 00 	jeq %d5,0,8000f7a6 <_dtoa_r+0x7f2>
8000f66e:	91 00 00 f8 	movh.a %a15,32768
8000f672:	d9 ff 88 f0 	lea %a15,[%a15]3016 <80000bc8 <__mprec_tens>>
8000f676:	19 a3 10 00 	ld.w %d3,[%sp]16 <80000bc8 <__mprec_tens>>
8000f67a:	01 f2 03 f6 	addsc.a %a15,%a15,%d2,3
8000f67e:	19 a2 28 00 	ld.w %d2,[%sp]40
8000f682:	fa 13       	lt %d15,%d3,1
8000f684:	87 f2 1f f0 	and.t %d15,%d2,31,%d15,0
8000f688:	09 f8 40 09 	ld.d %e8,[%a15]
8000f68c:	6e 16       	jz %d15,8000f6b8 <_dtoa_r+0x704>
8000f68e:	df 03 a4 81 	jne %d3,0,8000f9d6 <_dtoa_r+0xa22>
8000f692:	0b 89 10 48 	mov %e4,%d9,%d8
8000f696:	82 06       	mov %d6,0
8000f698:	7b 40 01 74 	movh %d7,16404
8000f69c:	6d 00 96 0e 	call 800113c8 <__muldf3>
8000f6a0:	0b cd 10 68 	mov %e6,%d13,%d12
8000f6a4:	0b 23 10 48 	mov %e4,%d3,%d2
8000f6a8:	a0 0c       	mov.a %a12,0
8000f6aa:	6d 00 4d 10 	call 80011744 <__gedf2>
8000f6ae:	a0 0f       	mov.a %a15,0
8000f6b0:	ff 02 95 01 	jge %d2,0,8000f9da <_dtoa_r+0xa26>
8000f6b4:	1d 00 9d 01 	j 8000f9ee <_dtoa_r+0xa3a>
8000f6b8:	d8 03       	ld.a %a15,[%sp]12
8000f6ba:	0b cd 10 a8 	mov %e10,%d13,%d12
8000f6be:	0b 89 10 68 	mov %e6,%d9,%d8
8000f6c2:	0b ab 10 48 	mov %e4,%d11,%d10
8000f6c6:	80 fe       	mov.d %d14,%a15
8000f6c8:	6d 00 52 0f 	call 8001156c <__divdf3>
8000f6cc:	0b 23 10 48 	mov %e4,%d3,%d2
8000f6d0:	c2 1e       	add %d14,1
8000f6d2:	6d 00 9d 10 	call 8001180c <__fixdfsi>
8000f6d6:	02 24       	mov %d4,%d2
8000f6d8:	02 2f       	mov %d15,%d2
8000f6da:	6d 00 75 10 	call 800117c4 <__floatsidf>
8000f6de:	0b 89 10 68 	mov %e6,%d9,%d8
8000f6e2:	0b 23 10 48 	mov %e4,%d3,%d2
8000f6e6:	6d 00 71 0e 	call 800113c8 <__muldf3>
8000f6ea:	0b ab 10 48 	mov %e4,%d11,%d10
8000f6ee:	0b 23 10 68 	mov %e6,%d3,%d2
8000f6f2:	6d 00 4b 0e 	call 80011388 <__subdf3>
8000f6f6:	0b 23 10 48 	mov %e4,%d3,%d2
8000f6fa:	1b 0f 03 30 	addi %d3,%d15,48
8000f6fe:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000f702:	28 03       	st.b [%a15]0,%d3
8000f704:	02 e3       	mov %d3,%d14
8000f706:	a2 23       	sub %d3,%d2
8000f708:	19 a2 10 00 	ld.w %d2,[%sp]16
8000f70c:	5f 23 3c 80 	jne %d3,%d2,8000f784 <_dtoa_r+0x7d0>
8000f710:	0b 45 10 68 	mov %e6,%d5,%d4
8000f714:	6d 00 1e 0e 	call 80011350 <__adddf3>
8000f718:	0b 89 10 68 	mov %e6,%d9,%d8
8000f71c:	0b 23 10 48 	mov %e4,%d3,%d2
8000f720:	0b 23 10 a8 	mov %e10,%d3,%d2
8000f724:	6d 00 f0 0f 	call 80011704 <__gtdf2>
8000f728:	4e 2e       	jgtz %d2,8000f744 <_dtoa_r+0x790>
8000f72a:	0b ab 10 48 	mov %e4,%d11,%d10
8000f72e:	0b 89 10 68 	mov %e6,%d9,%d8
8000f732:	6d 00 a9 0f 	call 80011684 <__eqdf2>
8000f736:	df 02 95 82 	jne %d2,0,8000fc60 <_dtoa_r+0xcac>
8000f73a:	ae 05       	jnz.t %d15,0,8000f744 <_dtoa_r+0x790>
8000f73c:	1d 00 92 02 	j 8000fc60 <_dtoa_r+0xcac>
8000f740:	58 0c       	ld.w %d15,[%sp]48
8000f742:	78 02       	st.w [%sp]8,%d15
8000f744:	58 03       	ld.w %d15,[%sp]12
8000f746:	a2 ef       	sub %d15,%d14
8000f748:	46 0f       	not %d15
8000f74a:	60 e2       	mov.a %a2,%d14
8000f74c:	60 ef       	mov.a %a15,%d14
8000f74e:	79 23 ff ff 	ld.b %d3,[%a2]-1
8000f752:	b0 ff       	add.a %a15,-1
8000f754:	8b 93 03 32 	eq %d3,%d3,57
8000f758:	df 03 11 00 	jeq %d3,0,8000f77a <_dtoa_r+0x7c6>
8000f75c:	9f 0f 0d 80 	jned %d15,0,8000f776 <_dtoa_r+0x7c2>
8000f760:	19 a3 08 00 	ld.w %d3,[%sp]8
8000f764:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000f768:	c2 13       	add %d3,1
8000f76a:	da 30       	mov %d15,48
8000f76c:	59 a3 08 00 	st.w [%sp]8,%d3
8000f770:	2c 30       	st.b [%a3]0,%d15
8000f772:	40 3f       	mov.aa %a15,%a3
8000f774:	3c 03       	j 8000f77a <_dtoa_r+0x7c6>
8000f776:	80 fe       	mov.d %d14,%a15
8000f778:	3c e9       	j 8000f74a <_dtoa_r+0x796>
8000f77a:	0c f0       	ld.bu %d15,[%a15]0
8000f77c:	c2 1f       	add %d15,1
8000f77e:	28 0f       	st.b [%a15]0,%d15
8000f780:	1d 00 70 02 	j 8000fc60 <_dtoa_r+0xcac>
8000f784:	82 06       	mov %d6,0
8000f786:	7b 40 02 74 	movh %d7,16420
8000f78a:	6d 00 1f 0e 	call 800113c8 <__muldf3>
8000f78e:	d2 06       	mov %e6,0
8000f790:	0b 23 10 48 	mov %e4,%d3,%d2
8000f794:	0b 23 10 a8 	mov %e10,%d3,%d2
8000f798:	60 ef       	mov.a %a15,%d14
8000f79a:	6d 00 75 0f 	call 80011684 <__eqdf2>
8000f79e:	df 02 90 ff 	jne %d2,0,8000f6be <_dtoa_r+0x70a>
8000f7a2:	1d 00 5f 02 	j 8000fc60 <_dtoa_r+0xcac>
8000f7a6:	19 a2 24 00 	ld.w %d2,[%sp]36
8000f7aa:	58 08       	ld.w %d15,[%sp]32
8000f7ac:	19 a8 14 00 	ld.w %d8,[%sp]20
8000f7b0:	a0 0f       	mov.a %a15,0
8000f7b2:	df 02 3b 00 	jeq %d2,0,8000f828 <_dtoa_r+0x874>
8000f7b6:	58 07       	ld.w %d15,[%sp]28
8000f7b8:	ff 2f 10 00 	jge %d15,2,8000f7d8 <_dtoa_r+0x824>
8000f7bc:	58 13       	ld.w %d15,[%sp]76
8000f7be:	6e 05       	jz %d15,8000f7c8 <_dtoa_r+0x814>
8000f7c0:	1b 33 43 30 	addi %d3,%d3,1075
8000f7c4:	58 08       	ld.w %d15,[%sp]32
8000f7c6:	3c 22       	j 8000f80a <_dtoa_r+0x856>
8000f7c8:	19 a3 10 10 	ld.w %d3,[%sp]80
8000f7cc:	58 08       	ld.w %d15,[%sp]32
8000f7ce:	8b 63 03 31 	rsub %d3,%d3,54
8000f7d2:	19 a8 14 00 	ld.w %d8,[%sp]20
8000f7d6:	3c 1a       	j 8000f80a <_dtoa_r+0x856>
8000f7d8:	58 04       	ld.w %d15,[%sp]16
8000f7da:	19 a2 20 00 	ld.w %d2,[%sp]32
8000f7de:	c2 ff       	add %d15,-1
8000f7e0:	3f f2 04 00 	jlt %d2,%d15,8000f7e8 <_dtoa_r+0x834>
8000f7e4:	5a f2       	sub %d15,%d2,%d15
8000f7e6:	3c 0b       	j 8000f7fc <_dtoa_r+0x848>
8000f7e8:	19 a3 20 00 	ld.w %d3,[%sp]32
8000f7ec:	78 08       	st.w [%sp]32,%d15
8000f7ee:	52 32       	sub %d2,%d15,%d3
8000f7f0:	19 a3 34 00 	ld.w %d3,[%sp]52
8000f7f4:	82 0f       	mov %d15,0
8000f7f6:	42 23       	add %d3,%d2
8000f7f8:	59 a3 34 00 	st.w [%sp]52,%d3
8000f7fc:	19 a3 10 00 	ld.w %d3,[%sp]16
8000f800:	19 a8 14 00 	ld.w %d8,[%sp]20
8000f804:	ce 33       	jgez %d3,8000f80a <_dtoa_r+0x856>
8000f806:	a2 38       	sub %d8,%d3
8000f808:	82 03       	mov %d3,0
8000f80a:	19 a2 14 00 	ld.w %d2,[%sp]20
8000f80e:	40 d4       	mov.aa %a4,%a13
8000f810:	42 32       	add %d2,%d3
8000f812:	59 a2 14 00 	st.w [%sp]20,%d2
8000f816:	19 a2 18 00 	ld.w %d2,[%sp]24
8000f81a:	82 14       	mov %d4,1
8000f81c:	42 32       	add %d2,%d3
8000f81e:	59 a2 18 00 	st.w [%sp]24,%d2
8000f822:	6d 00 6a 05 	call 800102f6 <__i2b>
8000f826:	40 2f       	mov.aa %a15,%a2
8000f828:	19 a2 18 00 	ld.w %d2,[%sp]24
8000f82c:	8b 18 80 32 	ge %d3,%d8,1
8000f830:	8b 12 80 34 	and.ge %d3,%d2,1
8000f834:	76 3e       	jz %d3,8000f850 <_dtoa_r+0x89c>
8000f836:	0b 82 80 31 	min %d3,%d2,%d8
8000f83a:	19 a2 14 00 	ld.w %d2,[%sp]20
8000f83e:	a2 38       	sub %d8,%d3
8000f840:	a2 32       	sub %d2,%d3
8000f842:	59 a2 14 00 	st.w [%sp]20,%d2
8000f846:	19 a2 18 00 	ld.w %d2,[%sp]24
8000f84a:	a2 32       	sub %d2,%d3
8000f84c:	59 a2 18 00 	st.w [%sp]24,%d2
8000f850:	19 a3 20 00 	ld.w %d3,[%sp]32
8000f854:	bf 13 27 00 	jlt %d3,1,8000f8a2 <_dtoa_r+0x8ee>
8000f858:	19 a2 24 00 	ld.w %d2,[%sp]36
8000f85c:	df 02 1c 00 	jeq %d2,0,8000f894 <_dtoa_r+0x8e0>
8000f860:	bf 1f 13 00 	jlt %d15,1,8000f886 <_dtoa_r+0x8d2>
8000f864:	40 f5       	mov.aa %a5,%a15
8000f866:	02 f4       	mov %d4,%d15
8000f868:	40 d4       	mov.aa %a4,%a13
8000f86a:	6d 00 db 05 	call 80010420 <__pow5mult>
8000f86e:	40 e6       	mov.aa %a6,%a14
8000f870:	40 d4       	mov.aa %a4,%a13
8000f872:	40 25       	mov.aa %a5,%a2
8000f874:	40 2f       	mov.aa %a15,%a2
8000f876:	6d 00 48 05 	call 80010306 <__multiply>
8000f87a:	40 e5       	mov.aa %a5,%a14
8000f87c:	40 2c       	mov.aa %a12,%a2
8000f87e:	40 d4       	mov.aa %a4,%a13
8000f880:	6d 00 9d 04 	call 800101ba <_Bfree>
8000f884:	40 ce       	mov.aa %a14,%a12
8000f886:	19 a4 20 00 	ld.w %d4,[%sp]32
8000f88a:	40 d4       	mov.aa %a4,%a13
8000f88c:	a2 f4       	sub %d4,%d15
8000f88e:	40 e5       	mov.aa %a5,%a14
8000f890:	76 49       	jz %d4,8000f8a2 <_dtoa_r+0x8ee>
8000f892:	3c 05       	j 8000f89c <_dtoa_r+0x8e8>
8000f894:	19 a4 20 00 	ld.w %d4,[%sp]32
8000f898:	40 d4       	mov.aa %a4,%a13
8000f89a:	40 e5       	mov.aa %a5,%a14
8000f89c:	6d 00 c2 05 	call 80010420 <__pow5mult>
8000f8a0:	40 2e       	mov.aa %a14,%a2
8000f8a2:	40 d4       	mov.aa %a4,%a13
8000f8a4:	82 14       	mov %d4,1
8000f8a6:	6d 00 28 05 	call 800102f6 <__i2b>
8000f8aa:	19 a3 34 00 	ld.w %d3,[%sp]52
8000f8ae:	40 2c       	mov.aa %a12,%a2
8000f8b0:	8e 3c       	jlez %d3,8000f8c8 <_dtoa_r+0x914>
8000f8b2:	40 d4       	mov.aa %a4,%a13
8000f8b4:	40 25       	mov.aa %a5,%a2
8000f8b6:	02 34       	mov %d4,%d3
8000f8b8:	6d 00 b4 05 	call 80010420 <__pow5mult>
8000f8bc:	58 07       	ld.w %d15,[%sp]28
8000f8be:	40 2c       	mov.aa %a12,%a2
8000f8c0:	82 09       	mov %d9,0
8000f8c2:	ff 2f 1f 00 	jge %d15,2,8000f900 <_dtoa_r+0x94c>
8000f8c6:	3c 06       	j 8000f8d2 <_dtoa_r+0x91e>
8000f8c8:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000f8cc:	82 09       	mov %d9,0
8000f8ce:	ff 22 15 00 	jge %d2,2,8000f8f8 <_dtoa_r+0x944>
8000f8d2:	82 09       	mov %d9,0
8000f8d4:	df 0c 12 80 	jne %d12,0,8000f8f8 <_dtoa_r+0x944>
8000f8d8:	b7 0d 0c fa 	insert %d15,%d13,0,20,12
8000f8dc:	ee 0e       	jnz %d15,8000f8f8 <_dtoa_r+0x944>
8000f8de:	7b 00 ff f7 	movh %d15,32752
8000f8e2:	26 df       	and %d15,%d13
8000f8e4:	6e 0a       	jz %d15,8000f8f8 <_dtoa_r+0x944>
8000f8e6:	19 a3 14 00 	ld.w %d3,[%sp]20
8000f8ea:	58 06       	ld.w %d15,[%sp]24
8000f8ec:	c2 13       	add %d3,1
8000f8ee:	c2 1f       	add %d15,1
8000f8f0:	59 a3 14 00 	st.w [%sp]20,%d3
8000f8f4:	78 06       	st.w [%sp]24,%d15
8000f8f6:	82 19       	mov %d9,1
8000f8f8:	19 a3 34 00 	ld.w %d3,[%sp]52
8000f8fc:	82 12       	mov %d2,1
8000f8fe:	76 39       	jz %d3,8000f910 <_dtoa_r+0x95c>
8000f900:	4c c4       	ld.w %d15,[%a12]16
8000f902:	90 c3       	addsc.a %a3,%a12,%d15,2
8000f904:	19 34 10 00 	ld.w %d4,[%a3]16
8000f908:	6d 00 a3 04 	call 8001024e <__hi0bits>
8000f90c:	8b 02 02 21 	rsub %d2,%d2,32
8000f910:	58 06       	ld.w %d15,[%sp]24
8000f912:	42 2f       	add %d15,%d2
8000f914:	16 1f       	and %d15,31
8000f916:	6e 0a       	jz %d15,8000f92a <_dtoa_r+0x976>
8000f918:	8b 0f 02 31 	rsub %d3,%d15,32
8000f91c:	8b cf 01 f1 	rsub %d15,%d15,28
8000f920:	ff 53 07 00 	jge %d3,5,8000f92e <_dtoa_r+0x97a>
8000f924:	df 43 10 00 	jeq %d3,4,8000f944 <_dtoa_r+0x990>
8000f928:	02 3f       	mov %d15,%d3
8000f92a:	1b cf 01 f0 	addi %d15,%d15,28
8000f92e:	19 a2 14 00 	ld.w %d2,[%sp]20
8000f932:	19 a3 18 00 	ld.w %d3,[%sp]24
8000f936:	42 f2       	add %d2,%d15
8000f938:	42 f3       	add %d3,%d15
8000f93a:	59 a2 14 00 	st.w [%sp]20,%d2
8000f93e:	42 f8       	add %d8,%d15
8000f940:	59 a3 18 00 	st.w [%sp]24,%d3
8000f944:	58 05       	ld.w %d15,[%sp]20
8000f946:	8e f7       	jlez %d15,8000f954 <_dtoa_r+0x9a0>
8000f948:	40 e5       	mov.aa %a5,%a14
8000f94a:	40 d4       	mov.aa %a4,%a13
8000f94c:	02 f4       	mov %d4,%d15
8000f94e:	6d 00 a7 05 	call 8001049c <__lshift>
8000f952:	40 2e       	mov.aa %a14,%a2
8000f954:	19 a2 18 00 	ld.w %d2,[%sp]24
8000f958:	8e 27       	jlez %d2,8000f966 <_dtoa_r+0x9b2>
8000f95a:	40 c5       	mov.aa %a5,%a12
8000f95c:	40 d4       	mov.aa %a4,%a13
8000f95e:	02 24       	mov %d4,%d2
8000f960:	6d 00 9e 05 	call 8001049c <__lshift>
8000f964:	40 2c       	mov.aa %a12,%a2
8000f966:	19 a3 3c 00 	ld.w %d3,[%sp]60
8000f96a:	df 03 20 00 	jeq %d3,0,8000f9aa <_dtoa_r+0x9f6>
8000f96e:	40 e4       	mov.aa %a4,%a14
8000f970:	40 c5       	mov.aa %a5,%a12
8000f972:	6d 00 f2 05 	call 80010556 <__mcmp>
8000f976:	ff 02 1a 00 	jge %d2,0,8000f9aa <_dtoa_r+0x9f6>
8000f97a:	58 02       	ld.w %d15,[%sp]8
8000f97c:	40 e5       	mov.aa %a5,%a14
8000f97e:	c2 ff       	add %d15,-1
8000f980:	40 d4       	mov.aa %a4,%a13
8000f982:	fb a0 00 40 	mov %e4,10
8000f986:	78 02       	st.w [%sp]8,%d15
8000f988:	6d 00 22 04 	call 800101cc <__multadd>
8000f98c:	19 a2 2c 00 	ld.w %d2,[%sp]44
8000f990:	19 a3 24 00 	ld.w %d3,[%sp]36
8000f994:	59 a2 10 00 	st.w [%sp]16,%d2
8000f998:	40 2e       	mov.aa %a14,%a2
8000f99a:	76 38       	jz %d3,8000f9aa <_dtoa_r+0x9f6>
8000f99c:	40 f5       	mov.aa %a5,%a15
8000f99e:	40 d4       	mov.aa %a4,%a13
8000f9a0:	fb a0 00 40 	mov %e4,10
8000f9a4:	6d 00 14 04 	call 800101cc <__multadd>
8000f9a8:	40 2f       	mov.aa %a15,%a2
8000f9aa:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000f9ae:	19 a3 10 00 	ld.w %d3,[%sp]16
8000f9b2:	8b 32 80 f2 	ge %d15,%d2,3
8000f9b6:	8b 13 40 f4 	and.lt %d15,%d3,1
8000f9ba:	6e 2a       	jz %d15,8000fa0e <_dtoa_r+0xa5a>
8000f9bc:	f6 3f       	jnz %d3,8000f9da <_dtoa_r+0xa26>
8000f9be:	40 c5       	mov.aa %a5,%a12
8000f9c0:	40 d4       	mov.aa %a4,%a13
8000f9c2:	d2 54       	mov %e4,5
8000f9c4:	6d 00 04 04 	call 800101cc <__multadd>
8000f9c8:	40 e4       	mov.aa %a4,%a14
8000f9ca:	40 25       	mov.aa %a5,%a2
8000f9cc:	40 2c       	mov.aa %a12,%a2
8000f9ce:	6d 00 c4 05 	call 80010556 <__mcmp>
8000f9d2:	4e 2e       	jgtz %d2,8000f9ee <_dtoa_r+0xa3a>
8000f9d4:	3c 03       	j 8000f9da <_dtoa_r+0xa26>
8000f9d6:	a0 0c       	mov.a %a12,0
8000f9d8:	a0 0f       	mov.a %a15,0
8000f9da:	58 0a       	ld.w %d15,[%sp]40
8000f9dc:	19 ae 0c 00 	ld.w %d14,[%sp]12
8000f9e0:	46 0f       	not %d15
8000f9e2:	78 02       	st.w [%sp]8,%d15
8000f9e4:	3c 11       	j 8000fa06 <_dtoa_r+0xa52>
8000f9e6:	58 0c       	ld.w %d15,[%sp]48
8000f9e8:	a0 0c       	mov.a %a12,0
8000f9ea:	78 02       	st.w [%sp]8,%d15
8000f9ec:	a0 0f       	mov.a %a15,0
8000f9ee:	19 a2 08 00 	ld.w %d2,[%sp]8
8000f9f2:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000f9f6:	19 ae 0c 00 	ld.w %d14,[%sp]12
8000f9fa:	da 31       	mov %d15,49
8000f9fc:	c2 12       	add %d2,1
8000f9fe:	c2 1e       	add %d14,1
8000fa00:	2c 30       	st.b [%a3]0,%d15
8000fa02:	59 a2 08 00 	st.w [%sp]8,%d2
8000fa06:	80 f8       	mov.d %d8,%a15
8000fa08:	a0 0f       	mov.a %a15,0
8000fa0a:	1d 00 14 01 	j 8000fc32 <_dtoa_r+0xc7e>
8000fa0e:	19 a3 24 00 	ld.w %d3,[%sp]36
8000fa12:	f6 35       	jnz %d3,8000fa1c <_dtoa_r+0xa68>
8000fa14:	19 a8 0c 00 	ld.w %d8,[%sp]12
8000fa18:	1d 00 c2 00 	j 8000fb9c <_dtoa_r+0xbe8>
8000fa1c:	8e 87       	jlez %d8,8000fa2a <_dtoa_r+0xa76>
8000fa1e:	40 f5       	mov.aa %a5,%a15
8000fa20:	40 d4       	mov.aa %a4,%a13
8000fa22:	02 84       	mov %d4,%d8
8000fa24:	6d 00 3c 05 	call 8001049c <__lshift>
8000fa28:	40 2f       	mov.aa %a15,%a2
8000fa2a:	80 f8       	mov.d %d8,%a15
8000fa2c:	df 09 16 00 	jeq %d9,0,8000fa58 <_dtoa_r+0xaa4>
8000fa30:	40 d4       	mov.aa %a4,%a13
8000fa32:	48 14       	ld.w %d4,[%a15]4
8000fa34:	6d 00 98 03 	call 80010164 <_Balloc>
8000fa38:	48 44       	ld.w %d4,[%a15]16
8000fa3a:	d9 24 0c 00 	lea %a4,[%a2]12
8000fa3e:	c2 24       	add %d4,2
8000fa40:	d9 f5 0c 00 	lea %a5,[%a15]12
8000fa44:	06 24       	sh %d4,2
8000fa46:	80 2f       	mov.d %d15,%a2
8000fa48:	6d 00 7e 03 	call 80010144 <memcpy>
8000fa4c:	60 f5       	mov.a %a5,%d15
8000fa4e:	40 d4       	mov.aa %a4,%a13
8000fa50:	82 14       	mov %d4,1
8000fa52:	6d 00 25 05 	call 8001049c <__lshift>
8000fa56:	80 28       	mov.d %d8,%a2
8000fa58:	19 a9 0c 00 	ld.w %d9,[%sp]12
8000fa5c:	8f 1c 00 a1 	and %d10,%d12,1
8000fa60:	40 e4       	mov.aa %a4,%a14
8000fa62:	40 c5       	mov.aa %a5,%a12
8000fa64:	6d ff 1a fa 	call 8000ee98 <quorem>
8000fa68:	40 e4       	mov.aa %a4,%a14
8000fa6a:	40 f5       	mov.aa %a5,%a15
8000fa6c:	02 2e       	mov %d14,%d2
8000fa6e:	1b 02 03 f0 	addi %d15,%d2,48
8000fa72:	6d 00 72 05 	call 80010556 <__mcmp>
8000fa76:	60 86       	mov.a %a6,%d8
8000fa78:	40 d4       	mov.aa %a4,%a13
8000fa7a:	40 c5       	mov.aa %a5,%a12
8000fa7c:	02 2b       	mov %d11,%d2
8000fa7e:	6d 00 8d 05 	call 80010598 <__mdiff>
8000fa82:	19 22 0c 00 	ld.w %d2,[%a2]12
8000fa86:	80 2d       	mov.d %d13,%a2
8000fa88:	82 1c       	mov %d12,1
8000fa8a:	f6 26       	jnz %d2,8000fa96 <_dtoa_r+0xae2>
8000fa8c:	40 e4       	mov.aa %a4,%a14
8000fa8e:	40 25       	mov.aa %a5,%a2
8000fa90:	6d 00 63 05 	call 80010556 <__mcmp>
8000fa94:	02 2c       	mov %d12,%d2
8000fa96:	60 d5       	mov.a %a5,%d13
8000fa98:	40 d4       	mov.aa %a4,%a13
8000fa9a:	6d 00 90 03 	call 800101ba <_Bfree>
8000fa9e:	19 a3 1c 00 	ld.w %d3,[%sp]28
8000faa2:	1b 19 00 d0 	addi %d13,%d9,1
8000faa6:	a6 c3       	or %d3,%d12
8000faa8:	f6 3f       	jnz %d3,8000fac6 <_dtoa_r+0xb12>
8000faaa:	f6 ae       	jnz %d10,8000fac6 <_dtoa_r+0xb12>
8000faac:	8b 9f 03 32 	eq %d3,%d15,57
8000fab0:	40 e2       	mov.aa %a2,%a14
8000fab2:	df 03 3a 80 	jne %d3,0,8000fb26 <_dtoa_r+0xb72>
8000fab6:	1b 1e 03 20 	addi %d2,%d14,49
8000faba:	8b 1b 80 b2 	ge %d11,%d11,1
8000fabe:	2b f2 40 fb 	sel %d15,%d11,%d2,%d15
8000fac2:	02 de       	mov %d14,%d13
8000fac4:	3c 37       	j 8000fb32 <_dtoa_r+0xb7e>
8000fac6:	ce b5       	jgez %d11,8000fad0 <_dtoa_r+0xb1c>
8000fac8:	02 fa       	mov %d10,%d15
8000faca:	40 e2       	mov.aa %a2,%a14
8000facc:	4e ca       	jgtz %d12,8000fae0 <_dtoa_r+0xb2c>
8000face:	3c 1e       	j 8000fb0a <_dtoa_r+0xb56>
8000fad0:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000fad4:	a6 2b       	or %d11,%d2
8000fad6:	df 0b 20 80 	jne %d11,0,8000fb16 <_dtoa_r+0xb62>
8000fada:	df 0a 1e 80 	jne %d10,0,8000fb16 <_dtoa_r+0xb62>
8000fade:	3c f5       	j 8000fac8 <_dtoa_r+0xb14>
8000fae0:	40 d4       	mov.aa %a4,%a13
8000fae2:	40 e5       	mov.aa %a5,%a14
8000fae4:	82 14       	mov %d4,1
8000fae6:	6d 00 db 04 	call 8001049c <__lshift>
8000faea:	40 c5       	mov.aa %a5,%a12
8000faec:	40 24       	mov.aa %a4,%a2
8000faee:	b5 a2 04 00 	st.a [%sp]4,%a2
8000faf2:	6d 00 32 05 	call 80010556 <__mcmp>
8000faf6:	99 a2 04 00 	ld.a %a2,[%sp]4
8000fafa:	4e 23       	jgtz %d2,8000fb00 <_dtoa_r+0xb4c>
8000fafc:	f6 27       	jnz %d2,8000fb0a <_dtoa_r+0xb56>
8000fafe:	2e 06       	jz.t %d15,0,8000fb0a <_dtoa_r+0xb56>
8000fb00:	8b 9f 03 32 	eq %d3,%d15,57
8000fb04:	df 03 11 80 	jne %d3,0,8000fb26 <_dtoa_r+0xb72>
8000fb08:	92 1a       	add %d10,%d15,1
8000fb0a:	60 93       	mov.a %a3,%d9
8000fb0c:	02 de       	mov %d14,%d13
8000fb0e:	34 3a       	st.b [%a3],%d10
8000fb10:	40 2e       	mov.aa %a14,%a2
8000fb12:	1d 00 90 00 	j 8000fc32 <_dtoa_r+0xc7e>
8000fb16:	bf 1c 11 00 	jlt %d12,1,8000fb38 <_dtoa_r+0xb84>
8000fb1a:	8b 9f 23 32 	ne %d3,%d15,57
8000fb1e:	40 e2       	mov.aa %a2,%a14
8000fb20:	02 de       	mov %d14,%d13
8000fb22:	c2 1f       	add %d15,1
8000fb24:	f6 37       	jnz %d3,8000fb32 <_dtoa_r+0xb7e>
8000fb26:	60 93       	mov.a %a3,%d9
8000fb28:	da 39       	mov %d15,57
8000fb2a:	02 de       	mov %d14,%d13
8000fb2c:	2c 30       	st.b [%a3]0,%d15
8000fb2e:	40 2e       	mov.aa %a14,%a2
8000fb30:	3c 5d       	j 8000fbea <_dtoa_r+0xc36>
8000fb32:	60 92       	mov.a %a2,%d9
8000fb34:	2c 20       	st.b [%a2]0,%d15
8000fb36:	3c 7e       	j 8000fc32 <_dtoa_r+0xc7e>
8000fb38:	60 93       	mov.a %a3,%d9
8000fb3a:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000fb3e:	02 d5       	mov %d5,%d13
8000fb40:	19 a3 10 00 	ld.w %d3,[%sp]16
8000fb44:	2c 30       	st.b [%a3]0,%d15
8000fb46:	a2 25       	sub %d5,%d2
8000fb48:	02 de       	mov %d14,%d13
8000fb4a:	5f 35 41 00 	jeq %d5,%d3,8000fbcc <_dtoa_r+0xc18>
8000fb4e:	40 e5       	mov.aa %a5,%a14
8000fb50:	40 d4       	mov.aa %a4,%a13
8000fb52:	fb a0 00 40 	mov %e4,10
8000fb56:	6d 00 3b 03 	call 800101cc <__multadd>
8000fb5a:	80 ff       	mov.d %d15,%a15
8000fb5c:	40 2e       	mov.aa %a14,%a2
8000fb5e:	40 d4       	mov.aa %a4,%a13
8000fb60:	40 f5       	mov.aa %a5,%a15
8000fb62:	fb a0 00 40 	mov %e4,10
8000fb66:	7e 86       	jne %d15,%d8,8000fb72 <_dtoa_r+0xbbe>
8000fb68:	6d 00 32 03 	call 800101cc <__multadd>
8000fb6c:	40 2f       	mov.aa %a15,%a2
8000fb6e:	80 28       	mov.d %d8,%a2
8000fb70:	3c 0b       	j 8000fb86 <_dtoa_r+0xbd2>
8000fb72:	6d 00 2d 03 	call 800101cc <__multadd>
8000fb76:	60 85       	mov.a %a5,%d8
8000fb78:	40 d4       	mov.aa %a4,%a13
8000fb7a:	fb a0 00 40 	mov %e4,10
8000fb7e:	40 2f       	mov.aa %a15,%a2
8000fb80:	6d 00 26 03 	call 800101cc <__multadd>
8000fb84:	80 28       	mov.d %d8,%a2
8000fb86:	02 d9       	mov %d9,%d13
8000fb88:	1d ff 6c ff 	j 8000fa60 <_dtoa_r+0xaac>
8000fb8c:	40 e5       	mov.aa %a5,%a14
8000fb8e:	40 d4       	mov.aa %a4,%a13
8000fb90:	fb a0 00 40 	mov %e4,10
8000fb94:	6d 00 1c 03 	call 800101cc <__multadd>
8000fb98:	02 98       	mov %d8,%d9
8000fb9a:	40 2e       	mov.aa %a14,%a2
8000fb9c:	40 e4       	mov.aa %a4,%a14
8000fb9e:	40 c5       	mov.aa %a5,%a12
8000fba0:	6d ff 7c f9 	call 8000ee98 <quorem>
8000fba4:	1b 18 00 90 	addi %d9,%d8,1
8000fba8:	1b 02 03 f0 	addi %d15,%d2,48
8000fbac:	60 82       	mov.a %a2,%d8
8000fbae:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000fbb2:	02 95       	mov %d5,%d9
8000fbb4:	19 a3 10 00 	ld.w %d3,[%sp]16
8000fbb8:	2c 20       	st.b [%a2]0,%d15
8000fbba:	a2 25       	sub %d5,%d2
8000fbbc:	3f 35 e8 7f 	jlt %d5,%d3,8000fb8c <_dtoa_r+0xbd8>
8000fbc0:	8b 13 40 33 	max %d3,%d3,1
8000fbc4:	02 2e       	mov %d14,%d2
8000fbc6:	80 f8       	mov.d %d8,%a15
8000fbc8:	42 3e       	add %d14,%d3
8000fbca:	a0 0f       	mov.a %a15,0
8000fbcc:	40 e5       	mov.aa %a5,%a14
8000fbce:	40 d4       	mov.aa %a4,%a13
8000fbd0:	82 14       	mov %d4,1
8000fbd2:	6d 00 65 04 	call 8001049c <__lshift>
8000fbd6:	40 c5       	mov.aa %a5,%a12
8000fbd8:	40 2e       	mov.aa %a14,%a2
8000fbda:	40 24       	mov.aa %a4,%a2
8000fbdc:	6d 00 bd 04 	call 80010556 <__mcmp>
8000fbe0:	4e 25       	jgtz %d2,8000fbea <_dtoa_r+0xc36>
8000fbe2:	df 02 1e 80 	jne %d2,0,8000fc1e <_dtoa_r+0xc6a>
8000fbe6:	6f 0f 1c 00 	jz.t %d15,0,8000fc1e <_dtoa_r+0xc6a>
8000fbea:	58 03       	ld.w %d15,[%sp]12
8000fbec:	a2 ef       	sub %d15,%d14
8000fbee:	46 0f       	not %d15
8000fbf0:	60 e2       	mov.a %a2,%d14
8000fbf2:	60 e3       	mov.a %a3,%d14
8000fbf4:	79 23 ff ff 	ld.b %d3,[%a2]-1
8000fbf8:	b0 f3       	add.a %a3,-1
8000fbfa:	8b 93 03 52 	eq %d5,%d3,57
8000fbfe:	76 5d       	jz %d5,8000fc18 <_dtoa_r+0xc64>
8000fc00:	9f 0f 0a 80 	jned %d15,0,8000fc14 <_dtoa_r+0xc60>
8000fc04:	58 02       	ld.w %d15,[%sp]8
8000fc06:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000fc0a:	c2 1f       	add %d15,1
8000fc0c:	78 02       	st.w [%sp]8,%d15
8000fc0e:	da 31       	mov %d15,49
8000fc10:	2c 30       	st.b [%a3]0,%d15
8000fc12:	3c 10       	j 8000fc32 <_dtoa_r+0xc7e>
8000fc14:	80 3e       	mov.d %d14,%a3
8000fc16:	3c ed       	j 8000fbf0 <_dtoa_r+0xc3c>
8000fc18:	c2 13       	add %d3,1
8000fc1a:	34 33       	st.b [%a3],%d3
8000fc1c:	3c 0b       	j 8000fc32 <_dtoa_r+0xc7e>
8000fc1e:	60 e2       	mov.a %a2,%d14
8000fc20:	60 e3       	mov.a %a3,%d14
8000fc22:	79 2f ff ff 	ld.b %d15,[%a2]-1
8000fc26:	b0 f3       	add.a %a3,-1
8000fc28:	8b 0f 03 f2 	eq %d15,%d15,48
8000fc2c:	6e 03       	jz %d15,8000fc32 <_dtoa_r+0xc7e>
8000fc2e:	80 3e       	mov.d %d14,%a3
8000fc30:	3c f7       	j 8000fc1e <_dtoa_r+0xc6a>
8000fc32:	40 d4       	mov.aa %a4,%a13
8000fc34:	40 c5       	mov.aa %a5,%a12
8000fc36:	6d 00 c2 02 	call 800101ba <_Bfree>
8000fc3a:	df 08 13 00 	jeq %d8,0,8000fc60 <_dtoa_r+0xcac>
8000fc3e:	80 f2       	mov.d %d2,%a15
8000fc40:	8b 02 20 f2 	ne %d15,%d2,0
8000fc44:	0b 82 10 f2 	and.ne %d15,%d2,%d8
8000fc48:	6e 05       	jz %d15,8000fc52 <_dtoa_r+0xc9e>
8000fc4a:	40 d4       	mov.aa %a4,%a13
8000fc4c:	40 f5       	mov.aa %a5,%a15
8000fc4e:	6d 00 b6 02 	call 800101ba <_Bfree>
8000fc52:	60 85       	mov.a %a5,%d8
8000fc54:	40 d4       	mov.aa %a4,%a13
8000fc56:	6d 00 b2 02 	call 800101ba <_Bfree>
8000fc5a:	3c 03       	j 8000fc60 <_dtoa_r+0xcac>
8000fc5c:	58 0c       	ld.w %d15,[%sp]48
8000fc5e:	78 02       	st.w [%sp]8,%d15
8000fc60:	40 d4       	mov.aa %a4,%a13
8000fc62:	40 e5       	mov.aa %a5,%a14
8000fc64:	6d 00 ab 02 	call 800101ba <_Bfree>
8000fc68:	60 e2       	mov.a %a2,%d14
8000fc6a:	19 a2 08 00 	ld.w %d2,[%sp]8
8000fc6e:	99 a3 08 10 	ld.a %a3,[%sp]72
8000fc72:	82 0f       	mov %d15,0
8000fc74:	d8 0e       	ld.a %a15,[%sp]56
8000fc76:	2c 20       	st.b [%a2]0,%d15
8000fc78:	c2 12       	add %d2,1
8000fc7a:	74 32       	st.w [%a3],%d2
8000fc7c:	99 a2 0c 00 	ld.a %a2,[%sp]12
8000fc80:	bc f2       	jz.a %a15,8000fc84 <_dtoa_r+0xcd0>
8000fc82:	68 0e       	st.w [%a15]0,%d14
8000fc84:	00 90       	ret 
	...

8000fc88 <_localeconv_r>:
8000fc88:	91 00 00 28 	movh.a %a2,32768
8000fc8c:	d9 22 b4 c0 	lea %a2,[%a2]2868 <80000b34 <lconv>>
8000fc90:	00 90       	ret 

8000fc92 <_malloc_r>:
8000fc92:	1b b4 00 f0 	addi %d15,%d4,11
8000fc96:	8b 7f 61 82 	lt.u %d8,%d15,23
8000fc9a:	8f 7f c0 f1 	andn %d15,%d15,7
8000fc9e:	ab 0f a1 88 	seln %d8,%d8,%d15,16
8000fca2:	0b 48 30 41 	lt.u %d4,%d8,%d4
8000fca6:	8b 08 20 45 	or.lt %d4,%d8,0
8000fcaa:	40 4d       	mov.aa %a13,%a4
8000fcac:	76 45       	jz %d4,8000fcb6 <_malloc_r+0x24>
8000fcae:	da 0c       	mov %d15,12
8000fcb0:	6c 40       	st.w [%a4]0,%d15
8000fcb2:	1d 00 2a 02 	j 80010106 <_malloc_r+0x474>
8000fcb6:	91 00 00 f7 	movh.a %a15,28672
8000fcba:	8b 88 bf f2 	ge.u %d15,%d8,504
8000fcbe:	6d 00 51 02 	call 80010160 <__malloc_lock>
8000fcc2:	d9 ff 70 41 	lea %a15,[%a15]5424 <70001530 <__malloc_av_>>
8000fcc6:	ee 19       	jnz %d15,8000fcf8 <_malloc_r+0x66>
8000fcc8:	8f d8 1f 20 	sh %d2,%d8,-3
8000fccc:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000fcd0:	99 2c 0c 00 	ld.a %a12,[%a2]12
8000fcd4:	7d 2c 09 80 	jne.a %a12,%a2,8000fce6 <_malloc_r+0x54>
8000fcd8:	d9 c2 08 00 	lea %a2,[%a12]8
8000fcdc:	99 cc 14 00 	ld.a %a12,[%a12]20
8000fce0:	c2 22       	add %d2,2
8000fce2:	7d 2c 58 00 	jeq.a %a12,%a2,8000fd92 <_malloc_r+0x100>
8000fce6:	cc c3       	ld.a %a15,[%a12]12
8000fce8:	99 c2 08 00 	ld.a %a2,[%a12]8
8000fcec:	4c c1       	ld.w %d15,[%a12]4
8000fcee:	ec 23       	st.a [%a2]12,%a15
8000fcf0:	8f 3f c0 f1 	andn %d15,%d15,3
8000fcf4:	e8 22       	st.a [%a15]8,%a2
8000fcf6:	3c 74       	j 8000fdde <_malloc_r+0x14c>
8000fcf8:	8f 78 1f f0 	sh %d15,%d8,-9
8000fcfc:	3b f0 03 20 	mov %d2,63
8000fd00:	6e 27       	jz %d15,8000fd4e <_malloc_r+0xbc>
8000fd02:	8f a8 1f 20 	sh %d2,%d8,-6
8000fd06:	1b 82 03 20 	addi %d2,%d2,56
8000fd0a:	bf 5f 22 80 	jlt.u %d15,5,8000fd4e <_malloc_r+0xbc>
8000fd0e:	8b 5f a1 22 	ge.u %d2,%d15,21
8000fd12:	f6 24       	jnz %d2,8000fd1a <_malloc_r+0x88>
8000fd14:	1b bf 05 20 	addi %d2,%d15,91
8000fd18:	3c 1b       	j 8000fd4e <_malloc_r+0xbc>
8000fd1a:	8b 5f a5 22 	ge.u %d2,%d15,85
8000fd1e:	f6 26       	jnz %d2,8000fd2a <_malloc_r+0x98>
8000fd20:	8f 48 1f 20 	sh %d2,%d8,-12
8000fd24:	1b e2 06 20 	addi %d2,%d2,110
8000fd28:	3c 13       	j 8000fd4e <_malloc_r+0xbc>
8000fd2a:	8b 5f b5 22 	ge.u %d2,%d15,341
8000fd2e:	f6 26       	jnz %d2,8000fd3a <_malloc_r+0xa8>
8000fd30:	8f 18 1f 20 	sh %d2,%d8,-15
8000fd34:	1b 72 07 20 	addi %d2,%d2,119
8000fd38:	3c 0b       	j 8000fd4e <_malloc_r+0xbc>
8000fd3a:	3b 50 55 30 	mov %d3,1365
8000fd3e:	3b e0 07 20 	mov %d2,126
8000fd42:	7f 3f 06 80 	jge.u %d15,%d3,8000fd4e <_malloc_r+0xbc>
8000fd46:	8f e8 1e 20 	sh %d2,%d8,-18
8000fd4a:	1b c2 07 20 	addi %d2,%d2,124
8000fd4e:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000fd52:	99 2c 0c 00 	ld.a %a12,[%a2]12
8000fd56:	7d 2c 1d 00 	jeq.a %a12,%a2,8000fd90 <_malloc_r+0xfe>
8000fd5a:	19 c4 04 00 	ld.w %d4,[%a12]4
8000fd5e:	8f 34 c0 41 	andn %d4,%d4,3
8000fd62:	5a 84       	sub %d15,%d4,%d8
8000fd64:	8b 0f 41 32 	lt %d3,%d15,16
8000fd68:	f6 33       	jnz %d3,8000fd6e <_malloc_r+0xdc>
8000fd6a:	c2 f2       	add %d2,-1
8000fd6c:	3c 12       	j 8000fd90 <_malloc_r+0xfe>
8000fd6e:	0e fe       	jltz %d15,8000fd8a <_malloc_r+0xf8>
8000fd70:	cc c3       	ld.a %a15,[%a12]12
8000fd72:	99 c2 08 00 	ld.a %a2,[%a12]8
8000fd76:	ec 23       	st.a [%a2]12,%a15
8000fd78:	e8 22       	st.a [%a15]8,%a2
8000fd7a:	01 c4 00 f6 	addsc.a %a15,%a12,%d4,0
8000fd7e:	b7 10 21 20 	imask %e2,1,0,1
8000fd82:	49 f2 44 08 	ldmst [%a15]4,%e2
8000fd86:	1d 00 cc 01 	j 8001011e <_malloc_r+0x48c>
8000fd8a:	99 cc 0c 00 	ld.a %a12,[%a12]12
8000fd8e:	3c e4       	j 8000fd56 <_malloc_r+0xc4>
8000fd90:	c2 12       	add %d2,1
8000fd92:	c8 4c       	ld.a %a12,[%a15]16
8000fd94:	91 00 00 37 	movh.a %a3,28672
8000fd98:	d9 33 78 41 	lea %a3,[%a3]5432 <70001538 <__malloc_av_+0x8>>
8000fd9c:	7d 3c 83 00 	jeq.a %a12,%a3,8000fea2 <_malloc_r+0x210>
8000fda0:	4c c1       	ld.w %d15,[%a12]4
8000fda2:	8f 3f c0 f1 	andn %d15,%d15,3
8000fda6:	52 83       	sub %d3,%d15,%d8
8000fda8:	8b 03 41 42 	lt %d4,%d3,16
8000fdac:	df 04 16 80 	jne %d4,0,8000fdd8 <_malloc_r+0x146>
8000fdb0:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000fdb4:	8f 18 40 81 	or %d8,%d8,1
8000fdb8:	59 c8 04 00 	st.w [%a12]4,%d8
8000fdbc:	e8 52       	st.a [%a15]20,%a2
8000fdbe:	e8 42       	st.a [%a15]16,%a2
8000fdc0:	8f 13 40 f1 	or %d15,%d3,1
8000fdc4:	b5 23 0c 00 	st.a [%a2]12,%a3
8000fdc8:	b5 23 08 00 	st.a [%a2]8,%a3
8000fdcc:	6c 21       	st.w [%a2]4,%d15
8000fdce:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000fdd2:	74 23       	st.w [%a2],%d3
8000fdd4:	1d 00 a5 01 	j 8001011e <_malloc_r+0x48c>
8000fdd8:	e8 53       	st.a [%a15]20,%a3
8000fdda:	e8 43       	st.a [%a15]16,%a3
8000fddc:	0e 33       	jltz %d3,8000fde2 <_malloc_r+0x150>
8000fdde:	10 cf       	addsc.a %a15,%a12,%d15,0
8000fde0:	3c cf       	j 8000fd7e <_malloc_r+0xec>
8000fde2:	3b 00 20 30 	mov %d3,512
8000fde6:	7f 3f 15 80 	jge.u %d15,%d3,8000fe10 <_malloc_r+0x17e>
8000fdea:	06 df       	sh %d15,-3
8000fdec:	d0 f2       	addsc.a %a2,%a15,%d15,3
8000fdee:	48 14       	ld.w %d4,[%a15]4
8000fdf0:	99 24 08 00 	ld.a %a4,[%a2]8
8000fdf4:	8f ef 3f 30 	sha %d3,%d15,-2
8000fdf8:	b5 c2 0c 00 	st.a [%a12]12,%a2
8000fdfc:	b5 c4 08 00 	st.a [%a12]8,%a4
8000fe00:	d7 14 01 33 	insert %d3,%d4,1,%d3,1
8000fe04:	b5 2c 08 00 	st.a [%a2]8,%a12
8000fe08:	68 13       	st.w [%a15]4,%d3
8000fe0a:	b5 4c 0c 00 	st.a [%a4]12,%a12
8000fe0e:	3c 4a       	j 8000fea2 <_malloc_r+0x210>
8000fe10:	8f af 1f 40 	sh %d4,%d15,-6
8000fe14:	8f 7f 1f 30 	sh %d3,%d15,-9
8000fe18:	1b 84 03 40 	addi %d4,%d4,56
8000fe1c:	bf 53 22 80 	jlt.u %d3,5,8000fe60 <_malloc_r+0x1ce>
8000fe20:	8b 53 a1 42 	ge.u %d4,%d3,21
8000fe24:	f6 44       	jnz %d4,8000fe2c <_malloc_r+0x19a>
8000fe26:	1b b3 05 40 	addi %d4,%d3,91
8000fe2a:	3c 1b       	j 8000fe60 <_malloc_r+0x1ce>
8000fe2c:	8b 53 a5 42 	ge.u %d4,%d3,85
8000fe30:	f6 46       	jnz %d4,8000fe3c <_malloc_r+0x1aa>
8000fe32:	8f 4f 1f 40 	sh %d4,%d15,-12
8000fe36:	1b e4 06 40 	addi %d4,%d4,110
8000fe3a:	3c 13       	j 8000fe60 <_malloc_r+0x1ce>
8000fe3c:	8b 53 b5 42 	ge.u %d4,%d3,341
8000fe40:	f6 46       	jnz %d4,8000fe4c <_malloc_r+0x1ba>
8000fe42:	8f 1f 1f 40 	sh %d4,%d15,-15
8000fe46:	1b 74 07 40 	addi %d4,%d4,119
8000fe4a:	3c 0b       	j 8000fe60 <_malloc_r+0x1ce>
8000fe4c:	3b 50 55 50 	mov %d5,1365
8000fe50:	3b e0 07 40 	mov %d4,126
8000fe54:	7f 53 06 80 	jge.u %d3,%d5,8000fe60 <_malloc_r+0x1ce>
8000fe58:	8f ef 1e 40 	sh %d4,%d15,-18
8000fe5c:	1b c4 07 40 	addi %d4,%d4,124
8000fe60:	01 f4 03 46 	addsc.a %a4,%a15,%d4,3
8000fe64:	99 42 08 00 	ld.a %a2,[%a4]8
8000fe68:	7d 42 0d 80 	jne.a %a2,%a4,8000fe82 <_malloc_r+0x1f0>
8000fe6c:	4c f1       	ld.w %d15,[%a15]4
8000fe6e:	86 e4       	sha %d4,-2
8000fe70:	d7 1f 01 44 	insert %d4,%d15,1,%d4,1
8000fe74:	40 24       	mov.aa %a4,%a2
8000fe76:	68 14       	st.w [%a15]4,%d4
8000fe78:	3c 0d       	j 8000fe92 <_malloc_r+0x200>
8000fe7a:	99 22 08 00 	ld.a %a2,[%a2]8
8000fe7e:	7d 42 08 00 	jeq.a %a2,%a4,8000fe8e <_malloc_r+0x1fc>
8000fe82:	19 23 04 00 	ld.w %d3,[%a2]4
8000fe86:	8f 33 c0 31 	andn %d3,%d3,3
8000fe8a:	3f 3f f8 ff 	jlt.u %d15,%d3,8000fe7a <_malloc_r+0x1e8>
8000fe8e:	99 24 0c 00 	ld.a %a4,[%a2]12
8000fe92:	b5 c4 0c 00 	st.a [%a12]12,%a4
8000fe96:	b5 c2 08 00 	st.a [%a12]8,%a2
8000fe9a:	b5 4c 08 00 	st.a [%a4]8,%a12
8000fe9e:	b5 2c 0c 00 	st.a [%a2]12,%a12
8000fea2:	8f e2 3f 30 	sha %d3,%d2,-2
8000fea6:	82 1f       	mov %d15,1
8000fea8:	0f 3f 00 f0 	sh %d15,%d15,%d3
8000feac:	48 13       	ld.w %d3,[%a15]4
8000feae:	3f f3 73 80 	jlt.u %d3,%d15,8000ff94 <_malloc_r+0x302>
8000feb2:	0f 3f 80 40 	and %d4,%d15,%d3
8000feb6:	f6 49       	jnz %d4,8000fec8 <_malloc_r+0x236>
8000feb8:	8f 32 c0 21 	andn %d2,%d2,3
8000febc:	06 1f       	sh %d15,1
8000febe:	0f 3f 80 40 	and %d4,%d15,%d3
8000fec2:	c2 42       	add %d2,4
8000fec4:	df 04 fc 7f 	jeq %d4,0,8000febc <_malloc_r+0x22a>
8000fec8:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000fecc:	02 24       	mov %d4,%d2
8000fece:	40 24       	mov.aa %a4,%a2
8000fed0:	99 4c 0c 00 	ld.a %a12,[%a4]12
8000fed4:	7d 4c 3c 00 	jeq.a %a12,%a4,8000ff4c <_malloc_r+0x2ba>
8000fed8:	19 c6 04 00 	ld.w %d6,[%a12]4
8000fedc:	8f 36 c0 61 	andn %d6,%d6,3
8000fee0:	0b 86 80 30 	sub %d3,%d6,%d8
8000fee4:	8b 03 41 52 	lt %d5,%d3,16
8000fee8:	df 05 1d 80 	jne %d5,0,8000ff22 <_malloc_r+0x290>
8000feec:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000fef0:	8f 18 40 81 	or %d8,%d8,1
8000fef4:	59 c8 04 00 	st.w [%a12]4,%d8
8000fef8:	99 c4 0c 00 	ld.a %a4,[%a12]12
8000fefc:	09 c5 88 05 	ld.a %a5,[+%a12]8
8000ff00:	8f 13 40 f1 	or %d15,%d3,1
8000ff04:	b5 54 0c 00 	st.a [%a5]12,%a4
8000ff08:	b5 45 08 00 	st.a [%a4]8,%a5
8000ff0c:	e8 52       	st.a [%a15]20,%a2
8000ff0e:	e8 42       	st.a [%a15]16,%a2
8000ff10:	b5 23 0c 00 	st.a [%a2]12,%a3
8000ff14:	b5 23 08 00 	st.a [%a2]8,%a3
8000ff18:	6c 21       	st.w [%a2]4,%d15
8000ff1a:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000ff1e:	74 23       	st.w [%a2],%d3
8000ff20:	3c 0e       	j 8000ff3c <_malloc_r+0x2aa>
8000ff22:	bf 03 12 00 	jlt %d3,0,8000ff46 <_malloc_r+0x2b4>
8000ff26:	01 c6 00 f6 	addsc.a %a15,%a12,%d6,0
8000ff2a:	b7 10 21 20 	imask %e2,1,0,1
8000ff2e:	49 f2 44 08 	ldmst [%a15]4,%e2
8000ff32:	cc c3       	ld.a %a15,[%a12]12
8000ff34:	09 c2 88 05 	ld.a %a2,[+%a12]8
8000ff38:	ec 23       	st.a [%a2]12,%a15
8000ff3a:	e8 22       	st.a [%a15]8,%a2
8000ff3c:	40 d4       	mov.aa %a4,%a13
8000ff3e:	6d 00 12 01 	call 80010162 <__malloc_unlock>
8000ff42:	1d 00 f3 00 	j 80010128 <_malloc_r+0x496>
8000ff46:	99 cc 0c 00 	ld.a %a12,[%a12]12
8000ff4a:	3c c5       	j 8000fed4 <_malloc_r+0x242>
8000ff4c:	c2 14       	add %d4,1
8000ff4e:	8f 34 00 31 	and %d3,%d4,3
8000ff52:	d9 44 08 00 	lea %a4,[%a4]8
8000ff56:	df 03 bd ff 	jne %d3,0,8000fed0 <_malloc_r+0x23e>
8000ff5a:	8f 32 00 31 	and %d3,%d2,3
8000ff5e:	f6 36       	jnz %d3,8000ff6a <_malloc_r+0x2d8>
8000ff60:	48 12       	ld.w %d2,[%a15]4
8000ff62:	0f f2 e0 20 	andn %d2,%d2,%d15
8000ff66:	68 12       	st.w [%a15]4,%d2
8000ff68:	3c 07       	j 8000ff76 <_malloc_r+0x2e4>
8000ff6a:	d9 24 f8 ff 	lea %a4,[%a2]-8
8000ff6e:	d4 22       	ld.a %a2,[%a2]
8000ff70:	c2 f2       	add %d2,-1
8000ff72:	7d 42 f4 7f 	jeq.a %a2,%a4,8000ff5a <_malloc_r+0x2c8>
8000ff76:	06 1f       	sh %d15,1
8000ff78:	48 12       	ld.w %d2,[%a15]4
8000ff7a:	8b 0f 20 32 	ne %d3,%d15,0
8000ff7e:	0b f2 50 32 	and.ge.u %d3,%d2,%d15
8000ff82:	76 39       	jz %d3,8000ff94 <_malloc_r+0x302>
8000ff84:	0f 2f 80 30 	and %d3,%d15,%d2
8000ff88:	f6 34       	jnz %d3,8000ff90 <_malloc_r+0x2fe>
8000ff8a:	c2 44       	add %d4,4
8000ff8c:	06 1f       	sh %d15,1
8000ff8e:	3c fb       	j 8000ff84 <_malloc_r+0x2f2>
8000ff90:	02 42       	mov %d2,%d4
8000ff92:	3c 9b       	j 8000fec8 <_malloc_r+0x236>
8000ff94:	c8 2c       	ld.a %a12,[%a15]8
8000ff96:	19 ca 04 00 	ld.w %d10,[%a12]4
8000ff9a:	8f 3a c0 a1 	andn %d10,%d10,3
8000ff9e:	5a 8a       	sub %d15,%d10,%d8
8000ffa0:	8b 0f 41 22 	lt %d2,%d15,16
8000ffa4:	0b 8a a0 22 	or.lt.u %d2,%d10,%d8
8000ffa8:	df 02 b1 00 	jeq %d2,0,8001010a <_malloc_r+0x478>
8000ffac:	91 00 00 27 	movh.a %a2,28672
8000ffb0:	19 2b 40 24 	ld.w %d11,[%a2]17536 <70004480 <__malloc_top_pad>>
8000ffb4:	91 00 00 27 	movh.a %a2,28672
8000ffb8:	42 8b       	add %d11,%d8
8000ffba:	19 23 68 41 	ld.w %d3,[%a2]5416 <70001528 <__malloc_sbrk_base>>
8000ffbe:	1b fb 00 f1 	addi %d15,%d11,4111
8000ffc2:	b7 0f 0c f0 	insert %d15,%d15,0,0,12
8000ffc6:	1b 0b 01 20 	addi %d2,%d11,16
8000ffca:	8b f3 3f b2 	ne %d11,%d3,-1
8000ffce:	2b 2f 40 bb 	sel %d11,%d11,%d15,%d2
8000ffd2:	40 d4       	mov.aa %a4,%a13
8000ffd4:	02 b4       	mov %d4,%d11
8000ffd6:	80 2c       	mov.d %d12,%a2
8000ffd8:	6d 00 ba 03 	call 8001074c <_sbrk_r>
8000ffdc:	80 29       	mov.d %d9,%a2
8000ffde:	df f9 86 00 	jeq %d9,-1,800100ea <_malloc_r+0x458>
8000ffe2:	80 c2       	mov.d %d2,%a12
8000ffe4:	80 c3       	mov.d %d3,%a12
8000ffe6:	42 a2       	add %d2,%d10
8000ffe8:	80 f4       	mov.d %d4,%a15
8000ffea:	0b 29 30 f1 	lt.u %d15,%d9,%d2
8000ffee:	0b 43 10 f2 	and.ne %d15,%d3,%d4
8000fff2:	01 fc 10 d4 	ne.a %d13,%a12,%a15
8000fff6:	ee 7a       	jnz %d15,800100ea <_malloc_r+0x458>
8000fff8:	91 00 00 e7 	movh.a %a14,28672
8000fffc:	19 e3 50 14 	ld.w %d3,[%a14]17488 <70004450 <__malloc_current_mallinfo>>
80010000:	42 b3       	add %d3,%d11
80010002:	59 e3 50 14 	st.w [%a14]17488 <70004450 <__malloc_current_mallinfo>>,%d3
80010006:	5f 29 0c 80 	jne %d9,%d2,8001001e <_malloc_r+0x38c>
8001000a:	b7 09 14 f6 	insert %d15,%d9,0,12,20
8001000e:	ee 08       	jnz %d15,8001001e <_malloc_r+0x38c>
80010010:	c8 22       	ld.a %a2,[%a15]8
80010012:	42 ba       	add %d10,%d11
80010014:	8f 1a 40 a1 	or %d10,%d10,1
80010018:	59 2a 04 00 	st.w [%a2]4,%d10
8001001c:	3c 55       	j 800100c6 <_malloc_r+0x434>
8001001e:	60 c2       	mov.a %a2,%d12
80010020:	19 2f 68 41 	ld.w %d15,[%a2]5416
80010024:	5e f6       	jne %d15,-1,80010030 <_malloc_r+0x39e>
80010026:	91 00 00 27 	movh.a %a2,28672
8001002a:	59 29 68 41 	st.w [%a2]5416 <70001528 <__malloc_sbrk_base>>,%d9
8001002e:	3c 06       	j 8001003a <_malloc_r+0x3a8>
80010030:	0b 29 80 20 	sub %d2,%d9,%d2
80010034:	42 23       	add %d3,%d2
80010036:	59 e3 50 14 	st.w [%a14]17488 <70004450 <__malloc_current_mallinfo>>,%d3
8001003a:	8f 79 00 21 	and %d2,%d9,7
8001003e:	82 0f       	mov %d15,0
80010040:	76 24       	jz %d2,80010048 <_malloc_r+0x3b6>
80010042:	8b 82 00 f1 	rsub %d15,%d2,8
80010046:	42 f9       	add %d9,%d15
80010048:	42 9b       	add %d11,%d9
8001004a:	b7 0b 14 b6 	insert %d11,%d11,0,12,20
8001004e:	1b 0f 00 21 	addi %d2,%d15,4096
80010052:	5a b2       	sub %d15,%d2,%d11
80010054:	40 d4       	mov.aa %a4,%a13
80010056:	02 f4       	mov %d4,%d15
80010058:	6d 00 7a 03 	call 8001074c <_sbrk_r>
8001005c:	80 22       	mov.d %d2,%a2
8001005e:	df f2 04 80 	jne %d2,-1,80010066 <_malloc_r+0x3d4>
80010062:	60 92       	mov.a %a2,%d9
80010064:	82 0f       	mov %d15,0
80010066:	80 2b       	mov.d %d11,%a2
80010068:	19 e2 50 14 	ld.w %d2,[%a14]17488 <70004450 <__malloc_current_mallinfo>>
8001006c:	a2 9b       	sub %d11,%d9
8001006e:	42 f2       	add %d2,%d15
80010070:	60 92       	mov.a %a2,%d9
80010072:	42 bf       	add %d15,%d11
80010074:	68 29       	st.w [%a15]8,%d9
80010076:	8f 1f 40 31 	or %d3,%d15,1
8001007a:	59 e2 50 14 	st.w [%a14]17488 <70004450 <__malloc_current_mallinfo>>,%d2
8001007e:	59 23 04 00 	st.w [%a2]4 <70004450 <__malloc_current_mallinfo>>,%d3
80010082:	df 0d 22 00 	jeq %d13,0,800100c6 <_malloc_r+0x434>
80010086:	8b 0a a1 f2 	ge.u %d15,%d10,16
8001008a:	ee 05       	jnz %d15,80010094 <_malloc_r+0x402>
8001008c:	82 12       	mov %d2,1
8001008e:	59 22 04 00 	st.w [%a2]4,%d2
80010092:	3c 2c       	j 800100ea <_malloc_r+0x458>
80010094:	1b 4a ff af 	addi %d10,%d10,-12
80010098:	8f 7a c0 f1 	andn %d15,%d10,7
8001009c:	10 c2       	addsc.a %a2,%a12,%d15,0
8001009e:	82 52       	mov %d2,5
800100a0:	59 22 04 00 	st.w [%a2]4,%d2
800100a4:	59 22 08 00 	st.w [%a2]8,%d2
800100a8:	19 c2 04 00 	ld.w %d2,[%a12]4
800100ac:	8f 12 00 21 	and %d2,%d2,1
800100b0:	a6 f2       	or %d2,%d15
800100b2:	59 c2 04 00 	st.w [%a12]4,%d2
800100b6:	8b 0f 61 f2 	lt.u %d15,%d15,16
800100ba:	ee 06       	jnz %d15,800100c6 <_malloc_r+0x434>
800100bc:	40 d4       	mov.aa %a4,%a13
800100be:	d9 c5 08 00 	lea %a5,[%a12]8
800100c2:	6d 00 5a 04 	call 80010976 <_free_r>
800100c6:	91 00 00 27 	movh.a %a2,28672
800100ca:	19 ef 50 14 	ld.w %d15,[%a14]17488 <70004450 <__malloc_current_mallinfo>>
800100ce:	19 22 7c 14 	ld.w %d2,[%a2]17532 <7000447c <__malloc_max_sbrked_mem>>
800100d2:	7f f2 04 80 	jge.u %d2,%d15,800100da <_malloc_r+0x448>
800100d6:	59 2f 7c 14 	st.w [%a2]17532 <7000447c <__malloc_max_sbrked_mem>>,%d15
800100da:	91 00 00 27 	movh.a %a2,28672
800100de:	19 22 78 14 	ld.w %d2,[%a2]17528 <70004478 <__malloc_max_total_mem>>
800100e2:	7f f2 04 80 	jge.u %d2,%d15,800100ea <_malloc_r+0x458>
800100e6:	59 2f 78 14 	st.w [%a2]17528 <70004478 <__malloc_max_total_mem>>,%d15
800100ea:	c8 22       	ld.a %a2,[%a15]8
800100ec:	19 22 04 00 	ld.w %d2,[%a2]4 <70004478 <__malloc_max_total_mem>>
800100f0:	8f 32 c0 21 	andn %d2,%d2,3
800100f4:	5a 82       	sub %d15,%d2,%d8
800100f6:	8b 0f 41 32 	lt %d3,%d15,16
800100fa:	0b 82 a0 32 	or.lt.u %d3,%d2,%d8
800100fe:	76 36       	jz %d3,8001010a <_malloc_r+0x478>
80010100:	40 d4       	mov.aa %a4,%a13
80010102:	6d 00 30 00 	call 80010162 <__malloc_unlock>
80010106:	a0 0c       	mov.a %a12,0
80010108:	3c 10       	j 80010128 <_malloc_r+0x496>
8001010a:	c8 2c       	ld.a %a12,[%a15]8
8001010c:	8f 18 40 21 	or %d2,%d8,1
80010110:	96 01       	or %d15,1
80010112:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
80010116:	59 c2 04 00 	st.w [%a12]4,%d2
8001011a:	e8 22       	st.a [%a15]8,%a2
8001011c:	6c 21       	st.w [%a2]4,%d15
8001011e:	40 d4       	mov.aa %a4,%a13
80010120:	6d 00 21 00 	call 80010162 <__malloc_unlock>
80010124:	d9 cc 08 00 	lea %a12,[%a12]8
80010128:	40 c2       	mov.aa %a2,%a12
8001012a:	00 90       	ret 

8001012c <memchr>:
8001012c:	8f f4 0f 41 	and %d4,%d4,255
80010130:	9f 05 04 80 	jned %d5,0,80010138 <memchr+0xc>
80010134:	a0 02       	mov.a %a2,0
80010136:	00 90       	ret 
80010138:	0c 40       	ld.bu %d15,[%a4]0
8001013a:	3e 43       	jeq %d15,%d4,80010140 <memchr+0x14>
8001013c:	b0 14       	add.a %a4,1
8001013e:	3c f9       	j 80010130 <memchr+0x4>
80010140:	40 42       	mov.aa %a2,%a4
80010142:	00 90       	ret 

80010144 <memcpy>:
80010144:	40 42       	mov.aa %a2,%a4
80010146:	a0 0f       	mov.a %a15,0
80010148:	01 f2 10 40 	add.a %a4,%a2,%a15
8001014c:	01 f5 10 30 	add.a %a3,%a5,%a15
80010150:	9f 04 03 80 	jned %d4,0,80010156 <memcpy+0x12>
80010154:	00 90       	ret 
80010156:	79 3f 00 00 	ld.b %d15,[%a3]0
8001015a:	b0 1f       	add.a %a15,1
8001015c:	2c 40       	st.b [%a4]0,%d15
8001015e:	3c f5       	j 80010148 <memcpy+0x4>

80010160 <__malloc_lock>:
80010160:	00 90       	ret 

80010162 <__malloc_unlock>:
80010162:	00 90       	ret 

80010164 <_Balloc>:
80010164:	19 42 0c 10 	ld.w %d2,[%a4]76
80010168:	40 4f       	mov.aa %a15,%a4
8001016a:	02 4f       	mov %d15,%d4
8001016c:	76 29       	jz %d2,8001017e <_Balloc+0x1a>
8001016e:	99 f3 0c 10 	ld.a %a3,[%a15]76
80010172:	90 33       	addsc.a %a3,%a3,%d15,2
80010174:	d4 32       	ld.a %a2,[%a3]
80010176:	bc 2f       	jz.a %a2,80010194 <_Balloc+0x30>
80010178:	4c 20       	ld.w %d15,[%a2]0
8001017a:	6c 30       	st.w [%a3]0,%d15
8001017c:	3c 1b       	j 800101b2 <_Balloc+0x4e>
8001017e:	82 44       	mov %d4,4
80010180:	3b 10 02 50 	mov %d5,33
80010184:	6d 00 6b 03 	call 8001085a <_calloc_r>
80010188:	b5 f2 0c 10 	st.a [%a15]76,%a2
8001018c:	bd 02 f1 ff 	jnz.a %a2,8001016e <_Balloc+0xa>
80010190:	a0 02       	mov.a %a2,0
80010192:	00 90       	ret 
80010194:	82 18       	mov %d8,1
80010196:	0f f8 00 80 	sh %d8,%d8,%d15
8001019a:	1b 58 00 50 	addi %d5,%d8,5
8001019e:	40 f4       	mov.aa %a4,%a15
800101a0:	82 14       	mov %d4,1
800101a2:	06 25       	sh %d5,2
800101a4:	6d 00 5b 03 	call 8001085a <_calloc_r>
800101a8:	bd 02 f4 7f 	jz.a %a2,80010190 <_Balloc+0x2c>
800101ac:	6c 21       	st.w [%a2]4,%d15
800101ae:	59 28 08 00 	st.w [%a2]8,%d8
800101b2:	82 0f       	mov %d15,0
800101b4:	6c 24       	st.w [%a2]16,%d15
800101b6:	6c 23       	st.w [%a2]12,%d15
800101b8:	00 90       	ret 

800101ba <_Bfree>:
800101ba:	bc 58       	jz.a %a5,800101ca <_Bfree+0x10>
800101bc:	99 4f 0c 10 	ld.a %a15,[%a4]76
800101c0:	4c 51       	ld.w %d15,[%a5]4
800101c2:	90 ff       	addsc.a %a15,%a15,%d15,2
800101c4:	4c f0       	ld.w %d15,[%a15]0
800101c6:	6c 50       	st.w [%a5]0,%d15
800101c8:	e8 05       	st.a [%a15]0,%a5
800101ca:	00 90       	ret 

800101cc <__multadd>:
800101cc:	19 59 10 00 	ld.w %d9,[%a5]16
800101d0:	40 4c       	mov.aa %a12,%a4
800101d2:	9a f9       	add %d15,%d9,-1
800101d4:	8b 19 80 22 	ge %d2,%d9,1
800101d8:	40 5f       	mov.aa %a15,%a5
800101da:	02 58       	mov %d8,%d5
800101dc:	d9 53 14 00 	lea %a3,[%a5]20
800101e0:	ab 0f 80 22 	sel %d2,%d2,%d15,0
800101e4:	40 32       	mov.aa %a2,%a3
800101e6:	44 25       	ld.w %d5,[%a2+]
800101e8:	b7 05 10 38 	insert %d3,%d5,0,16,16
800101ec:	8f 05 1f f0 	sh %d15,%d5,-16
800101f0:	03 43 0a 38 	madd %d3,%d8,%d3,%d4
800101f4:	8f 03 1f 60 	sh %d6,%d3,-16
800101f8:	03 4f 0a f6 	madd %d15,%d6,%d15,%d4
800101fc:	37 f3 10 38 	insert %d3,%d3,%d15,16,16
80010200:	8f 0f 1f 80 	sh %d8,%d15,-16
80010204:	74 33       	st.w [%a3],%d3
80010206:	40 23       	mov.aa %a3,%a2
80010208:	9f 02 ee ff 	jned %d2,0,800101e4 <__multadd+0x18>
8001020c:	df 08 1f 00 	jeq %d8,0,8001024a <__multadd+0x7e>
80010210:	4c f2       	ld.w %d15,[%a15]8
80010212:	3f f9 16 00 	jlt %d9,%d15,8001023e <__multadd+0x72>
80010216:	48 14       	ld.w %d4,[%a15]4
80010218:	40 c4       	mov.aa %a4,%a12
8001021a:	c2 14       	add %d4,1
8001021c:	6d ff a4 ff 	call 80010164 <_Balloc>
80010220:	48 44       	ld.w %d4,[%a15]16
80010222:	d9 f5 0c 00 	lea %a5,[%a15]12
80010226:	c2 24       	add %d4,2
80010228:	d9 24 0c 00 	lea %a4,[%a2]12
8001022c:	06 24       	sh %d4,2
8001022e:	40 2d       	mov.aa %a13,%a2
80010230:	6d ff 8a ff 	call 80010144 <memcpy>
80010234:	40 f5       	mov.aa %a5,%a15
80010236:	40 c4       	mov.aa %a4,%a12
80010238:	6d ff c1 ff 	call 800101ba <_Bfree>
8001023c:	40 df       	mov.aa %a15,%a13
8001023e:	01 f9 02 26 	addsc.a %a2,%a15,%d9,2
80010242:	c2 19       	add %d9,1
80010244:	59 28 14 00 	st.w [%a2]20,%d8
80010248:	68 49       	st.w [%a15]16,%d9
8001024a:	40 f2       	mov.aa %a2,%a15
8001024c:	00 90       	ret 

8001024e <__hi0bits>:
8001024e:	b7 04 10 f0 	insert %d15,%d4,0,0,16
80010252:	82 02       	mov %d2,0
80010254:	ee 05       	jnz %d15,8001025e <__hi0bits+0x10>
80010256:	8f 04 01 40 	sh %d4,%d4,16
8001025a:	3b 00 01 20 	mov %d2,16
8001025e:	b7 04 18 f0 	insert %d15,%d4,0,0,24
80010262:	ee 05       	jnz %d15,8001026c <__hi0bits+0x1e>
80010264:	1b 82 00 20 	addi %d2,%d2,8
80010268:	8f 84 00 40 	sh %d4,%d4,8
8001026c:	b7 04 1c f0 	insert %d15,%d4,0,0,28
80010270:	ee 03       	jnz %d15,80010276 <__hi0bits+0x28>
80010272:	c2 42       	add %d2,4
80010274:	06 44       	sh %d4,4
80010276:	b7 04 1e f0 	insert %d15,%d4,0,0,30
8001027a:	ee 03       	jnz %d15,80010280 <__hi0bits+0x32>
8001027c:	c2 22       	add %d2,2
8001027e:	06 24       	sh %d4,2
80010280:	0e 47       	jltz %d4,8001028e <__hi0bits+0x40>
80010282:	7b 00 00 f4 	movh %d15,16384
80010286:	26 f4       	and %d4,%d15
80010288:	c2 12       	add %d2,1
8001028a:	ab 02 82 24 	sel %d2,%d4,%d2,32
8001028e:	00 90       	ret 

80010290 <__lo0bits>:
80010290:	54 43       	ld.w %d3,[%a4]
80010292:	8f 73 00 f1 	and %d15,%d3,7
80010296:	6e 0e       	jz %d15,800102b2 <__lo0bits+0x22>
80010298:	82 02       	mov %d2,0
8001029a:	6f 03 2d 80 	jnz.t %d3,0,800102f4 <__lo0bits+0x64>
8001029e:	6f 13 06 00 	jz.t %d3,1,800102aa <__lo0bits+0x1a>
800102a2:	06 f3       	sh %d3,-1
800102a4:	74 43       	st.w [%a4],%d3
800102a6:	82 12       	mov %d2,1
800102a8:	00 90       	ret 
800102aa:	06 e3       	sh %d3,-2
800102ac:	74 43       	st.w [%a4],%d3
800102ae:	82 22       	mov %d2,2
800102b0:	00 90       	ret 
800102b2:	b7 03 10 f8 	insert %d15,%d3,0,16,16
800102b6:	82 04       	mov %d4,0
800102b8:	ee 05       	jnz %d15,800102c2 <__lo0bits+0x32>
800102ba:	8f 03 1f 30 	sh %d3,%d3,-16
800102be:	3b 00 01 40 	mov %d4,16
800102c2:	02 3f       	mov %d15,%d3
800102c4:	16 ff       	and %d15,255
800102c6:	ee 04       	jnz %d15,800102ce <__lo0bits+0x3e>
800102c8:	1b 84 00 40 	addi %d4,%d4,8
800102cc:	06 83       	sh %d3,-8
800102ce:	8f f3 00 f1 	and %d15,%d3,15
800102d2:	ee 03       	jnz %d15,800102d8 <__lo0bits+0x48>
800102d4:	c2 44       	add %d4,4
800102d6:	06 c3       	sh %d3,-4
800102d8:	8f 33 00 f1 	and %d15,%d3,3
800102dc:	ee 03       	jnz %d15,800102e2 <__lo0bits+0x52>
800102de:	c2 24       	add %d4,2
800102e0:	06 e3       	sh %d3,-2
800102e2:	6f 03 07 80 	jnz.t %d3,0,800102f0 <__lo0bits+0x60>
800102e6:	06 f3       	sh %d3,-1
800102e8:	3b 00 02 20 	mov %d2,32
800102ec:	76 34       	jz %d3,800102f4 <__lo0bits+0x64>
800102ee:	c2 14       	add %d4,1
800102f0:	74 43       	st.w [%a4],%d3
800102f2:	02 42       	mov %d2,%d4
800102f4:	00 90       	ret 

800102f6 <__i2b>:
800102f6:	02 4f       	mov %d15,%d4
800102f8:	82 14       	mov %d4,1
800102fa:	6d ff 35 ff 	call 80010164 <_Balloc>
800102fe:	6c 25       	st.w [%a2]20,%d15
80010300:	82 1f       	mov %d15,1
80010302:	6c 24       	st.w [%a2]16,%d15
80010304:	00 90       	ret 

80010306 <__multiply>:
80010306:	19 52 10 00 	ld.w %d2,[%a5]16
8001030a:	4c 64       	ld.w %d15,[%a6]16
8001030c:	40 5f       	mov.aa %a15,%a5
8001030e:	40 6c       	mov.aa %a12,%a6
80010310:	7f f2 04 00 	jge %d2,%d15,80010318 <__multiply+0x12>
80010314:	40 6f       	mov.aa %a15,%a6
80010316:	40 5c       	mov.aa %a12,%a5
80010318:	48 4a       	ld.w %d10,[%a15]16
8001031a:	19 c9 10 00 	ld.w %d9,[%a12]16
8001031e:	4c f2       	ld.w %d15,[%a15]8
80010320:	0b 9a 00 80 	add %d8,%d10,%d9
80010324:	48 12       	ld.w %d2,[%a15]4
80010326:	0b 8f 20 41 	lt %d4,%d15,%d8
8001032a:	42 24       	add %d4,%d2
8001032c:	6d ff 1c ff 	call 80010164 <_Balloc>
80010330:	d9 23 14 00 	lea %a3,[%a2]20
80010334:	01 38 02 d6 	addsc.a %a13,%a3,%d8,2
80010338:	40 34       	mov.aa %a4,%a3
8001033a:	82 0f       	mov %d15,0
8001033c:	80 43       	mov.d %d3,%a4
8001033e:	80 d2       	mov.d %d2,%a13
80010340:	7f 23 04 80 	jge.u %d3,%d2,80010348 <__multiply+0x42>
80010344:	64 4f       	st.w [%a4+],%d15
80010346:	3c fb       	j 8001033c <__multiply+0x36>
80010348:	d9 ff 14 00 	lea %a15,[%a15]20
8001034c:	d9 cc 14 00 	lea %a12,[%a12]20
80010350:	80 f3       	mov.d %d3,%a15
80010352:	80 cf       	mov.d %d15,%a12
80010354:	13 4a 20 43 	madd %d4,%d3,%d10,4
80010358:	13 49 20 0f 	madd %d0,%d15,%d9,4
8001035c:	80 c2       	mov.d %d2,%a12
8001035e:	7f 02 54 80 	jge.u %d2,%d0,80010406 <__multiply+0x100>
80010362:	b9 c2 00 00 	ld.hu %d2,[%a12]0
80010366:	40 34       	mov.aa %a4,%a3
80010368:	40 f6       	mov.aa %a6,%a15
8001036a:	82 03       	mov %d3,0
8001036c:	df 02 21 00 	jeq %d2,0,800103ae <__multiply+0xa8>
80010370:	40 45       	mov.aa %a5,%a4
80010372:	44 67       	ld.w %d7,[%a6+]
80010374:	44 56       	ld.w %d6,[%a5+]
80010376:	b7 07 10 18 	insert %d1,%d7,0,16,16
8001037a:	b7 06 10 58 	insert %d5,%d6,0,16,16
8001037e:	8f 07 1f 70 	sh %d7,%d7,-16
80010382:	03 21 0a 55 	madd %d5,%d5,%d1,%d2
80010386:	8f 06 1f 60 	sh %d6,%d6,-16
8001038a:	03 27 0a 66 	madd %d6,%d6,%d7,%d2
8001038e:	42 35       	add %d5,%d3
80010390:	8f 05 1f 30 	sh %d3,%d5,-16
80010394:	1a 36       	add %d15,%d6,%d3
80010396:	37 f5 10 58 	insert %d5,%d5,%d15,16,16
8001039a:	8f 0f 1f 30 	sh %d3,%d15,-16
8001039e:	80 6f       	mov.d %d15,%a6
800103a0:	74 45       	st.w [%a4],%d5
800103a2:	7f 4f 04 80 	jge.u %d15,%d4,800103aa <__multiply+0xa4>
800103a6:	40 54       	mov.aa %a4,%a5
800103a8:	3c e4       	j 80010370 <__multiply+0x6a>
800103aa:	59 43 04 00 	st.w [%a4]4,%d3
800103ae:	b9 c2 02 00 	ld.hu %d2,[%a12]2
800103b2:	df 02 27 00 	jeq %d2,0,80010400 <__multiply+0xfa>
800103b6:	54 33       	ld.w %d3,[%a3]
800103b8:	40 34       	mov.aa %a4,%a3
800103ba:	40 f5       	mov.aa %a5,%a15
800103bc:	82 07       	mov %d7,0
800103be:	40 56       	mov.aa %a6,%a5
800103c0:	44 66       	ld.w %d6,[%a6+]
800103c2:	40 47       	mov.aa %a7,%a4
800103c4:	44 75       	ld.w %d5,[%a7+]
800103c6:	b7 06 10 68 	insert %d6,%d6,0,16,16
800103ca:	8f 05 1f 50 	sh %d5,%d5,-16
800103ce:	03 26 0a f5 	madd %d15,%d5,%d6,%d2
800103d2:	42 7f       	add %d15,%d7
800103d4:	37 f3 10 38 	insert %d3,%d3,%d15,16,16
800103d8:	8f 0f 1f f0 	sh %d15,%d15,-16
800103dc:	74 43       	st.w [%a4],%d3
800103de:	b9 55 02 00 	ld.hu %d5,[%a5]2
800103e2:	b9 43 04 00 	ld.hu %d3,[%a4]4
800103e6:	40 65       	mov.aa %a5,%a6
800103e8:	03 25 0a 33 	madd %d3,%d3,%d5,%d2
800103ec:	42 f3       	add %d3,%d15
800103ee:	80 6f       	mov.d %d15,%a6
800103f0:	8f 03 1f 70 	sh %d7,%d3,-16
800103f4:	7f 4f 04 80 	jge.u %d15,%d4,800103fc <__multiply+0xf6>
800103f8:	40 74       	mov.aa %a4,%a7
800103fa:	3c e2       	j 800103be <__multiply+0xb8>
800103fc:	59 43 04 00 	st.w [%a4]4,%d3
80010400:	b0 4c       	add.a %a12,4
80010402:	b0 43       	add.a %a3,4
80010404:	3c ac       	j 8001035c <__multiply+0x56>
80010406:	8b 08 40 f3 	max %d15,%d8,0
8001040a:	9f 0f 05 80 	jned %d15,0,80010414 <__multiply+0x10e>
8001040e:	59 28 10 00 	st.w [%a2]16,%d8
80010412:	00 90       	ret 
80010414:	09 d2 3c f5 	ld.w %d2,[+%a13]-4
80010418:	df 02 fb ff 	jne %d2,0,8001040e <__multiply+0x108>
8001041c:	c2 f8       	add %d8,-1
8001041e:	3c f6       	j 8001040a <__multiply+0x104>

80010420 <__pow5mult>:
80010420:	8f 34 00 21 	and %d2,%d4,3
80010424:	40 4c       	mov.aa %a12,%a4
80010426:	40 5d       	mov.aa %a13,%a5
80010428:	02 4f       	mov %d15,%d4
8001042a:	76 2d       	jz %d2,80010444 <__pow5mult+0x24>
8001042c:	91 00 00 f8 	movh.a %a15,32768
80010430:	d9 ff ac d0 	lea %a15,[%a15]2924 <80000b6c <p05.2553>>
80010434:	01 f2 02 f6 	addsc.a %a15,%a15,%d2,2
80010438:	82 05       	mov %d5,0
8001043a:	19 f4 fc ff 	ld.w %d4,[%a15]-4
8001043e:	6d ff c7 fe 	call 800101cc <__multadd>
80010442:	40 2d       	mov.aa %a13,%a2
80010444:	86 ef       	sha %d15,-2
80010446:	6e 29       	jz %d15,80010498 <__pow5mult+0x78>
80010448:	99 cf 08 10 	ld.a %a15,[%a12]72
8001044c:	7c fb       	jnz.a %a15,80010462 <__pow5mult+0x42>
8001044e:	40 c4       	mov.aa %a4,%a12
80010450:	3b 10 27 40 	mov %d4,625
80010454:	6d ff 51 ff 	call 800102f6 <__i2b>
80010458:	82 02       	mov %d2,0
8001045a:	b5 c2 08 10 	st.a [%a12]72,%a2
8001045e:	40 2f       	mov.aa %a15,%a2
80010460:	74 22       	st.w [%a2],%d2
80010462:	82 08       	mov %d8,0
80010464:	2e 0c       	jz.t %d15,0,8001047c <__pow5mult+0x5c>
80010466:	40 d5       	mov.aa %a5,%a13
80010468:	40 c4       	mov.aa %a4,%a12
8001046a:	40 f6       	mov.aa %a6,%a15
8001046c:	6d ff 4d ff 	call 80010306 <__multiply>
80010470:	40 d5       	mov.aa %a5,%a13
80010472:	40 2e       	mov.aa %a14,%a2
80010474:	40 c4       	mov.aa %a4,%a12
80010476:	6d ff a2 fe 	call 800101ba <_Bfree>
8001047a:	40 ed       	mov.aa %a13,%a14
8001047c:	86 ff       	sha %d15,-1
8001047e:	6e 0d       	jz %d15,80010498 <__pow5mult+0x78>
80010480:	c8 02       	ld.a %a2,[%a15]0
80010482:	bc 23       	jz.a %a2,80010488 <__pow5mult+0x68>
80010484:	40 2f       	mov.aa %a15,%a2
80010486:	3c ef       	j 80010464 <__pow5mult+0x44>
80010488:	40 c4       	mov.aa %a4,%a12
8001048a:	40 f5       	mov.aa %a5,%a15
8001048c:	40 f6       	mov.aa %a6,%a15
8001048e:	6d ff 3c ff 	call 80010306 <__multiply>
80010492:	e8 02       	st.a [%a15]0,%a2
80010494:	74 28       	st.w [%a2],%d8
80010496:	3c f7       	j 80010484 <__pow5mult+0x64>
80010498:	40 d2       	mov.aa %a2,%a13
8001049a:	00 90       	ret 

8001049c <__lshift>:
8001049c:	19 5b 10 00 	ld.w %d11,[%a5]16
800104a0:	8f b4 3f 80 	sha %d8,%d4,-5
800104a4:	02 4a       	mov %d10,%d4
800104a6:	42 8b       	add %d11,%d8
800104a8:	19 54 04 00 	ld.w %d4,[%a5]4
800104ac:	4c 52       	ld.w %d15,[%a5]8
800104ae:	40 4e       	mov.aa %a14,%a4
800104b0:	40 5c       	mov.aa %a12,%a5
800104b2:	1b 1b 00 90 	addi %d9,%d11,1
800104b6:	7f 9f 05 00 	jge %d15,%d9,800104c0 <__lshift+0x24>
800104ba:	c2 14       	add %d4,1
800104bc:	06 1f       	sh %d15,1
800104be:	3c fc       	j 800104b6 <__lshift+0x1a>
800104c0:	40 e4       	mov.aa %a4,%a14
800104c2:	6d ff 51 fe 	call 80010164 <_Balloc>
800104c6:	8b 08 40 f3 	max %d15,%d8,0
800104ca:	40 2d       	mov.aa %a13,%a2
800104cc:	d9 2f 14 00 	lea %a15,[%a2]20
800104d0:	d2 02       	mov %e2,0
800104d2:	01 f2 02 26 	addsc.a %a2,%a15,%d2,2
800104d6:	9f 0f 03 80 	jned %d15,0,800104dc <__lshift+0x40>
800104da:	3c 04       	j 800104e2 <__lshift+0x46>
800104dc:	74 23       	st.w [%a2],%d3
800104de:	c2 12       	add %d2,1
800104e0:	3c f9       	j 800104d2 <__lshift+0x36>
800104e2:	8b 08 40 83 	max %d8,%d8,0
800104e6:	01 f8 02 36 	addsc.a %a3,%a15,%d8,2
800104ea:	d9 cf 14 00 	lea %a15,[%a12]20
800104ee:	19 c2 10 00 	ld.w %d2,[%a12]16
800104f2:	80 f3       	mov.d %d3,%a15
800104f4:	8f fa 01 41 	and %d4,%d10,31
800104f8:	13 42 20 23 	madd %d2,%d3,%d2,4
800104fc:	8b 04 02 51 	rsub %d5,%d4,32
80010500:	82 0f       	mov %d15,0
80010502:	df 04 1a 00 	jeq %d4,0,80010536 <__lshift+0x9a>
80010506:	40 f5       	mov.aa %a5,%a15
80010508:	44 53       	ld.w %d3,[%a5+]
8001050a:	d9 32 04 00 	lea %a2,[%a3]4
8001050e:	0f 43 00 30 	sh %d3,%d3,%d4
80010512:	a6 3f       	or %d15,%d3
80010514:	6c 30       	st.w [%a3]0,%d15
80010516:	4c f0       	ld.w %d15,[%a15]0
80010518:	8b 05 00 31 	rsub %d3,%d5,0
8001051c:	0f 3f 00 30 	sh %d3,%d15,%d3
80010520:	02 3f       	mov %d15,%d3
80010522:	80 53       	mov.d %d3,%a5
80010524:	40 5f       	mov.aa %a15,%a5
80010526:	7f 23 04 80 	jge.u %d3,%d2,8001052e <__lshift+0x92>
8001052a:	40 23       	mov.aa %a3,%a2
8001052c:	3c ed       	j 80010506 <__lshift+0x6a>
8001052e:	c2 2b       	add %d11,2
80010530:	6c 31       	st.w [%a3]4,%d15
80010532:	2a b9       	cmov %d9,%d15,%d11
80010534:	3c 08       	j 80010544 <__lshift+0xa8>
80010536:	4c f0       	ld.w %d15,[%a15]0
80010538:	b0 4f       	add.a %a15,4
8001053a:	80 f3       	mov.d %d3,%a15
8001053c:	6c 30       	st.w [%a3]0,%d15
8001053e:	b0 43       	add.a %a3,4
80010540:	3f 23 fb ff 	jlt.u %d3,%d2,80010536 <__lshift+0x9a>
80010544:	c2 f9       	add %d9,-1
80010546:	59 d9 10 00 	st.w [%a13]16,%d9
8001054a:	40 e4       	mov.aa %a4,%a14
8001054c:	40 c5       	mov.aa %a5,%a12
8001054e:	6d ff 36 fe 	call 800101ba <_Bfree>
80010552:	40 d2       	mov.aa %a2,%a13
80010554:	00 90       	ret 

80010556 <__mcmp>:
80010556:	4c 54       	ld.w %d15,[%a5]16
80010558:	19 42 10 00 	ld.w %d2,[%a4]16
8001055c:	a2 f2       	sub %d2,%d15
8001055e:	df 02 1c 80 	jne %d2,0,80010596 <__mcmp+0x40>
80010562:	80 42       	mov.d %d2,%a4
80010564:	06 2f       	sh %d15,2
80010566:	60 f2       	mov.a %a2,%d15
80010568:	1b 42 01 30 	addi %d3,%d2,20
8001056c:	d9 55 14 00 	lea %a5,[%a5]20
80010570:	01 23 00 f6 	addsc.a %a15,%a2,%d3,0
80010574:	30 25       	add.a %a5,%a2
80010576:	09 f2 3c f5 	ld.w %d2,[+%a15]-4
8001057a:	09 5f 3c f5 	ld.w %d15,[+%a5]-4
8001057e:	5f f2 08 00 	jeq %d2,%d15,8001058e <__mcmp+0x38>
80010582:	0b f2 30 21 	lt.u %d2,%d2,%d15
80010586:	82 f3       	mov %d3,-1
80010588:	ab 13 80 22 	sel %d2,%d2,%d3,1
8001058c:	00 90       	ret 
8001058e:	80 ff       	mov.d %d15,%a15
80010590:	3f f3 f3 ff 	jlt.u %d3,%d15,80010576 <__mcmp+0x20>
80010594:	82 02       	mov %d2,0
80010596:	00 90       	ret 

80010598 <__mdiff>:
80010598:	40 4d       	mov.aa %a13,%a4
8001059a:	40 5f       	mov.aa %a15,%a5
8001059c:	40 54       	mov.aa %a4,%a5
8001059e:	40 65       	mov.aa %a5,%a6
800105a0:	40 6c       	mov.aa %a12,%a6
800105a2:	6d ff da ff 	call 80010556 <__mcmp>
800105a6:	02 2f       	mov %d15,%d2
800105a8:	f6 2a       	jnz %d2,800105bc <__mdiff+0x24>
800105aa:	40 d4       	mov.aa %a4,%a13
800105ac:	82 04       	mov %d4,0
800105ae:	6d ff db fd 	call 80010164 <_Balloc>
800105b2:	82 12       	mov %d2,1
800105b4:	59 22 10 00 	st.w [%a2]16,%d2
800105b8:	6c 25       	st.w [%a2]20,%d15
800105ba:	00 90       	ret 
800105bc:	82 08       	mov %d8,0
800105be:	ce 25       	jgez %d2,800105c8 <__mdiff+0x30>
800105c0:	40 f2       	mov.aa %a2,%a15
800105c2:	82 18       	mov %d8,1
800105c4:	40 cf       	mov.aa %a15,%a12
800105c6:	40 2c       	mov.aa %a12,%a2
800105c8:	40 d4       	mov.aa %a4,%a13
800105ca:	48 14       	ld.w %d4,[%a15]4
800105cc:	6d ff cc fd 	call 80010164 <_Balloc>
800105d0:	48 42       	ld.w %d2,[%a15]16
800105d2:	d9 ff 14 00 	lea %a15,[%a15]20
800105d6:	80 ff       	mov.d %d15,%a15
800105d8:	d9 c4 14 00 	lea %a4,[%a12]20
800105dc:	13 42 20 7f 	madd %d7,%d15,%d2,4
800105e0:	19 c0 10 00 	ld.w %d0,[%a12]16
800105e4:	80 4f       	mov.d %d15,%a4
800105e6:	59 28 0c 00 	st.w [%a2]12,%d8
800105ea:	13 40 20 0f 	madd %d0,%d15,%d0,4
800105ee:	d9 25 14 00 	lea %a5,[%a2]20
800105f2:	82 03       	mov %d3,0
800105f4:	44 f6       	ld.w %d6,[%a15+]
800105f6:	44 45       	ld.w %d5,[%a4+]
800105f8:	b7 06 10 48 	insert %d4,%d6,0,16,16
800105fc:	b7 05 10 18 	insert %d1,%d5,0,16,16
80010600:	42 34       	add %d4,%d3
80010602:	a2 14       	sub %d4,%d1
80010604:	8f 06 1f 60 	sh %d6,%d6,-16
80010608:	8f 05 1f 50 	sh %d5,%d5,-16
8001060c:	8f 04 3f 30 	sha %d3,%d4,-16
80010610:	0b 56 80 50 	sub %d5,%d6,%d5
80010614:	1a 35       	add %d15,%d5,%d3
80010616:	37 f4 10 48 	insert %d4,%d4,%d15,16,16
8001061a:	8f 0f 3f 30 	sha %d3,%d15,-16
8001061e:	80 4f       	mov.d %d15,%a4
80010620:	d9 53 04 00 	lea %a3,[%a5]4
80010624:	74 54       	st.w [%a5],%d4
80010626:	40 35       	mov.aa %a5,%a3
80010628:	3f 0f e6 ff 	jlt.u %d15,%d0,800105f4 <__mdiff+0x5c>
8001062c:	80 ff       	mov.d %d15,%a15
8001062e:	7f 7f 12 80 	jge.u %d15,%d7,80010652 <__mdiff+0xba>
80010632:	44 f5       	ld.w %d5,[%a15+]
80010634:	b7 05 10 48 	insert %d4,%d5,0,16,16
80010638:	8f 05 1f 50 	sh %d5,%d5,-16
8001063c:	42 34       	add %d4,%d3
8001063e:	8f 04 3f f0 	sha %d15,%d4,-16
80010642:	42 5f       	add %d15,%d5
80010644:	37 f4 10 48 	insert %d4,%d4,%d15,16,16
80010648:	8f 0f 3f 30 	sha %d3,%d15,-16
8001064c:	74 34       	st.w [%a3],%d4
8001064e:	b0 43       	add.a %a3,4
80010650:	3c ee       	j 8001062c <__mdiff+0x94>
80010652:	09 3f 3c f5 	ld.w %d15,[+%a3]-4
80010656:	ee 03       	jnz %d15,8001065c <__mdiff+0xc4>
80010658:	c2 f2       	add %d2,-1
8001065a:	3c fc       	j 80010652 <__mdiff+0xba>
8001065c:	59 22 10 00 	st.w [%a2]16,%d2
80010660:	00 90       	ret 

80010662 <__d2b>:
80010662:	20 08       	sub.a %sp,8
80010664:	02 48       	mov %d8,%d4
80010666:	82 14       	mov %d4,1
80010668:	02 59       	mov %d9,%d5
8001066a:	40 5d       	mov.aa %a13,%a5
8001066c:	40 6c       	mov.aa %a12,%a6
8001066e:	6d ff 7b fd 	call 80010164 <_Balloc>
80010672:	b7 09 0c 2a 	insert %d2,%d9,0,20,12
80010676:	37 09 6b 9a 	extr.u %d9,%d9,20,11
8001067a:	40 2f       	mov.aa %a15,%a2
8001067c:	76 93       	jz %d9,80010682 <__d2b+0x20>
8001067e:	b7 f2 01 2a 	insert %d2,%d2,15,20,1
80010682:	59 a2 04 00 	st.w [%sp]4,%d2
80010686:	df 08 20 00 	jeq %d8,0,800106c6 <__d2b+0x64>
8001068a:	d9 a4 08 00 	lea %a4,[%sp]8
8001068e:	89 48 38 f5 	st.w [+%a4]-8,%d8
80010692:	40 a4       	mov.aa %a4,%sp
80010694:	6d ff fe fd 	call 80010290 <__lo0bits>
80010698:	58 00       	ld.w %d15,[%sp]0
8001069a:	76 2f       	jz %d2,800106b8 <__d2b+0x56>
8001069c:	19 a4 04 00 	ld.w %d4,[%sp]4
800106a0:	8b 02 02 31 	rsub %d3,%d2,32
800106a4:	0f 34 00 30 	sh %d3,%d4,%d3
800106a8:	a6 3f       	or %d15,%d3
800106aa:	68 5f       	st.w [%a15]20,%d15
800106ac:	8b 02 00 f1 	rsub %d15,%d2,0
800106b0:	0f f4 00 f0 	sh %d15,%d4,%d15
800106b4:	78 01       	st.w [%sp]4,%d15
800106b6:	3c 02       	j 800106ba <__d2b+0x58>
800106b8:	68 5f       	st.w [%a15]20,%d15
800106ba:	58 01       	ld.w %d15,[%sp]4
800106bc:	82 28       	mov %d8,2
800106be:	ea 18       	cmovn %d8,%d15,1
800106c0:	68 6f       	st.w [%a15]24,%d15
800106c2:	68 48       	st.w [%a15]16,%d8
800106c4:	3c 0c       	j 800106dc <__d2b+0x7a>
800106c6:	d9 a4 04 00 	lea %a4,[%sp]4
800106ca:	6d ff e3 fd 	call 80010290 <__lo0bits>
800106ce:	58 01       	ld.w %d15,[%sp]4
800106d0:	1b 02 02 20 	addi %d2,%d2,32
800106d4:	68 5f       	st.w [%a15]20,%d15
800106d6:	82 1f       	mov %d15,1
800106d8:	68 4f       	st.w [%a15]16,%d15
800106da:	82 18       	mov %d8,1
800106dc:	76 98       	jz %d9,800106ec <__d2b+0x8a>
800106de:	1b d9 bc 9f 	addi %d9,%d9,-1075
800106e2:	42 29       	add %d9,%d2
800106e4:	74 d9       	st.w [%a13],%d9
800106e6:	8b 52 03 21 	rsub %d2,%d2,53
800106ea:	3c 0d       	j 80010704 <__d2b+0xa2>
800106ec:	01 f8 02 26 	addsc.a %a2,%a15,%d8,2
800106f0:	1b e2 bc 2f 	addi %d2,%d2,-1074
800106f4:	74 d2       	st.w [%a13],%d2
800106f6:	19 24 10 00 	ld.w %d4,[%a2]16
800106fa:	6d ff aa fd 	call 8001024e <__hi0bits>
800106fe:	06 58       	sh %d8,5
80010700:	0b 28 80 20 	sub %d2,%d8,%d2
80010704:	74 c2       	st.w [%a12],%d2
80010706:	40 f2       	mov.aa %a2,%a15
80010708:	00 90       	ret 

8001070a <__fpclassifyd>:
8001070a:	0f 45 a0 f0 	or %d15,%d5,%d4
8001070e:	82 22       	mov %d2,2
80010710:	6e 1d       	jz %d15,8001074a <__fpclassifyd+0x40>
80010712:	7b 00 00 38 	movh %d3,32768
80010716:	3a 53       	eq %d15,%d3,%d5
80010718:	8b 04 00 f4 	and.eq %d15,%d4,0
8001071c:	8b 04 00 62 	eq %d6,%d4,0
80010720:	ee 15       	jnz %d15,8001074a <__fpclassifyd+0x40>
80010722:	b7 05 81 5f 	insert %d5,%d5,0,31,1
80010726:	7b 00 fe f7 	movh %d15,32736
8001072a:	9b 05 ff 3f 	addih %d3,%d5,65520
8001072e:	82 42       	mov %d2,4
80010730:	3f f3 0d 80 	jlt.u %d3,%d15,8001074a <__fpclassifyd+0x40>
80010734:	7b 00 01 f0 	movh %d15,16
80010738:	82 32       	mov %d2,3
8001073a:	3f f5 08 80 	jlt.u %d5,%d15,8001074a <__fpclassifyd+0x40>
8001073e:	7b 00 ff 27 	movh %d2,32752
80010742:	0b 25 00 51 	eq %d5,%d5,%d2
80010746:	0f 56 80 20 	and %d2,%d6,%d5
8001074a:	00 90       	ret 

8001074c <_sbrk_r>:
8001074c:	82 0f       	mov %d15,0
8001074e:	91 00 00 c7 	movh.a %a12,28672
80010752:	59 cf 48 24 	st.w [%a12]17544 <70004488 <errno>>,%d15
80010756:	40 4f       	mov.aa %a15,%a4
80010758:	6d 00 02 05 	call 8001115c <sbrk>
8001075c:	80 2f       	mov.d %d15,%a2
8001075e:	5e f5       	jne %d15,-1,80010768 <_sbrk_r+0x1c>
80010760:	19 cf 48 24 	ld.w %d15,[%a12]17544 <70004488 <errno>>
80010764:	6e 02       	jz %d15,80010768 <_sbrk_r+0x1c>
80010766:	68 0f       	st.w [%a15]0,%d15
80010768:	00 90       	ret 

8001076a <__ssprint_r>:
8001076a:	4c 62       	ld.w %d15,[%a6]8
8001076c:	20 08       	sub.a %sp,8
8001076e:	40 4e       	mov.aa %a14,%a4
80010770:	40 5f       	mov.aa %a15,%a5
80010772:	40 6c       	mov.aa %a12,%a6
80010774:	54 6c       	ld.w %d12,[%a6]
80010776:	6e 30       	jz %d15,800107d6 <__ssprint_r+0x6c>
80010778:	a0 02       	mov.a %a2,0
8001077a:	b5 a2 04 00 	st.a [%sp]4,%a2
8001077e:	82 09       	mov %d9,0
80010780:	3b 00 48 e0 	mov %d14,1152
80010784:	3b f0 b7 df 	mov %d13,-1153
80010788:	3c 0a       	j 8001079c <__ssprint_r+0x32>
8001078a:	60 c2       	mov.a %a2,%d12
8001078c:	d4 22       	ld.a %a2,[%a2]
8001078e:	b5 a2 04 00 	st.a [%sp]4,%a2
80010792:	60 c2       	mov.a %a2,%d12
80010794:	1b 8c 00 c0 	addi %d12,%d12,8
80010798:	19 29 04 00 	ld.w %d9,[%a2]4
8001079c:	df 09 f7 7f 	jeq %d9,0,8001078a <__ssprint_r+0x20>
800107a0:	48 28       	ld.w %d8,[%a15]8
800107a2:	3f 89 5a 80 	jlt.u %d9,%d8,80010856 <__ssprint_r+0xec>
800107a6:	88 62       	ld.h %d2,[%a15]12
800107a8:	0f e2 80 f0 	and %d15,%d2,%d14
800107ac:	ee 19       	jnz %d15,800107de <__ssprint_r+0x74>
800107ae:	3f 89 54 80 	jlt.u %d9,%d8,80010856 <__ssprint_r+0xec>
800107b2:	c8 04       	ld.a %a4,[%a15]0
800107b4:	99 a5 04 00 	ld.a %a5,[%sp]4 <0 <NULL>>
800107b8:	02 84       	mov %d4,%d8
800107ba:	6d 00 b4 01 	call 80010b22 <memmove>
800107be:	4c f2       	ld.w %d15,[%a15]8
800107c0:	a2 8f       	sub %d15,%d8
800107c2:	68 2f       	st.w [%a15]8,%d15
800107c4:	4c f0       	ld.w %d15,[%a15]0
800107c6:	42 f8       	add %d8,%d15
800107c8:	4c c2       	ld.w %d15,[%a12]8
800107ca:	68 08       	st.w [%a15]0,%d8
800107cc:	52 99       	sub %d9,%d15,%d9
800107ce:	59 c9 08 00 	st.w [%a12]8,%d9
800107d2:	df 09 dc ff 	jne %d9,0,8001078a <__ssprint_r+0x20>
800107d6:	82 0f       	mov %d15,0
800107d8:	6c c1       	st.w [%a12]4,%d15
800107da:	82 02       	mov %d2,0
800107dc:	00 90       	ret 
800107de:	c8 45       	ld.a %a5,[%a15]16
800107e0:	48 5a       	ld.w %d10,[%a15]20
800107e2:	4c f0       	ld.w %d15,[%a15]0
800107e4:	80 53       	mov.d %d3,%a5
800107e6:	53 3a 20 a0 	mul %d10,%d10,3
800107ea:	a2 3f       	sub %d15,%d3
800107ec:	82 23       	mov %d3,2
800107ee:	4b 3a 01 a2 	div %e10,%d10,%d3
800107f2:	92 13       	add %d3,%d15,1
800107f4:	42 93       	add %d3,%d9
800107f6:	0b 3a b0 a1 	max.u %d10,%d10,%d3
800107fa:	40 e4       	mov.aa %a4,%a14
800107fc:	02 a4       	mov %d4,%d10
800107fe:	6f a2 12 00 	jz.t %d2,10,80010822 <__ssprint_r+0xb8>
80010802:	6d ff 48 fa 	call 8000fc92 <_malloc_r>
80010806:	40 2d       	mov.aa %a13,%a2
80010808:	bd 02 15 00 	jz.a %a2,80010832 <__ssprint_r+0xc8>
8001080c:	c8 45       	ld.a %a5,[%a15]16
8001080e:	40 24       	mov.aa %a4,%a2
80010810:	02 f4       	mov %d4,%d15
80010812:	6d ff 99 fc 	call 80010144 <memcpy>
80010816:	88 62       	ld.h %d2,[%a15]12
80010818:	26 d2       	and %d2,%d13
8001081a:	8f 02 48 21 	or %d2,%d2,128
8001081e:	a8 62       	st.h [%a15]12,%d2
80010820:	3c 13       	j 80010846 <__ssprint_r+0xdc>
80010822:	6d 00 b0 01 	call 80010b82 <_realloc_r>
80010826:	40 2d       	mov.aa %a13,%a2
80010828:	7c 2f       	jnz.a %a2,80010846 <__ssprint_r+0xdc>
8001082a:	c8 45       	ld.a %a5,[%a15]16
8001082c:	40 e4       	mov.aa %a4,%a14
8001082e:	6d 00 a4 00 	call 80010976 <_free_r>
80010832:	da 0c       	mov %d15,12
80010834:	6c e0       	st.w [%a14]0,%d15
80010836:	8c f6       	ld.h %d15,[%a15]12
80010838:	82 f2       	mov %d2,-1
8001083a:	96 40       	or %d15,64
8001083c:	a8 6f       	st.h [%a15]12,%d15
8001083e:	82 0f       	mov %d15,0
80010840:	6c c2       	st.w [%a12]8,%d15
80010842:	6c c1       	st.w [%a12]4,%d15
80010844:	00 90       	ret 
80010846:	e8 4d       	st.a [%a15]16,%a13
80010848:	10 dd       	addsc.a %a13,%a13,%d15,0
8001084a:	68 5a       	st.w [%a15]20,%d10
8001084c:	a2 fa       	sub %d10,%d15
8001084e:	e8 0d       	st.a [%a15]0,%a13
80010850:	02 98       	mov %d8,%d9
80010852:	68 2a       	st.w [%a15]8,%d10
80010854:	3c ad       	j 800107ae <__ssprint_r+0x44>
80010856:	02 98       	mov %d8,%d9
80010858:	3c ad       	j 800107b2 <__ssprint_r+0x48>

8001085a <_calloc_r>:
8001085a:	e2 54       	mul %d4,%d5
8001085c:	6d ff 1b fa 	call 8000fc92 <_malloc_r>
80010860:	40 2f       	mov.aa %a15,%a2
80010862:	a0 02       	mov.a %a2,0
80010864:	bd 0f 2b 00 	jz.a %a15,800108ba <_calloc_r+0x60>
80010868:	19 f5 fc ff 	ld.w %d5,[%a15]-4
8001086c:	8f 35 c0 51 	andn %d5,%d5,3
80010870:	c2 c5       	add %d5,-4
80010872:	8b 55 a2 f2 	ge.u %d15,%d5,37
80010876:	ee 1d       	jnz %d15,800108b0 <_calloc_r+0x56>
80010878:	8b 45 61 f2 	lt.u %d15,%d5,20
8001087c:	40 f2       	mov.aa %a2,%a15
8001087e:	ee 14       	jnz %d15,800108a6 <_calloc_r+0x4c>
80010880:	82 0f       	mov %d15,0
80010882:	68 0f       	st.w [%a15]0,%d15
80010884:	68 1f       	st.w [%a15]4,%d15
80010886:	8b c5 a1 22 	ge.u %d2,%d5,28
8001088a:	d9 f2 08 00 	lea %a2,[%a15]8
8001088e:	76 2c       	jz %d2,800108a6 <_calloc_r+0x4c>
80010890:	68 2f       	st.w [%a15]8,%d15
80010892:	68 3f       	st.w [%a15]12,%d15
80010894:	8b 45 02 52 	eq %d5,%d5,36
80010898:	d9 f2 10 00 	lea %a2,[%a15]16
8001089c:	76 55       	jz %d5,800108a6 <_calloc_r+0x4c>
8001089e:	68 4f       	st.w [%a15]16,%d15
800108a0:	d9 f2 18 00 	lea %a2,[%a15]24
800108a4:	68 5f       	st.w [%a15]20,%d15
800108a6:	82 0f       	mov %d15,0
800108a8:	6c 20       	st.w [%a2]0,%d15
800108aa:	6c 21       	st.w [%a2]4,%d15
800108ac:	6c 22       	st.w [%a2]8,%d15
800108ae:	3c 05       	j 800108b8 <_calloc_r+0x5e>
800108b0:	40 f4       	mov.aa %a4,%a15
800108b2:	82 04       	mov %d4,0
800108b4:	6d 00 5f 01 	call 80010b72 <memset>
800108b8:	40 f2       	mov.aa %a2,%a15
800108ba:	00 90       	ret 

800108bc <_malloc_trim_r>:
800108bc:	02 4f       	mov %d15,%d4
800108be:	40 4f       	mov.aa %a15,%a4
800108c0:	6d ff 50 fc 	call 80010160 <__malloc_lock>
800108c4:	91 00 00 c7 	movh.a %a12,28672
800108c8:	d9 cc 70 41 	lea %a12,[%a12]5424 <70001530 <__malloc_av_>>
800108cc:	99 c2 08 00 	ld.a %a2,[%a12]8 <70000008 <__DSPR0_START+0x8>>
800108d0:	3b 00 00 21 	mov %d2,4096
800108d4:	19 28 04 00 	ld.w %d8,[%a2]4
800108d8:	8f 38 c0 81 	andn %d8,%d8,3
800108dc:	5a f8       	sub %d15,%d8,%d15
800108de:	1b ff fe f0 	addi %d15,%d15,4079
800108e2:	b7 0f 0c f0 	insert %d15,%d15,0,0,12
800108e6:	1b 0f 00 ff 	addi %d15,%d15,-4096
800108ea:	7f 2f 07 00 	jge %d15,%d2,800108f8 <_malloc_trim_r+0x3c>
800108ee:	40 f4       	mov.aa %a4,%a15
800108f0:	6d ff 39 fc 	call 80010162 <__malloc_unlock>
800108f4:	82 02       	mov %d2,0
800108f6:	00 90       	ret 
800108f8:	40 f4       	mov.aa %a4,%a15
800108fa:	82 04       	mov %d4,0
800108fc:	6d ff 28 ff 	call 8001074c <_sbrk_r>
80010900:	99 c3 08 00 	ld.a %a3,[%a12]8
80010904:	60 84       	mov.a %a4,%d8
80010906:	30 43       	add.a %a3,%a4
80010908:	7d 32 f3 ff 	jne.a %a2,%a3,800108ee <_malloc_trim_r+0x32>
8001090c:	40 f4       	mov.aa %a4,%a15
8001090e:	8b 0f 00 41 	rsub %d4,%d15,0
80010912:	6d ff 1d ff 	call 8001074c <_sbrk_r>
80010916:	80 22       	mov.d %d2,%a2
80010918:	df f2 1c 80 	jne %d2,-1,80010950 <_malloc_trim_r+0x94>
8001091c:	40 f4       	mov.aa %a4,%a15
8001091e:	82 04       	mov %d4,0
80010920:	6d ff 16 ff 	call 8001074c <_sbrk_r>
80010924:	99 c3 08 00 	ld.a %a3,[%a12]8
80010928:	01 32 20 40 	sub.a %a4,%a2,%a3
8001092c:	80 4f       	mov.d %d15,%a4
8001092e:	8b 0f 41 22 	lt %d2,%d15,16
80010932:	df 02 de ff 	jne %d2,0,800108ee <_malloc_trim_r+0x32>
80010936:	91 00 00 47 	movh.a %a4,28672
8001093a:	99 44 68 41 	ld.a %a4,[%a4]5416 <70001528 <__malloc_sbrk_base>>
8001093e:	96 01       	or %d15,1
80010940:	6c 31       	st.w [%a3]4,%d15
80010942:	01 42 20 20 	sub.a %a2,%a2,%a4
80010946:	91 00 00 47 	movh.a %a4,28672
8001094a:	b5 42 50 14 	st.a [%a4]17488 <70004450 <__malloc_current_mallinfo>>,%a2
8001094e:	3c d0       	j 800108ee <_malloc_trim_r+0x32>
80010950:	99 c2 08 00 	ld.a %a2,[%a12]8
80010954:	a2 f8       	sub %d8,%d15
80010956:	8f 18 40 81 	or %d8,%d8,1
8001095a:	59 28 04 00 	st.w [%a2]4,%d8
8001095e:	91 00 00 27 	movh.a %a2,28672
80010962:	19 22 50 14 	ld.w %d2,[%a2]17488 <70004450 <__malloc_current_mallinfo>>
80010966:	40 f4       	mov.aa %a4,%a15
80010968:	5a f2       	sub %d15,%d2,%d15
8001096a:	59 2f 50 14 	st.w [%a2]17488 <70004450 <__malloc_current_mallinfo>>,%d15
8001096e:	6d ff fa fb 	call 80010162 <__malloc_unlock>
80010972:	82 12       	mov %d2,1
80010974:	00 90       	ret 

80010976 <_free_r>:
80010976:	40 4d       	mov.aa %a13,%a4
80010978:	bd 05 d4 00 	jz.a %a5,80010b20 <_free_r+0x1aa>
8001097c:	40 5c       	mov.aa %a12,%a5
8001097e:	6d ff f1 fb 	call 80010160 <__malloc_lock>
80010982:	19 c4 fc ff 	ld.w %d4,[%a12]-4
80010986:	d9 cf f8 ff 	lea %a15,[%a12]-8
8001098a:	8f 14 c0 f1 	andn %d15,%d4,1
8001098e:	91 00 00 27 	movh.a %a2,28672
80010992:	10 f3       	addsc.a %a3,%a15,%d15,0
80010994:	d9 22 70 41 	lea %a2,[%a2]5424 <70001530 <__malloc_av_>>
80010998:	99 24 08 00 	ld.a %a4,[%a2]8 <70000008 <__DSPR0_START+0x8>>
8001099c:	19 33 04 00 	ld.w %d3,[%a3]4 <70000008 <__DSPR0_START+0x8>>
800109a0:	8f 14 00 41 	and %d4,%d4,1
800109a4:	8f 33 c0 31 	andn %d3,%d3,3
800109a8:	7d 43 24 80 	jne.a %a3,%a4,800109f0 <_free_r+0x7a>
800109ac:	42 3f       	add %d15,%d3
800109ae:	f6 4d       	jnz %d4,800109c8 <_free_r+0x52>
800109b0:	19 c2 f8 ff 	ld.w %d2,[%a12]-8
800109b4:	60 23       	mov.a %a3,%d2
800109b6:	42 2f       	add %d15,%d2
800109b8:	01 3f 20 f0 	sub.a %a15,%a15,%a3
800109bc:	c8 33       	ld.a %a3,[%a15]12
800109be:	c8 24       	ld.a %a4,[%a15]8
800109c0:	b5 43 0c 00 	st.a [%a4]12,%a3
800109c4:	b5 34 08 00 	st.a [%a3]8,%a4
800109c8:	8f 1f 40 21 	or %d2,%d15,1
800109cc:	68 12       	st.w [%a15]4,%d2
800109ce:	ec 22       	st.a [%a2]8,%a15
800109d0:	91 00 00 f7 	movh.a %a15,28672
800109d4:	19 f2 6c 41 	ld.w %d2,[%a15]5420 <7000152c <__malloc_trim_threshold>>
800109d8:	3f 2f 09 80 	jlt.u %d15,%d2,800109ea <_free_r+0x74>
800109dc:	91 00 00 f7 	movh.a %a15,28672
800109e0:	40 d4       	mov.aa %a4,%a13
800109e2:	19 f4 40 24 	ld.w %d4,[%a15]17536 <70004480 <__malloc_top_pad>>
800109e6:	6d ff 6b ff 	call 800108bc <_malloc_trim_r>
800109ea:	40 d4       	mov.aa %a4,%a13
800109ec:	1d ff bb fb 	j 80010162 <__malloc_unlock>
800109f0:	59 33 04 00 	st.w [%a3]4,%d3
800109f4:	82 02       	mov %d2,0
800109f6:	df 04 16 80 	jne %d4,0,80010a22 <_free_r+0xac>
800109fa:	19 c2 f8 ff 	ld.w %d2,[%a12]-8
800109fe:	60 24       	mov.a %a4,%d2
80010a00:	42 2f       	add %d15,%d2
80010a02:	01 4f 20 f0 	sub.a %a15,%a15,%a4
80010a06:	c8 25       	ld.a %a5,[%a15]8
80010a08:	91 00 00 47 	movh.a %a4,28672
80010a0c:	d9 44 78 41 	lea %a4,[%a4]5432 <70001538 <__malloc_av_+0x8>>
80010a10:	82 12       	mov %d2,1
80010a12:	7d 45 08 00 	jeq.a %a5,%a4,80010a22 <_free_r+0xac>
80010a16:	c8 34       	ld.a %a4,[%a15]12
80010a18:	82 02       	mov %d2,0
80010a1a:	b5 54 0c 00 	st.a [%a5]12,%a4
80010a1e:	b5 45 08 00 	st.a [%a4]8,%a5
80010a22:	01 33 00 46 	addsc.a %a4,%a3,%d3,0
80010a26:	19 44 04 00 	ld.w %d4,[%a4]4
80010a2a:	6f 04 18 80 	jnz.t %d4,0,80010a5a <_free_r+0xe4>
80010a2e:	42 3f       	add %d15,%d3
80010a30:	99 35 08 00 	ld.a %a5,[%a3]8
80010a34:	f6 2d       	jnz %d2,80010a4e <_free_r+0xd8>
80010a36:	91 00 00 47 	movh.a %a4,28672
80010a3a:	d9 44 78 41 	lea %a4,[%a4]5432 <70001538 <__malloc_av_+0x8>>
80010a3e:	7d 45 08 80 	jne.a %a5,%a4,80010a4e <_free_r+0xd8>
80010a42:	ec 25       	st.a [%a2]20,%a15
80010a44:	ec 24       	st.a [%a2]16,%a15
80010a46:	e8 35       	st.a [%a15]12,%a5
80010a48:	e8 25       	st.a [%a15]8,%a5
80010a4a:	82 12       	mov %d2,1
80010a4c:	3c 07       	j 80010a5a <_free_r+0xe4>
80010a4e:	99 33 0c 00 	ld.a %a3,[%a3]12
80010a52:	b5 53 0c 00 	st.a [%a5]12,%a3
80010a56:	b5 35 08 00 	st.a [%a3]8,%a5
80010a5a:	8f 1f 40 31 	or %d3,%d15,1
80010a5e:	10 f3       	addsc.a %a3,%a15,%d15,0
80010a60:	68 13       	st.w [%a15]4,%d3
80010a62:	6c 30       	st.w [%a3]0,%d15
80010a64:	df 02 c3 ff 	jne %d2,0,800109ea <_free_r+0x74>
80010a68:	3b 00 20 20 	mov %d2,512
80010a6c:	7f 2f 12 80 	jge.u %d15,%d2,80010a90 <_free_r+0x11a>
80010a70:	19 23 04 00 	ld.w %d3,[%a2]4
80010a74:	06 df       	sh %d15,-3
80010a76:	8f ef 3f 20 	sha %d2,%d15,-2
80010a7a:	d7 13 01 22 	insert %d2,%d3,1,%d2,1
80010a7e:	59 22 04 00 	st.w [%a2]4,%d2
80010a82:	d0 22       	addsc.a %a2,%a2,%d15,3
80010a84:	99 23 08 00 	ld.a %a3,[%a2]8
80010a88:	e8 32       	st.a [%a15]12,%a2
80010a8a:	e8 23       	st.a [%a15]8,%a3
80010a8c:	ec 22       	st.a [%a2]8,%a15
80010a8e:	3c 46       	j 80010b1a <_free_r+0x1a4>
80010a90:	8f af 1f 30 	sh %d3,%d15,-6
80010a94:	8f 7f 1f 20 	sh %d2,%d15,-9
80010a98:	1b 83 03 30 	addi %d3,%d3,56
80010a9c:	bf 52 22 80 	jlt.u %d2,5,80010ae0 <_free_r+0x16a>
80010aa0:	8b 52 a1 32 	ge.u %d3,%d2,21
80010aa4:	f6 34       	jnz %d3,80010aac <_free_r+0x136>
80010aa6:	1b b2 05 30 	addi %d3,%d2,91
80010aaa:	3c 1b       	j 80010ae0 <_free_r+0x16a>
80010aac:	8b 52 a5 32 	ge.u %d3,%d2,85
80010ab0:	f6 36       	jnz %d3,80010abc <_free_r+0x146>
80010ab2:	8f 4f 1f 30 	sh %d3,%d15,-12
80010ab6:	1b e3 06 30 	addi %d3,%d3,110
80010aba:	3c 13       	j 80010ae0 <_free_r+0x16a>
80010abc:	8b 52 b5 32 	ge.u %d3,%d2,341
80010ac0:	f6 36       	jnz %d3,80010acc <_free_r+0x156>
80010ac2:	8f 1f 1f 30 	sh %d3,%d15,-15
80010ac6:	1b 73 07 30 	addi %d3,%d3,119
80010aca:	3c 0b       	j 80010ae0 <_free_r+0x16a>
80010acc:	3b 50 55 40 	mov %d4,1365
80010ad0:	3b e0 07 30 	mov %d3,126
80010ad4:	7f 42 06 80 	jge.u %d2,%d4,80010ae0 <_free_r+0x16a>
80010ad8:	8f ef 1e 30 	sh %d3,%d15,-18
80010adc:	1b c3 07 30 	addi %d3,%d3,124
80010ae0:	01 23 03 66 	addsc.a %a6,%a2,%d3,3
80010ae4:	99 65 08 00 	ld.a %a5,[%a6]8
80010ae8:	40 53       	mov.aa %a3,%a5
80010aea:	7d 65 0d 80 	jne.a %a5,%a6,80010b04 <_free_r+0x18e>
80010aee:	4c 21       	ld.w %d15,[%a2]4
80010af0:	86 e3       	sha %d3,-2
80010af2:	d7 1f 01 33 	insert %d3,%d15,1,%d3,1
80010af6:	59 23 04 00 	st.w [%a2]4,%d3
80010afa:	3c 0d       	j 80010b14 <_free_r+0x19e>
80010afc:	99 33 08 00 	ld.a %a3,[%a3]8
80010b00:	7d 63 08 00 	jeq.a %a3,%a6,80010b10 <_free_r+0x19a>
80010b04:	19 32 04 00 	ld.w %d2,[%a3]4
80010b08:	8f 32 c0 21 	andn %d2,%d2,3
80010b0c:	3f 2f f8 ff 	jlt.u %d15,%d2,80010afc <_free_r+0x186>
80010b10:	99 35 0c 00 	ld.a %a5,[%a3]12
80010b14:	e8 35       	st.a [%a15]12,%a5
80010b16:	e8 23       	st.a [%a15]8,%a3
80010b18:	ec 52       	st.a [%a5]8,%a15
80010b1a:	ec 33       	st.a [%a3]12,%a15
80010b1c:	1d ff 67 ff 	j 800109ea <_free_r+0x74>
80010b20:	00 90       	ret 

80010b22 <memmove>:
80010b22:	80 46       	mov.d %d6,%a4
80010b24:	80 52       	mov.d %d2,%a5
80010b26:	7f 62 16 80 	jge.u %d2,%d6,80010b52 <memmove+0x30>
80010b2a:	0b 42 00 50 	add %d5,%d2,%d4
80010b2e:	7f 56 12 80 	jge.u %d6,%d5,80010b52 <memmove+0x30>
80010b32:	60 4f       	mov.a %a15,%d4
80010b34:	02 42       	mov %d2,%d4
80010b36:	c2 f2       	add %d2,-1
80010b38:	fd f0 03 00 	loop %a15,80010b3e <memmove+0x1c>
80010b3c:	3c 19       	j 80010b6e <memmove+0x4c>
80010b3e:	5a 42       	sub %d15,%d2,%d4
80010b40:	60 f2       	mov.a %a2,%d15
80010b42:	01 25 00 26 	addsc.a %a2,%a2,%d5,0
80010b46:	1a 62       	add %d15,%d2,%d6
80010b48:	79 23 00 00 	ld.b %d3,[%a2]0
80010b4c:	60 f2       	mov.a %a2,%d15
80010b4e:	34 23       	st.b [%a2],%d3
80010b50:	3c f3       	j 80010b36 <memmove+0x14>
80010b52:	60 4f       	mov.a %a15,%d4
80010b54:	a0 02       	mov.a %a2,0
80010b56:	01 26 00 46 	addsc.a %a4,%a2,%d6,0
80010b5a:	01 22 00 36 	addsc.a %a3,%a2,%d2,0
80010b5e:	fd f0 03 00 	loop %a15,80010b64 <memmove+0x42>
80010b62:	3c 06       	j 80010b6e <memmove+0x4c>
80010b64:	79 33 00 00 	ld.b %d3,[%a3]0
80010b68:	b0 12       	add.a %a2,1
80010b6a:	34 43       	st.b [%a4],%d3
80010b6c:	3c f5       	j 80010b56 <memmove+0x34>
80010b6e:	60 62       	mov.a %a2,%d6
80010b70:	00 90       	ret 

80010b72 <memset>:
80010b72:	40 42       	mov.aa %a2,%a4
80010b74:	40 4f       	mov.aa %a15,%a4
80010b76:	9f 05 03 80 	jned %d5,0,80010b7c <memset+0xa>
80010b7a:	00 90       	ret 
80010b7c:	28 04       	st.b [%a15]0,%d4
80010b7e:	b0 1f       	add.a %a15,1
80010b80:	3c fb       	j 80010b76 <memset+0x4>

80010b82 <_realloc_r>:
80010b82:	40 4d       	mov.aa %a13,%a4
80010b84:	40 5f       	mov.aa %a15,%a5
80010b86:	02 49       	mov %d9,%d4
80010b88:	7c 53       	jnz.a %a5,80010b8e <_realloc_r+0xc>
80010b8a:	1d ff 84 f8 	j 8000fc92 <_malloc_r>
80010b8e:	6d ff e9 fa 	call 80010160 <__malloc_lock>
80010b92:	1b b9 00 20 	addi %d2,%d9,11
80010b96:	8b 72 61 f2 	lt.u %d15,%d2,23
80010b9a:	8f 72 c0 21 	andn %d2,%d2,7
80010b9e:	ab 02 a1 ff 	seln %d15,%d15,%d2,16
80010ba2:	19 f3 fc ff 	ld.w %d3,[%a15]-4
80010ba6:	0b 9f 30 21 	lt.u %d2,%d15,%d9
80010baa:	8b 0f 20 25 	or.lt %d2,%d15,0
80010bae:	d9 fe f8 ff 	lea %a14,[%a15]-8
80010bb2:	8f 33 c0 81 	andn %d8,%d3,3
80010bb6:	76 25       	jz %d2,80010bc0 <_realloc_r+0x3e>
80010bb8:	da 0c       	mov %d15,12
80010bba:	6c d0       	st.w [%a13]0,%d15
80010bbc:	1d 00 56 01 	j 80010e68 <_realloc_r+0x2e6>
80010bc0:	7f f8 ac 01 	jge %d8,%d15,80010f18 <_realloc_r+0x396>
80010bc4:	7b 00 00 c7 	movh %d12,28672
80010bc8:	60 c3       	mov.a %a3,%d12
80010bca:	01 e8 00 26 	addsc.a %a2,%a14,%d8,0
80010bce:	d9 34 70 41 	lea %a4,[%a3]5424
80010bd2:	99 43 08 00 	ld.a %a3,[%a4]8
80010bd6:	80 4c       	mov.d %d12,%a4
80010bd8:	19 2b 04 00 	ld.w %d11,[%a2]4
80010bdc:	7d 32 0a 00 	jeq.a %a2,%a3,80010bf0 <_realloc_r+0x6e>
80010be0:	8f 1b c0 21 	andn %d2,%d11,1
80010be4:	01 22 00 46 	addsc.a %a4,%a2,%d2,0
80010be8:	19 42 04 00 	ld.w %d2,[%a4]4
80010bec:	6f 02 2b 80 	jnz.t %d2,0,80010c42 <_realloc_r+0xc0>
80010bf0:	8f 3b c0 b1 	andn %d11,%d11,3
80010bf4:	0b 8b 00 20 	add %d2,%d11,%d8
80010bf8:	7d 32 1b 80 	jne.a %a2,%a3,80010c2e <_realloc_r+0xac>
80010bfc:	1b 0f 01 40 	addi %d4,%d15,16
80010c00:	3f 42 23 00 	jlt %d2,%d4,80010c46 <_realloc_r+0xc4>
80010c04:	10 ee       	addsc.a %a14,%a14,%d15,0
80010c06:	60 c2       	mov.a %a2,%d12
80010c08:	a2 f2       	sub %d2,%d15
80010c0a:	b5 2e 08 00 	st.a [%a2]8,%a14
80010c0e:	8f 12 40 21 	or %d2,%d2,1
80010c12:	59 e2 04 00 	st.w [%a14]4,%d2
80010c16:	19 f2 fc ff 	ld.w %d2,[%a15]-4
80010c1a:	40 d4       	mov.aa %a4,%a13
80010c1c:	8f 12 00 21 	and %d2,%d2,1
80010c20:	a6 2f       	or %d15,%d2
80010c22:	59 ff fc ff 	st.w [%a15]-4,%d15
80010c26:	6d ff 9e fa 	call 80010162 <__malloc_unlock>
80010c2a:	40 f2       	mov.aa %a2,%a15
80010c2c:	00 90       	ret 
80010c2e:	3f f2 0c 00 	jlt %d2,%d15,80010c46 <_realloc_r+0xc4>
80010c32:	cc 23       	ld.a %a15,[%a2]12
80010c34:	99 22 08 00 	ld.a %a2,[%a2]8
80010c38:	02 28       	mov %d8,%d2
80010c3a:	ec 23       	st.a [%a2]12,%a15
80010c3c:	e8 22       	st.a [%a15]8,%a2
80010c3e:	1d 00 6d 01 	j 80010f18 <_realloc_r+0x396>
80010c42:	82 0b       	mov %d11,0
80010c44:	a0 02       	mov.a %a2,0
80010c46:	6f 03 08 81 	jnz.t %d3,0,80010e56 <_realloc_r+0x2d4>
80010c4a:	99 fc f8 ff 	ld.a %a12,[%a15]-8
80010c4e:	01 ce 20 c0 	sub.a %a12,%a14,%a12
80010c52:	19 ca 04 00 	ld.w %d10,[%a12]4
80010c56:	8f 3a c0 a1 	andn %d10,%d10,3
80010c5a:	42 8a       	add %d10,%d8
80010c5c:	bd 02 b3 00 	jz.a %a2,80010dc2 <_realloc_r+0x240>
80010c60:	42 ab       	add %d11,%d10
80010c62:	7d 32 5f 80 	jne.a %a2,%a3,80010d20 <_realloc_r+0x19e>
80010c66:	1b 0f 01 20 	addi %d2,%d15,16
80010c6a:	3f 2b ac 00 	jlt %d11,%d2,80010dc2 <_realloc_r+0x240>
80010c6e:	40 ce       	mov.aa %a14,%a12
80010c70:	99 c2 0c 00 	ld.a %a2,[%a12]12
80010c74:	09 e3 88 05 	ld.a %a3,[+%a14]8
80010c78:	1b c8 ff 4f 	addi %d4,%d8,-4
80010c7c:	8b 54 a2 22 	ge.u %d2,%d4,37
80010c80:	b5 32 0c 00 	st.a [%a3]12,%a2
80010c84:	b5 23 08 00 	st.a [%a2]8,%a3
80010c88:	df 02 36 80 	jne %d2,0,80010cf4 <_realloc_r+0x172>
80010c8c:	8b 44 61 22 	lt.u %d2,%d4,20
80010c90:	40 e3       	mov.aa %a3,%a14
80010c92:	df 02 28 80 	jne %d2,0,80010ce2 <_realloc_r+0x160>
80010c96:	48 02       	ld.w %d2,[%a15]0
80010c98:	59 c2 08 00 	st.w [%a12]8,%d2
80010c9c:	48 13       	ld.w %d3,[%a15]4
80010c9e:	8b c4 a1 22 	ge.u %d2,%d4,28
80010ca2:	59 c3 0c 00 	st.w [%a12]12,%d3
80010ca6:	f6 26       	jnz %d2,80010cb2 <_realloc_r+0x130>
80010ca8:	d9 c3 10 00 	lea %a3,[%a12]16
80010cac:	d9 ff 08 00 	lea %a15,[%a15]8
80010cb0:	3c 19       	j 80010ce2 <_realloc_r+0x160>
80010cb2:	48 22       	ld.w %d2,[%a15]8
80010cb4:	8b 44 02 82 	eq %d8,%d4,36
80010cb8:	59 c2 10 00 	st.w [%a12]16,%d2
80010cbc:	48 33       	ld.w %d3,[%a15]12
80010cbe:	59 c3 14 00 	st.w [%a12]20,%d3
80010cc2:	f6 86       	jnz %d8,80010cce <_realloc_r+0x14c>
80010cc4:	d9 c3 18 00 	lea %a3,[%a12]24
80010cc8:	d9 ff 10 00 	lea %a15,[%a15]16
80010ccc:	3c 0b       	j 80010ce2 <_realloc_r+0x160>
80010cce:	48 42       	ld.w %d2,[%a15]16
80010cd0:	d9 c3 20 00 	lea %a3,[%a12]32
80010cd4:	59 c2 18 00 	st.w [%a12]24,%d2
80010cd8:	48 53       	ld.w %d3,[%a15]20
80010cda:	d9 ff 18 00 	lea %a15,[%a15]24
80010cde:	59 c3 1c 00 	st.w [%a12]28,%d3
80010ce2:	48 02       	ld.w %d2,[%a15]0
80010ce4:	74 32       	st.w [%a3],%d2
80010ce6:	48 13       	ld.w %d3,[%a15]4
80010ce8:	59 33 04 00 	st.w [%a3]4,%d3
80010cec:	48 22       	ld.w %d2,[%a15]8
80010cee:	59 32 08 00 	st.w [%a3]8,%d2
80010cf2:	3c 05       	j 80010cfc <_realloc_r+0x17a>
80010cf4:	40 e4       	mov.aa %a4,%a14
80010cf6:	40 f5       	mov.aa %a5,%a15
80010cf8:	6d ff 15 ff 	call 80010b22 <memmove>
80010cfc:	10 cf       	addsc.a %a15,%a12,%d15,0
80010cfe:	60 c2       	mov.a %a2,%d12
80010d00:	a2 fb       	sub %d11,%d15
80010d02:	ec 22       	st.a [%a2]8,%a15
80010d04:	8f 1b 40 b1 	or %d11,%d11,1
80010d08:	68 1b       	st.w [%a15]4,%d11
80010d0a:	19 c2 04 00 	ld.w %d2,[%a12]4
80010d0e:	40 d4       	mov.aa %a4,%a13
80010d10:	8f 12 00 21 	and %d2,%d2,1
80010d14:	a6 2f       	or %d15,%d2
80010d16:	6c c1       	st.w [%a12]4,%d15
80010d18:	6d ff 25 fa 	call 80010162 <__malloc_unlock>
80010d1c:	40 e2       	mov.aa %a2,%a14
80010d1e:	00 90       	ret 
80010d20:	3f fb 51 00 	jlt %d11,%d15,80010dc2 <_realloc_r+0x240>
80010d24:	99 23 0c 00 	ld.a %a3,[%a2]12
80010d28:	99 22 08 00 	ld.a %a2,[%a2]8
80010d2c:	40 c4       	mov.aa %a4,%a12
80010d2e:	1b c8 ff 4f 	addi %d4,%d8,-4
80010d32:	b5 23 0c 00 	st.a [%a2]12,%a3
80010d36:	b5 32 08 00 	st.a [%a3]8,%a2
80010d3a:	09 43 88 05 	ld.a %a3,[+%a4]8
80010d3e:	99 c2 0c 00 	ld.a %a2,[%a12]12
80010d42:	8b 54 a2 22 	ge.u %d2,%d4,37
80010d46:	b5 32 0c 00 	st.a [%a3]12,%a2
80010d4a:	b5 23 08 00 	st.a [%a2]8,%a3
80010d4e:	df 02 35 80 	jne %d2,0,80010db8 <_realloc_r+0x236>
80010d52:	8b 44 61 22 	lt.u %d2,%d4,20
80010d56:	df 02 28 80 	jne %d2,0,80010da6 <_realloc_r+0x224>
80010d5a:	48 02       	ld.w %d2,[%a15]0
80010d5c:	59 c2 08 00 	st.w [%a12]8,%d2
80010d60:	48 13       	ld.w %d3,[%a15]4
80010d62:	8b c4 a1 22 	ge.u %d2,%d4,28
80010d66:	59 c3 0c 00 	st.w [%a12]12,%d3
80010d6a:	f6 26       	jnz %d2,80010d76 <_realloc_r+0x1f4>
80010d6c:	d9 c4 10 00 	lea %a4,[%a12]16
80010d70:	d9 ff 08 00 	lea %a15,[%a15]8
80010d74:	3c 19       	j 80010da6 <_realloc_r+0x224>
80010d76:	48 22       	ld.w %d2,[%a15]8
80010d78:	8b 44 02 82 	eq %d8,%d4,36
80010d7c:	59 c2 10 00 	st.w [%a12]16,%d2
80010d80:	48 33       	ld.w %d3,[%a15]12
80010d82:	59 c3 14 00 	st.w [%a12]20,%d3
80010d86:	f6 86       	jnz %d8,80010d92 <_realloc_r+0x210>
80010d88:	d9 c4 18 00 	lea %a4,[%a12]24
80010d8c:	d9 ff 10 00 	lea %a15,[%a15]16
80010d90:	3c 0b       	j 80010da6 <_realloc_r+0x224>
80010d92:	48 42       	ld.w %d2,[%a15]16
80010d94:	d9 c4 20 00 	lea %a4,[%a12]32
80010d98:	59 c2 18 00 	st.w [%a12]24,%d2
80010d9c:	48 53       	ld.w %d3,[%a15]20
80010d9e:	d9 ff 18 00 	lea %a15,[%a15]24
80010da2:	59 c3 1c 00 	st.w [%a12]28,%d3
80010da6:	48 02       	ld.w %d2,[%a15]0
80010da8:	74 42       	st.w [%a4],%d2
80010daa:	48 13       	ld.w %d3,[%a15]4
80010dac:	59 43 04 00 	st.w [%a4]4,%d3
80010db0:	48 22       	ld.w %d2,[%a15]8
80010db2:	59 42 08 00 	st.w [%a4]8,%d2
80010db6:	3c 04       	j 80010dbe <_realloc_r+0x23c>
80010db8:	40 f5       	mov.aa %a5,%a15
80010dba:	6d ff b4 fe 	call 80010b22 <memmove>
80010dbe:	02 b8       	mov %d8,%d11
80010dc0:	3c 45       	j 80010e4a <_realloc_r+0x2c8>
80010dc2:	3f fa 4a 00 	jlt %d10,%d15,80010e56 <_realloc_r+0x2d4>
80010dc6:	40 c4       	mov.aa %a4,%a12
80010dc8:	99 c2 0c 00 	ld.a %a2,[%a12]12
80010dcc:	09 43 88 05 	ld.a %a3,[+%a4]8
80010dd0:	1b c8 ff 4f 	addi %d4,%d8,-4
80010dd4:	8b 54 a2 22 	ge.u %d2,%d4,37
80010dd8:	b5 32 0c 00 	st.a [%a3]12,%a2
80010ddc:	b5 23 08 00 	st.a [%a2]8,%a3
80010de0:	df 02 37 80 	jne %d2,0,80010e4e <_realloc_r+0x2cc>
80010de4:	8b 44 61 22 	lt.u %d2,%d4,20
80010de8:	df 02 28 80 	jne %d2,0,80010e38 <_realloc_r+0x2b6>
80010dec:	48 03       	ld.w %d3,[%a15]0
80010dee:	59 c3 08 00 	st.w [%a12]8,%d3
80010df2:	48 12       	ld.w %d2,[%a15]4
80010df4:	59 c2 0c 00 	st.w [%a12]12,%d2
80010df8:	8b c4 a1 22 	ge.u %d2,%d4,28
80010dfc:	f6 26       	jnz %d2,80010e08 <_realloc_r+0x286>
80010dfe:	d9 c4 10 00 	lea %a4,[%a12]16
80010e02:	d9 ff 08 00 	lea %a15,[%a15]8
80010e06:	3c 19       	j 80010e38 <_realloc_r+0x2b6>
80010e08:	48 23       	ld.w %d3,[%a15]8
80010e0a:	8b 44 02 82 	eq %d8,%d4,36
80010e0e:	59 c3 10 00 	st.w [%a12]16,%d3
80010e12:	48 32       	ld.w %d2,[%a15]12
80010e14:	59 c2 14 00 	st.w [%a12]20,%d2
80010e18:	f6 86       	jnz %d8,80010e24 <_realloc_r+0x2a2>
80010e1a:	d9 c4 18 00 	lea %a4,[%a12]24
80010e1e:	d9 ff 10 00 	lea %a15,[%a15]16
80010e22:	3c 0b       	j 80010e38 <_realloc_r+0x2b6>
80010e24:	48 43       	ld.w %d3,[%a15]16
80010e26:	d9 c4 20 00 	lea %a4,[%a12]32
80010e2a:	59 c3 18 00 	st.w [%a12]24,%d3
80010e2e:	48 52       	ld.w %d2,[%a15]20
80010e30:	d9 ff 18 00 	lea %a15,[%a15]24
80010e34:	59 c2 1c 00 	st.w [%a12]28,%d2
80010e38:	48 03       	ld.w %d3,[%a15]0
80010e3a:	74 43       	st.w [%a4],%d3
80010e3c:	48 12       	ld.w %d2,[%a15]4
80010e3e:	59 42 04 00 	st.w [%a4]4,%d2
80010e42:	48 23       	ld.w %d3,[%a15]8
80010e44:	59 43 08 00 	st.w [%a4]8,%d3
80010e48:	02 a8       	mov %d8,%d10
80010e4a:	40 ce       	mov.aa %a14,%a12
80010e4c:	3c 66       	j 80010f18 <_realloc_r+0x396>
80010e4e:	40 f5       	mov.aa %a5,%a15
80010e50:	6d ff 69 fe 	call 80010b22 <memmove>
80010e54:	3c fa       	j 80010e48 <_realloc_r+0x2c6>
80010e56:	40 d4       	mov.aa %a4,%a13
80010e58:	02 94       	mov %d4,%d9
80010e5a:	6d ff 1c f7 	call 8000fc92 <_malloc_r>
80010e5e:	40 2c       	mov.aa %a12,%a2
80010e60:	7c 26       	jnz.a %a2,80010e6c <_realloc_r+0x2ea>
80010e62:	40 d4       	mov.aa %a4,%a13
80010e64:	6d ff 7f f9 	call 80010162 <__malloc_unlock>
80010e68:	a0 02       	mov.a %a2,0
80010e6a:	00 90       	ret 
80010e6c:	19 f2 fc ff 	ld.w %d2,[%a15]-4
80010e70:	d9 23 f8 ff 	lea %a3,[%a2]-8
80010e74:	8f 12 c0 21 	andn %d2,%d2,1
80010e78:	01 e2 00 26 	addsc.a %a2,%a14,%d2,0
80010e7c:	80 32       	mov.d %d2,%a3
80010e7e:	80 23       	mov.d %d3,%a2
80010e80:	5f 32 08 80 	jne %d2,%d3,80010e90 <_realloc_r+0x30e>
80010e84:	19 c2 fc ff 	ld.w %d2,[%a12]-4
80010e88:	8f 32 c0 21 	andn %d2,%d2,3
80010e8c:	42 28       	add %d8,%d2
80010e8e:	3c 45       	j 80010f18 <_realloc_r+0x396>
80010e90:	1b c8 ff 4f 	addi %d4,%d8,-4
80010e94:	8b 54 a2 f2 	ge.u %d15,%d4,37
80010e98:	ee 33       	jnz %d15,80010efe <_realloc_r+0x37c>
80010e9a:	8b 44 61 f2 	lt.u %d15,%d4,20
80010e9e:	40 c3       	mov.aa %a3,%a12
80010ea0:	40 f2       	mov.aa %a2,%a15
80010ea2:	ee 23       	jnz %d15,80010ee8 <_realloc_r+0x366>
80010ea4:	4c f0       	ld.w %d15,[%a15]0
80010ea6:	d9 c3 08 00 	lea %a3,[%a12]8
80010eaa:	6c c0       	st.w [%a12]0,%d15
80010eac:	48 12       	ld.w %d2,[%a15]4
80010eae:	8b c4 a1 f2 	ge.u %d15,%d4,28
80010eb2:	59 c2 04 00 	st.w [%a12]4,%d2
80010eb6:	d9 f2 08 00 	lea %a2,[%a15]8
80010eba:	6e 17       	jz %d15,80010ee8 <_realloc_r+0x366>
80010ebc:	48 23       	ld.w %d3,[%a15]8
80010ebe:	8b 44 02 82 	eq %d8,%d4,36
80010ec2:	59 c3 08 00 	st.w [%a12]8,%d3
80010ec6:	4c f3       	ld.w %d15,[%a15]12
80010ec8:	d9 c3 10 00 	lea %a3,[%a12]16
80010ecc:	6c c3       	st.w [%a12]12,%d15
80010ece:	d9 f2 10 00 	lea %a2,[%a15]16
80010ed2:	76 8b       	jz %d8,80010ee8 <_realloc_r+0x366>
80010ed4:	48 42       	ld.w %d2,[%a15]16
80010ed6:	d9 c3 18 00 	lea %a3,[%a12]24
80010eda:	59 c2 10 00 	st.w [%a12]16,%d2
80010ede:	48 53       	ld.w %d3,[%a15]20
80010ee0:	d9 f2 18 00 	lea %a2,[%a15]24
80010ee4:	59 c3 14 00 	st.w [%a12]20,%d3
80010ee8:	4c 20       	ld.w %d15,[%a2]0
80010eea:	6c 30       	st.w [%a3]0,%d15
80010eec:	19 22 04 00 	ld.w %d2,[%a2]4
80010ef0:	59 32 04 00 	st.w [%a3]4,%d2
80010ef4:	19 23 08 00 	ld.w %d3,[%a2]8
80010ef8:	59 33 08 00 	st.w [%a3]8,%d3
80010efc:	3c 05       	j 80010f06 <_realloc_r+0x384>
80010efe:	40 c4       	mov.aa %a4,%a12
80010f00:	40 f5       	mov.aa %a5,%a15
80010f02:	6d ff 10 fe 	call 80010b22 <memmove>
80010f06:	40 d4       	mov.aa %a4,%a13
80010f08:	40 f5       	mov.aa %a5,%a15
80010f0a:	6d ff 36 fd 	call 80010976 <_free_r>
80010f0e:	40 d4       	mov.aa %a4,%a13
80010f10:	6d ff 29 f9 	call 80010162 <__malloc_unlock>
80010f14:	40 c2       	mov.aa %a2,%a12
80010f16:	00 90       	ret 
80010f18:	0b f8 80 20 	sub %d2,%d8,%d15
80010f1c:	8b 02 61 42 	lt.u %d4,%d2,16
80010f20:	19 e3 04 00 	ld.w %d3,[%a14]4
80010f24:	df 04 16 80 	jne %d4,0,80010f50 <_realloc_r+0x3ce>
80010f28:	8f 13 00 31 	and %d3,%d3,1
80010f2c:	10 e5       	addsc.a %a5,%a14,%d15,0
80010f2e:	a6 3f       	or %d15,%d3
80010f30:	6c e1       	st.w [%a14]4,%d15
80010f32:	01 52 00 f6 	addsc.a %a15,%a5,%d2,0
80010f36:	8f 12 40 f1 	or %d15,%d2,1
80010f3a:	b7 10 21 20 	imask %e2,1,0,1
80010f3e:	6c 51       	st.w [%a5]4,%d15
80010f40:	49 f2 44 08 	ldmst [%a15]4,%e2
80010f44:	40 d4       	mov.aa %a4,%a13
80010f46:	d9 55 08 00 	lea %a5,[%a5]8
80010f4a:	6d ff 16 fd 	call 80010976 <_free_r>
80010f4e:	3c 0c       	j 80010f66 <_realloc_r+0x3e4>
80010f50:	8f 13 00 31 	and %d3,%d3,1
80010f54:	a6 83       	or %d3,%d8
80010f56:	59 e3 04 00 	st.w [%a14]4,%d3
80010f5a:	01 e8 00 f6 	addsc.a %a15,%a14,%d8,0
80010f5e:	b7 10 21 20 	imask %e2,1,0,1
80010f62:	49 f2 44 08 	ldmst [%a15]4,%e2
80010f66:	40 d4       	mov.aa %a4,%a13
80010f68:	6d ff fd f8 	call 80010162 <__malloc_unlock>
80010f6c:	d9 e2 08 00 	lea %a2,[%a14]8
80010f70:	00 90       	ret 

80010f72 <__int_handler>:
80010f72:	00 90       	ret 

80010f74 <__class_0_trap_handler>:
80010f74:	00 a0       	debug 
80010f76:	7b d0 ea fd 	movh %d15,57005
80010f7a:	60 fe       	mov.a %a14,%d15
80010f7c:	1d 00 e8 00 	j 8001114c <_exit>
80010f80:	00 90       	ret 

80010f82 <tsim_abort>:
80010f82:	8f 84 00 40 	sh %d4,%d4,8
80010f86:	8f f5 0f 51 	and %d5,%d5,255
80010f8a:	b7 04 10 48 	insert %d4,%d4,0,16,16
80010f8e:	9b d5 ea 5d 	addih %d5,%d5,57005
80010f92:	42 54       	add %d4,%d5
80010f94:	60 4e       	mov.a %a14,%d4
80010f96:	1d 00 db 00 	j 8001114c <_exit>
80010f9a:	00 90       	ret 

80010f9c <__class_7_trap_handler>:
80010f9c:	02 45       	mov %d5,%d4
80010f9e:	00 a0       	debug 
80010fa0:	82 74       	mov %d4,7
80010fa2:	1d ff f0 ff 	j 80010f82 <tsim_abort>

80010fa6 <__class_6_trap_handler>:
80010fa6:	02 45       	mov %d5,%d4
80010fa8:	00 a0       	debug 
80010faa:	82 64       	mov %d4,6
80010fac:	1d ff eb ff 	j 80010f82 <tsim_abort>

80010fb0 <__class_5_trap_handler>:
80010fb0:	02 45       	mov %d5,%d4
80010fb2:	00 a0       	debug 
80010fb4:	82 54       	mov %d4,5
80010fb6:	1d ff e6 ff 	j 80010f82 <tsim_abort>

80010fba <__class_4_trap_handler>:
80010fba:	02 45       	mov %d5,%d4
80010fbc:	00 a0       	debug 
80010fbe:	82 44       	mov %d4,4
80010fc0:	1d ff e1 ff 	j 80010f82 <tsim_abort>

80010fc4 <__class_3_trap_handler>:
80010fc4:	02 45       	mov %d5,%d4
80010fc6:	00 a0       	debug 
80010fc8:	82 34       	mov %d4,3
80010fca:	1d ff dc ff 	j 80010f82 <tsim_abort>

80010fce <__class_2_trap_handler>:
80010fce:	02 45       	mov %d5,%d4
80010fd0:	00 a0       	debug 
80010fd2:	82 24       	mov %d4,2
80010fd4:	1d ff d7 ff 	j 80010f82 <tsim_abort>

80010fd8 <__class_1_trap_handler>:
80010fd8:	02 45       	mov %d5,%d4
80010fda:	00 a0       	debug 
80010fdc:	82 14       	mov %d4,1
80010fde:	1d ff d2 ff 	j 80010f82 <tsim_abort>

80010fe2 <_install_int_handler>:
80010fe2:	8b 04 b0 f2 	ge.u %d15,%d4,256
80010fe6:	82 02       	mov %d2,0
80010fe8:	ee 0f       	jnz %d15,80011006 <_install_int_handler+0x24>
80010fea:	91 00 00 f7 	movh.a %a15,28672
80010fee:	19 f2 f0 24 	ld.w %d2,[%a15]19632 <70004cb0 <_init_vectab_initialized>>
80010ff2:	76 2a       	jz %d2,80011006 <_install_int_handler+0x24>
80010ff4:	91 00 00 f7 	movh.a %a15,28672
80010ff8:	d9 ff 50 24 	lea %a15,[%a15]17552 <70004490 <Cdisptab>>
80010ffc:	01 f4 03 f6 	addsc.a %a15,%a15,%d4,3
80011000:	82 12       	mov %d2,1
80011002:	e8 04       	st.a [%a15]0,%a4
80011004:	68 15       	st.w [%a15]4,%d5
80011006:	00 90       	ret 

80011008 <_init_vectab>:
80011008:	91 00 00 c7 	movh.a %a12,28672
8001100c:	19 cf f0 24 	ld.w %d15,[%a12]19632 <70004cb0 <_init_vectab_initialized>>
80011010:	ee 51       	jnz %d15,800110b2 <_init_vectab+0xaa>
80011012:	7b 00 00 f8 	movh %d15,32768
80011016:	6d 00 4f 00 	call 800110b4 <unlock_wdtcon>
8001101a:	1b 0f e0 f0 	addi %d15,%d15,3584
8001101e:	cd 4f e2 0f 	mtcr $btv,%d15
80011022:	7b 00 01 f5 	movh %d15,20496
80011026:	1b 0f 00 f0 	addi %d15,%d15,0
8001102a:	cd 0f e2 0f 	mtcr $biv,%d15
8001102e:	6d 00 59 00 	call 800110e0 <lock_wdtcon>
80011032:	7b 10 00 f8 	movh %d15,32769
80011036:	91 00 00 27 	movh.a %a2,28672
8001103a:	1b 4f f7 f0 	addi %d15,%d15,3956
8001103e:	59 2f d0 24 	st.w [%a2]19600 <70004c90 <Tdisptab>>,%d15
80011042:	7b 10 00 f8 	movh %d15,32769
80011046:	d9 2f d0 24 	lea %a15,[%a2]19600 <70004c90 <Tdisptab>>
8001104a:	1b 8f fd f0 	addi %d15,%d15,4056
8001104e:	68 1f       	st.w [%a15]4,%d15
80011050:	7b 10 00 f8 	movh %d15,32769
80011054:	1b ef fc f0 	addi %d15,%d15,4046
80011058:	68 2f       	st.w [%a15]8,%d15
8001105a:	7b 10 00 f8 	movh %d15,32769
8001105e:	1b 4f fc f0 	addi %d15,%d15,4036
80011062:	68 3f       	st.w [%a15]12,%d15
80011064:	7b 10 00 f8 	movh %d15,32769
80011068:	1b af fb f0 	addi %d15,%d15,4026
8001106c:	68 4f       	st.w [%a15]16,%d15
8001106e:	7b 10 00 f8 	movh %d15,32769
80011072:	1b 0f fb f0 	addi %d15,%d15,4016
80011076:	68 5f       	st.w [%a15]20,%d15
80011078:	7b 10 00 f8 	movh %d15,32769
8001107c:	1b 6f fa f0 	addi %d15,%d15,4006
80011080:	68 6f       	st.w [%a15]24,%d15
80011082:	7b 10 00 f8 	movh %d15,32769
80011086:	1b cf f9 f0 	addi %d15,%d15,3996
8001108a:	91 00 00 37 	movh.a %a3,28672
8001108e:	7b 10 00 28 	movh %d2,32769
80011092:	68 7f       	st.w [%a15]28,%d15
80011094:	d9 33 50 24 	lea %a3,[%a3]17552 <70004490 <Cdisptab>>
80011098:	82 0f       	mov %d15,0
8001109a:	1b 22 f7 20 	addi %d2,%d2,3954
8001109e:	c5 0f 3f 30 	lea %a15,ff <_.+0xfe>
800110a2:	d0 32       	addsc.a %a2,%a3,%d15,3
800110a4:	6c 21       	st.w [%a2]4,%d15
800110a6:	74 22       	st.w [%a2],%d2
800110a8:	c2 1f       	add %d15,1
800110aa:	fc fc       	loop %a15,800110a2 <_init_vectab+0x9a>
800110ac:	82 1f       	mov %d15,1
800110ae:	59 cf f0 24 	st.w [%a12]19632 <70004cb0 <_init_vectab_initialized>>,%d15
800110b2:	00 90       	ret 

800110b4 <unlock_wdtcon>:
800110b4:	4d c0 e1 ff 	mfcr %d15,$core_id
800110b8:	16 07       	and %d15,7
800110ba:	53 cf 20 f0 	mul %d15,%d15,12
800110be:	60 f2       	mov.a %a2,%d15
800110c0:	d9 2f 00 46 	lea %a15,[%a2]24832
800110c4:	11 3f 00 ff 	addih.a %a15,%a15,61443
800110c8:	4c f0       	ld.w %d15,[%a15]0
800110ca:	8f ff cf f1 	andn %d15,%d15,255
800110ce:	8f 1f 4f 21 	or %d2,%d15,241
800110d2:	68 02       	st.w [%a15]0,%d2
800110d4:	0d 00 80 04 	dsync 
800110d8:	96 f2       	or %d15,242
800110da:	68 0f       	st.w [%a15]0,%d15
800110dc:	4c f0       	ld.w %d15,[%a15]0
800110de:	00 90       	ret 

800110e0 <lock_wdtcon>:
800110e0:	4d c0 e1 ff 	mfcr %d15,$core_id
800110e4:	16 07       	and %d15,7
800110e6:	53 cf 20 f0 	mul %d15,%d15,12
800110ea:	60 f2       	mov.a %a2,%d15
800110ec:	d9 2f 00 46 	lea %a15,[%a2]24832
800110f0:	11 3f 00 ff 	addih.a %a15,%a15,61443
800110f4:	4c f0       	ld.w %d15,[%a15]0
800110f6:	8f ff cf f1 	andn %d15,%d15,255
800110fa:	8f 1f 4f 21 	or %d2,%d15,241
800110fe:	68 02       	st.w [%a15]0,%d2
80011100:	0d 00 80 04 	dsync 
80011104:	96 f3       	or %d15,243
80011106:	68 0f       	st.w [%a15]0,%d15
80011108:	4c f0       	ld.w %d15,[%a15]0
8001110a:	00 90       	ret 

8001110c <unlock_safety_wdtcon>:
8001110c:	91 30 00 ff 	movh.a %a15,61443
80011110:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80011114:	4c f0       	ld.w %d15,[%a15]0
80011116:	8f ff cf f1 	andn %d15,%d15,255
8001111a:	8f 1f 4f 21 	or %d2,%d15,241
8001111e:	68 02       	st.w [%a15]0,%d2
80011120:	0d 00 80 04 	dsync 
80011124:	96 f2       	or %d15,242
80011126:	68 0f       	st.w [%a15]0,%d15
80011128:	4c f0       	ld.w %d15,[%a15]0
8001112a:	00 90       	ret 

8001112c <lock_safety_wdtcon>:
8001112c:	91 30 00 ff 	movh.a %a15,61443
80011130:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80011134:	4c f0       	ld.w %d15,[%a15]0
80011136:	8f ff cf f1 	andn %d15,%d15,255
8001113a:	8f 1f 4f 21 	or %d2,%d15,241
8001113e:	68 02       	st.w [%a15]0,%d2
80011140:	0d 00 80 04 	dsync 
80011144:	96 f3       	or %d15,243
80011146:	68 0f       	st.w [%a15]0,%d15
80011148:	4c f0       	ld.w %d15,[%a15]0
8001114a:	00 90       	ret 

8001114c <_exit>:
8001114c:	76 43       	jz %d4,80011152 <_exit+0x6>
8001114e:	60 4e       	mov.a %a14,%d4
80011150:	3c 04       	j 80011158 <_exit+0xc>
80011152:	bb d0 00 f9 	mov.u %d15,36877
80011156:	60 fe       	mov.a %a14,%d15
80011158:	00 a0       	debug 
8001115a:	3c 00       	j 8001115a <_exit+0xe>

8001115c <sbrk>:
8001115c:	91 00 00 f7 	movh.a %a15,28672
80011160:	19 ff b8 41 	ld.w %d15,[%a15]6456 <70001938 <heap_top.2289>>
80011164:	7b 00 00 27 	movh %d2,28672
80011168:	42 f4       	add %d4,%d15
8001116a:	1b 02 cc 24 	addi %d2,%d2,19648
8001116e:	7f 42 09 80 	jge.u %d2,%d4,80011180 <sbrk+0x24>
80011172:	6d 00 13 00 	call 80011198 <__errno>
80011176:	da 0c       	mov %d15,12
80011178:	6c 20       	st.w [%a2]0,%d15
8001117a:	a0 02       	mov.a %a2,0
8001117c:	b0 f2       	add.a %a2,-1
8001117e:	00 90       	ret 
80011180:	7b 00 00 27 	movh %d2,28672
80011184:	1b 02 cc 24 	addi %d2,%d2,19648
80011188:	7f 24 04 80 	jge.u %d4,%d2,80011190 <sbrk+0x34>
8001118c:	6d 00 0b 00 	call 800111a2 <abort>
80011190:	59 f4 b8 41 	st.w [%a15]6456,%d4
80011194:	60 f2       	mov.a %a2,%d15
80011196:	00 90       	ret 

80011198 <__errno>:
80011198:	91 00 00 27 	movh.a %a2,28672
8001119c:	d9 22 f8 24 	lea %a2,[%a2]19640 <70004cb8 <_my_errno>>
800111a0:	00 90       	ret 

800111a2 <abort>:
800111a2:	00 a0       	debug 
800111a4:	7b e0 ea fd 	movh %d15,57006
800111a8:	1b ff ee fb 	addi %d15,%d15,-16657
800111ac:	60 fe       	mov.a %a14,%d15
800111ae:	1d ff cf ff 	j 8001114c <_exit>
800111b2:	3c 00       	j 800111b2 <abort+0x10>

800111b4 <_fpadd_parts>:
800111b4:	0c 40       	ld.bu %d15,[%a4]0
800111b6:	40 42       	mov.aa %a2,%a4
800111b8:	bf 2f cb 80 	jlt.u %d15,2,8001134e <_fpadd_parts+0x19a>
800111bc:	14 52       	ld.bu %d2,[%a5]
800111be:	40 52       	mov.aa %a2,%a5
800111c0:	bf 22 c7 80 	jlt.u %d2,2,8001134e <_fpadd_parts+0x19a>
800111c4:	5e 4e       	jne %d15,4,800111e0 <_fpadd_parts+0x2c>
800111c6:	40 42       	mov.aa %a2,%a4
800111c8:	df 42 c3 80 	jne %d2,4,8001134e <_fpadd_parts+0x19a>
800111cc:	19 42 04 00 	ld.w %d2,[%a4]4
800111d0:	4c 51       	ld.w %d15,[%a5]4
800111d2:	5f f2 be 00 	jeq %d2,%d15,8001134e <_fpadd_parts+0x19a>
800111d6:	91 00 00 f8 	movh.a %a15,32768
800111da:	d9 f2 d0 20 	lea %a2,[%a15]3216 <80000c90 <__thenan_df>>
800111de:	00 90       	ret 
800111e0:	40 52       	mov.aa %a2,%a5
800111e2:	df 42 b6 00 	jeq %d2,4,8001134e <_fpadd_parts+0x19a>
800111e6:	df 22 11 80 	jne %d2,2,80011208 <_fpadd_parts+0x54>
800111ea:	40 42       	mov.aa %a2,%a4
800111ec:	df 2f b1 80 	jne %d15,2,8001134e <_fpadd_parts+0x19a>
800111f0:	40 63       	mov.aa %a3,%a6
800111f2:	a0 4f       	mov.a %a15,4
800111f4:	44 4f       	ld.w %d15,[%a4+]
800111f6:	64 3f       	st.w [%a3+],%d15
800111f8:	fc fe       	loop %a15,800111f4 <_fpadd_parts+0x40>
800111fa:	4c 21       	ld.w %d15,[%a2]4
800111fc:	19 52 04 00 	ld.w %d2,[%a5]4
80011200:	40 62       	mov.aa %a2,%a6
80011202:	26 2f       	and %d15,%d2
80011204:	6c 61       	st.w [%a6]4,%d15
80011206:	00 90       	ret 
80011208:	40 52       	mov.aa %a2,%a5
8001120a:	df 2f a2 00 	jeq %d15,2,8001134e <_fpadd_parts+0x19a>
8001120e:	4c 42       	ld.w %d15,[%a4]8
80011210:	19 52 08 00 	ld.w %d2,[%a5]8
80011214:	40 6f       	mov.aa %a15,%a6
80011216:	52 23       	sub %d3,%d15,%d2
80011218:	0b 30 c0 c1 	abs %d12,%d3
8001121c:	8b 0c 84 42 	ge %d4,%d12,64
80011220:	40 5c       	mov.aa %a12,%a5
80011222:	40 4d       	mov.aa %a13,%a4
80011224:	09 4a 4c 09 	ld.d %e10,[%a4]12
80011228:	09 58 4c 09 	ld.d %e8,[%a5]12
8001122c:	df 04 35 80 	jne %d4,0,80011296 <_fpadd_parts+0xe2>
80011230:	bf 13 19 00 	jlt %d3,1,80011262 <_fpadd_parts+0xae>
80011234:	0b 89 10 48 	mov %e4,%d9,%d8
80011238:	02 c6       	mov %d6,%d12
8001123a:	6d 00 99 03 	call 8001196c <__lshrdi3>
8001123e:	d2 14       	mov %e4,1
80011240:	02 c6       	mov %d6,%d12
80011242:	02 2e       	mov %d14,%d2
80011244:	02 3d       	mov %d13,%d3
80011246:	6d 00 86 03 	call 80011952 <__ashldi3>
8001124a:	8b f2 9f 20 	addx %d2,%d2,-1
8001124e:	8b f3 bf 30 	addc %d3,%d3,-1
80011252:	26 82       	and %d2,%d8
80011254:	26 93       	and %d3,%d9
80011256:	a6 23       	or %d3,%d2
80011258:	02 e8       	mov %d8,%d14
8001125a:	8b 03 00 85 	or.ne %d8,%d3,0
8001125e:	02 d9       	mov %d9,%d13
80011260:	3c 21       	j 800112a2 <_fpadd_parts+0xee>
80011262:	df 03 20 00 	jeq %d3,0,800112a2 <_fpadd_parts+0xee>
80011266:	0b ab 10 48 	mov %e4,%d11,%d10
8001126a:	02 c6       	mov %d6,%d12
8001126c:	6d 00 80 03 	call 8001196c <__lshrdi3>
80011270:	d2 14       	mov %e4,1
80011272:	02 c6       	mov %d6,%d12
80011274:	02 2e       	mov %d14,%d2
80011276:	02 3d       	mov %d13,%d3
80011278:	6d 00 6d 03 	call 80011952 <__ashldi3>
8001127c:	8b f2 9f 20 	addx %d2,%d2,-1
80011280:	8b f3 bf 30 	addc %d3,%d3,-1
80011284:	26 a2       	and %d2,%d10
80011286:	26 b3       	and %d3,%d11
80011288:	a6 23       	or %d3,%d2
8001128a:	02 ea       	mov %d10,%d14
8001128c:	42 cf       	add %d15,%d12
8001128e:	8b 03 00 a5 	or.ne %d10,%d3,0
80011292:	02 db       	mov %d11,%d13
80011294:	3c 07       	j 800112a2 <_fpadd_parts+0xee>
80011296:	3f f2 05 00 	jlt %d2,%d15,800112a0 <_fpadd_parts+0xec>
8001129a:	02 2f       	mov %d15,%d2
8001129c:	d2 0a       	mov %e10,0
8001129e:	3c 02       	j 800112a2 <_fpadd_parts+0xee>
800112a0:	d2 08       	mov %e8,0
800112a2:	19 d4 04 00 	ld.w %d4,[%a13]4
800112a6:	19 c2 04 00 	ld.w %d2,[%a12]4
800112aa:	5f 24 34 00 	jeq %d4,%d2,80011312 <_fpadd_parts+0x15e>
800112ae:	0b 8a c0 20 	subx %d2,%d10,%d8
800112b2:	0b 9b d0 30 	subc %d3,%d11,%d9
800112b6:	76 45       	jz %d4,800112c0 <_fpadd_parts+0x10c>
800112b8:	0b a8 c0 20 	subx %d2,%d8,%d10
800112bc:	0b b9 d0 30 	subc %d3,%d9,%d11
800112c0:	0e 37       	jltz %d3,800112ce <_fpadd_parts+0x11a>
800112c2:	82 04       	mov %d4,0
800112c4:	68 14       	st.w [%a15]4,%d4
800112c6:	68 2f       	st.w [%a15]8,%d15
800112c8:	89 f2 4c 09 	st.d [%a15]12,%e2
800112cc:	3c 0c       	j 800112e4 <_fpadd_parts+0x130>
800112ce:	68 2f       	st.w [%a15]8,%d15
800112d0:	8b 03 00 f1 	rsub %d15,%d3,0
800112d4:	82 14       	mov %d4,1
800112d6:	8b 02 00 31 	rsub %d3,%d2,0
800112da:	ab ff 1f f2 	cadd %d15,%d2,%d15,-1
800112de:	68 14       	st.w [%a15]4,%d4
800112e0:	68 33       	st.w [%a15]12,%d3
800112e2:	68 4f       	st.w [%a15]16,%d15
800112e4:	82 f5       	mov %d5,-1
800112e6:	06 c5       	sh %d5,-4
800112e8:	48 32       	ld.w %d2,[%a15]12
800112ea:	48 43       	ld.w %d3,[%a15]16
800112ec:	8b f2 9f 60 	addx %d6,%d2,-1
800112f0:	8b f3 bf 40 	addc %d4,%d3,-1
800112f4:	3a 54       	eq %d15,%d4,%d5
800112f6:	8b f6 3f f4 	and.ne %d15,%d6,-1
800112fa:	0b 54 a0 f2 	or.lt.u %d15,%d4,%d5
800112fe:	6e 12       	jz %d15,80011322 <_fpadd_parts+0x16e>
80011300:	4c f2       	ld.w %d15,[%a15]8
80011302:	77 23 80 30 	dextr %d3,%d3,%d2,1
80011306:	c2 ff       	add %d15,-1
80011308:	06 12       	sh %d2,1
8001130a:	68 32       	st.w [%a15]12,%d2
8001130c:	68 43       	st.w [%a15]16,%d3
8001130e:	68 2f       	st.w [%a15]8,%d15
80011310:	3c ec       	j 800112e8 <_fpadd_parts+0x134>
80011312:	0b a8 40 20 	addx %d2,%d8,%d10
80011316:	68 2f       	st.w [%a15]8,%d15
80011318:	0b b9 50 f0 	addc %d15,%d9,%d11
8001131c:	68 14       	st.w [%a15]4,%d4
8001131e:	68 32       	st.w [%a15]12,%d2
80011320:	68 4f       	st.w [%a15]16,%d15
80011322:	82 3f       	mov %d15,3
80011324:	28 0f       	st.b [%a15]0,%d15
80011326:	4c f4       	ld.w %d15,[%a15]16
80011328:	7b 00 00 42 	movh %d4,8192
8001132c:	0b 4f 30 31 	lt.u %d3,%d15,%d4
80011330:	48 32       	ld.w %d2,[%a15]12
80011332:	40 f2       	mov.aa %a2,%a15
80011334:	f6 3d       	jnz %d3,8001134e <_fpadd_parts+0x19a>
80011336:	8f 12 00 31 	and %d3,%d2,1
8001133a:	77 2f 80 2f 	dextr %d2,%d15,%d2,31
8001133e:	06 ff       	sh %d15,-1
80011340:	96 00       	or %d15,0
80011342:	68 4f       	st.w [%a15]16,%d15
80011344:	4c f2       	ld.w %d15,[%a15]8
80011346:	a6 32       	or %d2,%d3
80011348:	c2 1f       	add %d15,1
8001134a:	68 32       	st.w [%a15]12,%d2
8001134c:	68 2f       	st.w [%a15]8,%d15
8001134e:	00 90       	ret 

80011350 <__adddf3>:
80011350:	20 50       	sub.a %sp,80
80011352:	d9 a4 04 00 	lea %a4,[%sp]4
80011356:	d9 a5 14 00 	lea %a5,[%sp]20
8001135a:	89 a4 44 09 	st.d [%sp]4,%e4
8001135e:	89 a6 4c 09 	st.d [%sp]12,%e6
80011362:	6d 00 a1 03 	call 80011aa4 <__unpack_d>
80011366:	d9 a4 0c 00 	lea %a4,[%sp]12
8001136a:	d9 a5 28 00 	lea %a5,[%sp]40
8001136e:	6d 00 9b 03 	call 80011aa4 <__unpack_d>
80011372:	d9 a4 14 00 	lea %a4,[%sp]20
80011376:	d9 a5 28 00 	lea %a5,[%sp]40
8001137a:	d9 a6 3c 00 	lea %a6,[%sp]60
8001137e:	6d ff 1b ff 	call 800111b4 <_fpadd_parts>
80011382:	40 24       	mov.aa %a4,%a2
80011384:	1d 00 07 03 	j 80011992 <__pack_d>

80011388 <__subdf3>:
80011388:	20 50       	sub.a %sp,80
8001138a:	d9 a4 04 00 	lea %a4,[%sp]4
8001138e:	d9 a5 14 00 	lea %a5,[%sp]20
80011392:	89 a4 44 09 	st.d [%sp]4,%e4
80011396:	89 a6 4c 09 	st.d [%sp]12,%e6
8001139a:	6d 00 85 03 	call 80011aa4 <__unpack_d>
8001139e:	d9 a4 0c 00 	lea %a4,[%sp]12
800113a2:	d9 a5 28 00 	lea %a5,[%sp]40
800113a6:	6d 00 7f 03 	call 80011aa4 <__unpack_d>
800113aa:	58 0b       	ld.w %d15,[%sp]44
800113ac:	d9 a4 14 00 	lea %a4,[%sp]20
800113b0:	8f 1f 80 f1 	xor %d15,%d15,1
800113b4:	d9 a5 28 00 	lea %a5,[%sp]40
800113b8:	d9 a6 3c 00 	lea %a6,[%sp]60
800113bc:	78 0b       	st.w [%sp]44,%d15
800113be:	6d ff fb fe 	call 800111b4 <_fpadd_parts>
800113c2:	40 24       	mov.aa %a4,%a2
800113c4:	1d 00 e7 02 	j 80011992 <__pack_d>

800113c8 <__muldf3>:
800113c8:	20 50       	sub.a %sp,80
800113ca:	d9 a4 04 00 	lea %a4,[%sp]4
800113ce:	d9 a5 14 00 	lea %a5,[%sp]20
800113d2:	89 a4 44 09 	st.d [%sp]4,%e4
800113d6:	89 a6 4c 09 	st.d [%sp]12,%e6
800113da:	6d 00 65 03 	call 80011aa4 <__unpack_d>
800113de:	d9 a4 0c 00 	lea %a4,[%sp]12
800113e2:	d9 a5 28 00 	lea %a5,[%sp]40
800113e6:	6d 00 5f 03 	call 80011aa4 <__unpack_d>
800113ea:	39 a3 14 00 	ld.bu %d3,[%sp]20
800113ee:	ff 23 0c 80 	jge.u %d3,2,80011406 <__muldf3+0x3e>
800113f2:	19 a2 18 00 	ld.w %d2,[%sp]24
800113f6:	58 0b       	ld.w %d15,[%sp]44
800113f8:	d9 a4 14 00 	lea %a4,[%sp]20
800113fc:	0b f2 10 f1 	ne %d15,%d2,%d15
80011400:	78 06       	st.w [%sp]24,%d15
80011402:	1d 00 b3 00 	j 80011568 <__muldf3+0x1a0>
80011406:	39 af 28 00 	ld.bu %d15,[%sp]40
8001140a:	ff 2f 0c 80 	jge.u %d15,2,80011422 <__muldf3+0x5a>
8001140e:	58 0b       	ld.w %d15,[%sp]44
80011410:	19 a2 18 00 	ld.w %d2,[%sp]24
80011414:	d9 a4 28 00 	lea %a4,[%sp]40
80011418:	0b f2 10 f1 	ne %d15,%d2,%d15
8001141c:	78 0b       	st.w [%sp]44,%d15
8001141e:	1d 00 a5 00 	j 80011568 <__muldf3+0x1a0>
80011422:	df 43 09 80 	jne %d3,4,80011434 <__muldf3+0x6c>
80011426:	91 00 00 48 	movh.a %a4,32768
8001142a:	d9 44 d0 20 	lea %a4,[%a4]3216 <80000c90 <__thenan_df>>
8001142e:	df 2f 9d 00 	jeq %d15,2,80011568 <__muldf3+0x1a0>
80011432:	3c e0       	j 800113f2 <__muldf3+0x2a>
80011434:	5e 48       	jne %d15,4,80011444 <__muldf3+0x7c>
80011436:	91 00 00 48 	movh.a %a4,32768
8001143a:	d9 44 d0 20 	lea %a4,[%a4]3216 <80000c90 <__thenan_df>>
8001143e:	df 23 95 00 	jeq %d3,2,80011568 <__muldf3+0x1a0>
80011442:	3c e6       	j 8001140e <__muldf3+0x46>
80011444:	df 23 d7 7f 	jeq %d3,2,800113f2 <__muldf3+0x2a>
80011448:	df 2f e3 7f 	jeq %d15,2,8001140e <__muldf3+0x46>
8001144c:	58 08       	ld.w %d15,[%sp]32
8001144e:	19 ab 38 00 	ld.w %d11,[%sp]56 <80000008 <BootModeHeader0+0x8>>
80011452:	d2 00       	mov %e0,0
80011454:	19 a0 34 00 	ld.w %d0,[%sp]52
80011458:	73 bf 68 60 	mul.u %e6,%d15,%d11
8001145c:	82 0c       	mov %d12,0
8001145e:	73 0f 68 40 	mul.u %e4,%d15,%d0
80011462:	19 aa 24 00 	ld.w %d10,[%sp]36
80011466:	82 02       	mov %d2,0
80011468:	03 cf 0a 77 	madd %d7,%d7,%d15,%d12
8001146c:	03 b2 0a 77 	madd %d7,%d7,%d2,%d11
80011470:	03 1f 0a 55 	madd %d5,%d5,%d15,%d1
80011474:	03 02 0a 55 	madd %d5,%d5,%d2,%d0
80011478:	82 0d       	mov %d13,0
8001147a:	03 a0 68 26 	madd.u %e2,%e6,%d0,%d10
8001147e:	03 d0 0a 33 	madd %d3,%d3,%d0,%d13
80011482:	03 a1 0a 33 	madd %d3,%d3,%d1,%d10
80011486:	0b 54 10 08 	mov %e0,%d4,%d5
8001148a:	42 20       	add %d0,%d2
8001148c:	3a 73       	eq %d15,%d3,%d7
8001148e:	0b 62 50 f2 	and.ge.u %d15,%d2,%d6
80011492:	0b 37 a0 f2 	or.lt.u %d15,%d7,%d3
80011496:	8b 0f 00 62 	eq %d6,%d15,0
8001149a:	3a 50       	eq %d15,%d0,%d5
8001149c:	0b 41 50 f2 	and.ge.u %d15,%d1,%d4
800114a0:	0b 05 a0 f2 	or.lt.u %d15,%d5,%d0
800114a4:	ba 0f       	eq %d15,%d15,0
800114a6:	53 1f 40 40 	mul.u %e4,%d15,1
800114aa:	02 38       	mov %d8,%d3
800114ac:	82 09       	mov %d9,0
800114ae:	03 ab 68 28 	madd.u %e2,%e8,%d11,%d10
800114b2:	02 5f       	mov %d15,%d5
800114b4:	03 db 0a 33 	madd %d3,%d3,%d11,%d13
800114b8:	42 6f       	add %d15,%d6
800114ba:	03 ac 0a 33 	madd %d3,%d3,%d12,%d10
800114be:	0b 4f 10 68 	mov %e6,%d15,%d4
800114c2:	0b 62 40 40 	addx %d4,%d2,%d6
800114c6:	0b 73 50 20 	addc %d2,%d3,%d7
800114ca:	58 07       	ld.w %d15,[%sp]28
800114cc:	19 a3 30 00 	ld.w %d3,[%sp]48
800114d0:	19 a5 18 00 	ld.w %d5,[%sp]24
800114d4:	42 3f       	add %d15,%d3
800114d6:	19 a3 2c 00 	ld.w %d3,[%sp]44
800114da:	c2 4f       	add %d15,4
800114dc:	0b 35 10 31 	ne %d3,%d5,%d3
800114e0:	59 a3 00 10 	st.w [%sp]64,%d3
800114e4:	7b 00 00 52 	movh %d5,8192
800114e8:	0b 52 50 31 	ge.u %d3,%d2,%d5
800114ec:	df 03 1b 00 	jeq %d3,0,80011522 <__muldf3+0x15a>
800114f0:	8f 14 00 31 	and %d3,%d4,1
800114f4:	76 37       	jz %d3,80011502 <__muldf3+0x13a>
800114f6:	8f f0 1f 30 	sh %d3,%d0,-1
800114fa:	77 10 80 1f 	dextr %d1,%d0,%d1,31
800114fe:	b7 f3 81 0f 	insert %d0,%d3,15,31,1
80011502:	77 42 80 4f 	dextr %d4,%d2,%d4,31
80011506:	c2 1f       	add %d15,1
80011508:	06 f2       	sh %d2,-1
8001150a:	3c ed       	j 800114e4 <__muldf3+0x11c>
8001150c:	77 42 80 20 	dextr %d2,%d2,%d4,1
80011510:	06 14       	sh %d4,1
80011512:	ce 04       	jgez %d0,8001151a <__muldf3+0x152>
80011514:	8f 14 40 51 	or %d5,%d4,1
80011518:	02 54       	mov %d4,%d5
8001151a:	77 10 80 00 	dextr %d0,%d0,%d1,1
8001151e:	c2 ff       	add %d15,-1
80011520:	06 11       	sh %d1,1
80011522:	7b 00 00 51 	movh %d5,4096
80011526:	0b 52 30 31 	lt.u %d3,%d2,%d5
8001152a:	df 03 f1 ff 	jne %d3,0,8001150c <__muldf3+0x144>
8001152e:	78 11       	st.w [%sp]68,%d15
80011530:	02 4f       	mov %d15,%d4
80011532:	16 ff       	and %d15,255
80011534:	8b 0f 28 f2 	ne %d15,%d15,128
80011538:	ee 0f       	jnz %d15,80011556 <__muldf3+0x18e>
8001153a:	a6 10       	or %d0,%d1
8001153c:	77 42 00 fc 	dextr %d15,%d2,%d4,24
80011540:	8b 00 20 02 	ne %d0,%d0,0
80011544:	0f f0 e0 00 	andn %d0,%d0,%d15
80011548:	76 07       	jz %d0,80011556 <__muldf3+0x18e>
8001154a:	8b 04 88 40 	addx %d4,%d4,128
8001154e:	8b 02 a0 20 	addc %d2,%d2,0
80011552:	8f f4 cf 41 	andn %d4,%d4,255
80011556:	d9 a4 10 10 	lea %a4,[%sp]80
8001155a:	82 3f       	mov %d15,3
8001155c:	59 a4 08 10 	st.w [%sp]72,%d4
80011560:	59 a2 0c 10 	st.w [%sp]76,%d2
80011564:	89 4f 2c f4 	st.b [+%a4]-20 <800003ec <IfxPort_cfg_indexMap+0x74>>,%d15
80011568:	1d 00 15 02 	j 80011992 <__pack_d>

8001156c <__divdf3>:
8001156c:	20 38       	sub.a %sp,56
8001156e:	40 a4       	mov.aa %a4,%sp
80011570:	d9 a5 10 00 	lea %a5,[%sp]16
80011574:	89 a4 40 09 	st.d [%sp],%e4
80011578:	89 a6 48 09 	st.d [%sp]8,%e6
8001157c:	6d 00 94 02 	call 80011aa4 <__unpack_d>
80011580:	d9 a4 08 00 	lea %a4,[%sp]8
80011584:	d9 a5 24 00 	lea %a5,[%sp]36
80011588:	6d 00 8e 02 	call 80011aa4 <__unpack_d>
8001158c:	39 a2 10 00 	ld.bu %d2,[%sp]16
80011590:	bf 22 76 80 	jlt.u %d2,2,8001167c <__divdf3+0x110>
80011594:	39 af 24 00 	ld.bu %d15,[%sp]36
80011598:	d9 a4 24 00 	lea %a4,[%sp]36
8001159c:	bf 2f 72 80 	jlt.u %d15,2,80011680 <__divdf3+0x114>
800115a0:	19 a4 14 00 	ld.w %d4,[%sp]20
800115a4:	19 a3 28 00 	ld.w %d3,[%sp]40
800115a8:	c6 43       	xor %d3,%d4
800115aa:	59 a3 14 00 	st.w [%sp]20,%d3
800115ae:	1b e2 ff 3f 	addi %d3,%d2,-2
800115b2:	8f d3 0f 31 	and %d3,%d3,253
800115b6:	f6 38       	jnz %d3,800115c6 <__divdf3+0x5a>
800115b8:	91 00 00 48 	movh.a %a4,32768
800115bc:	d9 44 d0 20 	lea %a4,[%a4]3216 <80000c90 <__thenan_df>>
800115c0:	5f f2 5e 80 	jne %d2,%d15,8001167c <__divdf3+0x110>
800115c4:	3c 5e       	j 80011680 <__divdf3+0x114>
800115c6:	5e 47       	jne %d15,4,800115d4 <__divdf3+0x68>
800115c8:	d2 02       	mov %e2,0
800115ca:	82 0f       	mov %d15,0
800115cc:	89 a2 5c 09 	st.d [%sp]28,%e2
800115d0:	78 06       	st.w [%sp]24,%d15
800115d2:	3c 55       	j 8001167c <__divdf3+0x110>
800115d4:	5e 25       	jne %d15,2,800115de <__divdf3+0x72>
800115d6:	82 4f       	mov %d15,4
800115d8:	e9 af 10 00 	st.b [%sp]16,%d15
800115dc:	3c 50       	j 8001167c <__divdf3+0x110>
800115de:	58 06       	ld.w %d15,[%sp]24
800115e0:	09 a2 5c 09 	ld.d %e2,[%sp]28
800115e4:	09 a4 70 09 	ld.d %e4,[%sp]48
800115e8:	19 a6 2c 00 	ld.w %d6,[%sp]44
800115ec:	52 66       	sub %d6,%d15,%d6
800115ee:	3a 53       	eq %d15,%d3,%d5
800115f0:	0b 42 50 f2 	and.ge.u %d15,%d2,%d4
800115f4:	59 a6 18 00 	st.w [%sp]24,%d6
800115f8:	0b 35 a0 f2 	or.lt.u %d15,%d5,%d3
800115fc:	ee 07       	jnz %d15,8001160a <__divdf3+0x9e>
800115fe:	c2 f6       	add %d6,-1
80011600:	77 23 80 30 	dextr %d3,%d3,%d2,1
80011604:	59 a6 18 00 	st.w [%sp]24,%d6
80011608:	06 12       	sh %d2,1
8001160a:	82 01       	mov %d1,0
8001160c:	7b 00 00 f1 	movh %d15,4096
80011610:	82 00       	mov %d0,0
80011612:	82 07       	mov %d7,0
80011614:	c5 0f 3c 00 	lea %a15,3c <_.+0x3b>
80011618:	0b 53 00 61 	eq %d6,%d3,%d5
8001161c:	0b 42 30 62 	and.lt.u %d6,%d2,%d4
80011620:	0b 53 a0 62 	or.lt.u %d6,%d3,%d5
80011624:	f6 6b       	jnz %d6,8001163a <__divdf3+0xce>
80011626:	0f 10 a0 80 	or %d8,%d0,%d1
8001162a:	0f f7 a0 60 	or %d6,%d7,%d15
8001162e:	0b 42 c0 20 	subx %d2,%d2,%d4
80011632:	02 80       	mov %d0,%d8
80011634:	02 67       	mov %d7,%d6
80011636:	0b 53 d0 30 	subc %d3,%d3,%d5
8001163a:	77 1f 80 1f 	dextr %d1,%d15,%d1,31
8001163e:	77 23 80 30 	dextr %d3,%d3,%d2,1
80011642:	06 ff       	sh %d15,-1
80011644:	06 12       	sh %d2,1
80011646:	fd f0 e9 7f 	loop %a15,80011618 <__divdf3+0xac>
8001164a:	02 0f       	mov %d15,%d0
8001164c:	16 ff       	and %d15,255
8001164e:	8b 0f 28 f2 	ne %d15,%d15,128
80011652:	0b 70 10 48 	mov %e4,%d0,%d7
80011656:	ee 0f       	jnz %d15,80011674 <__divdf3+0x108>
80011658:	a6 32       	or %d2,%d3
8001165a:	77 07 00 fc 	dextr %d15,%d7,%d0,24
8001165e:	8b 02 20 22 	ne %d2,%d2,0
80011662:	0f f2 e0 20 	andn %d2,%d2,%d15
80011666:	76 27       	jz %d2,80011674 <__divdf3+0x108>
80011668:	8b 00 88 00 	addx %d0,%d0,128
8001166c:	8b 07 a0 40 	addc %d4,%d7,0
80011670:	8f f0 cf 51 	andn %d5,%d0,255
80011674:	59 a5 1c 00 	st.w [%sp]28,%d5
80011678:	59 a4 20 00 	st.w [%sp]32,%d4
8001167c:	d9 a4 10 00 	lea %a4,[%sp]16
80011680:	1d 00 89 01 	j 80011992 <__pack_d>

80011684 <__eqdf2>:
80011684:	20 38       	sub.a %sp,56
80011686:	40 a4       	mov.aa %a4,%sp
80011688:	d9 a5 10 00 	lea %a5,[%sp]16
8001168c:	89 a4 40 09 	st.d [%sp],%e4
80011690:	89 a6 48 09 	st.d [%sp]8,%e6
80011694:	6d 00 08 02 	call 80011aa4 <__unpack_d>
80011698:	d9 a4 08 00 	lea %a4,[%sp]8
8001169c:	d9 a5 24 00 	lea %a5,[%sp]36
800116a0:	6d 00 02 02 	call 80011aa4 <__unpack_d>
800116a4:	39 af 10 00 	ld.bu %d15,[%sp]16
800116a8:	82 12       	mov %d2,1
800116aa:	bf 2f 0c 80 	jlt.u %d15,2,800116c2 <__eqdf2+0x3e>
800116ae:	39 af 24 00 	ld.bu %d15,[%sp]36
800116b2:	bf 2f 08 80 	jlt.u %d15,2,800116c2 <__eqdf2+0x3e>
800116b6:	d9 a4 10 00 	lea %a4,[%sp]16
800116ba:	d9 a5 24 00 	lea %a5,[%sp]36
800116be:	6d 00 49 02 	call 80011b50 <__fpcmp_parts_d>
800116c2:	00 90       	ret 

800116c4 <__nedf2>:
800116c4:	20 38       	sub.a %sp,56
800116c6:	40 a4       	mov.aa %a4,%sp
800116c8:	d9 a5 10 00 	lea %a5,[%sp]16
800116cc:	89 a4 40 09 	st.d [%sp],%e4
800116d0:	89 a6 48 09 	st.d [%sp]8,%e6
800116d4:	6d 00 e8 01 	call 80011aa4 <__unpack_d>
800116d8:	d9 a4 08 00 	lea %a4,[%sp]8
800116dc:	d9 a5 24 00 	lea %a5,[%sp]36
800116e0:	6d 00 e2 01 	call 80011aa4 <__unpack_d>
800116e4:	39 af 10 00 	ld.bu %d15,[%sp]16
800116e8:	82 12       	mov %d2,1
800116ea:	bf 2f 0c 80 	jlt.u %d15,2,80011702 <__nedf2+0x3e>
800116ee:	39 af 24 00 	ld.bu %d15,[%sp]36
800116f2:	bf 2f 08 80 	jlt.u %d15,2,80011702 <__nedf2+0x3e>
800116f6:	d9 a4 10 00 	lea %a4,[%sp]16
800116fa:	d9 a5 24 00 	lea %a5,[%sp]36
800116fe:	6d 00 29 02 	call 80011b50 <__fpcmp_parts_d>
80011702:	00 90       	ret 

80011704 <__gtdf2>:
80011704:	20 38       	sub.a %sp,56
80011706:	40 a4       	mov.aa %a4,%sp
80011708:	d9 a5 10 00 	lea %a5,[%sp]16
8001170c:	89 a4 40 09 	st.d [%sp],%e4
80011710:	89 a6 48 09 	st.d [%sp]8,%e6
80011714:	6d 00 c8 01 	call 80011aa4 <__unpack_d>
80011718:	d9 a4 08 00 	lea %a4,[%sp]8
8001171c:	d9 a5 24 00 	lea %a5,[%sp]36
80011720:	6d 00 c2 01 	call 80011aa4 <__unpack_d>
80011724:	39 af 10 00 	ld.bu %d15,[%sp]16
80011728:	82 f2       	mov %d2,-1
8001172a:	bf 2f 0c 80 	jlt.u %d15,2,80011742 <__gtdf2+0x3e>
8001172e:	39 af 24 00 	ld.bu %d15,[%sp]36
80011732:	bf 2f 08 80 	jlt.u %d15,2,80011742 <__gtdf2+0x3e>
80011736:	d9 a4 10 00 	lea %a4,[%sp]16
8001173a:	d9 a5 24 00 	lea %a5,[%sp]36
8001173e:	6d 00 09 02 	call 80011b50 <__fpcmp_parts_d>
80011742:	00 90       	ret 

80011744 <__gedf2>:
80011744:	20 38       	sub.a %sp,56
80011746:	40 a4       	mov.aa %a4,%sp
80011748:	d9 a5 10 00 	lea %a5,[%sp]16
8001174c:	89 a4 40 09 	st.d [%sp],%e4
80011750:	89 a6 48 09 	st.d [%sp]8,%e6
80011754:	6d 00 a8 01 	call 80011aa4 <__unpack_d>
80011758:	d9 a4 08 00 	lea %a4,[%sp]8
8001175c:	d9 a5 24 00 	lea %a5,[%sp]36
80011760:	6d 00 a2 01 	call 80011aa4 <__unpack_d>
80011764:	39 af 10 00 	ld.bu %d15,[%sp]16
80011768:	82 f2       	mov %d2,-1
8001176a:	bf 2f 0c 80 	jlt.u %d15,2,80011782 <__gedf2+0x3e>
8001176e:	39 af 24 00 	ld.bu %d15,[%sp]36
80011772:	bf 2f 08 80 	jlt.u %d15,2,80011782 <__gedf2+0x3e>
80011776:	d9 a4 10 00 	lea %a4,[%sp]16
8001177a:	d9 a5 24 00 	lea %a5,[%sp]36
8001177e:	6d 00 e9 01 	call 80011b50 <__fpcmp_parts_d>
80011782:	00 90       	ret 

80011784 <__ltdf2>:
80011784:	20 38       	sub.a %sp,56
80011786:	40 a4       	mov.aa %a4,%sp
80011788:	d9 a5 10 00 	lea %a5,[%sp]16
8001178c:	89 a4 40 09 	st.d [%sp],%e4
80011790:	89 a6 48 09 	st.d [%sp]8,%e6
80011794:	6d 00 88 01 	call 80011aa4 <__unpack_d>
80011798:	d9 a4 08 00 	lea %a4,[%sp]8
8001179c:	d9 a5 24 00 	lea %a5,[%sp]36
800117a0:	6d 00 82 01 	call 80011aa4 <__unpack_d>
800117a4:	39 af 10 00 	ld.bu %d15,[%sp]16
800117a8:	82 12       	mov %d2,1
800117aa:	bf 2f 0c 80 	jlt.u %d15,2,800117c2 <__ltdf2+0x3e>
800117ae:	39 af 24 00 	ld.bu %d15,[%sp]36
800117b2:	bf 2f 08 80 	jlt.u %d15,2,800117c2 <__ltdf2+0x3e>
800117b6:	d9 a4 10 00 	lea %a4,[%sp]16
800117ba:	d9 a5 24 00 	lea %a5,[%sp]36
800117be:	6d 00 c9 01 	call 80011b50 <__fpcmp_parts_d>
800117c2:	00 90       	ret 

800117c4 <__floatsidf>:
800117c4:	20 18       	sub.a %sp,24
800117c6:	82 3f       	mov %d15,3
800117c8:	2c a4       	st.b [%sp]4,%d15
800117ca:	8f 14 1e f0 	sh %d15,%d4,-31
800117ce:	78 02       	st.w [%sp]8,%d15
800117d0:	f6 44       	jnz %d4,800117d8 <__floatsidf+0x14>
800117d2:	82 2f       	mov %d15,2
800117d4:	2c a4       	st.b [%sp]4,%d15
800117d6:	3c 16       	j 80011802 <__floatsidf+0x3e>
800117d8:	6e 09       	jz %d15,800117ea <__floatsidf+0x26>
800117da:	7b 00 00 f8 	movh %d15,32768
800117de:	82 02       	mov %d2,0
800117e0:	7b 00 1e 3c 	movh %d3,49632
800117e4:	5f f4 13 00 	jeq %d4,%d15,8001180a <__floatsidf+0x46>
800117e8:	32 54       	rsub %d4
800117ea:	0f 04 b0 f1 	clz %d15,%d4
800117ee:	1b df 01 60 	addi %d6,%d15,29
800117f2:	82 05       	mov %d5,0
800117f4:	6d 00 af 00 	call 80011952 <__ashldi3>
800117f8:	8b ff 01 f1 	rsub %d15,%d15,31
800117fc:	89 a2 50 09 	st.d [%sp]16,%e2
80011800:	78 03       	st.w [%sp]12,%d15
80011802:	d9 a4 04 00 	lea %a4,[%sp]4
80011806:	6d 00 c6 00 	call 80011992 <__pack_d>
8001180a:	00 90       	ret 

8001180c <__fixdfsi>:
8001180c:	20 20       	sub.a %sp,32
8001180e:	d9 a4 20 00 	lea %a4,[%sp]32
80011812:	89 44 64 f5 	st.d [+%a4]-28,%e4
80011816:	d9 a5 0c 00 	lea %a5,[%sp]12
8001181a:	6d 00 45 01 	call 80011aa4 <__unpack_d>
8001181e:	0c ac       	ld.bu %d15,[%sp]12
80011820:	82 02       	mov %d2,0
80011822:	bf 3f 1b 80 	jlt.u %d15,3,80011858 <__fixdfsi+0x4c>
80011826:	5e 48       	jne %d15,4,80011836 <__fixdfsi+0x2a>
80011828:	7b 00 00 28 	movh %d2,32768
8001182c:	58 04       	ld.w %d15,[%sp]16
8001182e:	1b f2 ff 3f 	addi %d3,%d2,-1
80011832:	6a 32       	cmovn %d2,%d15,%d3
80011834:	00 90       	ret 
80011836:	19 a6 14 00 	ld.w %d6,[%sp]20
8001183a:	82 02       	mov %d2,0
8001183c:	0e 6e       	jltz %d6,80011858 <__fixdfsi+0x4c>
8001183e:	8b f6 81 f2 	ge %d15,%d6,31
80011842:	ee f3       	jnz %d15,80011828 <__fixdfsi+0x1c>
80011844:	09 a4 58 09 	ld.d %e4,[%sp]24
80011848:	8b c6 03 61 	rsub %d6,%d6,60
8001184c:	6d 00 90 00 	call 8001196c <__lshrdi3>
80011850:	58 04       	ld.w %d15,[%sp]16
80011852:	8b 02 00 41 	rsub %d4,%d2,0
80011856:	2a 42       	cmov %d2,%d15,%d4
80011858:	00 90       	ret 

8001185a <__floatunsidf>:
8001185a:	20 18       	sub.a %sp,24
8001185c:	82 0f       	mov %d15,0
8001185e:	78 02       	st.w [%sp]8,%d15
80011860:	f6 44       	jnz %d4,80011868 <__floatunsidf+0xe>
80011862:	82 2f       	mov %d15,2
80011864:	2c a4       	st.b [%sp]4,%d15
80011866:	3c 0f       	j 80011884 <__floatunsidf+0x2a>
80011868:	82 3f       	mov %d15,3
8001186a:	2c a4       	st.b [%sp]4,%d15
8001186c:	0f 04 b0 f1 	clz %d15,%d4
80011870:	1b df 01 60 	addi %d6,%d15,29
80011874:	82 05       	mov %d5,0
80011876:	6d 00 6e 00 	call 80011952 <__ashldi3>
8001187a:	8b ff 01 f1 	rsub %d15,%d15,31
8001187e:	89 a2 50 09 	st.d [%sp]16,%e2
80011882:	78 03       	st.w [%sp]12,%d15
80011884:	d9 a4 04 00 	lea %a4,[%sp]4
80011888:	1d 00 85 00 	j 80011992 <__pack_d>

8001188c <__udivdi3>:
8001188c:	0f 67 a0 20 	or %d2,%d7,%d6
80011890:	0b 45 10 a8 	mov %e10,%d5,%d4
80011894:	02 6f       	mov %d15,%d6
80011896:	02 7c       	mov %d12,%d7
80011898:	d2 f8       	mov %e8,-1
8001189a:	df 02 46 00 	jeq %d2,0,80011926 <__udivdi3+0x9a>
8001189e:	8f 07 40 21 	or %d2,%d7,0
800118a2:	f6 2d       	jnz %d2,800118bc <__udivdi3+0x30>
800118a4:	4b 6b 11 82 	div.u %e8,%d11,%d6
800118a8:	d2 04       	mov %e4,0
800118aa:	02 a4       	mov %d4,%d10
800118ac:	42 95       	add %d5,%d9
800118ae:	6d 00 a4 01 	call 80011bf6 <__udiv6432>
800118b2:	82 04       	mov %d4,0
800118b4:	02 85       	mov %d5,%d8
800118b6:	13 12 40 84 	madd.u %e8,%e4,%d2,1
800118ba:	3c 36       	j 80011926 <__udivdi3+0x9a>
800118bc:	0b 7b 00 21 	eq %d2,%d11,%d7
800118c0:	0b 64 30 22 	and.lt.u %d2,%d4,%d6
800118c4:	0b 7b a0 22 	or.lt.u %d2,%d11,%d7
800118c8:	d2 08       	mov %e8,0
800118ca:	df 02 2e 80 	jne %d2,0,80011926 <__udivdi3+0x9a>
800118ce:	77 4b 80 5f 	dextr %d5,%d11,%d4,31
800118d2:	0f 07 b0 d1 	clz %d13,%d7
800118d6:	60 5f       	mov.a %a15,%d5
800118d8:	0b 67 10 48 	mov %e4,%d7,%d6
800118dc:	02 d6       	mov %d6,%d13
800118de:	6d 00 3a 00 	call 80011952 <__ashldi3>
800118e2:	8f fb 1f e0 	sh %d14,%d11,-1
800118e6:	80 f4       	mov.d %d4,%a15
800118e8:	02 36       	mov %d6,%d3
800118ea:	02 e5       	mov %d5,%d14
800118ec:	6d 00 85 01 	call 80011bf6 <__udiv6432>
800118f0:	8b fd 01 d1 	rsub %d13,%d13,31
800118f4:	8b 0d 00 31 	rsub %d3,%d13,0
800118f8:	0f 32 00 30 	sh %d3,%d2,%d3
800118fc:	02 32       	mov %d2,%d3
800118fe:	8b f2 9f 80 	addx %d8,%d2,-1
80011902:	23 f8 68 aa 	msub.u %e10,%e10,%d8,%d15
80011906:	82 03       	mov %d3,0
80011908:	8b f3 bf 90 	addc %d9,%d3,-1
8001190c:	23 c8 0a bb 	msub %d11,%d11,%d8,%d12
80011910:	23 f9 0a bb 	msub %d11,%d11,%d9,%d15
80011914:	0b cb 00 41 	eq %d4,%d11,%d12
80011918:	0b fa 30 42 	and.lt.u %d4,%d10,%d15
8001191c:	0b cb a0 42 	or.lt.u %d4,%d11,%d12
80011920:	f6 43       	jnz %d4,80011926 <__udivdi3+0x9a>
80011922:	0b 23 10 88 	mov %e8,%d3,%d2
80011926:	0b 89 10 28 	mov %e2,%d9,%d8
8001192a:	00 90       	ret 

8001192c <__umoddi3>:
8001192c:	0f 67 a0 90 	or %d9,%d7,%d6
80011930:	02 6f       	mov %d15,%d6
80011932:	d2 00       	mov %e0,0
80011934:	76 9c       	jz %d9,8001194c <__umoddi3+0x20>
80011936:	02 7a       	mov %d10,%d7
80011938:	0b 45 10 88 	mov %e8,%d5,%d4
8001193c:	6d ff a8 ff 	call 8001188c <__udivdi3>
80011940:	23 f2 68 08 	msub.u %e0,%e8,%d2,%d15
80011944:	23 a2 0a 11 	msub %d1,%d1,%d2,%d10
80011948:	23 f3 0a 11 	msub %d1,%d1,%d3,%d15
8001194c:	0b 01 10 28 	mov %e2,%d1,%d0
80011950:	00 90       	ret 

80011952 <__ashldi3>:
80011952:	6f 56 07 80 	jnz.t %d6,5,80011960 <__ashldi3+0xe>
80011956:	0f 64 00 20 	sh %d2,%d4,%d6
8001195a:	17 45 80 36 	dextr %d3,%d5,%d4,%d6
8001195e:	00 90       	ret 
80011960:	8b 06 1e 60 	add %d6,%d6,-32
80011964:	82 02       	mov %d2,0
80011966:	0f 64 00 30 	sh %d3,%d4,%d6
8001196a:	00 90       	ret 

8001196c <__lshrdi3>:
8001196c:	6f 56 0c 80 	jnz.t %d6,5,80011984 <__lshrdi3+0x18>
80011970:	8b 06 02 71 	rsub %d7,%d6,32
80011974:	32 56       	rsub %d6
80011976:	17 45 80 27 	dextr %d2,%d5,%d4,%d7
8001197a:	0f 65 00 30 	sh %d3,%d5,%d6
8001197e:	2b 42 40 26 	sel %d2,%d6,%d2,%d4
80011982:	00 90       	ret 
80011984:	8b 06 02 60 	add %d6,%d6,32
80011988:	32 56       	rsub %d6
8001198a:	0f 65 00 20 	sh %d2,%d5,%d6
8001198e:	82 03       	mov %d3,0
80011990:	00 90       	ret 

80011992 <__pack_d>:
80011992:	14 42       	ld.bu %d2,[%a4]
80011994:	19 49 0c 00 	ld.w %d9,[%a4]12
80011998:	19 48 10 00 	ld.w %d8,[%a4]16
8001199c:	19 4c 04 00 	ld.w %d12,[%a4]4
800119a0:	ff 22 0b 80 	jge.u %d2,2,800119b6 <__pack_d+0x24>
800119a4:	77 98 00 9c 	dextr %d9,%d8,%d9,24
800119a8:	06 88       	sh %d8,-8
800119aa:	02 95       	mov %d5,%d9
800119ac:	b7 18 8d 49 	insert %d4,%d8,1,19,13
800119b0:	3b f0 7f f0 	mov %d15,2047
800119b4:	3c 6f       	j 80011a92 <__pack_d+0x100>
800119b6:	3b f0 7f f0 	mov %d15,2047
800119ba:	d2 04       	mov %e4,0
800119bc:	df 42 6b 00 	jeq %d2,4,80011a92 <__pack_d+0x100>
800119c0:	0f 89 a0 f0 	or %d15,%d9,%d8
800119c4:	8b 22 00 32 	eq %d3,%d2,2
800119c8:	8b 0f e0 34 	or.eq %d3,%d15,0
800119cc:	82 0f       	mov %d15,0
800119ce:	df 03 62 80 	jne %d3,0,80011a92 <__pack_d+0x100>
800119d2:	19 42 08 00 	ld.w %d2,[%a4]8
800119d6:	3b 20 c0 ff 	mov %d15,-1022
800119da:	7f f2 36 00 	jge %d2,%d15,80011a46 <__pack_d+0xb4>
800119de:	a2 2f       	sub %d15,%d2
800119e0:	8b 9f 83 42 	ge %d4,%d15,57
800119e4:	82 02       	mov %d2,0
800119e6:	df 04 18 80 	jne %d4,0,80011a16 <__pack_d+0x84>
800119ea:	0b 98 10 48 	mov %e4,%d8,%d9
800119ee:	02 f6       	mov %d6,%d15
800119f0:	6d ff be ff 	call 8001196c <__lshrdi3>
800119f4:	d2 14       	mov %e4,1
800119f6:	02 f6       	mov %d6,%d15
800119f8:	0b 32 10 a8 	mov %e10,%d2,%d3
800119fc:	6d ff ab ff 	call 80011952 <__ashldi3>
80011a00:	8b f2 9f 20 	addx %d2,%d2,-1
80011a04:	8b f3 bf 30 	addc %d3,%d3,-1
80011a08:	26 29       	and %d9,%d2
80011a0a:	26 38       	and %d8,%d3
80011a0c:	a6 98       	or %d8,%d9
80011a0e:	02 b2       	mov %d2,%d11
80011a10:	8b 08 00 25 	or.ne %d2,%d8,0
80011a14:	02 a3       	mov %d3,%d10
80011a16:	02 2f       	mov %d15,%d2
80011a18:	16 ff       	and %d15,255
80011a1a:	8b 0f 28 f2 	ne %d15,%d15,128
80011a1e:	ee 07       	jnz %d15,80011a2c <__pack_d+0x9a>
80011a20:	8f 02 10 f1 	and %d15,%d2,256
80011a24:	6e 08       	jz %d15,80011a34 <__pack_d+0xa2>
80011a26:	8b 02 88 20 	addx %d2,%d2,128
80011a2a:	3c 03       	j 80011a30 <__pack_d+0x9e>
80011a2c:	8b f2 87 20 	addx %d2,%d2,127
80011a30:	8b 03 a0 30 	addc %d3,%d3,0
80011a34:	7b 00 00 41 	movh %d4,4096
80011a38:	0b 43 50 f1 	ge.u %d15,%d3,%d4
80011a3c:	77 23 00 5c 	dextr %d5,%d3,%d2,24
80011a40:	8f 83 1f 40 	sh %d4,%d3,-8
80011a44:	3c 27       	j 80011a92 <__pack_d+0x100>
80011a46:	3b 00 40 30 	mov %d3,1024
80011a4a:	3b f0 7f f0 	mov %d15,2047
80011a4e:	7f 32 22 00 	jge %d2,%d3,80011a92 <__pack_d+0x100>
80011a52:	02 9f       	mov %d15,%d9
80011a54:	16 ff       	and %d15,255
80011a56:	8b 0f 28 f2 	ne %d15,%d15,128
80011a5a:	ee 07       	jnz %d15,80011a68 <__pack_d+0xd6>
80011a5c:	8f 09 10 f1 	and %d15,%d9,256
80011a60:	6e 08       	jz %d15,80011a70 <__pack_d+0xde>
80011a62:	8b 09 88 90 	addx %d9,%d9,128
80011a66:	3c 03       	j 80011a6c <__pack_d+0xda>
80011a68:	8b f9 87 90 	addx %d9,%d9,127
80011a6c:	8b 08 a0 80 	addc %d8,%d8,0
80011a70:	7b 00 00 32 	movh %d3,8192
80011a74:	0b 38 50 f1 	ge.u %d15,%d8,%d3
80011a78:	ee 04       	jnz %d15,80011a80 <__pack_d+0xee>
80011a7a:	1b f2 3f f0 	addi %d15,%d2,1023
80011a7e:	3c 06       	j 80011a8a <__pack_d+0xf8>
80011a80:	77 98 80 9f 	dextr %d9,%d8,%d9,31
80011a84:	1b 02 40 f0 	addi %d15,%d2,1024
80011a88:	06 f8       	sh %d8,-1
80011a8a:	77 98 00 5c 	dextr %d5,%d8,%d9,24
80011a8e:	8f 88 1f 40 	sh %d4,%d8,-8
80011a92:	d2 02       	mov %e2,0
80011a94:	37 43 14 40 	insert %d4,%d3,%d4,0,20
80011a98:	37 f4 0b fa 	insert %d15,%d4,%d15,20,11
80011a9c:	02 52       	mov %d2,%d5
80011a9e:	37 cf 81 3f 	insert %d3,%d15,%d12,31,1
80011aa2:	00 90       	ret 

80011aa4 <__unpack_d>:
80011aa4:	19 44 04 00 	ld.w %d4,[%a4]4
80011aa8:	54 42       	ld.w %d2,[%a4]
80011aaa:	37 04 74 50 	extr.u %d5,%d4,0,20
80011aae:	37 04 6b fa 	extr.u %d15,%d4,20,11
80011ab2:	8f 14 1e 40 	sh %d4,%d4,-31
80011ab6:	59 54 04 00 	st.w [%a5]4,%d4
80011aba:	02 53       	mov %d3,%d5
80011abc:	ee 21       	jnz %d15,80011afe <__unpack_d+0x5a>
80011abe:	0f 25 a0 f0 	or %d15,%d5,%d2
80011ac2:	ee 03       	jnz %d15,80011ac8 <__unpack_d+0x24>
80011ac4:	82 2f       	mov %d15,2
80011ac6:	3c 23       	j 80011b0c <__unpack_d+0x68>
80011ac8:	3b 20 c0 ff 	mov %d15,-1022
80011acc:	6c 52       	st.w [%a5]8,%d15
80011ace:	82 3f       	mov %d15,3
80011ad0:	77 25 00 34 	dextr %d3,%d5,%d2,8
80011ad4:	2c 50       	st.b [%a5]0,%d15
80011ad6:	8f 82 00 20 	sh %d2,%d2,8
80011ada:	3b 10 c0 ff 	mov %d15,-1023
80011ade:	77 23 80 30 	dextr %d3,%d3,%d2,1
80011ae2:	7b 00 00 61 	movh %d6,4096
80011ae6:	0b 63 30 51 	lt.u %d5,%d3,%d6
80011aea:	02 f4       	mov %d4,%d15
80011aec:	06 12       	sh %d2,1
80011aee:	c2 ff       	add %d15,-1
80011af0:	df 05 f7 ff 	jne %d5,0,80011ade <__unpack_d+0x3a>
80011af4:	59 54 08 00 	st.w [%a5]8,%d4
80011af8:	59 52 0c 00 	st.w [%a5]12,%d2
80011afc:	3c 27       	j 80011b4a <__unpack_d+0xa6>
80011afe:	3b f0 7f 40 	mov %d4,2047
80011b02:	fe 47       	jne %d15,%d4,80011b30 <__unpack_d+0x8c>
80011b04:	0f 25 a0 f0 	or %d15,%d5,%d2
80011b08:	ee 04       	jnz %d15,80011b10 <__unpack_d+0x6c>
80011b0a:	82 4f       	mov %d15,4
80011b0c:	2c 50       	st.b [%a5]0,%d15
80011b0e:	00 90       	ret 
80011b10:	7b 80 00 f0 	movh %d15,8
80011b14:	26 5f       	and %d15,%d5
80011b16:	6e 02       	jz %d15,80011b1a <__unpack_d+0x76>
80011b18:	82 1f       	mov %d15,1
80011b1a:	2c 50       	st.b [%a5]0,%d15
80011b1c:	b7 03 81 f9 	insert %d15,%d3,0,19,1
80011b20:	77 2f 00 f4 	dextr %d15,%d15,%d2,8
80011b24:	8f 82 00 40 	sh %d4,%d2,8
80011b28:	59 54 0c 00 	st.w [%a5]12,%d4
80011b2c:	6c 54       	st.w [%a5]16,%d15
80011b2e:	00 90       	ret 
80011b30:	1b 1f c0 ff 	addi %d15,%d15,-1023
80011b34:	77 25 00 34 	dextr %d3,%d5,%d2,8
80011b38:	6c 52       	st.w [%a5]8,%d15
80011b3a:	8f 82 00 20 	sh %d2,%d2,8
80011b3e:	82 3f       	mov %d15,3
80011b40:	b7 f3 01 3e 	insert %d3,%d3,15,28,1
80011b44:	2c 50       	st.b [%a5]0,%d15
80011b46:	59 52 0c 00 	st.w [%a5]12,%d2
80011b4a:	59 53 10 00 	st.w [%a5]16,%d3
80011b4e:	00 90       	ret 

80011b50 <__fpcmp_parts_d>:
80011b50:	14 43       	ld.bu %d3,[%a4]
80011b52:	82 12       	mov %d2,1
80011b54:	bf 23 50 80 	jlt.u %d3,2,80011bf4 <__fpcmp_parts_d+0xa4>
80011b58:	0c 50       	ld.bu %d15,[%a5]0
80011b5a:	bf 2f 4d 80 	jlt.u %d15,2,80011bf4 <__fpcmp_parts_d+0xa4>
80011b5e:	8b 43 00 42 	eq %d4,%d3,4
80011b62:	8b 4f 00 22 	eq %d2,%d15,4
80011b66:	0f 24 80 50 	and %d5,%d4,%d2
80011b6a:	76 56       	jz %d5,80011b76 <__fpcmp_parts_d+0x26>
80011b6c:	19 52 04 00 	ld.w %d2,[%a5]4
80011b70:	4c 41       	ld.w %d15,[%a4]4
80011b72:	a2 f2       	sub %d2,%d15
80011b74:	00 90       	ret 
80011b76:	76 47       	jz %d4,80011b84 <__fpcmp_parts_d+0x34>
80011b78:	19 42 04 00 	ld.w %d2,[%a4]4
80011b7c:	82 1f       	mov %d15,1
80011b7e:	ab ff bf 22 	seln %d2,%d2,%d15,-1
80011b82:	00 90       	ret 
80011b84:	76 27       	jz %d2,80011b92 <__fpcmp_parts_d+0x42>
80011b86:	19 52 04 00 	ld.w %d2,[%a5]4
80011b8a:	82 ff       	mov %d15,-1
80011b8c:	ab 1f a0 22 	seln %d2,%d2,%d15,1
80011b90:	00 90       	ret 
80011b92:	df 23 06 80 	jne %d3,2,80011b9e <__fpcmp_parts_d+0x4e>
80011b96:	82 02       	mov %d2,0
80011b98:	df 2f f7 ff 	jne %d15,2,80011b86 <__fpcmp_parts_d+0x36>
80011b9c:	00 90       	ret 
80011b9e:	df 2f ed 7f 	jeq %d15,2,80011b78 <__fpcmp_parts_d+0x28>
80011ba2:	19 45 04 00 	ld.w %d5,[%a4]4
80011ba6:	4c 51       	ld.w %d15,[%a5]4
80011ba8:	5f f5 19 80 	jne %d5,%d15,80011bda <__fpcmp_parts_d+0x8a>
80011bac:	19 42 08 00 	ld.w %d2,[%a4]8
80011bb0:	4c 52       	ld.w %d15,[%a5]8
80011bb2:	3f 2f 14 00 	jlt %d15,%d2,80011bda <__fpcmp_parts_d+0x8a>
80011bb6:	3f f2 1c 00 	jlt %d2,%d15,80011bee <__fpcmp_parts_d+0x9e>
80011bba:	19 43 10 00 	ld.w %d3,[%a4]16
80011bbe:	19 54 10 00 	ld.w %d4,[%a5]16
80011bc2:	19 47 0c 00 	ld.w %d7,[%a4]12
80011bc6:	19 56 0c 00 	ld.w %d6,[%a5]12
80011bca:	0b 43 00 21 	eq %d2,%d3,%d4
80011bce:	0b 76 50 22 	and.ge.u %d2,%d6,%d7
80011bd2:	0b 43 a0 22 	or.lt.u %d2,%d3,%d4
80011bd6:	3a 43       	eq %d15,%d3,%d4
80011bd8:	f6 25       	jnz %d2,80011be2 <__fpcmp_parts_d+0x92>
80011bda:	82 12       	mov %d2,1
80011bdc:	ab f2 bf 25 	seln %d2,%d5,%d2,-1
80011be0:	00 90       	ret 
80011be2:	0b 67 50 f2 	and.ge.u %d15,%d7,%d6
80011be6:	0b 34 a0 f2 	or.lt.u %d15,%d4,%d3
80011bea:	82 02       	mov %d2,0
80011bec:	ee 04       	jnz %d15,80011bf4 <__fpcmp_parts_d+0xa4>
80011bee:	82 f2       	mov %d2,-1
80011bf0:	ab 12 a0 25 	seln %d2,%d5,%d2,1
80011bf4:	00 90       	ret 

80011bf6 <__udiv6432>:
80011bf6:	02 53       	mov %d3,%d5
80011bf8:	82 f2       	mov %d2,-1
80011bfa:	7f 65 4b 80 	jge.u %d5,%d6,80011c90 <__udiv6432+0x9a>
80011bfe:	0f 06 b0 21 	clz %d2,%d6
80011c02:	0f 26 00 60 	sh %d6,%d6,%d2
80011c06:	17 45 80 52 	dextr %d5,%d5,%d4,%d2
80011c0a:	2b 35 40 32 	sel %d3,%d2,%d5,%d3
80011c0e:	8f 06 1f 70 	sh %d7,%d6,-16
80011c12:	4b 73 11 02 	div.u %e0,%d3,%d7
80011c16:	b7 06 10 88 	insert %d8,%d6,0,16,16
80011c1a:	0f 24 00 20 	sh %d2,%d4,%d2
80011c1e:	02 05       	mov %d5,%d0
80011c20:	23 07 0a 13 	msub %d1,%d3,%d7,%d0
80011c24:	e2 80       	mul %d0,%d8
80011c26:	8f 02 1f b0 	sh %d11,%d2,-16
80011c2a:	b7 02 10 28 	insert %d2,%d2,0,16,16
80011c2e:	82 0c       	mov %d12,0
80011c30:	7b 10 00 90 	movh %d9,1
80011c34:	7f 95 09 80 	jge.u %d5,%d9,80011c46 <__udiv6432+0x50>
80011c38:	8f 01 01 f0 	sh %d15,%d1,16
80011c3c:	0b 0c 00 a0 	add %d10,%d12,%d0
80011c40:	42 bf       	add %d15,%d11
80011c42:	7f af 07 80 	jge.u %d15,%d10,80011c50 <__udiv6432+0x5a>
80011c46:	42 71       	add %d1,%d7
80011c48:	c2 f5       	add %d5,-1
80011c4a:	a2 8c       	sub %d12,%d8
80011c4c:	3f 91 f4 ff 	jlt.u %d1,%d9,80011c34 <__udiv6432+0x3e>
80011c50:	8f 03 01 30 	sh %d3,%d3,16
80011c54:	42 3b       	add %d11,%d3
80011c56:	23 65 0a 6b 	msub %d6,%d11,%d5,%d6
80011c5a:	82 0a       	mov %d10,0
80011c5c:	4b 76 11 02 	div.u %e0,%d6,%d7
80011c60:	7b 10 00 10 	movh %d1,1
80011c64:	02 03       	mov %d3,%d0
80011c66:	23 07 0a 66 	msub %d6,%d6,%d7,%d0
80011c6a:	e2 80       	mul %d0,%d8
80011c6c:	7f 13 09 80 	jge.u %d3,%d1,80011c7e <__udiv6432+0x88>
80011c70:	8f 06 01 f0 	sh %d15,%d6,16
80011c74:	0b 0a 00 90 	add %d9,%d10,%d0
80011c78:	42 2f       	add %d15,%d2
80011c7a:	7f 9f 07 80 	jge.u %d15,%d9,80011c88 <__udiv6432+0x92>
80011c7e:	42 76       	add %d6,%d7
80011c80:	c2 f3       	add %d3,-1
80011c82:	a2 8a       	sub %d10,%d8
80011c84:	3f 16 f4 ff 	jlt.u %d6,%d1,80011c6c <__udiv6432+0x76>
80011c88:	8f 05 01 50 	sh %d5,%d5,16
80011c8c:	0b 53 00 20 	add %d2,%d3,%d5
80011c90:	00 90       	ret 
80011c92:	00 00       	nop 
80011c94:	00 00       	nop 
	...

Disassembly of section .inttab:

50100000 <TriCore_int_table>:
50100000:	00 a0       	debug 
	...

50100020 <___interrupt_1>:
50100020:	9d 80 8e 6d 	ja 8000db1c <__interrupt_1>
	...

50100040 <__interrupt_2>:
50100040:	e0 02       	bisr 2
50100042:	91 00 00 f7 	movh.a %a15,28672
50100046:	d9 ff 60 24 	lea %a15,[%a15]17568 <700044a0 <Cdisptab+0x10>>
5010004a:	c4 fe       	ld.a %a14,[%a15+]
5010004c:	54 f4       	ld.w %d4,[%a15]
5010004e:	2d 0e 00 00 	calli %a14
50100052:	0d 00 40 02 	rslcx 
50100056:	00 80       	rfe 
	...

50100060 <__interrupt_3>:
50100060:	e0 03       	bisr 3
50100062:	91 00 00 f7 	movh.a %a15,28672
50100066:	d9 ff 68 24 	lea %a15,[%a15]17576 <700044a8 <Cdisptab+0x18>>
5010006a:	c4 fe       	ld.a %a14,[%a15+]
5010006c:	54 f4       	ld.w %d4,[%a15]
5010006e:	2d 0e 00 00 	calli %a14
50100072:	0d 00 40 02 	rslcx 
50100076:	00 80       	rfe 
	...

50100080 <__interrupt_4>:
50100080:	e0 04       	bisr 4
50100082:	91 00 00 f7 	movh.a %a15,28672
50100086:	d9 ff 70 24 	lea %a15,[%a15]17584 <700044b0 <Cdisptab+0x20>>
5010008a:	c4 fe       	ld.a %a14,[%a15+]
5010008c:	54 f4       	ld.w %d4,[%a15]
5010008e:	2d 0e 00 00 	calli %a14
50100092:	0d 00 40 02 	rslcx 
50100096:	00 80       	rfe 
	...

501000a0 <__interrupt_5>:
501000a0:	e0 05       	bisr 5
501000a2:	91 00 00 f7 	movh.a %a15,28672
501000a6:	d9 ff 78 24 	lea %a15,[%a15]17592 <700044b8 <Cdisptab+0x28>>
501000aa:	c4 fe       	ld.a %a14,[%a15+]
501000ac:	54 f4       	ld.w %d4,[%a15]
501000ae:	2d 0e 00 00 	calli %a14
501000b2:	0d 00 40 02 	rslcx 
501000b6:	00 80       	rfe 
	...

501000c0 <__interrupt_6>:
501000c0:	e0 06       	bisr 6
501000c2:	91 00 00 f7 	movh.a %a15,28672
501000c6:	d9 ff 40 34 	lea %a15,[%a15]17600 <700044c0 <Cdisptab+0x30>>
501000ca:	c4 fe       	ld.a %a14,[%a15+]
501000cc:	54 f4       	ld.w %d4,[%a15]
501000ce:	2d 0e 00 00 	calli %a14
501000d2:	0d 00 40 02 	rslcx 
501000d6:	00 80       	rfe 
	...

501000e0 <__interrupt_7>:
501000e0:	e0 07       	bisr 7
501000e2:	91 00 00 f7 	movh.a %a15,28672
501000e6:	d9 ff 48 34 	lea %a15,[%a15]17608 <700044c8 <Cdisptab+0x38>>
501000ea:	c4 fe       	ld.a %a14,[%a15+]
501000ec:	54 f4       	ld.w %d4,[%a15]
501000ee:	2d 0e 00 00 	calli %a14
501000f2:	0d 00 40 02 	rslcx 
501000f6:	00 80       	rfe 
	...

50100100 <__interrupt_8>:
50100100:	e0 08       	bisr 8
50100102:	91 00 00 f7 	movh.a %a15,28672
50100106:	d9 ff 50 34 	lea %a15,[%a15]17616 <700044d0 <Cdisptab+0x40>>
5010010a:	c4 fe       	ld.a %a14,[%a15+]
5010010c:	54 f4       	ld.w %d4,[%a15]
5010010e:	2d 0e 00 00 	calli %a14
50100112:	0d 00 40 02 	rslcx 
50100116:	00 80       	rfe 
	...

50100120 <__interrupt_9>:
50100120:	e0 09       	bisr 9
50100122:	91 00 00 f7 	movh.a %a15,28672
50100126:	d9 ff 58 34 	lea %a15,[%a15]17624 <700044d8 <Cdisptab+0x48>>
5010012a:	c4 fe       	ld.a %a14,[%a15+]
5010012c:	54 f4       	ld.w %d4,[%a15]
5010012e:	2d 0e 00 00 	calli %a14
50100132:	0d 00 40 02 	rslcx 
50100136:	00 80       	rfe 
	...

50100140 <__interrupt_10>:
50100140:	e0 0a       	bisr 10
50100142:	91 00 00 f7 	movh.a %a15,28672
50100146:	d9 ff 60 34 	lea %a15,[%a15]17632 <700044e0 <Cdisptab+0x50>>
5010014a:	c4 fe       	ld.a %a14,[%a15+]
5010014c:	54 f4       	ld.w %d4,[%a15]
5010014e:	2d 0e 00 00 	calli %a14
50100152:	0d 00 40 02 	rslcx 
50100156:	00 80       	rfe 
	...

50100160 <__interrupt_11>:
50100160:	e0 0b       	bisr 11
50100162:	91 00 00 f7 	movh.a %a15,28672
50100166:	d9 ff 68 34 	lea %a15,[%a15]17640 <700044e8 <Cdisptab+0x58>>
5010016a:	c4 fe       	ld.a %a14,[%a15+]
5010016c:	54 f4       	ld.w %d4,[%a15]
5010016e:	2d 0e 00 00 	calli %a14
50100172:	0d 00 40 02 	rslcx 
50100176:	00 80       	rfe 
	...

50100180 <__interrupt_12>:
50100180:	e0 0c       	bisr 12
50100182:	91 00 00 f7 	movh.a %a15,28672
50100186:	d9 ff 70 34 	lea %a15,[%a15]17648 <700044f0 <Cdisptab+0x60>>
5010018a:	c4 fe       	ld.a %a14,[%a15+]
5010018c:	54 f4       	ld.w %d4,[%a15]
5010018e:	2d 0e 00 00 	calli %a14
50100192:	0d 00 40 02 	rslcx 
50100196:	00 80       	rfe 
	...

501001a0 <__interrupt_13>:
501001a0:	e0 0d       	bisr 13
501001a2:	91 00 00 f7 	movh.a %a15,28672
501001a6:	d9 ff 78 34 	lea %a15,[%a15]17656 <700044f8 <Cdisptab+0x68>>
501001aa:	c4 fe       	ld.a %a14,[%a15+]
501001ac:	54 f4       	ld.w %d4,[%a15]
501001ae:	2d 0e 00 00 	calli %a14
501001b2:	0d 00 40 02 	rslcx 
501001b6:	00 80       	rfe 
	...

501001c0 <__interrupt_14>:
501001c0:	e0 0e       	bisr 14
501001c2:	91 00 00 f7 	movh.a %a15,28672
501001c6:	d9 ff 40 44 	lea %a15,[%a15]17664 <70004500 <Cdisptab+0x70>>
501001ca:	c4 fe       	ld.a %a14,[%a15+]
501001cc:	54 f4       	ld.w %d4,[%a15]
501001ce:	2d 0e 00 00 	calli %a14
501001d2:	0d 00 40 02 	rslcx 
501001d6:	00 80       	rfe 
	...

501001e0 <__interrupt_15>:
501001e0:	e0 0f       	bisr 15
501001e2:	91 00 00 f7 	movh.a %a15,28672
501001e6:	d9 ff 48 44 	lea %a15,[%a15]17672 <70004508 <Cdisptab+0x78>>
501001ea:	c4 fe       	ld.a %a14,[%a15+]
501001ec:	54 f4       	ld.w %d4,[%a15]
501001ee:	2d 0e 00 00 	calli %a14
501001f2:	0d 00 40 02 	rslcx 
501001f6:	00 80       	rfe 
	...

50100200 <__interrupt_16>:
50100200:	e0 10       	bisr 16
50100202:	91 00 00 f7 	movh.a %a15,28672
50100206:	d9 ff 50 44 	lea %a15,[%a15]17680 <70004510 <Cdisptab+0x80>>
5010020a:	c4 fe       	ld.a %a14,[%a15+]
5010020c:	54 f4       	ld.w %d4,[%a15]
5010020e:	2d 0e 00 00 	calli %a14
50100212:	0d 00 40 02 	rslcx 
50100216:	00 80       	rfe 
	...

50100220 <__interrupt_17>:
50100220:	e0 11       	bisr 17
50100222:	91 00 00 f7 	movh.a %a15,28672
50100226:	d9 ff 58 44 	lea %a15,[%a15]17688 <70004518 <Cdisptab+0x88>>
5010022a:	c4 fe       	ld.a %a14,[%a15+]
5010022c:	54 f4       	ld.w %d4,[%a15]
5010022e:	2d 0e 00 00 	calli %a14
50100232:	0d 00 40 02 	rslcx 
50100236:	00 80       	rfe 
	...

50100240 <__interrupt_18>:
50100240:	e0 12       	bisr 18
50100242:	91 00 00 f7 	movh.a %a15,28672
50100246:	d9 ff 60 44 	lea %a15,[%a15]17696 <70004520 <Cdisptab+0x90>>
5010024a:	c4 fe       	ld.a %a14,[%a15+]
5010024c:	54 f4       	ld.w %d4,[%a15]
5010024e:	2d 0e 00 00 	calli %a14
50100252:	0d 00 40 02 	rslcx 
50100256:	00 80       	rfe 
	...

50100260 <__interrupt_19>:
50100260:	e0 13       	bisr 19
50100262:	91 00 00 f7 	movh.a %a15,28672
50100266:	d9 ff 68 44 	lea %a15,[%a15]17704 <70004528 <Cdisptab+0x98>>
5010026a:	c4 fe       	ld.a %a14,[%a15+]
5010026c:	54 f4       	ld.w %d4,[%a15]
5010026e:	2d 0e 00 00 	calli %a14
50100272:	0d 00 40 02 	rslcx 
50100276:	00 80       	rfe 
	...

50100280 <__interrupt_20>:
50100280:	e0 14       	bisr 20
50100282:	91 00 00 f7 	movh.a %a15,28672
50100286:	d9 ff 70 44 	lea %a15,[%a15]17712 <70004530 <Cdisptab+0xa0>>
5010028a:	c4 fe       	ld.a %a14,[%a15+]
5010028c:	54 f4       	ld.w %d4,[%a15]
5010028e:	2d 0e 00 00 	calli %a14
50100292:	0d 00 40 02 	rslcx 
50100296:	00 80       	rfe 
	...

501002a0 <__interrupt_21>:
501002a0:	e0 15       	bisr 21
501002a2:	91 00 00 f7 	movh.a %a15,28672
501002a6:	d9 ff 78 44 	lea %a15,[%a15]17720 <70004538 <Cdisptab+0xa8>>
501002aa:	c4 fe       	ld.a %a14,[%a15+]
501002ac:	54 f4       	ld.w %d4,[%a15]
501002ae:	2d 0e 00 00 	calli %a14
501002b2:	0d 00 40 02 	rslcx 
501002b6:	00 80       	rfe 
	...

501002c0 <__interrupt_22>:
501002c0:	e0 16       	bisr 22
501002c2:	91 00 00 f7 	movh.a %a15,28672
501002c6:	d9 ff 40 54 	lea %a15,[%a15]17728 <70004540 <Cdisptab+0xb0>>
501002ca:	c4 fe       	ld.a %a14,[%a15+]
501002cc:	54 f4       	ld.w %d4,[%a15]
501002ce:	2d 0e 00 00 	calli %a14
501002d2:	0d 00 40 02 	rslcx 
501002d6:	00 80       	rfe 
	...

501002e0 <__interrupt_23>:
501002e0:	e0 17       	bisr 23
501002e2:	91 00 00 f7 	movh.a %a15,28672
501002e6:	d9 ff 48 54 	lea %a15,[%a15]17736 <70004548 <Cdisptab+0xb8>>
501002ea:	c4 fe       	ld.a %a14,[%a15+]
501002ec:	54 f4       	ld.w %d4,[%a15]
501002ee:	2d 0e 00 00 	calli %a14
501002f2:	0d 00 40 02 	rslcx 
501002f6:	00 80       	rfe 
	...

50100300 <__interrupt_24>:
50100300:	e0 18       	bisr 24
50100302:	91 00 00 f7 	movh.a %a15,28672
50100306:	d9 ff 50 54 	lea %a15,[%a15]17744 <70004550 <Cdisptab+0xc0>>
5010030a:	c4 fe       	ld.a %a14,[%a15+]
5010030c:	54 f4       	ld.w %d4,[%a15]
5010030e:	2d 0e 00 00 	calli %a14
50100312:	0d 00 40 02 	rslcx 
50100316:	00 80       	rfe 
	...

50100320 <__interrupt_25>:
50100320:	e0 19       	bisr 25
50100322:	91 00 00 f7 	movh.a %a15,28672
50100326:	d9 ff 58 54 	lea %a15,[%a15]17752 <70004558 <Cdisptab+0xc8>>
5010032a:	c4 fe       	ld.a %a14,[%a15+]
5010032c:	54 f4       	ld.w %d4,[%a15]
5010032e:	2d 0e 00 00 	calli %a14
50100332:	0d 00 40 02 	rslcx 
50100336:	00 80       	rfe 
	...

50100340 <__interrupt_26>:
50100340:	e0 1a       	bisr 26
50100342:	91 00 00 f7 	movh.a %a15,28672
50100346:	d9 ff 60 54 	lea %a15,[%a15]17760 <70004560 <Cdisptab+0xd0>>
5010034a:	c4 fe       	ld.a %a14,[%a15+]
5010034c:	54 f4       	ld.w %d4,[%a15]
5010034e:	2d 0e 00 00 	calli %a14
50100352:	0d 00 40 02 	rslcx 
50100356:	00 80       	rfe 
	...

50100360 <__interrupt_27>:
50100360:	e0 1b       	bisr 27
50100362:	91 00 00 f7 	movh.a %a15,28672
50100366:	d9 ff 68 54 	lea %a15,[%a15]17768 <70004568 <Cdisptab+0xd8>>
5010036a:	c4 fe       	ld.a %a14,[%a15+]
5010036c:	54 f4       	ld.w %d4,[%a15]
5010036e:	2d 0e 00 00 	calli %a14
50100372:	0d 00 40 02 	rslcx 
50100376:	00 80       	rfe 
	...

50100380 <__interrupt_28>:
50100380:	e0 1c       	bisr 28
50100382:	91 00 00 f7 	movh.a %a15,28672
50100386:	d9 ff 70 54 	lea %a15,[%a15]17776 <70004570 <Cdisptab+0xe0>>
5010038a:	c4 fe       	ld.a %a14,[%a15+]
5010038c:	54 f4       	ld.w %d4,[%a15]
5010038e:	2d 0e 00 00 	calli %a14
50100392:	0d 00 40 02 	rslcx 
50100396:	00 80       	rfe 
	...

501003a0 <__interrupt_29>:
501003a0:	e0 1d       	bisr 29
501003a2:	91 00 00 f7 	movh.a %a15,28672
501003a6:	d9 ff 78 54 	lea %a15,[%a15]17784 <70004578 <Cdisptab+0xe8>>
501003aa:	c4 fe       	ld.a %a14,[%a15+]
501003ac:	54 f4       	ld.w %d4,[%a15]
501003ae:	2d 0e 00 00 	calli %a14
501003b2:	0d 00 40 02 	rslcx 
501003b6:	00 80       	rfe 
	...

501003c0 <__interrupt_30>:
501003c0:	e0 1e       	bisr 30
501003c2:	91 00 00 f7 	movh.a %a15,28672
501003c6:	d9 ff 40 64 	lea %a15,[%a15]17792 <70004580 <Cdisptab+0xf0>>
501003ca:	c4 fe       	ld.a %a14,[%a15+]
501003cc:	54 f4       	ld.w %d4,[%a15]
501003ce:	2d 0e 00 00 	calli %a14
501003d2:	0d 00 40 02 	rslcx 
501003d6:	00 80       	rfe 
	...

501003e0 <__interrupt_31>:
501003e0:	e0 1f       	bisr 31
501003e2:	91 00 00 f7 	movh.a %a15,28672
501003e6:	d9 ff 48 64 	lea %a15,[%a15]17800 <70004588 <Cdisptab+0xf8>>
501003ea:	c4 fe       	ld.a %a14,[%a15+]
501003ec:	54 f4       	ld.w %d4,[%a15]
501003ee:	2d 0e 00 00 	calli %a14
501003f2:	0d 00 40 02 	rslcx 
501003f6:	00 80       	rfe 
	...

50100400 <__interrupt_32>:
50100400:	e0 20       	bisr 32
50100402:	91 00 00 f7 	movh.a %a15,28672
50100406:	d9 ff 50 64 	lea %a15,[%a15]17808 <70004590 <Cdisptab+0x100>>
5010040a:	c4 fe       	ld.a %a14,[%a15+]
5010040c:	54 f4       	ld.w %d4,[%a15]
5010040e:	2d 0e 00 00 	calli %a14
50100412:	0d 00 40 02 	rslcx 
50100416:	00 80       	rfe 
	...

50100420 <__interrupt_33>:
50100420:	e0 21       	bisr 33
50100422:	91 00 00 f7 	movh.a %a15,28672
50100426:	d9 ff 58 64 	lea %a15,[%a15]17816 <70004598 <Cdisptab+0x108>>
5010042a:	c4 fe       	ld.a %a14,[%a15+]
5010042c:	54 f4       	ld.w %d4,[%a15]
5010042e:	2d 0e 00 00 	calli %a14
50100432:	0d 00 40 02 	rslcx 
50100436:	00 80       	rfe 
	...

50100440 <__interrupt_34>:
50100440:	e0 22       	bisr 34
50100442:	91 00 00 f7 	movh.a %a15,28672
50100446:	d9 ff 60 64 	lea %a15,[%a15]17824 <700045a0 <Cdisptab+0x110>>
5010044a:	c4 fe       	ld.a %a14,[%a15+]
5010044c:	54 f4       	ld.w %d4,[%a15]
5010044e:	2d 0e 00 00 	calli %a14
50100452:	0d 00 40 02 	rslcx 
50100456:	00 80       	rfe 
	...

50100460 <__interrupt_35>:
50100460:	e0 23       	bisr 35
50100462:	91 00 00 f7 	movh.a %a15,28672
50100466:	d9 ff 68 64 	lea %a15,[%a15]17832 <700045a8 <Cdisptab+0x118>>
5010046a:	c4 fe       	ld.a %a14,[%a15+]
5010046c:	54 f4       	ld.w %d4,[%a15]
5010046e:	2d 0e 00 00 	calli %a14
50100472:	0d 00 40 02 	rslcx 
50100476:	00 80       	rfe 
	...

50100480 <__interrupt_36>:
50100480:	e0 24       	bisr 36
50100482:	91 00 00 f7 	movh.a %a15,28672
50100486:	d9 ff 70 64 	lea %a15,[%a15]17840 <700045b0 <Cdisptab+0x120>>
5010048a:	c4 fe       	ld.a %a14,[%a15+]
5010048c:	54 f4       	ld.w %d4,[%a15]
5010048e:	2d 0e 00 00 	calli %a14
50100492:	0d 00 40 02 	rslcx 
50100496:	00 80       	rfe 
	...

501004a0 <__interrupt_37>:
501004a0:	e0 25       	bisr 37
501004a2:	91 00 00 f7 	movh.a %a15,28672
501004a6:	d9 ff 78 64 	lea %a15,[%a15]17848 <700045b8 <Cdisptab+0x128>>
501004aa:	c4 fe       	ld.a %a14,[%a15+]
501004ac:	54 f4       	ld.w %d4,[%a15]
501004ae:	2d 0e 00 00 	calli %a14
501004b2:	0d 00 40 02 	rslcx 
501004b6:	00 80       	rfe 
	...

501004c0 <__interrupt_38>:
501004c0:	e0 26       	bisr 38
501004c2:	91 00 00 f7 	movh.a %a15,28672
501004c6:	d9 ff 40 74 	lea %a15,[%a15]17856 <700045c0 <Cdisptab+0x130>>
501004ca:	c4 fe       	ld.a %a14,[%a15+]
501004cc:	54 f4       	ld.w %d4,[%a15]
501004ce:	2d 0e 00 00 	calli %a14
501004d2:	0d 00 40 02 	rslcx 
501004d6:	00 80       	rfe 
	...

501004e0 <__interrupt_39>:
501004e0:	e0 27       	bisr 39
501004e2:	91 00 00 f7 	movh.a %a15,28672
501004e6:	d9 ff 48 74 	lea %a15,[%a15]17864 <700045c8 <Cdisptab+0x138>>
501004ea:	c4 fe       	ld.a %a14,[%a15+]
501004ec:	54 f4       	ld.w %d4,[%a15]
501004ee:	2d 0e 00 00 	calli %a14
501004f2:	0d 00 40 02 	rslcx 
501004f6:	00 80       	rfe 
	...

50100500 <__interrupt_40>:
50100500:	e0 28       	bisr 40
50100502:	91 00 00 f7 	movh.a %a15,28672
50100506:	d9 ff 50 74 	lea %a15,[%a15]17872 <700045d0 <Cdisptab+0x140>>
5010050a:	c4 fe       	ld.a %a14,[%a15+]
5010050c:	54 f4       	ld.w %d4,[%a15]
5010050e:	2d 0e 00 00 	calli %a14
50100512:	0d 00 40 02 	rslcx 
50100516:	00 80       	rfe 
	...

50100520 <__interrupt_41>:
50100520:	e0 29       	bisr 41
50100522:	91 00 00 f7 	movh.a %a15,28672
50100526:	d9 ff 58 74 	lea %a15,[%a15]17880 <700045d8 <Cdisptab+0x148>>
5010052a:	c4 fe       	ld.a %a14,[%a15+]
5010052c:	54 f4       	ld.w %d4,[%a15]
5010052e:	2d 0e 00 00 	calli %a14
50100532:	0d 00 40 02 	rslcx 
50100536:	00 80       	rfe 
	...

50100540 <__interrupt_42>:
50100540:	e0 2a       	bisr 42
50100542:	91 00 00 f7 	movh.a %a15,28672
50100546:	d9 ff 60 74 	lea %a15,[%a15]17888 <700045e0 <Cdisptab+0x150>>
5010054a:	c4 fe       	ld.a %a14,[%a15+]
5010054c:	54 f4       	ld.w %d4,[%a15]
5010054e:	2d 0e 00 00 	calli %a14
50100552:	0d 00 40 02 	rslcx 
50100556:	00 80       	rfe 
	...

50100560 <__interrupt_43>:
50100560:	e0 2b       	bisr 43
50100562:	91 00 00 f7 	movh.a %a15,28672
50100566:	d9 ff 68 74 	lea %a15,[%a15]17896 <700045e8 <Cdisptab+0x158>>
5010056a:	c4 fe       	ld.a %a14,[%a15+]
5010056c:	54 f4       	ld.w %d4,[%a15]
5010056e:	2d 0e 00 00 	calli %a14
50100572:	0d 00 40 02 	rslcx 
50100576:	00 80       	rfe 
	...

50100580 <__interrupt_44>:
50100580:	e0 2c       	bisr 44
50100582:	91 00 00 f7 	movh.a %a15,28672
50100586:	d9 ff 70 74 	lea %a15,[%a15]17904 <700045f0 <Cdisptab+0x160>>
5010058a:	c4 fe       	ld.a %a14,[%a15+]
5010058c:	54 f4       	ld.w %d4,[%a15]
5010058e:	2d 0e 00 00 	calli %a14
50100592:	0d 00 40 02 	rslcx 
50100596:	00 80       	rfe 
	...

501005a0 <__interrupt_45>:
501005a0:	e0 2d       	bisr 45
501005a2:	91 00 00 f7 	movh.a %a15,28672
501005a6:	d9 ff 78 74 	lea %a15,[%a15]17912 <700045f8 <Cdisptab+0x168>>
501005aa:	c4 fe       	ld.a %a14,[%a15+]
501005ac:	54 f4       	ld.w %d4,[%a15]
501005ae:	2d 0e 00 00 	calli %a14
501005b2:	0d 00 40 02 	rslcx 
501005b6:	00 80       	rfe 
	...

501005c0 <__interrupt_46>:
501005c0:	e0 2e       	bisr 46
501005c2:	91 00 00 f7 	movh.a %a15,28672
501005c6:	d9 ff 40 84 	lea %a15,[%a15]17920 <70004600 <Cdisptab+0x170>>
501005ca:	c4 fe       	ld.a %a14,[%a15+]
501005cc:	54 f4       	ld.w %d4,[%a15]
501005ce:	2d 0e 00 00 	calli %a14
501005d2:	0d 00 40 02 	rslcx 
501005d6:	00 80       	rfe 
	...

501005e0 <__interrupt_47>:
501005e0:	e0 2f       	bisr 47
501005e2:	91 00 00 f7 	movh.a %a15,28672
501005e6:	d9 ff 48 84 	lea %a15,[%a15]17928 <70004608 <Cdisptab+0x178>>
501005ea:	c4 fe       	ld.a %a14,[%a15+]
501005ec:	54 f4       	ld.w %d4,[%a15]
501005ee:	2d 0e 00 00 	calli %a14
501005f2:	0d 00 40 02 	rslcx 
501005f6:	00 80       	rfe 
	...

50100600 <__interrupt_48>:
50100600:	e0 30       	bisr 48
50100602:	91 00 00 f7 	movh.a %a15,28672
50100606:	d9 ff 50 84 	lea %a15,[%a15]17936 <70004610 <Cdisptab+0x180>>
5010060a:	c4 fe       	ld.a %a14,[%a15+]
5010060c:	54 f4       	ld.w %d4,[%a15]
5010060e:	2d 0e 00 00 	calli %a14
50100612:	0d 00 40 02 	rslcx 
50100616:	00 80       	rfe 
	...

50100620 <__interrupt_49>:
50100620:	e0 31       	bisr 49
50100622:	91 00 00 f7 	movh.a %a15,28672
50100626:	d9 ff 58 84 	lea %a15,[%a15]17944 <70004618 <Cdisptab+0x188>>
5010062a:	c4 fe       	ld.a %a14,[%a15+]
5010062c:	54 f4       	ld.w %d4,[%a15]
5010062e:	2d 0e 00 00 	calli %a14
50100632:	0d 00 40 02 	rslcx 
50100636:	00 80       	rfe 
	...

50100640 <__interrupt_50>:
50100640:	e0 32       	bisr 50
50100642:	91 00 00 f7 	movh.a %a15,28672
50100646:	d9 ff 60 84 	lea %a15,[%a15]17952 <70004620 <Cdisptab+0x190>>
5010064a:	c4 fe       	ld.a %a14,[%a15+]
5010064c:	54 f4       	ld.w %d4,[%a15]
5010064e:	2d 0e 00 00 	calli %a14
50100652:	0d 00 40 02 	rslcx 
50100656:	00 80       	rfe 
	...

50100660 <__interrupt_51>:
50100660:	e0 33       	bisr 51
50100662:	91 00 00 f7 	movh.a %a15,28672
50100666:	d9 ff 68 84 	lea %a15,[%a15]17960 <70004628 <Cdisptab+0x198>>
5010066a:	c4 fe       	ld.a %a14,[%a15+]
5010066c:	54 f4       	ld.w %d4,[%a15]
5010066e:	2d 0e 00 00 	calli %a14
50100672:	0d 00 40 02 	rslcx 
50100676:	00 80       	rfe 
	...

50100680 <__interrupt_52>:
50100680:	e0 34       	bisr 52
50100682:	91 00 00 f7 	movh.a %a15,28672
50100686:	d9 ff 70 84 	lea %a15,[%a15]17968 <70004630 <Cdisptab+0x1a0>>
5010068a:	c4 fe       	ld.a %a14,[%a15+]
5010068c:	54 f4       	ld.w %d4,[%a15]
5010068e:	2d 0e 00 00 	calli %a14
50100692:	0d 00 40 02 	rslcx 
50100696:	00 80       	rfe 
	...

501006a0 <__interrupt_53>:
501006a0:	e0 35       	bisr 53
501006a2:	91 00 00 f7 	movh.a %a15,28672
501006a6:	d9 ff 78 84 	lea %a15,[%a15]17976 <70004638 <Cdisptab+0x1a8>>
501006aa:	c4 fe       	ld.a %a14,[%a15+]
501006ac:	54 f4       	ld.w %d4,[%a15]
501006ae:	2d 0e 00 00 	calli %a14
501006b2:	0d 00 40 02 	rslcx 
501006b6:	00 80       	rfe 
	...

501006c0 <__interrupt_54>:
501006c0:	e0 36       	bisr 54
501006c2:	91 00 00 f7 	movh.a %a15,28672
501006c6:	d9 ff 40 94 	lea %a15,[%a15]17984 <70004640 <Cdisptab+0x1b0>>
501006ca:	c4 fe       	ld.a %a14,[%a15+]
501006cc:	54 f4       	ld.w %d4,[%a15]
501006ce:	2d 0e 00 00 	calli %a14
501006d2:	0d 00 40 02 	rslcx 
501006d6:	00 80       	rfe 
	...

501006e0 <__interrupt_55>:
501006e0:	e0 37       	bisr 55
501006e2:	91 00 00 f7 	movh.a %a15,28672
501006e6:	d9 ff 48 94 	lea %a15,[%a15]17992 <70004648 <Cdisptab+0x1b8>>
501006ea:	c4 fe       	ld.a %a14,[%a15+]
501006ec:	54 f4       	ld.w %d4,[%a15]
501006ee:	2d 0e 00 00 	calli %a14
501006f2:	0d 00 40 02 	rslcx 
501006f6:	00 80       	rfe 
	...

50100700 <__interrupt_56>:
50100700:	e0 38       	bisr 56
50100702:	91 00 00 f7 	movh.a %a15,28672
50100706:	d9 ff 50 94 	lea %a15,[%a15]18000 <70004650 <Cdisptab+0x1c0>>
5010070a:	c4 fe       	ld.a %a14,[%a15+]
5010070c:	54 f4       	ld.w %d4,[%a15]
5010070e:	2d 0e 00 00 	calli %a14
50100712:	0d 00 40 02 	rslcx 
50100716:	00 80       	rfe 
	...

50100720 <__interrupt_57>:
50100720:	e0 39       	bisr 57
50100722:	91 00 00 f7 	movh.a %a15,28672
50100726:	d9 ff 58 94 	lea %a15,[%a15]18008 <70004658 <Cdisptab+0x1c8>>
5010072a:	c4 fe       	ld.a %a14,[%a15+]
5010072c:	54 f4       	ld.w %d4,[%a15]
5010072e:	2d 0e 00 00 	calli %a14
50100732:	0d 00 40 02 	rslcx 
50100736:	00 80       	rfe 
	...

50100740 <__interrupt_58>:
50100740:	e0 3a       	bisr 58
50100742:	91 00 00 f7 	movh.a %a15,28672
50100746:	d9 ff 60 94 	lea %a15,[%a15]18016 <70004660 <Cdisptab+0x1d0>>
5010074a:	c4 fe       	ld.a %a14,[%a15+]
5010074c:	54 f4       	ld.w %d4,[%a15]
5010074e:	2d 0e 00 00 	calli %a14
50100752:	0d 00 40 02 	rslcx 
50100756:	00 80       	rfe 
	...

50100760 <__interrupt_59>:
50100760:	e0 3b       	bisr 59
50100762:	91 00 00 f7 	movh.a %a15,28672
50100766:	d9 ff 68 94 	lea %a15,[%a15]18024 <70004668 <Cdisptab+0x1d8>>
5010076a:	c4 fe       	ld.a %a14,[%a15+]
5010076c:	54 f4       	ld.w %d4,[%a15]
5010076e:	2d 0e 00 00 	calli %a14
50100772:	0d 00 40 02 	rslcx 
50100776:	00 80       	rfe 
	...

50100780 <__interrupt_60>:
50100780:	e0 3c       	bisr 60
50100782:	91 00 00 f7 	movh.a %a15,28672
50100786:	d9 ff 70 94 	lea %a15,[%a15]18032 <70004670 <Cdisptab+0x1e0>>
5010078a:	c4 fe       	ld.a %a14,[%a15+]
5010078c:	54 f4       	ld.w %d4,[%a15]
5010078e:	2d 0e 00 00 	calli %a14
50100792:	0d 00 40 02 	rslcx 
50100796:	00 80       	rfe 
	...

501007a0 <__interrupt_61>:
501007a0:	e0 3d       	bisr 61
501007a2:	91 00 00 f7 	movh.a %a15,28672
501007a6:	d9 ff 78 94 	lea %a15,[%a15]18040 <70004678 <Cdisptab+0x1e8>>
501007aa:	c4 fe       	ld.a %a14,[%a15+]
501007ac:	54 f4       	ld.w %d4,[%a15]
501007ae:	2d 0e 00 00 	calli %a14
501007b2:	0d 00 40 02 	rslcx 
501007b6:	00 80       	rfe 
	...

501007c0 <__interrupt_62>:
501007c0:	e0 3e       	bisr 62
501007c2:	91 00 00 f7 	movh.a %a15,28672
501007c6:	d9 ff 40 a4 	lea %a15,[%a15]18048 <70004680 <Cdisptab+0x1f0>>
501007ca:	c4 fe       	ld.a %a14,[%a15+]
501007cc:	54 f4       	ld.w %d4,[%a15]
501007ce:	2d 0e 00 00 	calli %a14
501007d2:	0d 00 40 02 	rslcx 
501007d6:	00 80       	rfe 
	...

501007e0 <__interrupt_63>:
501007e0:	e0 3f       	bisr 63
501007e2:	91 00 00 f7 	movh.a %a15,28672
501007e6:	d9 ff 48 a4 	lea %a15,[%a15]18056 <70004688 <Cdisptab+0x1f8>>
501007ea:	c4 fe       	ld.a %a14,[%a15+]
501007ec:	54 f4       	ld.w %d4,[%a15]
501007ee:	2d 0e 00 00 	calli %a14
501007f2:	0d 00 40 02 	rslcx 
501007f6:	00 80       	rfe 
	...

50100800 <__interrupt_64>:
50100800:	e0 40       	bisr 64
50100802:	91 00 00 f7 	movh.a %a15,28672
50100806:	d9 ff 50 a4 	lea %a15,[%a15]18064 <70004690 <Cdisptab+0x200>>
5010080a:	c4 fe       	ld.a %a14,[%a15+]
5010080c:	54 f4       	ld.w %d4,[%a15]
5010080e:	2d 0e 00 00 	calli %a14
50100812:	0d 00 40 02 	rslcx 
50100816:	00 80       	rfe 
	...

50100820 <__interrupt_65>:
50100820:	e0 41       	bisr 65
50100822:	91 00 00 f7 	movh.a %a15,28672
50100826:	d9 ff 58 a4 	lea %a15,[%a15]18072 <70004698 <Cdisptab+0x208>>
5010082a:	c4 fe       	ld.a %a14,[%a15+]
5010082c:	54 f4       	ld.w %d4,[%a15]
5010082e:	2d 0e 00 00 	calli %a14
50100832:	0d 00 40 02 	rslcx 
50100836:	00 80       	rfe 
	...

50100840 <__interrupt_66>:
50100840:	e0 42       	bisr 66
50100842:	91 00 00 f7 	movh.a %a15,28672
50100846:	d9 ff 60 a4 	lea %a15,[%a15]18080 <700046a0 <Cdisptab+0x210>>
5010084a:	c4 fe       	ld.a %a14,[%a15+]
5010084c:	54 f4       	ld.w %d4,[%a15]
5010084e:	2d 0e 00 00 	calli %a14
50100852:	0d 00 40 02 	rslcx 
50100856:	00 80       	rfe 
	...

50100860 <__interrupt_67>:
50100860:	e0 43       	bisr 67
50100862:	91 00 00 f7 	movh.a %a15,28672
50100866:	d9 ff 68 a4 	lea %a15,[%a15]18088 <700046a8 <Cdisptab+0x218>>
5010086a:	c4 fe       	ld.a %a14,[%a15+]
5010086c:	54 f4       	ld.w %d4,[%a15]
5010086e:	2d 0e 00 00 	calli %a14
50100872:	0d 00 40 02 	rslcx 
50100876:	00 80       	rfe 
	...

50100880 <__interrupt_68>:
50100880:	e0 44       	bisr 68
50100882:	91 00 00 f7 	movh.a %a15,28672
50100886:	d9 ff 70 a4 	lea %a15,[%a15]18096 <700046b0 <Cdisptab+0x220>>
5010088a:	c4 fe       	ld.a %a14,[%a15+]
5010088c:	54 f4       	ld.w %d4,[%a15]
5010088e:	2d 0e 00 00 	calli %a14
50100892:	0d 00 40 02 	rslcx 
50100896:	00 80       	rfe 
	...

501008a0 <__interrupt_69>:
501008a0:	e0 45       	bisr 69
501008a2:	91 00 00 f7 	movh.a %a15,28672
501008a6:	d9 ff 78 a4 	lea %a15,[%a15]18104 <700046b8 <Cdisptab+0x228>>
501008aa:	c4 fe       	ld.a %a14,[%a15+]
501008ac:	54 f4       	ld.w %d4,[%a15]
501008ae:	2d 0e 00 00 	calli %a14
501008b2:	0d 00 40 02 	rslcx 
501008b6:	00 80       	rfe 
	...

501008c0 <__interrupt_70>:
501008c0:	e0 46       	bisr 70
501008c2:	91 00 00 f7 	movh.a %a15,28672
501008c6:	d9 ff 40 b4 	lea %a15,[%a15]18112 <700046c0 <Cdisptab+0x230>>
501008ca:	c4 fe       	ld.a %a14,[%a15+]
501008cc:	54 f4       	ld.w %d4,[%a15]
501008ce:	2d 0e 00 00 	calli %a14
501008d2:	0d 00 40 02 	rslcx 
501008d6:	00 80       	rfe 
	...

501008e0 <__interrupt_71>:
501008e0:	e0 47       	bisr 71
501008e2:	91 00 00 f7 	movh.a %a15,28672
501008e6:	d9 ff 48 b4 	lea %a15,[%a15]18120 <700046c8 <Cdisptab+0x238>>
501008ea:	c4 fe       	ld.a %a14,[%a15+]
501008ec:	54 f4       	ld.w %d4,[%a15]
501008ee:	2d 0e 00 00 	calli %a14
501008f2:	0d 00 40 02 	rslcx 
501008f6:	00 80       	rfe 
	...

50100900 <__interrupt_72>:
50100900:	e0 48       	bisr 72
50100902:	91 00 00 f7 	movh.a %a15,28672
50100906:	d9 ff 50 b4 	lea %a15,[%a15]18128 <700046d0 <Cdisptab+0x240>>
5010090a:	c4 fe       	ld.a %a14,[%a15+]
5010090c:	54 f4       	ld.w %d4,[%a15]
5010090e:	2d 0e 00 00 	calli %a14
50100912:	0d 00 40 02 	rslcx 
50100916:	00 80       	rfe 
	...

50100920 <__interrupt_73>:
50100920:	e0 49       	bisr 73
50100922:	91 00 00 f7 	movh.a %a15,28672
50100926:	d9 ff 58 b4 	lea %a15,[%a15]18136 <700046d8 <Cdisptab+0x248>>
5010092a:	c4 fe       	ld.a %a14,[%a15+]
5010092c:	54 f4       	ld.w %d4,[%a15]
5010092e:	2d 0e 00 00 	calli %a14
50100932:	0d 00 40 02 	rslcx 
50100936:	00 80       	rfe 
	...

50100940 <__interrupt_74>:
50100940:	e0 4a       	bisr 74
50100942:	91 00 00 f7 	movh.a %a15,28672
50100946:	d9 ff 60 b4 	lea %a15,[%a15]18144 <700046e0 <Cdisptab+0x250>>
5010094a:	c4 fe       	ld.a %a14,[%a15+]
5010094c:	54 f4       	ld.w %d4,[%a15]
5010094e:	2d 0e 00 00 	calli %a14
50100952:	0d 00 40 02 	rslcx 
50100956:	00 80       	rfe 
	...

50100960 <__interrupt_75>:
50100960:	e0 4b       	bisr 75
50100962:	91 00 00 f7 	movh.a %a15,28672
50100966:	d9 ff 68 b4 	lea %a15,[%a15]18152 <700046e8 <Cdisptab+0x258>>
5010096a:	c4 fe       	ld.a %a14,[%a15+]
5010096c:	54 f4       	ld.w %d4,[%a15]
5010096e:	2d 0e 00 00 	calli %a14
50100972:	0d 00 40 02 	rslcx 
50100976:	00 80       	rfe 
	...

50100980 <__interrupt_76>:
50100980:	e0 4c       	bisr 76
50100982:	91 00 00 f7 	movh.a %a15,28672
50100986:	d9 ff 70 b4 	lea %a15,[%a15]18160 <700046f0 <Cdisptab+0x260>>
5010098a:	c4 fe       	ld.a %a14,[%a15+]
5010098c:	54 f4       	ld.w %d4,[%a15]
5010098e:	2d 0e 00 00 	calli %a14
50100992:	0d 00 40 02 	rslcx 
50100996:	00 80       	rfe 
	...

501009a0 <__interrupt_77>:
501009a0:	e0 4d       	bisr 77
501009a2:	91 00 00 f7 	movh.a %a15,28672
501009a6:	d9 ff 78 b4 	lea %a15,[%a15]18168 <700046f8 <Cdisptab+0x268>>
501009aa:	c4 fe       	ld.a %a14,[%a15+]
501009ac:	54 f4       	ld.w %d4,[%a15]
501009ae:	2d 0e 00 00 	calli %a14
501009b2:	0d 00 40 02 	rslcx 
501009b6:	00 80       	rfe 
	...

501009c0 <__interrupt_78>:
501009c0:	e0 4e       	bisr 78
501009c2:	91 00 00 f7 	movh.a %a15,28672
501009c6:	d9 ff 40 c4 	lea %a15,[%a15]18176 <70004700 <Cdisptab+0x270>>
501009ca:	c4 fe       	ld.a %a14,[%a15+]
501009cc:	54 f4       	ld.w %d4,[%a15]
501009ce:	2d 0e 00 00 	calli %a14
501009d2:	0d 00 40 02 	rslcx 
501009d6:	00 80       	rfe 
	...

501009e0 <__interrupt_79>:
501009e0:	e0 4f       	bisr 79
501009e2:	91 00 00 f7 	movh.a %a15,28672
501009e6:	d9 ff 48 c4 	lea %a15,[%a15]18184 <70004708 <Cdisptab+0x278>>
501009ea:	c4 fe       	ld.a %a14,[%a15+]
501009ec:	54 f4       	ld.w %d4,[%a15]
501009ee:	2d 0e 00 00 	calli %a14
501009f2:	0d 00 40 02 	rslcx 
501009f6:	00 80       	rfe 
	...

50100a00 <__interrupt_80>:
50100a00:	e0 50       	bisr 80
50100a02:	91 00 00 f7 	movh.a %a15,28672
50100a06:	d9 ff 50 c4 	lea %a15,[%a15]18192 <70004710 <Cdisptab+0x280>>
50100a0a:	c4 fe       	ld.a %a14,[%a15+]
50100a0c:	54 f4       	ld.w %d4,[%a15]
50100a0e:	2d 0e 00 00 	calli %a14
50100a12:	0d 00 40 02 	rslcx 
50100a16:	00 80       	rfe 
	...

50100a20 <__interrupt_81>:
50100a20:	e0 51       	bisr 81
50100a22:	91 00 00 f7 	movh.a %a15,28672
50100a26:	d9 ff 58 c4 	lea %a15,[%a15]18200 <70004718 <Cdisptab+0x288>>
50100a2a:	c4 fe       	ld.a %a14,[%a15+]
50100a2c:	54 f4       	ld.w %d4,[%a15]
50100a2e:	2d 0e 00 00 	calli %a14
50100a32:	0d 00 40 02 	rslcx 
50100a36:	00 80       	rfe 
	...

50100a40 <__interrupt_82>:
50100a40:	e0 52       	bisr 82
50100a42:	91 00 00 f7 	movh.a %a15,28672
50100a46:	d9 ff 60 c4 	lea %a15,[%a15]18208 <70004720 <Cdisptab+0x290>>
50100a4a:	c4 fe       	ld.a %a14,[%a15+]
50100a4c:	54 f4       	ld.w %d4,[%a15]
50100a4e:	2d 0e 00 00 	calli %a14
50100a52:	0d 00 40 02 	rslcx 
50100a56:	00 80       	rfe 
	...

50100a60 <__interrupt_83>:
50100a60:	e0 53       	bisr 83
50100a62:	91 00 00 f7 	movh.a %a15,28672
50100a66:	d9 ff 68 c4 	lea %a15,[%a15]18216 <70004728 <Cdisptab+0x298>>
50100a6a:	c4 fe       	ld.a %a14,[%a15+]
50100a6c:	54 f4       	ld.w %d4,[%a15]
50100a6e:	2d 0e 00 00 	calli %a14
50100a72:	0d 00 40 02 	rslcx 
50100a76:	00 80       	rfe 
	...

50100a80 <__interrupt_84>:
50100a80:	e0 54       	bisr 84
50100a82:	91 00 00 f7 	movh.a %a15,28672
50100a86:	d9 ff 70 c4 	lea %a15,[%a15]18224 <70004730 <Cdisptab+0x2a0>>
50100a8a:	c4 fe       	ld.a %a14,[%a15+]
50100a8c:	54 f4       	ld.w %d4,[%a15]
50100a8e:	2d 0e 00 00 	calli %a14
50100a92:	0d 00 40 02 	rslcx 
50100a96:	00 80       	rfe 
	...

50100aa0 <__interrupt_85>:
50100aa0:	e0 55       	bisr 85
50100aa2:	91 00 00 f7 	movh.a %a15,28672
50100aa6:	d9 ff 78 c4 	lea %a15,[%a15]18232 <70004738 <Cdisptab+0x2a8>>
50100aaa:	c4 fe       	ld.a %a14,[%a15+]
50100aac:	54 f4       	ld.w %d4,[%a15]
50100aae:	2d 0e 00 00 	calli %a14
50100ab2:	0d 00 40 02 	rslcx 
50100ab6:	00 80       	rfe 
	...

50100ac0 <__interrupt_86>:
50100ac0:	e0 56       	bisr 86
50100ac2:	91 00 00 f7 	movh.a %a15,28672
50100ac6:	d9 ff 40 d4 	lea %a15,[%a15]18240 <70004740 <Cdisptab+0x2b0>>
50100aca:	c4 fe       	ld.a %a14,[%a15+]
50100acc:	54 f4       	ld.w %d4,[%a15]
50100ace:	2d 0e 00 00 	calli %a14
50100ad2:	0d 00 40 02 	rslcx 
50100ad6:	00 80       	rfe 
	...

50100ae0 <__interrupt_87>:
50100ae0:	e0 57       	bisr 87
50100ae2:	91 00 00 f7 	movh.a %a15,28672
50100ae6:	d9 ff 48 d4 	lea %a15,[%a15]18248 <70004748 <Cdisptab+0x2b8>>
50100aea:	c4 fe       	ld.a %a14,[%a15+]
50100aec:	54 f4       	ld.w %d4,[%a15]
50100aee:	2d 0e 00 00 	calli %a14
50100af2:	0d 00 40 02 	rslcx 
50100af6:	00 80       	rfe 
	...

50100b00 <__interrupt_88>:
50100b00:	e0 58       	bisr 88
50100b02:	91 00 00 f7 	movh.a %a15,28672
50100b06:	d9 ff 50 d4 	lea %a15,[%a15]18256 <70004750 <Cdisptab+0x2c0>>
50100b0a:	c4 fe       	ld.a %a14,[%a15+]
50100b0c:	54 f4       	ld.w %d4,[%a15]
50100b0e:	2d 0e 00 00 	calli %a14
50100b12:	0d 00 40 02 	rslcx 
50100b16:	00 80       	rfe 
	...

50100b20 <__interrupt_89>:
50100b20:	e0 59       	bisr 89
50100b22:	91 00 00 f7 	movh.a %a15,28672
50100b26:	d9 ff 58 d4 	lea %a15,[%a15]18264 <70004758 <Cdisptab+0x2c8>>
50100b2a:	c4 fe       	ld.a %a14,[%a15+]
50100b2c:	54 f4       	ld.w %d4,[%a15]
50100b2e:	2d 0e 00 00 	calli %a14
50100b32:	0d 00 40 02 	rslcx 
50100b36:	00 80       	rfe 
	...

50100b40 <__interrupt_90>:
50100b40:	e0 5a       	bisr 90
50100b42:	91 00 00 f7 	movh.a %a15,28672
50100b46:	d9 ff 60 d4 	lea %a15,[%a15]18272 <70004760 <Cdisptab+0x2d0>>
50100b4a:	c4 fe       	ld.a %a14,[%a15+]
50100b4c:	54 f4       	ld.w %d4,[%a15]
50100b4e:	2d 0e 00 00 	calli %a14
50100b52:	0d 00 40 02 	rslcx 
50100b56:	00 80       	rfe 
	...

50100b60 <__interrupt_91>:
50100b60:	e0 5b       	bisr 91
50100b62:	91 00 00 f7 	movh.a %a15,28672
50100b66:	d9 ff 68 d4 	lea %a15,[%a15]18280 <70004768 <Cdisptab+0x2d8>>
50100b6a:	c4 fe       	ld.a %a14,[%a15+]
50100b6c:	54 f4       	ld.w %d4,[%a15]
50100b6e:	2d 0e 00 00 	calli %a14
50100b72:	0d 00 40 02 	rslcx 
50100b76:	00 80       	rfe 
	...

50100b80 <__interrupt_92>:
50100b80:	e0 5c       	bisr 92
50100b82:	91 00 00 f7 	movh.a %a15,28672
50100b86:	d9 ff 70 d4 	lea %a15,[%a15]18288 <70004770 <Cdisptab+0x2e0>>
50100b8a:	c4 fe       	ld.a %a14,[%a15+]
50100b8c:	54 f4       	ld.w %d4,[%a15]
50100b8e:	2d 0e 00 00 	calli %a14
50100b92:	0d 00 40 02 	rslcx 
50100b96:	00 80       	rfe 
	...

50100ba0 <__interrupt_93>:
50100ba0:	e0 5d       	bisr 93
50100ba2:	91 00 00 f7 	movh.a %a15,28672
50100ba6:	d9 ff 78 d4 	lea %a15,[%a15]18296 <70004778 <Cdisptab+0x2e8>>
50100baa:	c4 fe       	ld.a %a14,[%a15+]
50100bac:	54 f4       	ld.w %d4,[%a15]
50100bae:	2d 0e 00 00 	calli %a14
50100bb2:	0d 00 40 02 	rslcx 
50100bb6:	00 80       	rfe 
	...

50100bc0 <__interrupt_94>:
50100bc0:	e0 5e       	bisr 94
50100bc2:	91 00 00 f7 	movh.a %a15,28672
50100bc6:	d9 ff 40 e4 	lea %a15,[%a15]18304 <70004780 <Cdisptab+0x2f0>>
50100bca:	c4 fe       	ld.a %a14,[%a15+]
50100bcc:	54 f4       	ld.w %d4,[%a15]
50100bce:	2d 0e 00 00 	calli %a14
50100bd2:	0d 00 40 02 	rslcx 
50100bd6:	00 80       	rfe 
	...

50100be0 <__interrupt_95>:
50100be0:	e0 5f       	bisr 95
50100be2:	91 00 00 f7 	movh.a %a15,28672
50100be6:	d9 ff 48 e4 	lea %a15,[%a15]18312 <70004788 <Cdisptab+0x2f8>>
50100bea:	c4 fe       	ld.a %a14,[%a15+]
50100bec:	54 f4       	ld.w %d4,[%a15]
50100bee:	2d 0e 00 00 	calli %a14
50100bf2:	0d 00 40 02 	rslcx 
50100bf6:	00 80       	rfe 
	...

50100c00 <__interrupt_96>:
50100c00:	e0 60       	bisr 96
50100c02:	91 00 00 f7 	movh.a %a15,28672
50100c06:	d9 ff 50 e4 	lea %a15,[%a15]18320 <70004790 <Cdisptab+0x300>>
50100c0a:	c4 fe       	ld.a %a14,[%a15+]
50100c0c:	54 f4       	ld.w %d4,[%a15]
50100c0e:	2d 0e 00 00 	calli %a14
50100c12:	0d 00 40 02 	rslcx 
50100c16:	00 80       	rfe 
	...

50100c20 <__interrupt_97>:
50100c20:	e0 61       	bisr 97
50100c22:	91 00 00 f7 	movh.a %a15,28672
50100c26:	d9 ff 58 e4 	lea %a15,[%a15]18328 <70004798 <Cdisptab+0x308>>
50100c2a:	c4 fe       	ld.a %a14,[%a15+]
50100c2c:	54 f4       	ld.w %d4,[%a15]
50100c2e:	2d 0e 00 00 	calli %a14
50100c32:	0d 00 40 02 	rslcx 
50100c36:	00 80       	rfe 
	...

50100c40 <__interrupt_98>:
50100c40:	e0 62       	bisr 98
50100c42:	91 00 00 f7 	movh.a %a15,28672
50100c46:	d9 ff 60 e4 	lea %a15,[%a15]18336 <700047a0 <Cdisptab+0x310>>
50100c4a:	c4 fe       	ld.a %a14,[%a15+]
50100c4c:	54 f4       	ld.w %d4,[%a15]
50100c4e:	2d 0e 00 00 	calli %a14
50100c52:	0d 00 40 02 	rslcx 
50100c56:	00 80       	rfe 
	...

50100c60 <__interrupt_99>:
50100c60:	e0 63       	bisr 99
50100c62:	91 00 00 f7 	movh.a %a15,28672
50100c66:	d9 ff 68 e4 	lea %a15,[%a15]18344 <700047a8 <Cdisptab+0x318>>
50100c6a:	c4 fe       	ld.a %a14,[%a15+]
50100c6c:	54 f4       	ld.w %d4,[%a15]
50100c6e:	2d 0e 00 00 	calli %a14
50100c72:	0d 00 40 02 	rslcx 
50100c76:	00 80       	rfe 
	...

50100c80 <__interrupt_100>:
50100c80:	e0 64       	bisr 100
50100c82:	91 00 00 f7 	movh.a %a15,28672
50100c86:	d9 ff 70 e4 	lea %a15,[%a15]18352 <700047b0 <Cdisptab+0x320>>
50100c8a:	c4 fe       	ld.a %a14,[%a15+]
50100c8c:	54 f4       	ld.w %d4,[%a15]
50100c8e:	2d 0e 00 00 	calli %a14
50100c92:	0d 00 40 02 	rslcx 
50100c96:	00 80       	rfe 
	...

50100ca0 <__interrupt_101>:
50100ca0:	e0 65       	bisr 101
50100ca2:	91 00 00 f7 	movh.a %a15,28672
50100ca6:	d9 ff 78 e4 	lea %a15,[%a15]18360 <700047b8 <Cdisptab+0x328>>
50100caa:	c4 fe       	ld.a %a14,[%a15+]
50100cac:	54 f4       	ld.w %d4,[%a15]
50100cae:	2d 0e 00 00 	calli %a14
50100cb2:	0d 00 40 02 	rslcx 
50100cb6:	00 80       	rfe 
	...

50100cc0 <__interrupt_102>:
50100cc0:	e0 66       	bisr 102
50100cc2:	91 00 00 f7 	movh.a %a15,28672
50100cc6:	d9 ff 40 f4 	lea %a15,[%a15]18368 <700047c0 <Cdisptab+0x330>>
50100cca:	c4 fe       	ld.a %a14,[%a15+]
50100ccc:	54 f4       	ld.w %d4,[%a15]
50100cce:	2d 0e 00 00 	calli %a14
50100cd2:	0d 00 40 02 	rslcx 
50100cd6:	00 80       	rfe 
	...

50100ce0 <__interrupt_103>:
50100ce0:	e0 67       	bisr 103
50100ce2:	91 00 00 f7 	movh.a %a15,28672
50100ce6:	d9 ff 48 f4 	lea %a15,[%a15]18376 <700047c8 <Cdisptab+0x338>>
50100cea:	c4 fe       	ld.a %a14,[%a15+]
50100cec:	54 f4       	ld.w %d4,[%a15]
50100cee:	2d 0e 00 00 	calli %a14
50100cf2:	0d 00 40 02 	rslcx 
50100cf6:	00 80       	rfe 
	...

50100d00 <__interrupt_104>:
50100d00:	e0 68       	bisr 104
50100d02:	91 00 00 f7 	movh.a %a15,28672
50100d06:	d9 ff 50 f4 	lea %a15,[%a15]18384 <700047d0 <Cdisptab+0x340>>
50100d0a:	c4 fe       	ld.a %a14,[%a15+]
50100d0c:	54 f4       	ld.w %d4,[%a15]
50100d0e:	2d 0e 00 00 	calli %a14
50100d12:	0d 00 40 02 	rslcx 
50100d16:	00 80       	rfe 
	...

50100d20 <__interrupt_105>:
50100d20:	e0 69       	bisr 105
50100d22:	91 00 00 f7 	movh.a %a15,28672
50100d26:	d9 ff 58 f4 	lea %a15,[%a15]18392 <700047d8 <Cdisptab+0x348>>
50100d2a:	c4 fe       	ld.a %a14,[%a15+]
50100d2c:	54 f4       	ld.w %d4,[%a15]
50100d2e:	2d 0e 00 00 	calli %a14
50100d32:	0d 00 40 02 	rslcx 
50100d36:	00 80       	rfe 
	...

50100d40 <__interrupt_106>:
50100d40:	e0 6a       	bisr 106
50100d42:	91 00 00 f7 	movh.a %a15,28672
50100d46:	d9 ff 60 f4 	lea %a15,[%a15]18400 <700047e0 <Cdisptab+0x350>>
50100d4a:	c4 fe       	ld.a %a14,[%a15+]
50100d4c:	54 f4       	ld.w %d4,[%a15]
50100d4e:	2d 0e 00 00 	calli %a14
50100d52:	0d 00 40 02 	rslcx 
50100d56:	00 80       	rfe 
	...

50100d60 <__interrupt_107>:
50100d60:	e0 6b       	bisr 107
50100d62:	91 00 00 f7 	movh.a %a15,28672
50100d66:	d9 ff 68 f4 	lea %a15,[%a15]18408 <700047e8 <Cdisptab+0x358>>
50100d6a:	c4 fe       	ld.a %a14,[%a15+]
50100d6c:	54 f4       	ld.w %d4,[%a15]
50100d6e:	2d 0e 00 00 	calli %a14
50100d72:	0d 00 40 02 	rslcx 
50100d76:	00 80       	rfe 
	...

50100d80 <__interrupt_108>:
50100d80:	e0 6c       	bisr 108
50100d82:	91 00 00 f7 	movh.a %a15,28672
50100d86:	d9 ff 70 f4 	lea %a15,[%a15]18416 <700047f0 <Cdisptab+0x360>>
50100d8a:	c4 fe       	ld.a %a14,[%a15+]
50100d8c:	54 f4       	ld.w %d4,[%a15]
50100d8e:	2d 0e 00 00 	calli %a14
50100d92:	0d 00 40 02 	rslcx 
50100d96:	00 80       	rfe 
	...

50100da0 <__interrupt_109>:
50100da0:	e0 6d       	bisr 109
50100da2:	91 00 00 f7 	movh.a %a15,28672
50100da6:	d9 ff 78 f4 	lea %a15,[%a15]18424 <700047f8 <Cdisptab+0x368>>
50100daa:	c4 fe       	ld.a %a14,[%a15+]
50100dac:	54 f4       	ld.w %d4,[%a15]
50100dae:	2d 0e 00 00 	calli %a14
50100db2:	0d 00 40 02 	rslcx 
50100db6:	00 80       	rfe 
	...

50100dc0 <__interrupt_110>:
50100dc0:	e0 6e       	bisr 110
50100dc2:	91 00 00 f7 	movh.a %a15,28672
50100dc6:	d9 ff 80 04 	lea %a15,[%a15]18432 <70004800 <Cdisptab+0x370>>
50100dca:	c4 fe       	ld.a %a14,[%a15+]
50100dcc:	54 f4       	ld.w %d4,[%a15]
50100dce:	2d 0e 00 00 	calli %a14
50100dd2:	0d 00 40 02 	rslcx 
50100dd6:	00 80       	rfe 
	...

50100de0 <__interrupt_111>:
50100de0:	e0 6f       	bisr 111
50100de2:	91 00 00 f7 	movh.a %a15,28672
50100de6:	d9 ff 88 04 	lea %a15,[%a15]18440 <70004808 <Cdisptab+0x378>>
50100dea:	c4 fe       	ld.a %a14,[%a15+]
50100dec:	54 f4       	ld.w %d4,[%a15]
50100dee:	2d 0e 00 00 	calli %a14
50100df2:	0d 00 40 02 	rslcx 
50100df6:	00 80       	rfe 
	...

50100e00 <__interrupt_112>:
50100e00:	e0 70       	bisr 112
50100e02:	91 00 00 f7 	movh.a %a15,28672
50100e06:	d9 ff 90 04 	lea %a15,[%a15]18448 <70004810 <Cdisptab+0x380>>
50100e0a:	c4 fe       	ld.a %a14,[%a15+]
50100e0c:	54 f4       	ld.w %d4,[%a15]
50100e0e:	2d 0e 00 00 	calli %a14
50100e12:	0d 00 40 02 	rslcx 
50100e16:	00 80       	rfe 
	...

50100e20 <__interrupt_113>:
50100e20:	e0 71       	bisr 113
50100e22:	91 00 00 f7 	movh.a %a15,28672
50100e26:	d9 ff 98 04 	lea %a15,[%a15]18456 <70004818 <Cdisptab+0x388>>
50100e2a:	c4 fe       	ld.a %a14,[%a15+]
50100e2c:	54 f4       	ld.w %d4,[%a15]
50100e2e:	2d 0e 00 00 	calli %a14
50100e32:	0d 00 40 02 	rslcx 
50100e36:	00 80       	rfe 
	...

50100e40 <__interrupt_114>:
50100e40:	e0 72       	bisr 114
50100e42:	91 00 00 f7 	movh.a %a15,28672
50100e46:	d9 ff a0 04 	lea %a15,[%a15]18464 <70004820 <Cdisptab+0x390>>
50100e4a:	c4 fe       	ld.a %a14,[%a15+]
50100e4c:	54 f4       	ld.w %d4,[%a15]
50100e4e:	2d 0e 00 00 	calli %a14
50100e52:	0d 00 40 02 	rslcx 
50100e56:	00 80       	rfe 
	...

50100e60 <__interrupt_115>:
50100e60:	e0 73       	bisr 115
50100e62:	91 00 00 f7 	movh.a %a15,28672
50100e66:	d9 ff a8 04 	lea %a15,[%a15]18472 <70004828 <Cdisptab+0x398>>
50100e6a:	c4 fe       	ld.a %a14,[%a15+]
50100e6c:	54 f4       	ld.w %d4,[%a15]
50100e6e:	2d 0e 00 00 	calli %a14
50100e72:	0d 00 40 02 	rslcx 
50100e76:	00 80       	rfe 
	...

50100e80 <__interrupt_116>:
50100e80:	e0 74       	bisr 116
50100e82:	91 00 00 f7 	movh.a %a15,28672
50100e86:	d9 ff b0 04 	lea %a15,[%a15]18480 <70004830 <Cdisptab+0x3a0>>
50100e8a:	c4 fe       	ld.a %a14,[%a15+]
50100e8c:	54 f4       	ld.w %d4,[%a15]
50100e8e:	2d 0e 00 00 	calli %a14
50100e92:	0d 00 40 02 	rslcx 
50100e96:	00 80       	rfe 
	...

50100ea0 <__interrupt_117>:
50100ea0:	e0 75       	bisr 117
50100ea2:	91 00 00 f7 	movh.a %a15,28672
50100ea6:	d9 ff b8 04 	lea %a15,[%a15]18488 <70004838 <Cdisptab+0x3a8>>
50100eaa:	c4 fe       	ld.a %a14,[%a15+]
50100eac:	54 f4       	ld.w %d4,[%a15]
50100eae:	2d 0e 00 00 	calli %a14
50100eb2:	0d 00 40 02 	rslcx 
50100eb6:	00 80       	rfe 
	...

50100ec0 <__interrupt_118>:
50100ec0:	e0 76       	bisr 118
50100ec2:	91 00 00 f7 	movh.a %a15,28672
50100ec6:	d9 ff 80 14 	lea %a15,[%a15]18496 <70004840 <Cdisptab+0x3b0>>
50100eca:	c4 fe       	ld.a %a14,[%a15+]
50100ecc:	54 f4       	ld.w %d4,[%a15]
50100ece:	2d 0e 00 00 	calli %a14
50100ed2:	0d 00 40 02 	rslcx 
50100ed6:	00 80       	rfe 
	...

50100ee0 <__interrupt_119>:
50100ee0:	e0 77       	bisr 119
50100ee2:	91 00 00 f7 	movh.a %a15,28672
50100ee6:	d9 ff 88 14 	lea %a15,[%a15]18504 <70004848 <Cdisptab+0x3b8>>
50100eea:	c4 fe       	ld.a %a14,[%a15+]
50100eec:	54 f4       	ld.w %d4,[%a15]
50100eee:	2d 0e 00 00 	calli %a14
50100ef2:	0d 00 40 02 	rslcx 
50100ef6:	00 80       	rfe 
	...

50100f00 <__interrupt_120>:
50100f00:	e0 78       	bisr 120
50100f02:	91 00 00 f7 	movh.a %a15,28672
50100f06:	d9 ff 90 14 	lea %a15,[%a15]18512 <70004850 <Cdisptab+0x3c0>>
50100f0a:	c4 fe       	ld.a %a14,[%a15+]
50100f0c:	54 f4       	ld.w %d4,[%a15]
50100f0e:	2d 0e 00 00 	calli %a14
50100f12:	0d 00 40 02 	rslcx 
50100f16:	00 80       	rfe 
	...

50100f20 <__interrupt_121>:
50100f20:	e0 79       	bisr 121
50100f22:	91 00 00 f7 	movh.a %a15,28672
50100f26:	d9 ff 98 14 	lea %a15,[%a15]18520 <70004858 <Cdisptab+0x3c8>>
50100f2a:	c4 fe       	ld.a %a14,[%a15+]
50100f2c:	54 f4       	ld.w %d4,[%a15]
50100f2e:	2d 0e 00 00 	calli %a14
50100f32:	0d 00 40 02 	rslcx 
50100f36:	00 80       	rfe 
	...

50100f40 <__interrupt_122>:
50100f40:	e0 7a       	bisr 122
50100f42:	91 00 00 f7 	movh.a %a15,28672
50100f46:	d9 ff a0 14 	lea %a15,[%a15]18528 <70004860 <Cdisptab+0x3d0>>
50100f4a:	c4 fe       	ld.a %a14,[%a15+]
50100f4c:	54 f4       	ld.w %d4,[%a15]
50100f4e:	2d 0e 00 00 	calli %a14
50100f52:	0d 00 40 02 	rslcx 
50100f56:	00 80       	rfe 
	...

50100f60 <__interrupt_123>:
50100f60:	e0 7b       	bisr 123
50100f62:	91 00 00 f7 	movh.a %a15,28672
50100f66:	d9 ff a8 14 	lea %a15,[%a15]18536 <70004868 <Cdisptab+0x3d8>>
50100f6a:	c4 fe       	ld.a %a14,[%a15+]
50100f6c:	54 f4       	ld.w %d4,[%a15]
50100f6e:	2d 0e 00 00 	calli %a14
50100f72:	0d 00 40 02 	rslcx 
50100f76:	00 80       	rfe 
	...

50100f80 <__interrupt_124>:
50100f80:	e0 7c       	bisr 124
50100f82:	91 00 00 f7 	movh.a %a15,28672
50100f86:	d9 ff b0 14 	lea %a15,[%a15]18544 <70004870 <Cdisptab+0x3e0>>
50100f8a:	c4 fe       	ld.a %a14,[%a15+]
50100f8c:	54 f4       	ld.w %d4,[%a15]
50100f8e:	2d 0e 00 00 	calli %a14
50100f92:	0d 00 40 02 	rslcx 
50100f96:	00 80       	rfe 
	...

50100fa0 <__interrupt_125>:
50100fa0:	e0 7d       	bisr 125
50100fa2:	91 00 00 f7 	movh.a %a15,28672
50100fa6:	d9 ff b8 14 	lea %a15,[%a15]18552 <70004878 <Cdisptab+0x3e8>>
50100faa:	c4 fe       	ld.a %a14,[%a15+]
50100fac:	54 f4       	ld.w %d4,[%a15]
50100fae:	2d 0e 00 00 	calli %a14
50100fb2:	0d 00 40 02 	rslcx 
50100fb6:	00 80       	rfe 
	...

50100fc0 <__interrupt_126>:
50100fc0:	e0 7e       	bisr 126
50100fc2:	91 00 00 f7 	movh.a %a15,28672
50100fc6:	d9 ff 80 24 	lea %a15,[%a15]18560 <70004880 <Cdisptab+0x3f0>>
50100fca:	c4 fe       	ld.a %a14,[%a15+]
50100fcc:	54 f4       	ld.w %d4,[%a15]
50100fce:	2d 0e 00 00 	calli %a14
50100fd2:	0d 00 40 02 	rslcx 
50100fd6:	00 80       	rfe 
	...

50100fe0 <__interrupt_127>:
50100fe0:	e0 7f       	bisr 127
50100fe2:	91 00 00 f7 	movh.a %a15,28672
50100fe6:	d9 ff 88 24 	lea %a15,[%a15]18568 <70004888 <Cdisptab+0x3f8>>
50100fea:	c4 fe       	ld.a %a14,[%a15+]
50100fec:	54 f4       	ld.w %d4,[%a15]
50100fee:	2d 0e 00 00 	calli %a14
50100ff2:	0d 00 40 02 	rslcx 
50100ff6:	00 80       	rfe 
	...

50101000 <__interrupt_128>:
50101000:	e0 80       	bisr 128
50101002:	91 00 00 f7 	movh.a %a15,28672
50101006:	d9 ff 90 24 	lea %a15,[%a15]18576 <70004890 <Cdisptab+0x400>>
5010100a:	c4 fe       	ld.a %a14,[%a15+]
5010100c:	54 f4       	ld.w %d4,[%a15]
5010100e:	2d 0e 00 00 	calli %a14
50101012:	0d 00 40 02 	rslcx 
50101016:	00 80       	rfe 
	...

50101020 <__interrupt_129>:
50101020:	e0 81       	bisr 129
50101022:	91 00 00 f7 	movh.a %a15,28672
50101026:	d9 ff 98 24 	lea %a15,[%a15]18584 <70004898 <Cdisptab+0x408>>
5010102a:	c4 fe       	ld.a %a14,[%a15+]
5010102c:	54 f4       	ld.w %d4,[%a15]
5010102e:	2d 0e 00 00 	calli %a14
50101032:	0d 00 40 02 	rslcx 
50101036:	00 80       	rfe 
	...

50101040 <__interrupt_130>:
50101040:	e0 82       	bisr 130
50101042:	91 00 00 f7 	movh.a %a15,28672
50101046:	d9 ff a0 24 	lea %a15,[%a15]18592 <700048a0 <Cdisptab+0x410>>
5010104a:	c4 fe       	ld.a %a14,[%a15+]
5010104c:	54 f4       	ld.w %d4,[%a15]
5010104e:	2d 0e 00 00 	calli %a14
50101052:	0d 00 40 02 	rslcx 
50101056:	00 80       	rfe 
	...

50101060 <__interrupt_131>:
50101060:	e0 83       	bisr 131
50101062:	91 00 00 f7 	movh.a %a15,28672
50101066:	d9 ff a8 24 	lea %a15,[%a15]18600 <700048a8 <Cdisptab+0x418>>
5010106a:	c4 fe       	ld.a %a14,[%a15+]
5010106c:	54 f4       	ld.w %d4,[%a15]
5010106e:	2d 0e 00 00 	calli %a14
50101072:	0d 00 40 02 	rslcx 
50101076:	00 80       	rfe 
	...

50101080 <__interrupt_132>:
50101080:	e0 84       	bisr 132
50101082:	91 00 00 f7 	movh.a %a15,28672
50101086:	d9 ff b0 24 	lea %a15,[%a15]18608 <700048b0 <Cdisptab+0x420>>
5010108a:	c4 fe       	ld.a %a14,[%a15+]
5010108c:	54 f4       	ld.w %d4,[%a15]
5010108e:	2d 0e 00 00 	calli %a14
50101092:	0d 00 40 02 	rslcx 
50101096:	00 80       	rfe 
	...

501010a0 <__interrupt_133>:
501010a0:	e0 85       	bisr 133
501010a2:	91 00 00 f7 	movh.a %a15,28672
501010a6:	d9 ff b8 24 	lea %a15,[%a15]18616 <700048b8 <Cdisptab+0x428>>
501010aa:	c4 fe       	ld.a %a14,[%a15+]
501010ac:	54 f4       	ld.w %d4,[%a15]
501010ae:	2d 0e 00 00 	calli %a14
501010b2:	0d 00 40 02 	rslcx 
501010b6:	00 80       	rfe 
	...

501010c0 <__interrupt_134>:
501010c0:	e0 86       	bisr 134
501010c2:	91 00 00 f7 	movh.a %a15,28672
501010c6:	d9 ff 80 34 	lea %a15,[%a15]18624 <700048c0 <Cdisptab+0x430>>
501010ca:	c4 fe       	ld.a %a14,[%a15+]
501010cc:	54 f4       	ld.w %d4,[%a15]
501010ce:	2d 0e 00 00 	calli %a14
501010d2:	0d 00 40 02 	rslcx 
501010d6:	00 80       	rfe 
	...

501010e0 <__interrupt_135>:
501010e0:	e0 87       	bisr 135
501010e2:	91 00 00 f7 	movh.a %a15,28672
501010e6:	d9 ff 88 34 	lea %a15,[%a15]18632 <700048c8 <Cdisptab+0x438>>
501010ea:	c4 fe       	ld.a %a14,[%a15+]
501010ec:	54 f4       	ld.w %d4,[%a15]
501010ee:	2d 0e 00 00 	calli %a14
501010f2:	0d 00 40 02 	rslcx 
501010f6:	00 80       	rfe 
	...

50101100 <__interrupt_136>:
50101100:	e0 88       	bisr 136
50101102:	91 00 00 f7 	movh.a %a15,28672
50101106:	d9 ff 90 34 	lea %a15,[%a15]18640 <700048d0 <Cdisptab+0x440>>
5010110a:	c4 fe       	ld.a %a14,[%a15+]
5010110c:	54 f4       	ld.w %d4,[%a15]
5010110e:	2d 0e 00 00 	calli %a14
50101112:	0d 00 40 02 	rslcx 
50101116:	00 80       	rfe 
	...

50101120 <__interrupt_137>:
50101120:	e0 89       	bisr 137
50101122:	91 00 00 f7 	movh.a %a15,28672
50101126:	d9 ff 98 34 	lea %a15,[%a15]18648 <700048d8 <Cdisptab+0x448>>
5010112a:	c4 fe       	ld.a %a14,[%a15+]
5010112c:	54 f4       	ld.w %d4,[%a15]
5010112e:	2d 0e 00 00 	calli %a14
50101132:	0d 00 40 02 	rslcx 
50101136:	00 80       	rfe 
	...

50101140 <__interrupt_138>:
50101140:	e0 8a       	bisr 138
50101142:	91 00 00 f7 	movh.a %a15,28672
50101146:	d9 ff a0 34 	lea %a15,[%a15]18656 <700048e0 <Cdisptab+0x450>>
5010114a:	c4 fe       	ld.a %a14,[%a15+]
5010114c:	54 f4       	ld.w %d4,[%a15]
5010114e:	2d 0e 00 00 	calli %a14
50101152:	0d 00 40 02 	rslcx 
50101156:	00 80       	rfe 
	...

50101160 <__interrupt_139>:
50101160:	e0 8b       	bisr 139
50101162:	91 00 00 f7 	movh.a %a15,28672
50101166:	d9 ff a8 34 	lea %a15,[%a15]18664 <700048e8 <Cdisptab+0x458>>
5010116a:	c4 fe       	ld.a %a14,[%a15+]
5010116c:	54 f4       	ld.w %d4,[%a15]
5010116e:	2d 0e 00 00 	calli %a14
50101172:	0d 00 40 02 	rslcx 
50101176:	00 80       	rfe 
	...

50101180 <__interrupt_140>:
50101180:	e0 8c       	bisr 140
50101182:	91 00 00 f7 	movh.a %a15,28672
50101186:	d9 ff b0 34 	lea %a15,[%a15]18672 <700048f0 <Cdisptab+0x460>>
5010118a:	c4 fe       	ld.a %a14,[%a15+]
5010118c:	54 f4       	ld.w %d4,[%a15]
5010118e:	2d 0e 00 00 	calli %a14
50101192:	0d 00 40 02 	rslcx 
50101196:	00 80       	rfe 
	...

501011a0 <__interrupt_141>:
501011a0:	e0 8d       	bisr 141
501011a2:	91 00 00 f7 	movh.a %a15,28672
501011a6:	d9 ff b8 34 	lea %a15,[%a15]18680 <700048f8 <Cdisptab+0x468>>
501011aa:	c4 fe       	ld.a %a14,[%a15+]
501011ac:	54 f4       	ld.w %d4,[%a15]
501011ae:	2d 0e 00 00 	calli %a14
501011b2:	0d 00 40 02 	rslcx 
501011b6:	00 80       	rfe 
	...

501011c0 <__interrupt_142>:
501011c0:	e0 8e       	bisr 142
501011c2:	91 00 00 f7 	movh.a %a15,28672
501011c6:	d9 ff 80 44 	lea %a15,[%a15]18688 <70004900 <Cdisptab+0x470>>
501011ca:	c4 fe       	ld.a %a14,[%a15+]
501011cc:	54 f4       	ld.w %d4,[%a15]
501011ce:	2d 0e 00 00 	calli %a14
501011d2:	0d 00 40 02 	rslcx 
501011d6:	00 80       	rfe 
	...

501011e0 <__interrupt_143>:
501011e0:	e0 8f       	bisr 143
501011e2:	91 00 00 f7 	movh.a %a15,28672
501011e6:	d9 ff 88 44 	lea %a15,[%a15]18696 <70004908 <Cdisptab+0x478>>
501011ea:	c4 fe       	ld.a %a14,[%a15+]
501011ec:	54 f4       	ld.w %d4,[%a15]
501011ee:	2d 0e 00 00 	calli %a14
501011f2:	0d 00 40 02 	rslcx 
501011f6:	00 80       	rfe 
	...

50101200 <__interrupt_144>:
50101200:	e0 90       	bisr 144
50101202:	91 00 00 f7 	movh.a %a15,28672
50101206:	d9 ff 90 44 	lea %a15,[%a15]18704 <70004910 <Cdisptab+0x480>>
5010120a:	c4 fe       	ld.a %a14,[%a15+]
5010120c:	54 f4       	ld.w %d4,[%a15]
5010120e:	2d 0e 00 00 	calli %a14
50101212:	0d 00 40 02 	rslcx 
50101216:	00 80       	rfe 
	...

50101220 <__interrupt_145>:
50101220:	e0 91       	bisr 145
50101222:	91 00 00 f7 	movh.a %a15,28672
50101226:	d9 ff 98 44 	lea %a15,[%a15]18712 <70004918 <Cdisptab+0x488>>
5010122a:	c4 fe       	ld.a %a14,[%a15+]
5010122c:	54 f4       	ld.w %d4,[%a15]
5010122e:	2d 0e 00 00 	calli %a14
50101232:	0d 00 40 02 	rslcx 
50101236:	00 80       	rfe 
	...

50101240 <__interrupt_146>:
50101240:	e0 92       	bisr 146
50101242:	91 00 00 f7 	movh.a %a15,28672
50101246:	d9 ff a0 44 	lea %a15,[%a15]18720 <70004920 <Cdisptab+0x490>>
5010124a:	c4 fe       	ld.a %a14,[%a15+]
5010124c:	54 f4       	ld.w %d4,[%a15]
5010124e:	2d 0e 00 00 	calli %a14
50101252:	0d 00 40 02 	rslcx 
50101256:	00 80       	rfe 
	...

50101260 <__interrupt_147>:
50101260:	e0 93       	bisr 147
50101262:	91 00 00 f7 	movh.a %a15,28672
50101266:	d9 ff a8 44 	lea %a15,[%a15]18728 <70004928 <Cdisptab+0x498>>
5010126a:	c4 fe       	ld.a %a14,[%a15+]
5010126c:	54 f4       	ld.w %d4,[%a15]
5010126e:	2d 0e 00 00 	calli %a14
50101272:	0d 00 40 02 	rslcx 
50101276:	00 80       	rfe 
	...

50101280 <__interrupt_148>:
50101280:	e0 94       	bisr 148
50101282:	91 00 00 f7 	movh.a %a15,28672
50101286:	d9 ff b0 44 	lea %a15,[%a15]18736 <70004930 <Cdisptab+0x4a0>>
5010128a:	c4 fe       	ld.a %a14,[%a15+]
5010128c:	54 f4       	ld.w %d4,[%a15]
5010128e:	2d 0e 00 00 	calli %a14
50101292:	0d 00 40 02 	rslcx 
50101296:	00 80       	rfe 
	...

501012a0 <__interrupt_149>:
501012a0:	e0 95       	bisr 149
501012a2:	91 00 00 f7 	movh.a %a15,28672
501012a6:	d9 ff b8 44 	lea %a15,[%a15]18744 <70004938 <Cdisptab+0x4a8>>
501012aa:	c4 fe       	ld.a %a14,[%a15+]
501012ac:	54 f4       	ld.w %d4,[%a15]
501012ae:	2d 0e 00 00 	calli %a14
501012b2:	0d 00 40 02 	rslcx 
501012b6:	00 80       	rfe 
	...

501012c0 <__interrupt_150>:
501012c0:	e0 96       	bisr 150
501012c2:	91 00 00 f7 	movh.a %a15,28672
501012c6:	d9 ff 80 54 	lea %a15,[%a15]18752 <70004940 <Cdisptab+0x4b0>>
501012ca:	c4 fe       	ld.a %a14,[%a15+]
501012cc:	54 f4       	ld.w %d4,[%a15]
501012ce:	2d 0e 00 00 	calli %a14
501012d2:	0d 00 40 02 	rslcx 
501012d6:	00 80       	rfe 
	...

501012e0 <__interrupt_151>:
501012e0:	e0 97       	bisr 151
501012e2:	91 00 00 f7 	movh.a %a15,28672
501012e6:	d9 ff 88 54 	lea %a15,[%a15]18760 <70004948 <Cdisptab+0x4b8>>
501012ea:	c4 fe       	ld.a %a14,[%a15+]
501012ec:	54 f4       	ld.w %d4,[%a15]
501012ee:	2d 0e 00 00 	calli %a14
501012f2:	0d 00 40 02 	rslcx 
501012f6:	00 80       	rfe 
	...

50101300 <__interrupt_152>:
50101300:	e0 98       	bisr 152
50101302:	91 00 00 f7 	movh.a %a15,28672
50101306:	d9 ff 90 54 	lea %a15,[%a15]18768 <70004950 <Cdisptab+0x4c0>>
5010130a:	c4 fe       	ld.a %a14,[%a15+]
5010130c:	54 f4       	ld.w %d4,[%a15]
5010130e:	2d 0e 00 00 	calli %a14
50101312:	0d 00 40 02 	rslcx 
50101316:	00 80       	rfe 
	...

50101320 <__interrupt_153>:
50101320:	e0 99       	bisr 153
50101322:	91 00 00 f7 	movh.a %a15,28672
50101326:	d9 ff 98 54 	lea %a15,[%a15]18776 <70004958 <Cdisptab+0x4c8>>
5010132a:	c4 fe       	ld.a %a14,[%a15+]
5010132c:	54 f4       	ld.w %d4,[%a15]
5010132e:	2d 0e 00 00 	calli %a14
50101332:	0d 00 40 02 	rslcx 
50101336:	00 80       	rfe 
	...

50101340 <__interrupt_154>:
50101340:	e0 9a       	bisr 154
50101342:	91 00 00 f7 	movh.a %a15,28672
50101346:	d9 ff a0 54 	lea %a15,[%a15]18784 <70004960 <Cdisptab+0x4d0>>
5010134a:	c4 fe       	ld.a %a14,[%a15+]
5010134c:	54 f4       	ld.w %d4,[%a15]
5010134e:	2d 0e 00 00 	calli %a14
50101352:	0d 00 40 02 	rslcx 
50101356:	00 80       	rfe 
	...

50101360 <__interrupt_155>:
50101360:	e0 9b       	bisr 155
50101362:	91 00 00 f7 	movh.a %a15,28672
50101366:	d9 ff a8 54 	lea %a15,[%a15]18792 <70004968 <Cdisptab+0x4d8>>
5010136a:	c4 fe       	ld.a %a14,[%a15+]
5010136c:	54 f4       	ld.w %d4,[%a15]
5010136e:	2d 0e 00 00 	calli %a14
50101372:	0d 00 40 02 	rslcx 
50101376:	00 80       	rfe 
	...

50101380 <__interrupt_156>:
50101380:	e0 9c       	bisr 156
50101382:	91 00 00 f7 	movh.a %a15,28672
50101386:	d9 ff b0 54 	lea %a15,[%a15]18800 <70004970 <Cdisptab+0x4e0>>
5010138a:	c4 fe       	ld.a %a14,[%a15+]
5010138c:	54 f4       	ld.w %d4,[%a15]
5010138e:	2d 0e 00 00 	calli %a14
50101392:	0d 00 40 02 	rslcx 
50101396:	00 80       	rfe 
	...

501013a0 <__interrupt_157>:
501013a0:	e0 9d       	bisr 157
501013a2:	91 00 00 f7 	movh.a %a15,28672
501013a6:	d9 ff b8 54 	lea %a15,[%a15]18808 <70004978 <Cdisptab+0x4e8>>
501013aa:	c4 fe       	ld.a %a14,[%a15+]
501013ac:	54 f4       	ld.w %d4,[%a15]
501013ae:	2d 0e 00 00 	calli %a14
501013b2:	0d 00 40 02 	rslcx 
501013b6:	00 80       	rfe 
	...

501013c0 <__interrupt_158>:
501013c0:	e0 9e       	bisr 158
501013c2:	91 00 00 f7 	movh.a %a15,28672
501013c6:	d9 ff 80 64 	lea %a15,[%a15]18816 <70004980 <Cdisptab+0x4f0>>
501013ca:	c4 fe       	ld.a %a14,[%a15+]
501013cc:	54 f4       	ld.w %d4,[%a15]
501013ce:	2d 0e 00 00 	calli %a14
501013d2:	0d 00 40 02 	rslcx 
501013d6:	00 80       	rfe 
	...

501013e0 <__interrupt_159>:
501013e0:	e0 9f       	bisr 159
501013e2:	91 00 00 f7 	movh.a %a15,28672
501013e6:	d9 ff 88 64 	lea %a15,[%a15]18824 <70004988 <Cdisptab+0x4f8>>
501013ea:	c4 fe       	ld.a %a14,[%a15+]
501013ec:	54 f4       	ld.w %d4,[%a15]
501013ee:	2d 0e 00 00 	calli %a14
501013f2:	0d 00 40 02 	rslcx 
501013f6:	00 80       	rfe 
	...

50101400 <__interrupt_160>:
50101400:	e0 a0       	bisr 160
50101402:	91 00 00 f7 	movh.a %a15,28672
50101406:	d9 ff 90 64 	lea %a15,[%a15]18832 <70004990 <Cdisptab+0x500>>
5010140a:	c4 fe       	ld.a %a14,[%a15+]
5010140c:	54 f4       	ld.w %d4,[%a15]
5010140e:	2d 0e 00 00 	calli %a14
50101412:	0d 00 40 02 	rslcx 
50101416:	00 80       	rfe 
	...

50101420 <__interrupt_161>:
50101420:	e0 a1       	bisr 161
50101422:	91 00 00 f7 	movh.a %a15,28672
50101426:	d9 ff 98 64 	lea %a15,[%a15]18840 <70004998 <Cdisptab+0x508>>
5010142a:	c4 fe       	ld.a %a14,[%a15+]
5010142c:	54 f4       	ld.w %d4,[%a15]
5010142e:	2d 0e 00 00 	calli %a14
50101432:	0d 00 40 02 	rslcx 
50101436:	00 80       	rfe 
	...

50101440 <__interrupt_162>:
50101440:	e0 a2       	bisr 162
50101442:	91 00 00 f7 	movh.a %a15,28672
50101446:	d9 ff a0 64 	lea %a15,[%a15]18848 <700049a0 <Cdisptab+0x510>>
5010144a:	c4 fe       	ld.a %a14,[%a15+]
5010144c:	54 f4       	ld.w %d4,[%a15]
5010144e:	2d 0e 00 00 	calli %a14
50101452:	0d 00 40 02 	rslcx 
50101456:	00 80       	rfe 
	...

50101460 <__interrupt_163>:
50101460:	e0 a3       	bisr 163
50101462:	91 00 00 f7 	movh.a %a15,28672
50101466:	d9 ff a8 64 	lea %a15,[%a15]18856 <700049a8 <Cdisptab+0x518>>
5010146a:	c4 fe       	ld.a %a14,[%a15+]
5010146c:	54 f4       	ld.w %d4,[%a15]
5010146e:	2d 0e 00 00 	calli %a14
50101472:	0d 00 40 02 	rslcx 
50101476:	00 80       	rfe 
	...

50101480 <__interrupt_164>:
50101480:	e0 a4       	bisr 164
50101482:	91 00 00 f7 	movh.a %a15,28672
50101486:	d9 ff b0 64 	lea %a15,[%a15]18864 <700049b0 <Cdisptab+0x520>>
5010148a:	c4 fe       	ld.a %a14,[%a15+]
5010148c:	54 f4       	ld.w %d4,[%a15]
5010148e:	2d 0e 00 00 	calli %a14
50101492:	0d 00 40 02 	rslcx 
50101496:	00 80       	rfe 
	...

501014a0 <__interrupt_165>:
501014a0:	e0 a5       	bisr 165
501014a2:	91 00 00 f7 	movh.a %a15,28672
501014a6:	d9 ff b8 64 	lea %a15,[%a15]18872 <700049b8 <Cdisptab+0x528>>
501014aa:	c4 fe       	ld.a %a14,[%a15+]
501014ac:	54 f4       	ld.w %d4,[%a15]
501014ae:	2d 0e 00 00 	calli %a14
501014b2:	0d 00 40 02 	rslcx 
501014b6:	00 80       	rfe 
	...

501014c0 <__interrupt_166>:
501014c0:	e0 a6       	bisr 166
501014c2:	91 00 00 f7 	movh.a %a15,28672
501014c6:	d9 ff 80 74 	lea %a15,[%a15]18880 <700049c0 <Cdisptab+0x530>>
501014ca:	c4 fe       	ld.a %a14,[%a15+]
501014cc:	54 f4       	ld.w %d4,[%a15]
501014ce:	2d 0e 00 00 	calli %a14
501014d2:	0d 00 40 02 	rslcx 
501014d6:	00 80       	rfe 
	...

501014e0 <__interrupt_167>:
501014e0:	e0 a7       	bisr 167
501014e2:	91 00 00 f7 	movh.a %a15,28672
501014e6:	d9 ff 88 74 	lea %a15,[%a15]18888 <700049c8 <Cdisptab+0x538>>
501014ea:	c4 fe       	ld.a %a14,[%a15+]
501014ec:	54 f4       	ld.w %d4,[%a15]
501014ee:	2d 0e 00 00 	calli %a14
501014f2:	0d 00 40 02 	rslcx 
501014f6:	00 80       	rfe 
	...

50101500 <__interrupt_168>:
50101500:	e0 a8       	bisr 168
50101502:	91 00 00 f7 	movh.a %a15,28672
50101506:	d9 ff 90 74 	lea %a15,[%a15]18896 <700049d0 <Cdisptab+0x540>>
5010150a:	c4 fe       	ld.a %a14,[%a15+]
5010150c:	54 f4       	ld.w %d4,[%a15]
5010150e:	2d 0e 00 00 	calli %a14
50101512:	0d 00 40 02 	rslcx 
50101516:	00 80       	rfe 
	...

50101520 <__interrupt_169>:
50101520:	e0 a9       	bisr 169
50101522:	91 00 00 f7 	movh.a %a15,28672
50101526:	d9 ff 98 74 	lea %a15,[%a15]18904 <700049d8 <Cdisptab+0x548>>
5010152a:	c4 fe       	ld.a %a14,[%a15+]
5010152c:	54 f4       	ld.w %d4,[%a15]
5010152e:	2d 0e 00 00 	calli %a14
50101532:	0d 00 40 02 	rslcx 
50101536:	00 80       	rfe 
	...

50101540 <__interrupt_170>:
50101540:	e0 aa       	bisr 170
50101542:	91 00 00 f7 	movh.a %a15,28672
50101546:	d9 ff a0 74 	lea %a15,[%a15]18912 <700049e0 <Cdisptab+0x550>>
5010154a:	c4 fe       	ld.a %a14,[%a15+]
5010154c:	54 f4       	ld.w %d4,[%a15]
5010154e:	2d 0e 00 00 	calli %a14
50101552:	0d 00 40 02 	rslcx 
50101556:	00 80       	rfe 
	...

50101560 <__interrupt_171>:
50101560:	e0 ab       	bisr 171
50101562:	91 00 00 f7 	movh.a %a15,28672
50101566:	d9 ff a8 74 	lea %a15,[%a15]18920 <700049e8 <Cdisptab+0x558>>
5010156a:	c4 fe       	ld.a %a14,[%a15+]
5010156c:	54 f4       	ld.w %d4,[%a15]
5010156e:	2d 0e 00 00 	calli %a14
50101572:	0d 00 40 02 	rslcx 
50101576:	00 80       	rfe 
	...

50101580 <__interrupt_172>:
50101580:	e0 ac       	bisr 172
50101582:	91 00 00 f7 	movh.a %a15,28672
50101586:	d9 ff b0 74 	lea %a15,[%a15]18928 <700049f0 <Cdisptab+0x560>>
5010158a:	c4 fe       	ld.a %a14,[%a15+]
5010158c:	54 f4       	ld.w %d4,[%a15]
5010158e:	2d 0e 00 00 	calli %a14
50101592:	0d 00 40 02 	rslcx 
50101596:	00 80       	rfe 
	...

501015a0 <__interrupt_173>:
501015a0:	e0 ad       	bisr 173
501015a2:	91 00 00 f7 	movh.a %a15,28672
501015a6:	d9 ff b8 74 	lea %a15,[%a15]18936 <700049f8 <Cdisptab+0x568>>
501015aa:	c4 fe       	ld.a %a14,[%a15+]
501015ac:	54 f4       	ld.w %d4,[%a15]
501015ae:	2d 0e 00 00 	calli %a14
501015b2:	0d 00 40 02 	rslcx 
501015b6:	00 80       	rfe 
	...

501015c0 <__interrupt_174>:
501015c0:	e0 ae       	bisr 174
501015c2:	91 00 00 f7 	movh.a %a15,28672
501015c6:	d9 ff 80 84 	lea %a15,[%a15]18944 <70004a00 <Cdisptab+0x570>>
501015ca:	c4 fe       	ld.a %a14,[%a15+]
501015cc:	54 f4       	ld.w %d4,[%a15]
501015ce:	2d 0e 00 00 	calli %a14
501015d2:	0d 00 40 02 	rslcx 
501015d6:	00 80       	rfe 
	...

501015e0 <__interrupt_175>:
501015e0:	e0 af       	bisr 175
501015e2:	91 00 00 f7 	movh.a %a15,28672
501015e6:	d9 ff 88 84 	lea %a15,[%a15]18952 <70004a08 <Cdisptab+0x578>>
501015ea:	c4 fe       	ld.a %a14,[%a15+]
501015ec:	54 f4       	ld.w %d4,[%a15]
501015ee:	2d 0e 00 00 	calli %a14
501015f2:	0d 00 40 02 	rslcx 
501015f6:	00 80       	rfe 
	...

50101600 <__interrupt_176>:
50101600:	e0 b0       	bisr 176
50101602:	91 00 00 f7 	movh.a %a15,28672
50101606:	d9 ff 90 84 	lea %a15,[%a15]18960 <70004a10 <Cdisptab+0x580>>
5010160a:	c4 fe       	ld.a %a14,[%a15+]
5010160c:	54 f4       	ld.w %d4,[%a15]
5010160e:	2d 0e 00 00 	calli %a14
50101612:	0d 00 40 02 	rslcx 
50101616:	00 80       	rfe 
	...

50101620 <__interrupt_177>:
50101620:	e0 b1       	bisr 177
50101622:	91 00 00 f7 	movh.a %a15,28672
50101626:	d9 ff 98 84 	lea %a15,[%a15]18968 <70004a18 <Cdisptab+0x588>>
5010162a:	c4 fe       	ld.a %a14,[%a15+]
5010162c:	54 f4       	ld.w %d4,[%a15]
5010162e:	2d 0e 00 00 	calli %a14
50101632:	0d 00 40 02 	rslcx 
50101636:	00 80       	rfe 
	...

50101640 <__interrupt_178>:
50101640:	e0 b2       	bisr 178
50101642:	91 00 00 f7 	movh.a %a15,28672
50101646:	d9 ff a0 84 	lea %a15,[%a15]18976 <70004a20 <Cdisptab+0x590>>
5010164a:	c4 fe       	ld.a %a14,[%a15+]
5010164c:	54 f4       	ld.w %d4,[%a15]
5010164e:	2d 0e 00 00 	calli %a14
50101652:	0d 00 40 02 	rslcx 
50101656:	00 80       	rfe 
	...

50101660 <__interrupt_179>:
50101660:	e0 b3       	bisr 179
50101662:	91 00 00 f7 	movh.a %a15,28672
50101666:	d9 ff a8 84 	lea %a15,[%a15]18984 <70004a28 <Cdisptab+0x598>>
5010166a:	c4 fe       	ld.a %a14,[%a15+]
5010166c:	54 f4       	ld.w %d4,[%a15]
5010166e:	2d 0e 00 00 	calli %a14
50101672:	0d 00 40 02 	rslcx 
50101676:	00 80       	rfe 
	...

50101680 <__interrupt_180>:
50101680:	e0 b4       	bisr 180
50101682:	91 00 00 f7 	movh.a %a15,28672
50101686:	d9 ff b0 84 	lea %a15,[%a15]18992 <70004a30 <Cdisptab+0x5a0>>
5010168a:	c4 fe       	ld.a %a14,[%a15+]
5010168c:	54 f4       	ld.w %d4,[%a15]
5010168e:	2d 0e 00 00 	calli %a14
50101692:	0d 00 40 02 	rslcx 
50101696:	00 80       	rfe 
	...

501016a0 <__interrupt_181>:
501016a0:	e0 b5       	bisr 181
501016a2:	91 00 00 f7 	movh.a %a15,28672
501016a6:	d9 ff b8 84 	lea %a15,[%a15]19000 <70004a38 <Cdisptab+0x5a8>>
501016aa:	c4 fe       	ld.a %a14,[%a15+]
501016ac:	54 f4       	ld.w %d4,[%a15]
501016ae:	2d 0e 00 00 	calli %a14
501016b2:	0d 00 40 02 	rslcx 
501016b6:	00 80       	rfe 
	...

501016c0 <__interrupt_182>:
501016c0:	e0 b6       	bisr 182
501016c2:	91 00 00 f7 	movh.a %a15,28672
501016c6:	d9 ff 80 94 	lea %a15,[%a15]19008 <70004a40 <Cdisptab+0x5b0>>
501016ca:	c4 fe       	ld.a %a14,[%a15+]
501016cc:	54 f4       	ld.w %d4,[%a15]
501016ce:	2d 0e 00 00 	calli %a14
501016d2:	0d 00 40 02 	rslcx 
501016d6:	00 80       	rfe 
	...

501016e0 <__interrupt_183>:
501016e0:	e0 b7       	bisr 183
501016e2:	91 00 00 f7 	movh.a %a15,28672
501016e6:	d9 ff 88 94 	lea %a15,[%a15]19016 <70004a48 <Cdisptab+0x5b8>>
501016ea:	c4 fe       	ld.a %a14,[%a15+]
501016ec:	54 f4       	ld.w %d4,[%a15]
501016ee:	2d 0e 00 00 	calli %a14
501016f2:	0d 00 40 02 	rslcx 
501016f6:	00 80       	rfe 
	...

50101700 <__interrupt_184>:
50101700:	e0 b8       	bisr 184
50101702:	91 00 00 f7 	movh.a %a15,28672
50101706:	d9 ff 90 94 	lea %a15,[%a15]19024 <70004a50 <Cdisptab+0x5c0>>
5010170a:	c4 fe       	ld.a %a14,[%a15+]
5010170c:	54 f4       	ld.w %d4,[%a15]
5010170e:	2d 0e 00 00 	calli %a14
50101712:	0d 00 40 02 	rslcx 
50101716:	00 80       	rfe 
	...

50101720 <__interrupt_185>:
50101720:	e0 b9       	bisr 185
50101722:	91 00 00 f7 	movh.a %a15,28672
50101726:	d9 ff 98 94 	lea %a15,[%a15]19032 <70004a58 <Cdisptab+0x5c8>>
5010172a:	c4 fe       	ld.a %a14,[%a15+]
5010172c:	54 f4       	ld.w %d4,[%a15]
5010172e:	2d 0e 00 00 	calli %a14
50101732:	0d 00 40 02 	rslcx 
50101736:	00 80       	rfe 
	...

50101740 <__interrupt_186>:
50101740:	e0 ba       	bisr 186
50101742:	91 00 00 f7 	movh.a %a15,28672
50101746:	d9 ff a0 94 	lea %a15,[%a15]19040 <70004a60 <Cdisptab+0x5d0>>
5010174a:	c4 fe       	ld.a %a14,[%a15+]
5010174c:	54 f4       	ld.w %d4,[%a15]
5010174e:	2d 0e 00 00 	calli %a14
50101752:	0d 00 40 02 	rslcx 
50101756:	00 80       	rfe 
	...

50101760 <__interrupt_187>:
50101760:	e0 bb       	bisr 187
50101762:	91 00 00 f7 	movh.a %a15,28672
50101766:	d9 ff a8 94 	lea %a15,[%a15]19048 <70004a68 <Cdisptab+0x5d8>>
5010176a:	c4 fe       	ld.a %a14,[%a15+]
5010176c:	54 f4       	ld.w %d4,[%a15]
5010176e:	2d 0e 00 00 	calli %a14
50101772:	0d 00 40 02 	rslcx 
50101776:	00 80       	rfe 
	...

50101780 <__interrupt_188>:
50101780:	e0 bc       	bisr 188
50101782:	91 00 00 f7 	movh.a %a15,28672
50101786:	d9 ff b0 94 	lea %a15,[%a15]19056 <70004a70 <Cdisptab+0x5e0>>
5010178a:	c4 fe       	ld.a %a14,[%a15+]
5010178c:	54 f4       	ld.w %d4,[%a15]
5010178e:	2d 0e 00 00 	calli %a14
50101792:	0d 00 40 02 	rslcx 
50101796:	00 80       	rfe 
	...

501017a0 <__interrupt_189>:
501017a0:	e0 bd       	bisr 189
501017a2:	91 00 00 f7 	movh.a %a15,28672
501017a6:	d9 ff b8 94 	lea %a15,[%a15]19064 <70004a78 <Cdisptab+0x5e8>>
501017aa:	c4 fe       	ld.a %a14,[%a15+]
501017ac:	54 f4       	ld.w %d4,[%a15]
501017ae:	2d 0e 00 00 	calli %a14
501017b2:	0d 00 40 02 	rslcx 
501017b6:	00 80       	rfe 
	...

501017c0 <__interrupt_190>:
501017c0:	e0 be       	bisr 190
501017c2:	91 00 00 f7 	movh.a %a15,28672
501017c6:	d9 ff 80 a4 	lea %a15,[%a15]19072 <70004a80 <Cdisptab+0x5f0>>
501017ca:	c4 fe       	ld.a %a14,[%a15+]
501017cc:	54 f4       	ld.w %d4,[%a15]
501017ce:	2d 0e 00 00 	calli %a14
501017d2:	0d 00 40 02 	rslcx 
501017d6:	00 80       	rfe 
	...

501017e0 <__interrupt_191>:
501017e0:	e0 bf       	bisr 191
501017e2:	91 00 00 f7 	movh.a %a15,28672
501017e6:	d9 ff 88 a4 	lea %a15,[%a15]19080 <70004a88 <Cdisptab+0x5f8>>
501017ea:	c4 fe       	ld.a %a14,[%a15+]
501017ec:	54 f4       	ld.w %d4,[%a15]
501017ee:	2d 0e 00 00 	calli %a14
501017f2:	0d 00 40 02 	rslcx 
501017f6:	00 80       	rfe 
	...

50101800 <__interrupt_192>:
50101800:	e0 c0       	bisr 192
50101802:	91 00 00 f7 	movh.a %a15,28672
50101806:	d9 ff 90 a4 	lea %a15,[%a15]19088 <70004a90 <Cdisptab+0x600>>
5010180a:	c4 fe       	ld.a %a14,[%a15+]
5010180c:	54 f4       	ld.w %d4,[%a15]
5010180e:	2d 0e 00 00 	calli %a14
50101812:	0d 00 40 02 	rslcx 
50101816:	00 80       	rfe 
	...

50101820 <__interrupt_193>:
50101820:	e0 c1       	bisr 193
50101822:	91 00 00 f7 	movh.a %a15,28672
50101826:	d9 ff 98 a4 	lea %a15,[%a15]19096 <70004a98 <Cdisptab+0x608>>
5010182a:	c4 fe       	ld.a %a14,[%a15+]
5010182c:	54 f4       	ld.w %d4,[%a15]
5010182e:	2d 0e 00 00 	calli %a14
50101832:	0d 00 40 02 	rslcx 
50101836:	00 80       	rfe 
	...

50101840 <__interrupt_194>:
50101840:	e0 c2       	bisr 194
50101842:	91 00 00 f7 	movh.a %a15,28672
50101846:	d9 ff a0 a4 	lea %a15,[%a15]19104 <70004aa0 <Cdisptab+0x610>>
5010184a:	c4 fe       	ld.a %a14,[%a15+]
5010184c:	54 f4       	ld.w %d4,[%a15]
5010184e:	2d 0e 00 00 	calli %a14
50101852:	0d 00 40 02 	rslcx 
50101856:	00 80       	rfe 
	...

50101860 <__interrupt_195>:
50101860:	e0 c3       	bisr 195
50101862:	91 00 00 f7 	movh.a %a15,28672
50101866:	d9 ff a8 a4 	lea %a15,[%a15]19112 <70004aa8 <Cdisptab+0x618>>
5010186a:	c4 fe       	ld.a %a14,[%a15+]
5010186c:	54 f4       	ld.w %d4,[%a15]
5010186e:	2d 0e 00 00 	calli %a14
50101872:	0d 00 40 02 	rslcx 
50101876:	00 80       	rfe 
	...

50101880 <__interrupt_196>:
50101880:	e0 c4       	bisr 196
50101882:	91 00 00 f7 	movh.a %a15,28672
50101886:	d9 ff b0 a4 	lea %a15,[%a15]19120 <70004ab0 <Cdisptab+0x620>>
5010188a:	c4 fe       	ld.a %a14,[%a15+]
5010188c:	54 f4       	ld.w %d4,[%a15]
5010188e:	2d 0e 00 00 	calli %a14
50101892:	0d 00 40 02 	rslcx 
50101896:	00 80       	rfe 
	...

501018a0 <__interrupt_197>:
501018a0:	e0 c5       	bisr 197
501018a2:	91 00 00 f7 	movh.a %a15,28672
501018a6:	d9 ff b8 a4 	lea %a15,[%a15]19128 <70004ab8 <Cdisptab+0x628>>
501018aa:	c4 fe       	ld.a %a14,[%a15+]
501018ac:	54 f4       	ld.w %d4,[%a15]
501018ae:	2d 0e 00 00 	calli %a14
501018b2:	0d 00 40 02 	rslcx 
501018b6:	00 80       	rfe 
	...

501018c0 <__interrupt_198>:
501018c0:	e0 c6       	bisr 198
501018c2:	91 00 00 f7 	movh.a %a15,28672
501018c6:	d9 ff 80 b4 	lea %a15,[%a15]19136 <70004ac0 <Cdisptab+0x630>>
501018ca:	c4 fe       	ld.a %a14,[%a15+]
501018cc:	54 f4       	ld.w %d4,[%a15]
501018ce:	2d 0e 00 00 	calli %a14
501018d2:	0d 00 40 02 	rslcx 
501018d6:	00 80       	rfe 
	...

501018e0 <__interrupt_199>:
501018e0:	e0 c7       	bisr 199
501018e2:	91 00 00 f7 	movh.a %a15,28672
501018e6:	d9 ff 88 b4 	lea %a15,[%a15]19144 <70004ac8 <Cdisptab+0x638>>
501018ea:	c4 fe       	ld.a %a14,[%a15+]
501018ec:	54 f4       	ld.w %d4,[%a15]
501018ee:	2d 0e 00 00 	calli %a14
501018f2:	0d 00 40 02 	rslcx 
501018f6:	00 80       	rfe 
	...

50101900 <__interrupt_200>:
50101900:	e0 c8       	bisr 200
50101902:	91 00 00 f7 	movh.a %a15,28672
50101906:	d9 ff 90 b4 	lea %a15,[%a15]19152 <70004ad0 <Cdisptab+0x640>>
5010190a:	c4 fe       	ld.a %a14,[%a15+]
5010190c:	54 f4       	ld.w %d4,[%a15]
5010190e:	2d 0e 00 00 	calli %a14
50101912:	0d 00 40 02 	rslcx 
50101916:	00 80       	rfe 
	...

50101920 <__interrupt_201>:
50101920:	e0 c9       	bisr 201
50101922:	91 00 00 f7 	movh.a %a15,28672
50101926:	d9 ff 98 b4 	lea %a15,[%a15]19160 <70004ad8 <Cdisptab+0x648>>
5010192a:	c4 fe       	ld.a %a14,[%a15+]
5010192c:	54 f4       	ld.w %d4,[%a15]
5010192e:	2d 0e 00 00 	calli %a14
50101932:	0d 00 40 02 	rslcx 
50101936:	00 80       	rfe 
	...

50101940 <__interrupt_202>:
50101940:	e0 ca       	bisr 202
50101942:	91 00 00 f7 	movh.a %a15,28672
50101946:	d9 ff a0 b4 	lea %a15,[%a15]19168 <70004ae0 <Cdisptab+0x650>>
5010194a:	c4 fe       	ld.a %a14,[%a15+]
5010194c:	54 f4       	ld.w %d4,[%a15]
5010194e:	2d 0e 00 00 	calli %a14
50101952:	0d 00 40 02 	rslcx 
50101956:	00 80       	rfe 
	...

50101960 <__interrupt_203>:
50101960:	e0 cb       	bisr 203
50101962:	91 00 00 f7 	movh.a %a15,28672
50101966:	d9 ff a8 b4 	lea %a15,[%a15]19176 <70004ae8 <Cdisptab+0x658>>
5010196a:	c4 fe       	ld.a %a14,[%a15+]
5010196c:	54 f4       	ld.w %d4,[%a15]
5010196e:	2d 0e 00 00 	calli %a14
50101972:	0d 00 40 02 	rslcx 
50101976:	00 80       	rfe 
	...

50101980 <__interrupt_204>:
50101980:	e0 cc       	bisr 204
50101982:	91 00 00 f7 	movh.a %a15,28672
50101986:	d9 ff b0 b4 	lea %a15,[%a15]19184 <70004af0 <Cdisptab+0x660>>
5010198a:	c4 fe       	ld.a %a14,[%a15+]
5010198c:	54 f4       	ld.w %d4,[%a15]
5010198e:	2d 0e 00 00 	calli %a14
50101992:	0d 00 40 02 	rslcx 
50101996:	00 80       	rfe 
	...

501019a0 <__interrupt_205>:
501019a0:	e0 cd       	bisr 205
501019a2:	91 00 00 f7 	movh.a %a15,28672
501019a6:	d9 ff b8 b4 	lea %a15,[%a15]19192 <70004af8 <Cdisptab+0x668>>
501019aa:	c4 fe       	ld.a %a14,[%a15+]
501019ac:	54 f4       	ld.w %d4,[%a15]
501019ae:	2d 0e 00 00 	calli %a14
501019b2:	0d 00 40 02 	rslcx 
501019b6:	00 80       	rfe 
	...

501019c0 <__interrupt_206>:
501019c0:	e0 ce       	bisr 206
501019c2:	91 00 00 f7 	movh.a %a15,28672
501019c6:	d9 ff 80 c4 	lea %a15,[%a15]19200 <70004b00 <Cdisptab+0x670>>
501019ca:	c4 fe       	ld.a %a14,[%a15+]
501019cc:	54 f4       	ld.w %d4,[%a15]
501019ce:	2d 0e 00 00 	calli %a14
501019d2:	0d 00 40 02 	rslcx 
501019d6:	00 80       	rfe 
	...

501019e0 <__interrupt_207>:
501019e0:	e0 cf       	bisr 207
501019e2:	91 00 00 f7 	movh.a %a15,28672
501019e6:	d9 ff 88 c4 	lea %a15,[%a15]19208 <70004b08 <Cdisptab+0x678>>
501019ea:	c4 fe       	ld.a %a14,[%a15+]
501019ec:	54 f4       	ld.w %d4,[%a15]
501019ee:	2d 0e 00 00 	calli %a14
501019f2:	0d 00 40 02 	rslcx 
501019f6:	00 80       	rfe 
	...

50101a00 <__interrupt_208>:
50101a00:	e0 d0       	bisr 208
50101a02:	91 00 00 f7 	movh.a %a15,28672
50101a06:	d9 ff 90 c4 	lea %a15,[%a15]19216 <70004b10 <Cdisptab+0x680>>
50101a0a:	c4 fe       	ld.a %a14,[%a15+]
50101a0c:	54 f4       	ld.w %d4,[%a15]
50101a0e:	2d 0e 00 00 	calli %a14
50101a12:	0d 00 40 02 	rslcx 
50101a16:	00 80       	rfe 
	...

50101a20 <__interrupt_209>:
50101a20:	e0 d1       	bisr 209
50101a22:	91 00 00 f7 	movh.a %a15,28672
50101a26:	d9 ff 98 c4 	lea %a15,[%a15]19224 <70004b18 <Cdisptab+0x688>>
50101a2a:	c4 fe       	ld.a %a14,[%a15+]
50101a2c:	54 f4       	ld.w %d4,[%a15]
50101a2e:	2d 0e 00 00 	calli %a14
50101a32:	0d 00 40 02 	rslcx 
50101a36:	00 80       	rfe 
	...

50101a40 <__interrupt_210>:
50101a40:	e0 d2       	bisr 210
50101a42:	91 00 00 f7 	movh.a %a15,28672
50101a46:	d9 ff a0 c4 	lea %a15,[%a15]19232 <70004b20 <Cdisptab+0x690>>
50101a4a:	c4 fe       	ld.a %a14,[%a15+]
50101a4c:	54 f4       	ld.w %d4,[%a15]
50101a4e:	2d 0e 00 00 	calli %a14
50101a52:	0d 00 40 02 	rslcx 
50101a56:	00 80       	rfe 
	...

50101a60 <__interrupt_211>:
50101a60:	e0 d3       	bisr 211
50101a62:	91 00 00 f7 	movh.a %a15,28672
50101a66:	d9 ff a8 c4 	lea %a15,[%a15]19240 <70004b28 <Cdisptab+0x698>>
50101a6a:	c4 fe       	ld.a %a14,[%a15+]
50101a6c:	54 f4       	ld.w %d4,[%a15]
50101a6e:	2d 0e 00 00 	calli %a14
50101a72:	0d 00 40 02 	rslcx 
50101a76:	00 80       	rfe 
	...

50101a80 <__interrupt_212>:
50101a80:	e0 d4       	bisr 212
50101a82:	91 00 00 f7 	movh.a %a15,28672
50101a86:	d9 ff b0 c4 	lea %a15,[%a15]19248 <70004b30 <Cdisptab+0x6a0>>
50101a8a:	c4 fe       	ld.a %a14,[%a15+]
50101a8c:	54 f4       	ld.w %d4,[%a15]
50101a8e:	2d 0e 00 00 	calli %a14
50101a92:	0d 00 40 02 	rslcx 
50101a96:	00 80       	rfe 
	...

50101aa0 <__interrupt_213>:
50101aa0:	e0 d5       	bisr 213
50101aa2:	91 00 00 f7 	movh.a %a15,28672
50101aa6:	d9 ff b8 c4 	lea %a15,[%a15]19256 <70004b38 <Cdisptab+0x6a8>>
50101aaa:	c4 fe       	ld.a %a14,[%a15+]
50101aac:	54 f4       	ld.w %d4,[%a15]
50101aae:	2d 0e 00 00 	calli %a14
50101ab2:	0d 00 40 02 	rslcx 
50101ab6:	00 80       	rfe 
	...

50101ac0 <__interrupt_214>:
50101ac0:	e0 d6       	bisr 214
50101ac2:	91 00 00 f7 	movh.a %a15,28672
50101ac6:	d9 ff 80 d4 	lea %a15,[%a15]19264 <70004b40 <Cdisptab+0x6b0>>
50101aca:	c4 fe       	ld.a %a14,[%a15+]
50101acc:	54 f4       	ld.w %d4,[%a15]
50101ace:	2d 0e 00 00 	calli %a14
50101ad2:	0d 00 40 02 	rslcx 
50101ad6:	00 80       	rfe 
	...

50101ae0 <__interrupt_215>:
50101ae0:	e0 d7       	bisr 215
50101ae2:	91 00 00 f7 	movh.a %a15,28672
50101ae6:	d9 ff 88 d4 	lea %a15,[%a15]19272 <70004b48 <Cdisptab+0x6b8>>
50101aea:	c4 fe       	ld.a %a14,[%a15+]
50101aec:	54 f4       	ld.w %d4,[%a15]
50101aee:	2d 0e 00 00 	calli %a14
50101af2:	0d 00 40 02 	rslcx 
50101af6:	00 80       	rfe 
	...

50101b00 <__interrupt_216>:
50101b00:	e0 d8       	bisr 216
50101b02:	91 00 00 f7 	movh.a %a15,28672
50101b06:	d9 ff 90 d4 	lea %a15,[%a15]19280 <70004b50 <Cdisptab+0x6c0>>
50101b0a:	c4 fe       	ld.a %a14,[%a15+]
50101b0c:	54 f4       	ld.w %d4,[%a15]
50101b0e:	2d 0e 00 00 	calli %a14
50101b12:	0d 00 40 02 	rslcx 
50101b16:	00 80       	rfe 
	...

50101b20 <__interrupt_217>:
50101b20:	e0 d9       	bisr 217
50101b22:	91 00 00 f7 	movh.a %a15,28672
50101b26:	d9 ff 98 d4 	lea %a15,[%a15]19288 <70004b58 <Cdisptab+0x6c8>>
50101b2a:	c4 fe       	ld.a %a14,[%a15+]
50101b2c:	54 f4       	ld.w %d4,[%a15]
50101b2e:	2d 0e 00 00 	calli %a14
50101b32:	0d 00 40 02 	rslcx 
50101b36:	00 80       	rfe 
	...

50101b40 <__interrupt_218>:
50101b40:	e0 da       	bisr 218
50101b42:	91 00 00 f7 	movh.a %a15,28672
50101b46:	d9 ff a0 d4 	lea %a15,[%a15]19296 <70004b60 <Cdisptab+0x6d0>>
50101b4a:	c4 fe       	ld.a %a14,[%a15+]
50101b4c:	54 f4       	ld.w %d4,[%a15]
50101b4e:	2d 0e 00 00 	calli %a14
50101b52:	0d 00 40 02 	rslcx 
50101b56:	00 80       	rfe 
	...

50101b60 <__interrupt_219>:
50101b60:	e0 db       	bisr 219
50101b62:	91 00 00 f7 	movh.a %a15,28672
50101b66:	d9 ff a8 d4 	lea %a15,[%a15]19304 <70004b68 <Cdisptab+0x6d8>>
50101b6a:	c4 fe       	ld.a %a14,[%a15+]
50101b6c:	54 f4       	ld.w %d4,[%a15]
50101b6e:	2d 0e 00 00 	calli %a14
50101b72:	0d 00 40 02 	rslcx 
50101b76:	00 80       	rfe 
	...

50101b80 <__interrupt_220>:
50101b80:	e0 dc       	bisr 220
50101b82:	91 00 00 f7 	movh.a %a15,28672
50101b86:	d9 ff b0 d4 	lea %a15,[%a15]19312 <70004b70 <Cdisptab+0x6e0>>
50101b8a:	c4 fe       	ld.a %a14,[%a15+]
50101b8c:	54 f4       	ld.w %d4,[%a15]
50101b8e:	2d 0e 00 00 	calli %a14
50101b92:	0d 00 40 02 	rslcx 
50101b96:	00 80       	rfe 
	...

50101ba0 <__interrupt_221>:
50101ba0:	e0 dd       	bisr 221
50101ba2:	91 00 00 f7 	movh.a %a15,28672
50101ba6:	d9 ff b8 d4 	lea %a15,[%a15]19320 <70004b78 <Cdisptab+0x6e8>>
50101baa:	c4 fe       	ld.a %a14,[%a15+]
50101bac:	54 f4       	ld.w %d4,[%a15]
50101bae:	2d 0e 00 00 	calli %a14
50101bb2:	0d 00 40 02 	rslcx 
50101bb6:	00 80       	rfe 
	...

50101bc0 <__interrupt_222>:
50101bc0:	e0 de       	bisr 222
50101bc2:	91 00 00 f7 	movh.a %a15,28672
50101bc6:	d9 ff 80 e4 	lea %a15,[%a15]19328 <70004b80 <Cdisptab+0x6f0>>
50101bca:	c4 fe       	ld.a %a14,[%a15+]
50101bcc:	54 f4       	ld.w %d4,[%a15]
50101bce:	2d 0e 00 00 	calli %a14
50101bd2:	0d 00 40 02 	rslcx 
50101bd6:	00 80       	rfe 
	...

50101be0 <__interrupt_223>:
50101be0:	e0 df       	bisr 223
50101be2:	91 00 00 f7 	movh.a %a15,28672
50101be6:	d9 ff 88 e4 	lea %a15,[%a15]19336 <70004b88 <Cdisptab+0x6f8>>
50101bea:	c4 fe       	ld.a %a14,[%a15+]
50101bec:	54 f4       	ld.w %d4,[%a15]
50101bee:	2d 0e 00 00 	calli %a14
50101bf2:	0d 00 40 02 	rslcx 
50101bf6:	00 80       	rfe 
	...

50101c00 <__interrupt_224>:
50101c00:	e0 e0       	bisr 224
50101c02:	91 00 00 f7 	movh.a %a15,28672
50101c06:	d9 ff 90 e4 	lea %a15,[%a15]19344 <70004b90 <Cdisptab+0x700>>
50101c0a:	c4 fe       	ld.a %a14,[%a15+]
50101c0c:	54 f4       	ld.w %d4,[%a15]
50101c0e:	2d 0e 00 00 	calli %a14
50101c12:	0d 00 40 02 	rslcx 
50101c16:	00 80       	rfe 
	...

50101c20 <__interrupt_225>:
50101c20:	e0 e1       	bisr 225
50101c22:	91 00 00 f7 	movh.a %a15,28672
50101c26:	d9 ff 98 e4 	lea %a15,[%a15]19352 <70004b98 <Cdisptab+0x708>>
50101c2a:	c4 fe       	ld.a %a14,[%a15+]
50101c2c:	54 f4       	ld.w %d4,[%a15]
50101c2e:	2d 0e 00 00 	calli %a14
50101c32:	0d 00 40 02 	rslcx 
50101c36:	00 80       	rfe 
	...

50101c40 <__interrupt_226>:
50101c40:	e0 e2       	bisr 226
50101c42:	91 00 00 f7 	movh.a %a15,28672
50101c46:	d9 ff a0 e4 	lea %a15,[%a15]19360 <70004ba0 <Cdisptab+0x710>>
50101c4a:	c4 fe       	ld.a %a14,[%a15+]
50101c4c:	54 f4       	ld.w %d4,[%a15]
50101c4e:	2d 0e 00 00 	calli %a14
50101c52:	0d 00 40 02 	rslcx 
50101c56:	00 80       	rfe 
	...

50101c60 <__interrupt_227>:
50101c60:	e0 e3       	bisr 227
50101c62:	91 00 00 f7 	movh.a %a15,28672
50101c66:	d9 ff a8 e4 	lea %a15,[%a15]19368 <70004ba8 <Cdisptab+0x718>>
50101c6a:	c4 fe       	ld.a %a14,[%a15+]
50101c6c:	54 f4       	ld.w %d4,[%a15]
50101c6e:	2d 0e 00 00 	calli %a14
50101c72:	0d 00 40 02 	rslcx 
50101c76:	00 80       	rfe 
	...

50101c80 <__interrupt_228>:
50101c80:	e0 e4       	bisr 228
50101c82:	91 00 00 f7 	movh.a %a15,28672
50101c86:	d9 ff b0 e4 	lea %a15,[%a15]19376 <70004bb0 <Cdisptab+0x720>>
50101c8a:	c4 fe       	ld.a %a14,[%a15+]
50101c8c:	54 f4       	ld.w %d4,[%a15]
50101c8e:	2d 0e 00 00 	calli %a14
50101c92:	0d 00 40 02 	rslcx 
50101c96:	00 80       	rfe 
	...

50101ca0 <__interrupt_229>:
50101ca0:	e0 e5       	bisr 229
50101ca2:	91 00 00 f7 	movh.a %a15,28672
50101ca6:	d9 ff b8 e4 	lea %a15,[%a15]19384 <70004bb8 <Cdisptab+0x728>>
50101caa:	c4 fe       	ld.a %a14,[%a15+]
50101cac:	54 f4       	ld.w %d4,[%a15]
50101cae:	2d 0e 00 00 	calli %a14
50101cb2:	0d 00 40 02 	rslcx 
50101cb6:	00 80       	rfe 
	...

50101cc0 <__interrupt_230>:
50101cc0:	e0 e6       	bisr 230
50101cc2:	91 00 00 f7 	movh.a %a15,28672
50101cc6:	d9 ff 80 f4 	lea %a15,[%a15]19392 <70004bc0 <Cdisptab+0x730>>
50101cca:	c4 fe       	ld.a %a14,[%a15+]
50101ccc:	54 f4       	ld.w %d4,[%a15]
50101cce:	2d 0e 00 00 	calli %a14
50101cd2:	0d 00 40 02 	rslcx 
50101cd6:	00 80       	rfe 
	...

50101ce0 <__interrupt_231>:
50101ce0:	e0 e7       	bisr 231
50101ce2:	91 00 00 f7 	movh.a %a15,28672
50101ce6:	d9 ff 88 f4 	lea %a15,[%a15]19400 <70004bc8 <Cdisptab+0x738>>
50101cea:	c4 fe       	ld.a %a14,[%a15+]
50101cec:	54 f4       	ld.w %d4,[%a15]
50101cee:	2d 0e 00 00 	calli %a14
50101cf2:	0d 00 40 02 	rslcx 
50101cf6:	00 80       	rfe 
	...

50101d00 <__interrupt_232>:
50101d00:	e0 e8       	bisr 232
50101d02:	91 00 00 f7 	movh.a %a15,28672
50101d06:	d9 ff 90 f4 	lea %a15,[%a15]19408 <70004bd0 <Cdisptab+0x740>>
50101d0a:	c4 fe       	ld.a %a14,[%a15+]
50101d0c:	54 f4       	ld.w %d4,[%a15]
50101d0e:	2d 0e 00 00 	calli %a14
50101d12:	0d 00 40 02 	rslcx 
50101d16:	00 80       	rfe 
	...

50101d20 <__interrupt_233>:
50101d20:	e0 e9       	bisr 233
50101d22:	91 00 00 f7 	movh.a %a15,28672
50101d26:	d9 ff 98 f4 	lea %a15,[%a15]19416 <70004bd8 <Cdisptab+0x748>>
50101d2a:	c4 fe       	ld.a %a14,[%a15+]
50101d2c:	54 f4       	ld.w %d4,[%a15]
50101d2e:	2d 0e 00 00 	calli %a14
50101d32:	0d 00 40 02 	rslcx 
50101d36:	00 80       	rfe 
	...

50101d40 <__interrupt_234>:
50101d40:	e0 ea       	bisr 234
50101d42:	91 00 00 f7 	movh.a %a15,28672
50101d46:	d9 ff a0 f4 	lea %a15,[%a15]19424 <70004be0 <Cdisptab+0x750>>
50101d4a:	c4 fe       	ld.a %a14,[%a15+]
50101d4c:	54 f4       	ld.w %d4,[%a15]
50101d4e:	2d 0e 00 00 	calli %a14
50101d52:	0d 00 40 02 	rslcx 
50101d56:	00 80       	rfe 
	...

50101d60 <__interrupt_235>:
50101d60:	e0 eb       	bisr 235
50101d62:	91 00 00 f7 	movh.a %a15,28672
50101d66:	d9 ff a8 f4 	lea %a15,[%a15]19432 <70004be8 <Cdisptab+0x758>>
50101d6a:	c4 fe       	ld.a %a14,[%a15+]
50101d6c:	54 f4       	ld.w %d4,[%a15]
50101d6e:	2d 0e 00 00 	calli %a14
50101d72:	0d 00 40 02 	rslcx 
50101d76:	00 80       	rfe 
	...

50101d80 <__interrupt_236>:
50101d80:	e0 ec       	bisr 236
50101d82:	91 00 00 f7 	movh.a %a15,28672
50101d86:	d9 ff b0 f4 	lea %a15,[%a15]19440 <70004bf0 <Cdisptab+0x760>>
50101d8a:	c4 fe       	ld.a %a14,[%a15+]
50101d8c:	54 f4       	ld.w %d4,[%a15]
50101d8e:	2d 0e 00 00 	calli %a14
50101d92:	0d 00 40 02 	rslcx 
50101d96:	00 80       	rfe 
	...

50101da0 <__interrupt_237>:
50101da0:	e0 ed       	bisr 237
50101da2:	91 00 00 f7 	movh.a %a15,28672
50101da6:	d9 ff b8 f4 	lea %a15,[%a15]19448 <70004bf8 <Cdisptab+0x768>>
50101daa:	c4 fe       	ld.a %a14,[%a15+]
50101dac:	54 f4       	ld.w %d4,[%a15]
50101dae:	2d 0e 00 00 	calli %a14
50101db2:	0d 00 40 02 	rslcx 
50101db6:	00 80       	rfe 
	...

50101dc0 <__interrupt_238>:
50101dc0:	e0 ee       	bisr 238
50101dc2:	91 00 00 f7 	movh.a %a15,28672
50101dc6:	d9 ff c0 04 	lea %a15,[%a15]19456 <70004c00 <Cdisptab+0x770>>
50101dca:	c4 fe       	ld.a %a14,[%a15+]
50101dcc:	54 f4       	ld.w %d4,[%a15]
50101dce:	2d 0e 00 00 	calli %a14
50101dd2:	0d 00 40 02 	rslcx 
50101dd6:	00 80       	rfe 
	...

50101de0 <__interrupt_239>:
50101de0:	e0 ef       	bisr 239
50101de2:	91 00 00 f7 	movh.a %a15,28672
50101de6:	d9 ff c8 04 	lea %a15,[%a15]19464 <70004c08 <Cdisptab+0x778>>
50101dea:	c4 fe       	ld.a %a14,[%a15+]
50101dec:	54 f4       	ld.w %d4,[%a15]
50101dee:	2d 0e 00 00 	calli %a14
50101df2:	0d 00 40 02 	rslcx 
50101df6:	00 80       	rfe 
	...

50101e00 <__interrupt_240>:
50101e00:	e0 f0       	bisr 240
50101e02:	91 00 00 f7 	movh.a %a15,28672
50101e06:	d9 ff d0 04 	lea %a15,[%a15]19472 <70004c10 <Cdisptab+0x780>>
50101e0a:	c4 fe       	ld.a %a14,[%a15+]
50101e0c:	54 f4       	ld.w %d4,[%a15]
50101e0e:	2d 0e 00 00 	calli %a14
50101e12:	0d 00 40 02 	rslcx 
50101e16:	00 80       	rfe 
	...

50101e20 <__interrupt_241>:
50101e20:	e0 f1       	bisr 241
50101e22:	91 00 00 f7 	movh.a %a15,28672
50101e26:	d9 ff d8 04 	lea %a15,[%a15]19480 <70004c18 <Cdisptab+0x788>>
50101e2a:	c4 fe       	ld.a %a14,[%a15+]
50101e2c:	54 f4       	ld.w %d4,[%a15]
50101e2e:	2d 0e 00 00 	calli %a14
50101e32:	0d 00 40 02 	rslcx 
50101e36:	00 80       	rfe 
	...

50101e40 <__interrupt_242>:
50101e40:	e0 f2       	bisr 242
50101e42:	91 00 00 f7 	movh.a %a15,28672
50101e46:	d9 ff e0 04 	lea %a15,[%a15]19488 <70004c20 <Cdisptab+0x790>>
50101e4a:	c4 fe       	ld.a %a14,[%a15+]
50101e4c:	54 f4       	ld.w %d4,[%a15]
50101e4e:	2d 0e 00 00 	calli %a14
50101e52:	0d 00 40 02 	rslcx 
50101e56:	00 80       	rfe 
	...

50101e60 <__interrupt_243>:
50101e60:	e0 f3       	bisr 243
50101e62:	91 00 00 f7 	movh.a %a15,28672
50101e66:	d9 ff e8 04 	lea %a15,[%a15]19496 <70004c28 <Cdisptab+0x798>>
50101e6a:	c4 fe       	ld.a %a14,[%a15+]
50101e6c:	54 f4       	ld.w %d4,[%a15]
50101e6e:	2d 0e 00 00 	calli %a14
50101e72:	0d 00 40 02 	rslcx 
50101e76:	00 80       	rfe 
	...

50101e80 <__interrupt_244>:
50101e80:	e0 f4       	bisr 244
50101e82:	91 00 00 f7 	movh.a %a15,28672
50101e86:	d9 ff f0 04 	lea %a15,[%a15]19504 <70004c30 <Cdisptab+0x7a0>>
50101e8a:	c4 fe       	ld.a %a14,[%a15+]
50101e8c:	54 f4       	ld.w %d4,[%a15]
50101e8e:	2d 0e 00 00 	calli %a14
50101e92:	0d 00 40 02 	rslcx 
50101e96:	00 80       	rfe 
	...

50101ea0 <__interrupt_245>:
50101ea0:	e0 f5       	bisr 245
50101ea2:	91 00 00 f7 	movh.a %a15,28672
50101ea6:	d9 ff f8 04 	lea %a15,[%a15]19512 <70004c38 <Cdisptab+0x7a8>>
50101eaa:	c4 fe       	ld.a %a14,[%a15+]
50101eac:	54 f4       	ld.w %d4,[%a15]
50101eae:	2d 0e 00 00 	calli %a14
50101eb2:	0d 00 40 02 	rslcx 
50101eb6:	00 80       	rfe 
	...

50101ec0 <__interrupt_246>:
50101ec0:	e0 f6       	bisr 246
50101ec2:	91 00 00 f7 	movh.a %a15,28672
50101ec6:	d9 ff c0 14 	lea %a15,[%a15]19520 <70004c40 <Cdisptab+0x7b0>>
50101eca:	c4 fe       	ld.a %a14,[%a15+]
50101ecc:	54 f4       	ld.w %d4,[%a15]
50101ece:	2d 0e 00 00 	calli %a14
50101ed2:	0d 00 40 02 	rslcx 
50101ed6:	00 80       	rfe 
	...

50101ee0 <__interrupt_247>:
50101ee0:	e0 f7       	bisr 247
50101ee2:	91 00 00 f7 	movh.a %a15,28672
50101ee6:	d9 ff c8 14 	lea %a15,[%a15]19528 <70004c48 <Cdisptab+0x7b8>>
50101eea:	c4 fe       	ld.a %a14,[%a15+]
50101eec:	54 f4       	ld.w %d4,[%a15]
50101eee:	2d 0e 00 00 	calli %a14
50101ef2:	0d 00 40 02 	rslcx 
50101ef6:	00 80       	rfe 
	...

50101f00 <__interrupt_248>:
50101f00:	e0 f8       	bisr 248
50101f02:	91 00 00 f7 	movh.a %a15,28672
50101f06:	d9 ff d0 14 	lea %a15,[%a15]19536 <70004c50 <Cdisptab+0x7c0>>
50101f0a:	c4 fe       	ld.a %a14,[%a15+]
50101f0c:	54 f4       	ld.w %d4,[%a15]
50101f0e:	2d 0e 00 00 	calli %a14
50101f12:	0d 00 40 02 	rslcx 
50101f16:	00 80       	rfe 
	...

50101f20 <__interrupt_249>:
50101f20:	e0 f9       	bisr 249
50101f22:	91 00 00 f7 	movh.a %a15,28672
50101f26:	d9 ff d8 14 	lea %a15,[%a15]19544 <70004c58 <Cdisptab+0x7c8>>
50101f2a:	c4 fe       	ld.a %a14,[%a15+]
50101f2c:	54 f4       	ld.w %d4,[%a15]
50101f2e:	2d 0e 00 00 	calli %a14
50101f32:	0d 00 40 02 	rslcx 
50101f36:	00 80       	rfe 
	...

50101f40 <__interrupt_250>:
50101f40:	e0 fa       	bisr 250
50101f42:	91 00 00 f7 	movh.a %a15,28672
50101f46:	d9 ff e0 14 	lea %a15,[%a15]19552 <70004c60 <Cdisptab+0x7d0>>
50101f4a:	c4 fe       	ld.a %a14,[%a15+]
50101f4c:	54 f4       	ld.w %d4,[%a15]
50101f4e:	2d 0e 00 00 	calli %a14
50101f52:	0d 00 40 02 	rslcx 
50101f56:	00 80       	rfe 
	...

50101f60 <__interrupt_251>:
50101f60:	e0 fb       	bisr 251
50101f62:	91 00 00 f7 	movh.a %a15,28672
50101f66:	d9 ff e8 14 	lea %a15,[%a15]19560 <70004c68 <Cdisptab+0x7d8>>
50101f6a:	c4 fe       	ld.a %a14,[%a15+]
50101f6c:	54 f4       	ld.w %d4,[%a15]
50101f6e:	2d 0e 00 00 	calli %a14
50101f72:	0d 00 40 02 	rslcx 
50101f76:	00 80       	rfe 
	...

50101f80 <__interrupt_252>:
50101f80:	e0 fc       	bisr 252
50101f82:	91 00 00 f7 	movh.a %a15,28672
50101f86:	d9 ff f0 14 	lea %a15,[%a15]19568 <70004c70 <Cdisptab+0x7e0>>
50101f8a:	c4 fe       	ld.a %a14,[%a15+]
50101f8c:	54 f4       	ld.w %d4,[%a15]
50101f8e:	2d 0e 00 00 	calli %a14
50101f92:	0d 00 40 02 	rslcx 
50101f96:	00 80       	rfe 
	...

50101fa0 <__interrupt_253>:
50101fa0:	e0 fd       	bisr 253
50101fa2:	91 00 00 f7 	movh.a %a15,28672
50101fa6:	d9 ff f8 14 	lea %a15,[%a15]19576 <70004c78 <Cdisptab+0x7e8>>
50101faa:	c4 fe       	ld.a %a14,[%a15+]
50101fac:	54 f4       	ld.w %d4,[%a15]
50101fae:	2d 0e 00 00 	calli %a14
50101fb2:	0d 00 40 02 	rslcx 
50101fb6:	00 80       	rfe 
	...

50101fc0 <__interrupt_254>:
50101fc0:	e0 fe       	bisr 254
50101fc2:	91 00 00 f7 	movh.a %a15,28672
50101fc6:	d9 ff c0 24 	lea %a15,[%a15]19584 <70004c80 <Cdisptab+0x7f0>>
50101fca:	c4 fe       	ld.a %a14,[%a15+]
50101fcc:	54 f4       	ld.w %d4,[%a15]
50101fce:	2d 0e 00 00 	calli %a14
50101fd2:	0d 00 40 02 	rslcx 
50101fd6:	00 80       	rfe 
	...

50101fe0 <__interrupt_255>:
50101fe0:	e0 ff       	bisr 255
50101fe2:	91 00 00 f7 	movh.a %a15,28672
50101fe6:	d9 ff c8 24 	lea %a15,[%a15]19592 <70004c88 <Cdisptab+0x7f8>>
50101fea:	c4 fe       	ld.a %a14,[%a15+]
50101fec:	54 f4       	ld.w %d4,[%a15]
50101fee:	2d 0e 00 00 	calli %a14
50101ff2:	0d 00 40 02 	rslcx 
50101ff6:	00 80       	rfe 
	...
