Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date             : Thu Dec  8 22:31:17 2016
| Host             : gregbox running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file singleDecision_power_routed.rpt -pb singleDecision_power_summary_routed.pb
| Design           : singleDecision
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.122 |
| Dynamic (W)              | 0.004 |
| Device Static (W)        | 0.118 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        1 |       --- |             --- |
| Slice Logic              |    <0.001 |     1955 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      707 |     53200 |            1.32 |
|   Register               |    <0.001 |      806 |    106400 |            0.75 |
|   LUT as Distributed RAM |    <0.001 |       35 |     17400 |            0.20 |
|   CARRY4                 |    <0.001 |      232 |     13300 |            1.74 |
|   Others                 |     0.000 |       18 |       --- |             --- |
| Signals                  |    <0.001 |     1651 |       --- |             --- |
| DSPs                     |     0.003 |        4 |       220 |            1.81 |
| Static Power             |     0.118 |          |           |                 |
| Total                    |     0.122 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.004 |      0.007 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| singleDecision                                 |     0.004 |
|   recentABools_data_U                          |    <0.001 |
|     singleDecision_recentABools_data_ram_U     |    <0.001 |
|       ram_reg_0_15_0_0                         |    <0.001 |
|       ram_reg_0_15_0_0__0                      |    <0.001 |
|   recentVBools_data_U                          |    <0.001 |
|     singleDecision_recentVBools_data_ram_U     |    <0.001 |
|       ram_reg_0_15_0_0                         |    <0.001 |
|   recentdatapoints_data_U                      |    <0.001 |
|     singleDecision_recentdatapoints_data_ram_U |    <0.001 |
|       ram_reg_0_15_0_0                         |    <0.001 |
|       ram_reg_0_15_0_0__0                      |    <0.001 |
|       ram_reg_0_15_0_0__1                      |    <0.001 |
|       ram_reg_0_15_0_0__10                     |    <0.001 |
|       ram_reg_0_15_0_0__11                     |    <0.001 |
|       ram_reg_0_15_0_0__12                     |    <0.001 |
|       ram_reg_0_15_0_0__13                     |    <0.001 |
|       ram_reg_0_15_0_0__14                     |    <0.001 |
|       ram_reg_0_15_0_0__15                     |    <0.001 |
|       ram_reg_0_15_0_0__16                     |    <0.001 |
|       ram_reg_0_15_0_0__17                     |    <0.001 |
|       ram_reg_0_15_0_0__18                     |    <0.001 |
|       ram_reg_0_15_0_0__19                     |    <0.001 |
|       ram_reg_0_15_0_0__2                      |    <0.001 |
|       ram_reg_0_15_0_0__20                     |    <0.001 |
|       ram_reg_0_15_0_0__21                     |    <0.001 |
|       ram_reg_0_15_0_0__22                     |    <0.001 |
|       ram_reg_0_15_0_0__23                     |    <0.001 |
|       ram_reg_0_15_0_0__24                     |    <0.001 |
|       ram_reg_0_15_0_0__25                     |    <0.001 |
|       ram_reg_0_15_0_0__26                     |    <0.001 |
|       ram_reg_0_15_0_0__27                     |    <0.001 |
|       ram_reg_0_15_0_0__28                     |    <0.001 |
|       ram_reg_0_15_0_0__29                     |    <0.001 |
|       ram_reg_0_15_0_0__3                      |    <0.001 |
|       ram_reg_0_15_0_0__30                     |    <0.001 |
|       ram_reg_0_15_0_0__4                      |    <0.001 |
|       ram_reg_0_15_0_0__5                      |    <0.001 |
|       ram_reg_0_15_0_0__6                      |    <0.001 |
|       ram_reg_0_15_0_0__7                      |    <0.001 |
|       ram_reg_0_15_0_0__8                      |    <0.001 |
|       ram_reg_0_15_0_0__9                      |    <0.001 |
|   singleDecision_mul_32s_16s_32_3_U1           |     0.002 |
|     singleDecision_mul_32s_16s_32_3_Mul3S_0_U  |     0.002 |
|   singleDecision_mul_32s_16s_32_3_U2           |     0.002 |
|     singleDecision_mul_32s_16s_32_3_Mul3S_0_U  |     0.002 |
+------------------------------------------------+-----------+


