<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow 1200mV 85C Model Removal: &apos;pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >3.669</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[14]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.534</TD>
<TD >4.389</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.669</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[14]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.534</TD>
<TD >4.389</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.686</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[13]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.466</TD>
<TD >4.338</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.686</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[49]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.466</TD>
<TD >4.338</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.686</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[58]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.466</TD>
<TD >4.338</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.686</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[36]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.466</TD>
<TD >4.338</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.691</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[23]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.521</TD>
<TD >4.398</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.693</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[29]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.512</TD>
<TD >4.391</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.693</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[29]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.512</TD>
<TD >4.391</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[8]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.477</TD>
<TD >4.357</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[31]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.479</TD>
<TD >4.359</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[32]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.479</TD>
<TD >4.359</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[49]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.478</TD>
<TD >4.358</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.483</TD>
<TD >4.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.483</TD>
<TD >4.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[24]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.501</TD>
<TD >4.381</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[11]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.501</TD>
<TD >4.381</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[21]_OTERM205</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.501</TD>
<TD >4.381</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.694</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[46]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.483</TD>
<TD >4.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.695</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[15]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.458</TD>
<TD >4.339</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.695</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[22]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.458</TD>
<TD >4.339</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.695</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[19]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.468</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.695</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[31]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.468</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.695</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[12]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.468</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.697</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[48]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >4.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.703</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[17]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.516</TD>
<TD >4.405</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.704</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[57]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.493</TD>
<TD >4.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.704</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.493</TD>
<TD >4.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.704</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.493</TD>
<TD >4.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.704</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[49]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.493</TD>
<TD >4.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.704</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[39]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.493</TD>
<TD >4.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.704</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[39]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.495</TD>
<TD >4.385</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.705</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[27]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.468</TD>
<TD >4.359</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.705</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[18]_OTERM281</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.468</TD>
<TD >4.359</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[29]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.465</TD>
<TD >4.357</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[28]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.465</TD>
<TD >4.357</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[57]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.464</TD>
<TD >4.356</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[50]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.464</TD>
<TD >4.356</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[29]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.465</TD>
<TD >4.357</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[52]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.484</TD>
<TD >4.376</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[28]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.465</TD>
<TD >4.357</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[24]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.467</TD>
<TD >4.359</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.706</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[24]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.466</TD>
<TD >4.358</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[18]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[36]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.450</TD>
<TD >4.343</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[16]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.450</TD>
<TD >4.343</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[58]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[52]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.456</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[44]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.458</TD>
<TD >4.351</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[53]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[18]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.450</TD>
<TD >4.343</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[31]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.456</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[21]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.707</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[52]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.452</TD>
<TD >4.345</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.714</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[36]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.499</TD>
<TD >4.399</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.714</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[46]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.487</TD>
<TD >4.387</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.714</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[36]_OTERM288</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.487</TD>
<TD >4.387</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[51]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[50]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[50]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[44]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[59]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[47]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[11]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.716</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[53]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.470</TD>
<TD >4.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.717</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[55]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.460</TD>
<TD >4.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.720</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[34]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.436</TD>
<TD >4.342</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.723</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[35]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.460</TD>
<TD >4.369</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.723</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[38]_OTERM229</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.443</TD>
<TD >4.352</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.723</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[12]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.460</TD>
<TD >4.369</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.724</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[60]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.498</TD>
<TD >4.408</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.724</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[28]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.498</TD>
<TD >4.408</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.724</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.476</TD>
<TD >4.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.724</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[43]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.476</TD>
<TD >4.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.724</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[39]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.477</TD>
<TD >4.387</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.724</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[28]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.498</TD>
<TD >4.408</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.724</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[37]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.476</TD>
<TD >4.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[25]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.464</TD>
<TD >4.375</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[61]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.456</TD>
<TD >4.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[13]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.456</TD>
<TD >4.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[34]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.440</TD>
<TD >4.351</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[26]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.456</TD>
<TD >4.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_2[43]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.462</TD>
<TD >4.373</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_0[18]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >4.364</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[56]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.464</TD>
<TD >4.375</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.725</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[37]_OTERM360</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >4.364</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|PxDV_2[18]~0_OTERM1</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.478</TD>
<TD >4.390</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|_zz_8_~4_OTERM143</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.478</TD>
<TD >4.390</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|DP_DecryptxS~0_OTERM3</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.478</TD>
<TD >4.390</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|_zz_11_~0_OTERM5</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.478</TD>
<TD >4.390</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[40]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.438</TD>
<TD >4.350</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_3[47]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.438</TD>
<TD >4.350</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[32]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.443</TD>
<TD >4.355</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_1[18]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.431</TD>
<TD >4.343</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[15]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.437</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.726</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|StatexDP_4[22]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.437</TD>
<TD >4.349</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
