// Seed: 1414967692
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_11 = 0;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd79
) (
    output wand id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  logic _id_7;
  assign id_7 = id_4;
  wire [1 : id_7] id_8;
  wire id_9;
  parameter id_10 = 1;
  logic id_11 = 1;
  nor primCall (id_0, id_11, id_4, id_10, id_3, id_8, id_5, id_9, id_2);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
