/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  reg [20:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[46] ? in_data[76] : in_data[80]);
  assign celloutsig_0_24z = !(celloutsig_0_22z ? celloutsig_0_3z : celloutsig_0_20z);
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_1z[2]) & celloutsig_0_4z);
  assign celloutsig_0_17z = ~((celloutsig_0_12z | celloutsig_0_15z) & celloutsig_0_0z);
  assign celloutsig_0_20z = ~((celloutsig_0_13z | celloutsig_0_14z) & celloutsig_0_14z);
  assign celloutsig_1_18z = ~(celloutsig_1_10z ^ celloutsig_1_11z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z ^ celloutsig_0_3z);
  assign celloutsig_1_0z = ~(in_data[108] ^ in_data[187]);
  assign celloutsig_0_25z = { celloutsig_0_2z[17:0], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_19z } / { 1'h1, celloutsig_0_11z[6:3], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } == celloutsig_0_2z[14:11];
  assign celloutsig_0_15z = { celloutsig_0_2z[12:10], celloutsig_0_8z } == { celloutsig_0_1z[2:0], celloutsig_0_9z };
  assign celloutsig_0_13z = { in_data[89:88], celloutsig_0_4z } > { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[168:145] && { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_11z[3:0], celloutsig_0_8z, celloutsig_0_7z } && { celloutsig_0_11z[5:4], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[42:32], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } || in_data[88:75];
  assign celloutsig_0_7z = { celloutsig_0_2z[10:7], celloutsig_0_3z } || { celloutsig_0_2z[4:1], celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_2z[14], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } || { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = & { celloutsig_1_4z, celloutsig_1_2z, in_data[118] };
  assign celloutsig_0_8z = & celloutsig_0_2z[6:3];
  assign celloutsig_0_12z = celloutsig_0_2z[7] & celloutsig_0_3z;
  assign celloutsig_0_3z = ~^ in_data[46:24];
  assign celloutsig_1_19z = ~^ { celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_9z = in_data[180:168] >> { celloutsig_1_6z[6:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << in_data[34:31];
  assign celloutsig_1_4z = { celloutsig_1_1z[3:1], celloutsig_1_2z } >>> in_data[137:134];
  assign celloutsig_1_6z = { celloutsig_1_4z[3:1], celloutsig_1_1z, celloutsig_1_2z } >>> { in_data[156:152], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_6z[7:6], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z } >>> celloutsig_1_9z[6:1];
  assign celloutsig_0_11z = { in_data[50:44], celloutsig_0_8z, celloutsig_0_4z } >>> celloutsig_0_2z[16:8];
  assign celloutsig_1_1z = in_data[101:98] >>> { in_data[191:190], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[34:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = ~((celloutsig_1_4z[3] & celloutsig_1_0z) | (celloutsig_1_9z[9] & celloutsig_1_3z));
  assign celloutsig_1_11z = ~((in_data[158] & celloutsig_1_8z) | (celloutsig_1_6z[4] & celloutsig_1_3z));
  assign celloutsig_0_22z = ~((celloutsig_0_20z & celloutsig_0_9z) | (celloutsig_0_12z & celloutsig_0_5z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] & celloutsig_1_1z[1]) | (in_data[115] & celloutsig_1_0z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[133]) | (in_data[157] & celloutsig_1_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
