-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_accelerator_conv_and_pool is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    img_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    img_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    img_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    img_stream_empty_n : IN STD_LOGIC;
    img_stream_read : OUT STD_LOGIC;
    pool_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    pool_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    pool_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    pool_stream_full_n : IN STD_LOGIC;
    pool_stream_write : OUT STD_LOGIC );
end;


architecture behav of cnn_accelerator_conv_and_pool is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal image_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_ce0 : STD_LOGIC;
    signal image_we0 : STD_LOGIC;
    signal image_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce1 : STD_LOGIC;
    signal image_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce2 : STD_LOGIC;
    signal image_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce3 : STD_LOGIC;
    signal image_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce4 : STD_LOGIC;
    signal image_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce5 : STD_LOGIC;
    signal image_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce6 : STD_LOGIC;
    signal image_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce7 : STD_LOGIC;
    signal image_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce8 : STD_LOGIC;
    signal image_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce9 : STD_LOGIC;
    signal image_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce10 : STD_LOGIC;
    signal image_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce11 : STD_LOGIC;
    signal image_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce12 : STD_LOGIC;
    signal image_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce13 : STD_LOGIC;
    signal image_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce14 : STD_LOGIC;
    signal image_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_ce15 : STD_LOGIC;
    signal image_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_1_ce0 : STD_LOGIC;
    signal image_1_we0 : STD_LOGIC;
    signal image_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce1 : STD_LOGIC;
    signal image_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce2 : STD_LOGIC;
    signal image_1_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce3 : STD_LOGIC;
    signal image_1_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce4 : STD_LOGIC;
    signal image_1_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce5 : STD_LOGIC;
    signal image_1_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce6 : STD_LOGIC;
    signal image_1_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce7 : STD_LOGIC;
    signal image_1_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce8 : STD_LOGIC;
    signal image_1_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce9 : STD_LOGIC;
    signal image_1_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce10 : STD_LOGIC;
    signal image_1_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce11 : STD_LOGIC;
    signal image_1_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce12 : STD_LOGIC;
    signal image_1_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce13 : STD_LOGIC;
    signal image_1_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce14 : STD_LOGIC;
    signal image_1_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_1_ce15 : STD_LOGIC;
    signal image_1_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_2_ce0 : STD_LOGIC;
    signal image_2_we0 : STD_LOGIC;
    signal image_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce1 : STD_LOGIC;
    signal image_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce2 : STD_LOGIC;
    signal image_2_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce3 : STD_LOGIC;
    signal image_2_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce4 : STD_LOGIC;
    signal image_2_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce5 : STD_LOGIC;
    signal image_2_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce6 : STD_LOGIC;
    signal image_2_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce7 : STD_LOGIC;
    signal image_2_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce8 : STD_LOGIC;
    signal image_2_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce9 : STD_LOGIC;
    signal image_2_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce10 : STD_LOGIC;
    signal image_2_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce11 : STD_LOGIC;
    signal image_2_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce12 : STD_LOGIC;
    signal image_2_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce13 : STD_LOGIC;
    signal image_2_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce14 : STD_LOGIC;
    signal image_2_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_2_ce15 : STD_LOGIC;
    signal image_2_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_3_ce0 : STD_LOGIC;
    signal image_3_we0 : STD_LOGIC;
    signal image_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce1 : STD_LOGIC;
    signal image_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce2 : STD_LOGIC;
    signal image_3_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce3 : STD_LOGIC;
    signal image_3_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce4 : STD_LOGIC;
    signal image_3_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce5 : STD_LOGIC;
    signal image_3_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce6 : STD_LOGIC;
    signal image_3_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce7 : STD_LOGIC;
    signal image_3_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce8 : STD_LOGIC;
    signal image_3_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce9 : STD_LOGIC;
    signal image_3_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce10 : STD_LOGIC;
    signal image_3_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce11 : STD_LOGIC;
    signal image_3_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce12 : STD_LOGIC;
    signal image_3_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce13 : STD_LOGIC;
    signal image_3_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce14 : STD_LOGIC;
    signal image_3_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_3_ce15 : STD_LOGIC;
    signal image_3_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_4_ce0 : STD_LOGIC;
    signal image_4_we0 : STD_LOGIC;
    signal image_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce1 : STD_LOGIC;
    signal image_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce2 : STD_LOGIC;
    signal image_4_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce3 : STD_LOGIC;
    signal image_4_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce4 : STD_LOGIC;
    signal image_4_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce5 : STD_LOGIC;
    signal image_4_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce6 : STD_LOGIC;
    signal image_4_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce7 : STD_LOGIC;
    signal image_4_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce8 : STD_LOGIC;
    signal image_4_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce9 : STD_LOGIC;
    signal image_4_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce10 : STD_LOGIC;
    signal image_4_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce11 : STD_LOGIC;
    signal image_4_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce12 : STD_LOGIC;
    signal image_4_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce13 : STD_LOGIC;
    signal image_4_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce14 : STD_LOGIC;
    signal image_4_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_4_ce15 : STD_LOGIC;
    signal image_4_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_5_ce0 : STD_LOGIC;
    signal image_5_we0 : STD_LOGIC;
    signal image_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce1 : STD_LOGIC;
    signal image_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce2 : STD_LOGIC;
    signal image_5_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce3 : STD_LOGIC;
    signal image_5_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce4 : STD_LOGIC;
    signal image_5_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce5 : STD_LOGIC;
    signal image_5_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce6 : STD_LOGIC;
    signal image_5_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce7 : STD_LOGIC;
    signal image_5_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce8 : STD_LOGIC;
    signal image_5_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce9 : STD_LOGIC;
    signal image_5_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce10 : STD_LOGIC;
    signal image_5_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce11 : STD_LOGIC;
    signal image_5_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce12 : STD_LOGIC;
    signal image_5_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce13 : STD_LOGIC;
    signal image_5_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce14 : STD_LOGIC;
    signal image_5_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_5_ce15 : STD_LOGIC;
    signal image_5_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_6_ce0 : STD_LOGIC;
    signal image_6_we0 : STD_LOGIC;
    signal image_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce1 : STD_LOGIC;
    signal image_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce2 : STD_LOGIC;
    signal image_6_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce3 : STD_LOGIC;
    signal image_6_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce4 : STD_LOGIC;
    signal image_6_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce5 : STD_LOGIC;
    signal image_6_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce6 : STD_LOGIC;
    signal image_6_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce7 : STD_LOGIC;
    signal image_6_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce8 : STD_LOGIC;
    signal image_6_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce9 : STD_LOGIC;
    signal image_6_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce10 : STD_LOGIC;
    signal image_6_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce11 : STD_LOGIC;
    signal image_6_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce12 : STD_LOGIC;
    signal image_6_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce13 : STD_LOGIC;
    signal image_6_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce14 : STD_LOGIC;
    signal image_6_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_6_ce15 : STD_LOGIC;
    signal image_6_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_7_ce0 : STD_LOGIC;
    signal image_7_we0 : STD_LOGIC;
    signal image_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce1 : STD_LOGIC;
    signal image_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce2 : STD_LOGIC;
    signal image_7_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce3 : STD_LOGIC;
    signal image_7_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce4 : STD_LOGIC;
    signal image_7_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce5 : STD_LOGIC;
    signal image_7_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce6 : STD_LOGIC;
    signal image_7_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce7 : STD_LOGIC;
    signal image_7_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce8 : STD_LOGIC;
    signal image_7_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce9 : STD_LOGIC;
    signal image_7_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce10 : STD_LOGIC;
    signal image_7_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce11 : STD_LOGIC;
    signal image_7_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce12 : STD_LOGIC;
    signal image_7_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce13 : STD_LOGIC;
    signal image_7_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce14 : STD_LOGIC;
    signal image_7_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_7_ce15 : STD_LOGIC;
    signal image_7_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal image_8_ce0 : STD_LOGIC;
    signal image_8_we0 : STD_LOGIC;
    signal image_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce1 : STD_LOGIC;
    signal image_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce2 : STD_LOGIC;
    signal image_8_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce3 : STD_LOGIC;
    signal image_8_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce4 : STD_LOGIC;
    signal image_8_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce5 : STD_LOGIC;
    signal image_8_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce6 : STD_LOGIC;
    signal image_8_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce7 : STD_LOGIC;
    signal image_8_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce8 : STD_LOGIC;
    signal image_8_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce9 : STD_LOGIC;
    signal image_8_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce10 : STD_LOGIC;
    signal image_8_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce11 : STD_LOGIC;
    signal image_8_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce12 : STD_LOGIC;
    signal image_8_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce13 : STD_LOGIC;
    signal image_8_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce14 : STD_LOGIC;
    signal image_8_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_8_ce15 : STD_LOGIC;
    signal image_8_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_done : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_idle : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_ready : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_img_stream_read : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_we0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_idle : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_ready : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_pool_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_pool_stream_write : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce0 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce1 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce2 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce3 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce4 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce5 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce6 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce7 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce8 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address9 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce9 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce10 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address11 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce11 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address12 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce12 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address13 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce13 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address14 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce14 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address15 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce15 : STD_LOGIC;
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call12 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        img_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        img_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        img_stream_empty_n : IN STD_LOGIC;
        img_stream_read : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce0 : OUT STD_LOGIC;
        image_1_we0 : OUT STD_LOGIC;
        image_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce0 : OUT STD_LOGIC;
        image_2_we0 : OUT STD_LOGIC;
        image_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce0 : OUT STD_LOGIC;
        image_3_we0 : OUT STD_LOGIC;
        image_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce0 : OUT STD_LOGIC;
        image_4_we0 : OUT STD_LOGIC;
        image_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce0 : OUT STD_LOGIC;
        image_5_we0 : OUT STD_LOGIC;
        image_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce0 : OUT STD_LOGIC;
        image_6_we0 : OUT STD_LOGIC;
        image_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce0 : OUT STD_LOGIC;
        image_7_we0 : OUT STD_LOGIC;
        image_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce0 : OUT STD_LOGIC;
        image_8_we0 : OUT STD_LOGIC;
        image_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pool_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_stream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        pool_stream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        pool_stream_full_n : IN STD_LOGIC;
        pool_stream_write : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce2 : OUT STD_LOGIC;
        image_r_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce3 : OUT STD_LOGIC;
        image_r_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce4 : OUT STD_LOGIC;
        image_r_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce5 : OUT STD_LOGIC;
        image_r_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce6 : OUT STD_LOGIC;
        image_r_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce7 : OUT STD_LOGIC;
        image_r_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce8 : OUT STD_LOGIC;
        image_r_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce9 : OUT STD_LOGIC;
        image_r_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce10 : OUT STD_LOGIC;
        image_r_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce11 : OUT STD_LOGIC;
        image_r_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce12 : OUT STD_LOGIC;
        image_r_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce13 : OUT STD_LOGIC;
        image_r_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce14 : OUT STD_LOGIC;
        image_r_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_r_ce15 : OUT STD_LOGIC;
        image_r_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce0 : OUT STD_LOGIC;
        image_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce1 : OUT STD_LOGIC;
        image_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce2 : OUT STD_LOGIC;
        image_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce3 : OUT STD_LOGIC;
        image_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce4 : OUT STD_LOGIC;
        image_1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce5 : OUT STD_LOGIC;
        image_1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce6 : OUT STD_LOGIC;
        image_1_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce7 : OUT STD_LOGIC;
        image_1_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce8 : OUT STD_LOGIC;
        image_1_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce9 : OUT STD_LOGIC;
        image_1_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce10 : OUT STD_LOGIC;
        image_1_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce11 : OUT STD_LOGIC;
        image_1_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce12 : OUT STD_LOGIC;
        image_1_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce13 : OUT STD_LOGIC;
        image_1_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce14 : OUT STD_LOGIC;
        image_1_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_1_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_1_ce15 : OUT STD_LOGIC;
        image_1_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce0 : OUT STD_LOGIC;
        image_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce1 : OUT STD_LOGIC;
        image_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce2 : OUT STD_LOGIC;
        image_2_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce3 : OUT STD_LOGIC;
        image_2_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce4 : OUT STD_LOGIC;
        image_2_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce5 : OUT STD_LOGIC;
        image_2_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce6 : OUT STD_LOGIC;
        image_2_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce7 : OUT STD_LOGIC;
        image_2_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce8 : OUT STD_LOGIC;
        image_2_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce9 : OUT STD_LOGIC;
        image_2_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce10 : OUT STD_LOGIC;
        image_2_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce11 : OUT STD_LOGIC;
        image_2_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce12 : OUT STD_LOGIC;
        image_2_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce13 : OUT STD_LOGIC;
        image_2_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce14 : OUT STD_LOGIC;
        image_2_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_2_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_2_ce15 : OUT STD_LOGIC;
        image_2_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce0 : OUT STD_LOGIC;
        image_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce1 : OUT STD_LOGIC;
        image_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce2 : OUT STD_LOGIC;
        image_3_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce3 : OUT STD_LOGIC;
        image_3_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce4 : OUT STD_LOGIC;
        image_3_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce5 : OUT STD_LOGIC;
        image_3_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce6 : OUT STD_LOGIC;
        image_3_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce7 : OUT STD_LOGIC;
        image_3_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce8 : OUT STD_LOGIC;
        image_3_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce9 : OUT STD_LOGIC;
        image_3_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce10 : OUT STD_LOGIC;
        image_3_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce11 : OUT STD_LOGIC;
        image_3_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce12 : OUT STD_LOGIC;
        image_3_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce13 : OUT STD_LOGIC;
        image_3_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce14 : OUT STD_LOGIC;
        image_3_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_3_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_3_ce15 : OUT STD_LOGIC;
        image_3_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce0 : OUT STD_LOGIC;
        image_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce1 : OUT STD_LOGIC;
        image_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce2 : OUT STD_LOGIC;
        image_4_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce3 : OUT STD_LOGIC;
        image_4_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce4 : OUT STD_LOGIC;
        image_4_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce5 : OUT STD_LOGIC;
        image_4_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce6 : OUT STD_LOGIC;
        image_4_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce7 : OUT STD_LOGIC;
        image_4_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce8 : OUT STD_LOGIC;
        image_4_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce9 : OUT STD_LOGIC;
        image_4_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce10 : OUT STD_LOGIC;
        image_4_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce11 : OUT STD_LOGIC;
        image_4_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce12 : OUT STD_LOGIC;
        image_4_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce13 : OUT STD_LOGIC;
        image_4_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce14 : OUT STD_LOGIC;
        image_4_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_4_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_4_ce15 : OUT STD_LOGIC;
        image_4_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce0 : OUT STD_LOGIC;
        image_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce1 : OUT STD_LOGIC;
        image_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce2 : OUT STD_LOGIC;
        image_5_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce3 : OUT STD_LOGIC;
        image_5_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce4 : OUT STD_LOGIC;
        image_5_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce5 : OUT STD_LOGIC;
        image_5_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce6 : OUT STD_LOGIC;
        image_5_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce7 : OUT STD_LOGIC;
        image_5_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce8 : OUT STD_LOGIC;
        image_5_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce9 : OUT STD_LOGIC;
        image_5_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce10 : OUT STD_LOGIC;
        image_5_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce11 : OUT STD_LOGIC;
        image_5_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce12 : OUT STD_LOGIC;
        image_5_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce13 : OUT STD_LOGIC;
        image_5_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce14 : OUT STD_LOGIC;
        image_5_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_5_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_5_ce15 : OUT STD_LOGIC;
        image_5_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce0 : OUT STD_LOGIC;
        image_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce1 : OUT STD_LOGIC;
        image_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce2 : OUT STD_LOGIC;
        image_6_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce3 : OUT STD_LOGIC;
        image_6_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce4 : OUT STD_LOGIC;
        image_6_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce5 : OUT STD_LOGIC;
        image_6_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce6 : OUT STD_LOGIC;
        image_6_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce7 : OUT STD_LOGIC;
        image_6_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce8 : OUT STD_LOGIC;
        image_6_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce9 : OUT STD_LOGIC;
        image_6_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce10 : OUT STD_LOGIC;
        image_6_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce11 : OUT STD_LOGIC;
        image_6_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce12 : OUT STD_LOGIC;
        image_6_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce13 : OUT STD_LOGIC;
        image_6_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce14 : OUT STD_LOGIC;
        image_6_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_6_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_6_ce15 : OUT STD_LOGIC;
        image_6_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce0 : OUT STD_LOGIC;
        image_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce1 : OUT STD_LOGIC;
        image_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce2 : OUT STD_LOGIC;
        image_7_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce3 : OUT STD_LOGIC;
        image_7_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce4 : OUT STD_LOGIC;
        image_7_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce5 : OUT STD_LOGIC;
        image_7_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce6 : OUT STD_LOGIC;
        image_7_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce7 : OUT STD_LOGIC;
        image_7_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce8 : OUT STD_LOGIC;
        image_7_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce9 : OUT STD_LOGIC;
        image_7_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce10 : OUT STD_LOGIC;
        image_7_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce11 : OUT STD_LOGIC;
        image_7_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce12 : OUT STD_LOGIC;
        image_7_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce13 : OUT STD_LOGIC;
        image_7_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce14 : OUT STD_LOGIC;
        image_7_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_7_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_7_ce15 : OUT STD_LOGIC;
        image_7_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce0 : OUT STD_LOGIC;
        image_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce1 : OUT STD_LOGIC;
        image_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce2 : OUT STD_LOGIC;
        image_8_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce3 : OUT STD_LOGIC;
        image_8_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce4 : OUT STD_LOGIC;
        image_8_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce5 : OUT STD_LOGIC;
        image_8_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce6 : OUT STD_LOGIC;
        image_8_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce7 : OUT STD_LOGIC;
        image_8_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce8 : OUT STD_LOGIC;
        image_8_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce9 : OUT STD_LOGIC;
        image_8_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce10 : OUT STD_LOGIC;
        image_8_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address11 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce11 : OUT STD_LOGIC;
        image_8_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address12 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce12 : OUT STD_LOGIC;
        image_8_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address13 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce13 : OUT STD_LOGIC;
        image_8_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address14 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce14 : OUT STD_LOGIC;
        image_8_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_8_address15 : OUT STD_LOGIC_VECTOR (6 downto 0);
        image_8_ce15 : OUT STD_LOGIC;
        image_8_q15 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address9 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address10 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address11 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address12 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address13 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address14 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address15 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    image_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_address0,
        ce0 => image_ce0,
        we0 => image_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_d0,
        q0 => image_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address1,
        ce1 => image_ce1,
        q1 => image_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address2,
        ce2 => image_ce2,
        q2 => image_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address3,
        ce3 => image_ce3,
        q3 => image_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address4,
        ce4 => image_ce4,
        q4 => image_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address5,
        ce5 => image_ce5,
        q5 => image_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address6,
        ce6 => image_ce6,
        q6 => image_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address7,
        ce7 => image_ce7,
        q7 => image_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address8,
        ce8 => image_ce8,
        q8 => image_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address9,
        ce9 => image_ce9,
        q9 => image_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address10,
        ce10 => image_ce10,
        q10 => image_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address11,
        ce11 => image_ce11,
        q11 => image_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address12,
        ce12 => image_ce12,
        q12 => image_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address13,
        ce13 => image_ce13,
        q13 => image_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address14,
        ce14 => image_ce14,
        q14 => image_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address15,
        ce15 => image_ce15,
        q15 => image_q15);

    image_1_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_1_address0,
        ce0 => image_1_ce0,
        we0 => image_1_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_d0,
        q0 => image_1_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address1,
        ce1 => image_1_ce1,
        q1 => image_1_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address2,
        ce2 => image_1_ce2,
        q2 => image_1_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address3,
        ce3 => image_1_ce3,
        q3 => image_1_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address4,
        ce4 => image_1_ce4,
        q4 => image_1_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address5,
        ce5 => image_1_ce5,
        q5 => image_1_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address6,
        ce6 => image_1_ce6,
        q6 => image_1_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address7,
        ce7 => image_1_ce7,
        q7 => image_1_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address8,
        ce8 => image_1_ce8,
        q8 => image_1_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address9,
        ce9 => image_1_ce9,
        q9 => image_1_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address10,
        ce10 => image_1_ce10,
        q10 => image_1_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address11,
        ce11 => image_1_ce11,
        q11 => image_1_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address12,
        ce12 => image_1_ce12,
        q12 => image_1_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address13,
        ce13 => image_1_ce13,
        q13 => image_1_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address14,
        ce14 => image_1_ce14,
        q14 => image_1_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address15,
        ce15 => image_1_ce15,
        q15 => image_1_q15);

    image_2_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_2_address0,
        ce0 => image_2_ce0,
        we0 => image_2_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_d0,
        q0 => image_2_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address1,
        ce1 => image_2_ce1,
        q1 => image_2_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address2,
        ce2 => image_2_ce2,
        q2 => image_2_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address3,
        ce3 => image_2_ce3,
        q3 => image_2_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address4,
        ce4 => image_2_ce4,
        q4 => image_2_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address5,
        ce5 => image_2_ce5,
        q5 => image_2_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address6,
        ce6 => image_2_ce6,
        q6 => image_2_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address7,
        ce7 => image_2_ce7,
        q7 => image_2_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address8,
        ce8 => image_2_ce8,
        q8 => image_2_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address9,
        ce9 => image_2_ce9,
        q9 => image_2_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address10,
        ce10 => image_2_ce10,
        q10 => image_2_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address11,
        ce11 => image_2_ce11,
        q11 => image_2_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address12,
        ce12 => image_2_ce12,
        q12 => image_2_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address13,
        ce13 => image_2_ce13,
        q13 => image_2_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address14,
        ce14 => image_2_ce14,
        q14 => image_2_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address15,
        ce15 => image_2_ce15,
        q15 => image_2_q15);

    image_3_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_3_address0,
        ce0 => image_3_ce0,
        we0 => image_3_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_d0,
        q0 => image_3_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address1,
        ce1 => image_3_ce1,
        q1 => image_3_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address2,
        ce2 => image_3_ce2,
        q2 => image_3_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address3,
        ce3 => image_3_ce3,
        q3 => image_3_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address4,
        ce4 => image_3_ce4,
        q4 => image_3_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address5,
        ce5 => image_3_ce5,
        q5 => image_3_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address6,
        ce6 => image_3_ce6,
        q6 => image_3_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address7,
        ce7 => image_3_ce7,
        q7 => image_3_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address8,
        ce8 => image_3_ce8,
        q8 => image_3_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address9,
        ce9 => image_3_ce9,
        q9 => image_3_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address10,
        ce10 => image_3_ce10,
        q10 => image_3_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address11,
        ce11 => image_3_ce11,
        q11 => image_3_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address12,
        ce12 => image_3_ce12,
        q12 => image_3_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address13,
        ce13 => image_3_ce13,
        q13 => image_3_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address14,
        ce14 => image_3_ce14,
        q14 => image_3_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address15,
        ce15 => image_3_ce15,
        q15 => image_3_q15);

    image_4_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_4_address0,
        ce0 => image_4_ce0,
        we0 => image_4_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_d0,
        q0 => image_4_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address1,
        ce1 => image_4_ce1,
        q1 => image_4_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address2,
        ce2 => image_4_ce2,
        q2 => image_4_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address3,
        ce3 => image_4_ce3,
        q3 => image_4_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address4,
        ce4 => image_4_ce4,
        q4 => image_4_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address5,
        ce5 => image_4_ce5,
        q5 => image_4_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address6,
        ce6 => image_4_ce6,
        q6 => image_4_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address7,
        ce7 => image_4_ce7,
        q7 => image_4_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address8,
        ce8 => image_4_ce8,
        q8 => image_4_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address9,
        ce9 => image_4_ce9,
        q9 => image_4_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address10,
        ce10 => image_4_ce10,
        q10 => image_4_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address11,
        ce11 => image_4_ce11,
        q11 => image_4_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address12,
        ce12 => image_4_ce12,
        q12 => image_4_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address13,
        ce13 => image_4_ce13,
        q13 => image_4_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address14,
        ce14 => image_4_ce14,
        q14 => image_4_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address15,
        ce15 => image_4_ce15,
        q15 => image_4_q15);

    image_5_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_5_address0,
        ce0 => image_5_ce0,
        we0 => image_5_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_d0,
        q0 => image_5_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address1,
        ce1 => image_5_ce1,
        q1 => image_5_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address2,
        ce2 => image_5_ce2,
        q2 => image_5_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address3,
        ce3 => image_5_ce3,
        q3 => image_5_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address4,
        ce4 => image_5_ce4,
        q4 => image_5_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address5,
        ce5 => image_5_ce5,
        q5 => image_5_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address6,
        ce6 => image_5_ce6,
        q6 => image_5_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address7,
        ce7 => image_5_ce7,
        q7 => image_5_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address8,
        ce8 => image_5_ce8,
        q8 => image_5_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address9,
        ce9 => image_5_ce9,
        q9 => image_5_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address10,
        ce10 => image_5_ce10,
        q10 => image_5_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address11,
        ce11 => image_5_ce11,
        q11 => image_5_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address12,
        ce12 => image_5_ce12,
        q12 => image_5_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address13,
        ce13 => image_5_ce13,
        q13 => image_5_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address14,
        ce14 => image_5_ce14,
        q14 => image_5_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address15,
        ce15 => image_5_ce15,
        q15 => image_5_q15);

    image_6_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_6_address0,
        ce0 => image_6_ce0,
        we0 => image_6_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_d0,
        q0 => image_6_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address1,
        ce1 => image_6_ce1,
        q1 => image_6_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address2,
        ce2 => image_6_ce2,
        q2 => image_6_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address3,
        ce3 => image_6_ce3,
        q3 => image_6_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address4,
        ce4 => image_6_ce4,
        q4 => image_6_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address5,
        ce5 => image_6_ce5,
        q5 => image_6_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address6,
        ce6 => image_6_ce6,
        q6 => image_6_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address7,
        ce7 => image_6_ce7,
        q7 => image_6_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address8,
        ce8 => image_6_ce8,
        q8 => image_6_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address9,
        ce9 => image_6_ce9,
        q9 => image_6_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address10,
        ce10 => image_6_ce10,
        q10 => image_6_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address11,
        ce11 => image_6_ce11,
        q11 => image_6_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address12,
        ce12 => image_6_ce12,
        q12 => image_6_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address13,
        ce13 => image_6_ce13,
        q13 => image_6_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address14,
        ce14 => image_6_ce14,
        q14 => image_6_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address15,
        ce15 => image_6_ce15,
        q15 => image_6_q15);

    image_7_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_7_address0,
        ce0 => image_7_ce0,
        we0 => image_7_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_d0,
        q0 => image_7_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address1,
        ce1 => image_7_ce1,
        q1 => image_7_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address2,
        ce2 => image_7_ce2,
        q2 => image_7_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address3,
        ce3 => image_7_ce3,
        q3 => image_7_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address4,
        ce4 => image_7_ce4,
        q4 => image_7_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address5,
        ce5 => image_7_ce5,
        q5 => image_7_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address6,
        ce6 => image_7_ce6,
        q6 => image_7_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address7,
        ce7 => image_7_ce7,
        q7 => image_7_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address8,
        ce8 => image_7_ce8,
        q8 => image_7_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address9,
        ce9 => image_7_ce9,
        q9 => image_7_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address10,
        ce10 => image_7_ce10,
        q10 => image_7_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address11,
        ce11 => image_7_ce11,
        q11 => image_7_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address12,
        ce12 => image_7_ce12,
        q12 => image_7_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address13,
        ce13 => image_7_ce13,
        q13 => image_7_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address14,
        ce14 => image_7_ce14,
        q14 => image_7_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address15,
        ce15 => image_7_ce15,
        q15 => image_7_q15);

    image_8_U : component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_8_address0,
        ce0 => image_8_ce0,
        we0 => image_8_we0,
        d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_d0,
        q0 => image_8_q0,
        address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address1,
        ce1 => image_8_ce1,
        q1 => image_8_q1,
        address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address2,
        ce2 => image_8_ce2,
        q2 => image_8_q2,
        address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address3,
        ce3 => image_8_ce3,
        q3 => image_8_q3,
        address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address4,
        ce4 => image_8_ce4,
        q4 => image_8_q4,
        address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address5,
        ce5 => image_8_ce5,
        q5 => image_8_q5,
        address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address6,
        ce6 => image_8_ce6,
        q6 => image_8_q6,
        address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address7,
        ce7 => image_8_ce7,
        q7 => image_8_q7,
        address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address8,
        ce8 => image_8_ce8,
        q8 => image_8_q8,
        address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address9,
        ce9 => image_8_ce9,
        q9 => image_8_q9,
        address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address10,
        ce10 => image_8_ce10,
        q10 => image_8_q10,
        address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address11,
        ce11 => image_8_ce11,
        q11 => image_8_q11,
        address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address12,
        ce12 => image_8_ce12,
        q12 => image_8_q12,
        address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address13,
        ce13 => image_8_ce13,
        q13 => image_8_q13,
        address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address14,
        ce14 => image_8_ce14,
        q14 => image_8_q14,
        address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address15,
        ce15 => image_8_ce15,
        q15 => image_8_q15);

    grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58 : component cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start,
        ap_done => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_done,
        ap_idle => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_idle,
        ap_ready => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_ready,
        img_stream_dout => img_stream_dout,
        img_stream_num_data_valid => ap_const_lv3_0,
        img_stream_fifo_cap => ap_const_lv3_0,
        img_stream_empty_n => img_stream_empty_n,
        img_stream_read => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_img_stream_read,
        image_r_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_address0,
        image_r_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_ce0,
        image_r_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_we0,
        image_r_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_d0,
        image_1_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_address0,
        image_1_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_ce0,
        image_1_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_we0,
        image_1_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_d0,
        image_2_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_address0,
        image_2_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_ce0,
        image_2_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_we0,
        image_2_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_d0,
        image_3_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_address0,
        image_3_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_ce0,
        image_3_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_we0,
        image_3_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_d0,
        image_4_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_address0,
        image_4_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_ce0,
        image_4_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_we0,
        image_4_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_d0,
        image_5_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_address0,
        image_5_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_ce0,
        image_5_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_we0,
        image_5_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_d0,
        image_6_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_address0,
        image_6_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_ce0,
        image_6_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_we0,
        image_6_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_d0,
        image_7_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_address0,
        image_7_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_ce0,
        image_7_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_we0,
        image_7_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_d0,
        image_8_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_address0,
        image_8_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_ce0,
        image_8_we0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_we0,
        image_8_d0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_d0);

    grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82 : component cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start,
        ap_done => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done,
        ap_idle => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_idle,
        ap_ready => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_ready,
        pool_stream_din => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_pool_stream_din,
        pool_stream_num_data_valid => ap_const_lv3_0,
        pool_stream_fifo_cap => ap_const_lv3_0,
        pool_stream_full_n => pool_stream_full_n,
        pool_stream_write => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_pool_stream_write,
        image_r_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address0,
        image_r_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address1,
        image_r_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce1,
        image_r_q1 => image_q1,
        image_r_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address2,
        image_r_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce2,
        image_r_q2 => image_q2,
        image_r_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address3,
        image_r_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce3,
        image_r_q3 => image_q3,
        image_r_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address4,
        image_r_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce4,
        image_r_q4 => image_q4,
        image_r_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address5,
        image_r_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce5,
        image_r_q5 => image_q5,
        image_r_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address6,
        image_r_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce6,
        image_r_q6 => image_q6,
        image_r_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address7,
        image_r_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce7,
        image_r_q7 => image_q7,
        image_r_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address8,
        image_r_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce8,
        image_r_q8 => image_q8,
        image_r_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address9,
        image_r_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce9,
        image_r_q9 => image_q9,
        image_r_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address10,
        image_r_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce10,
        image_r_q10 => image_q10,
        image_r_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address11,
        image_r_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce11,
        image_r_q11 => image_q11,
        image_r_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address12,
        image_r_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce12,
        image_r_q12 => image_q12,
        image_r_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address13,
        image_r_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce13,
        image_r_q13 => image_q13,
        image_r_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address14,
        image_r_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce14,
        image_r_q14 => image_q14,
        image_r_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address15,
        image_r_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce15,
        image_r_q15 => image_q15,
        image_1_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address0,
        image_1_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce0,
        image_1_q0 => image_1_q0,
        image_1_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address1,
        image_1_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce1,
        image_1_q1 => image_1_q1,
        image_1_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address2,
        image_1_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce2,
        image_1_q2 => image_1_q2,
        image_1_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address3,
        image_1_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce3,
        image_1_q3 => image_1_q3,
        image_1_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address4,
        image_1_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce4,
        image_1_q4 => image_1_q4,
        image_1_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address5,
        image_1_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce5,
        image_1_q5 => image_1_q5,
        image_1_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address6,
        image_1_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce6,
        image_1_q6 => image_1_q6,
        image_1_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address7,
        image_1_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce7,
        image_1_q7 => image_1_q7,
        image_1_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address8,
        image_1_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce8,
        image_1_q8 => image_1_q8,
        image_1_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address9,
        image_1_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce9,
        image_1_q9 => image_1_q9,
        image_1_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address10,
        image_1_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce10,
        image_1_q10 => image_1_q10,
        image_1_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address11,
        image_1_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce11,
        image_1_q11 => image_1_q11,
        image_1_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address12,
        image_1_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce12,
        image_1_q12 => image_1_q12,
        image_1_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address13,
        image_1_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce13,
        image_1_q13 => image_1_q13,
        image_1_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address14,
        image_1_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce14,
        image_1_q14 => image_1_q14,
        image_1_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address15,
        image_1_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce15,
        image_1_q15 => image_1_q15,
        image_2_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address0,
        image_2_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce0,
        image_2_q0 => image_2_q0,
        image_2_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address1,
        image_2_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce1,
        image_2_q1 => image_2_q1,
        image_2_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address2,
        image_2_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce2,
        image_2_q2 => image_2_q2,
        image_2_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address3,
        image_2_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce3,
        image_2_q3 => image_2_q3,
        image_2_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address4,
        image_2_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce4,
        image_2_q4 => image_2_q4,
        image_2_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address5,
        image_2_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce5,
        image_2_q5 => image_2_q5,
        image_2_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address6,
        image_2_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce6,
        image_2_q6 => image_2_q6,
        image_2_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address7,
        image_2_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce7,
        image_2_q7 => image_2_q7,
        image_2_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address8,
        image_2_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce8,
        image_2_q8 => image_2_q8,
        image_2_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address9,
        image_2_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce9,
        image_2_q9 => image_2_q9,
        image_2_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address10,
        image_2_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce10,
        image_2_q10 => image_2_q10,
        image_2_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address11,
        image_2_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce11,
        image_2_q11 => image_2_q11,
        image_2_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address12,
        image_2_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce12,
        image_2_q12 => image_2_q12,
        image_2_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address13,
        image_2_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce13,
        image_2_q13 => image_2_q13,
        image_2_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address14,
        image_2_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce14,
        image_2_q14 => image_2_q14,
        image_2_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address15,
        image_2_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce15,
        image_2_q15 => image_2_q15,
        image_3_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address0,
        image_3_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce0,
        image_3_q0 => image_3_q0,
        image_3_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address1,
        image_3_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce1,
        image_3_q1 => image_3_q1,
        image_3_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address2,
        image_3_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce2,
        image_3_q2 => image_3_q2,
        image_3_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address3,
        image_3_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce3,
        image_3_q3 => image_3_q3,
        image_3_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address4,
        image_3_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce4,
        image_3_q4 => image_3_q4,
        image_3_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address5,
        image_3_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce5,
        image_3_q5 => image_3_q5,
        image_3_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address6,
        image_3_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce6,
        image_3_q6 => image_3_q6,
        image_3_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address7,
        image_3_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce7,
        image_3_q7 => image_3_q7,
        image_3_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address8,
        image_3_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce8,
        image_3_q8 => image_3_q8,
        image_3_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address9,
        image_3_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce9,
        image_3_q9 => image_3_q9,
        image_3_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address10,
        image_3_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce10,
        image_3_q10 => image_3_q10,
        image_3_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address11,
        image_3_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce11,
        image_3_q11 => image_3_q11,
        image_3_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address12,
        image_3_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce12,
        image_3_q12 => image_3_q12,
        image_3_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address13,
        image_3_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce13,
        image_3_q13 => image_3_q13,
        image_3_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address14,
        image_3_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce14,
        image_3_q14 => image_3_q14,
        image_3_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address15,
        image_3_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce15,
        image_3_q15 => image_3_q15,
        image_4_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address0,
        image_4_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce0,
        image_4_q0 => image_4_q0,
        image_4_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address1,
        image_4_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce1,
        image_4_q1 => image_4_q1,
        image_4_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address2,
        image_4_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce2,
        image_4_q2 => image_4_q2,
        image_4_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address3,
        image_4_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce3,
        image_4_q3 => image_4_q3,
        image_4_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address4,
        image_4_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce4,
        image_4_q4 => image_4_q4,
        image_4_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address5,
        image_4_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce5,
        image_4_q5 => image_4_q5,
        image_4_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address6,
        image_4_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce6,
        image_4_q6 => image_4_q6,
        image_4_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address7,
        image_4_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce7,
        image_4_q7 => image_4_q7,
        image_4_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address8,
        image_4_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce8,
        image_4_q8 => image_4_q8,
        image_4_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address9,
        image_4_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce9,
        image_4_q9 => image_4_q9,
        image_4_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address10,
        image_4_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce10,
        image_4_q10 => image_4_q10,
        image_4_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address11,
        image_4_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce11,
        image_4_q11 => image_4_q11,
        image_4_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address12,
        image_4_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce12,
        image_4_q12 => image_4_q12,
        image_4_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address13,
        image_4_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce13,
        image_4_q13 => image_4_q13,
        image_4_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address14,
        image_4_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce14,
        image_4_q14 => image_4_q14,
        image_4_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address15,
        image_4_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce15,
        image_4_q15 => image_4_q15,
        image_5_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address0,
        image_5_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce0,
        image_5_q0 => image_5_q0,
        image_5_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address1,
        image_5_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce1,
        image_5_q1 => image_5_q1,
        image_5_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address2,
        image_5_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce2,
        image_5_q2 => image_5_q2,
        image_5_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address3,
        image_5_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce3,
        image_5_q3 => image_5_q3,
        image_5_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address4,
        image_5_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce4,
        image_5_q4 => image_5_q4,
        image_5_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address5,
        image_5_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce5,
        image_5_q5 => image_5_q5,
        image_5_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address6,
        image_5_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce6,
        image_5_q6 => image_5_q6,
        image_5_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address7,
        image_5_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce7,
        image_5_q7 => image_5_q7,
        image_5_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address8,
        image_5_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce8,
        image_5_q8 => image_5_q8,
        image_5_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address9,
        image_5_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce9,
        image_5_q9 => image_5_q9,
        image_5_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address10,
        image_5_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce10,
        image_5_q10 => image_5_q10,
        image_5_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address11,
        image_5_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce11,
        image_5_q11 => image_5_q11,
        image_5_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address12,
        image_5_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce12,
        image_5_q12 => image_5_q12,
        image_5_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address13,
        image_5_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce13,
        image_5_q13 => image_5_q13,
        image_5_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address14,
        image_5_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce14,
        image_5_q14 => image_5_q14,
        image_5_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address15,
        image_5_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce15,
        image_5_q15 => image_5_q15,
        image_6_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address0,
        image_6_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce0,
        image_6_q0 => image_6_q0,
        image_6_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address1,
        image_6_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce1,
        image_6_q1 => image_6_q1,
        image_6_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address2,
        image_6_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce2,
        image_6_q2 => image_6_q2,
        image_6_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address3,
        image_6_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce3,
        image_6_q3 => image_6_q3,
        image_6_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address4,
        image_6_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce4,
        image_6_q4 => image_6_q4,
        image_6_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address5,
        image_6_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce5,
        image_6_q5 => image_6_q5,
        image_6_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address6,
        image_6_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce6,
        image_6_q6 => image_6_q6,
        image_6_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address7,
        image_6_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce7,
        image_6_q7 => image_6_q7,
        image_6_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address8,
        image_6_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce8,
        image_6_q8 => image_6_q8,
        image_6_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address9,
        image_6_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce9,
        image_6_q9 => image_6_q9,
        image_6_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address10,
        image_6_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce10,
        image_6_q10 => image_6_q10,
        image_6_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address11,
        image_6_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce11,
        image_6_q11 => image_6_q11,
        image_6_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address12,
        image_6_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce12,
        image_6_q12 => image_6_q12,
        image_6_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address13,
        image_6_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce13,
        image_6_q13 => image_6_q13,
        image_6_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address14,
        image_6_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce14,
        image_6_q14 => image_6_q14,
        image_6_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address15,
        image_6_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce15,
        image_6_q15 => image_6_q15,
        image_7_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address0,
        image_7_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce0,
        image_7_q0 => image_7_q0,
        image_7_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address1,
        image_7_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce1,
        image_7_q1 => image_7_q1,
        image_7_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address2,
        image_7_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce2,
        image_7_q2 => image_7_q2,
        image_7_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address3,
        image_7_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce3,
        image_7_q3 => image_7_q3,
        image_7_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address4,
        image_7_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce4,
        image_7_q4 => image_7_q4,
        image_7_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address5,
        image_7_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce5,
        image_7_q5 => image_7_q5,
        image_7_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address6,
        image_7_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce6,
        image_7_q6 => image_7_q6,
        image_7_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address7,
        image_7_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce7,
        image_7_q7 => image_7_q7,
        image_7_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address8,
        image_7_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce8,
        image_7_q8 => image_7_q8,
        image_7_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address9,
        image_7_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce9,
        image_7_q9 => image_7_q9,
        image_7_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address10,
        image_7_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce10,
        image_7_q10 => image_7_q10,
        image_7_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address11,
        image_7_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce11,
        image_7_q11 => image_7_q11,
        image_7_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address12,
        image_7_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce12,
        image_7_q12 => image_7_q12,
        image_7_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address13,
        image_7_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce13,
        image_7_q13 => image_7_q13,
        image_7_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address14,
        image_7_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce14,
        image_7_q14 => image_7_q14,
        image_7_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address15,
        image_7_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce15,
        image_7_q15 => image_7_q15,
        image_8_address0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address0,
        image_8_ce0 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce0,
        image_8_q0 => image_8_q0,
        image_8_address1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address1,
        image_8_ce1 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce1,
        image_8_q1 => image_8_q1,
        image_8_address2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address2,
        image_8_ce2 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce2,
        image_8_q2 => image_8_q2,
        image_8_address3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address3,
        image_8_ce3 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce3,
        image_8_q3 => image_8_q3,
        image_8_address4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address4,
        image_8_ce4 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce4,
        image_8_q4 => image_8_q4,
        image_8_address5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address5,
        image_8_ce5 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce5,
        image_8_q5 => image_8_q5,
        image_8_address6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address6,
        image_8_ce6 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce6,
        image_8_q6 => image_8_q6,
        image_8_address7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address7,
        image_8_ce7 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce7,
        image_8_q7 => image_8_q7,
        image_8_address8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address8,
        image_8_ce8 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce8,
        image_8_q8 => image_8_q8,
        image_8_address9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address9,
        image_8_ce9 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce9,
        image_8_q9 => image_8_q9,
        image_8_address10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address10,
        image_8_ce10 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce10,
        image_8_q10 => image_8_q10,
        image_8_address11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address11,
        image_8_ce11 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce11,
        image_8_q11 => image_8_q11,
        image_8_address12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address12,
        image_8_ce12 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce12,
        image_8_q12 => image_8_q12,
        image_8_address13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address13,
        image_8_ce13 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce13,
        image_8_q13 => image_8_q13,
        image_8_address14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address14,
        image_8_ce14 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce14,
        image_8_q14 => image_8_q14,
        image_8_address15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address15,
        image_8_ce15 => grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce15,
        image_8_q15 => image_8_q15);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1_ignore_call12))) then 
                    grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_ready = ap_const_logic_1)) then 
                    grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_done, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_done)
    begin
        if ((grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done)
    begin
        if ((grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call12_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call12 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start_reg;
    grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start_reg;

    image_1_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_1_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_address0;
        else 
            image_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_1_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_1_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_ce0;
        else 
            image_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce1;
        else 
            image_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce10;
        else 
            image_1_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce11;
        else 
            image_1_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce12;
        else 
            image_1_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce13;
        else 
            image_1_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce14;
        else 
            image_1_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce15;
        else 
            image_1_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce2;
        else 
            image_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce3;
        else 
            image_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce4;
        else 
            image_1_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce5;
        else 
            image_1_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce6;
        else 
            image_1_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce7;
        else 
            image_1_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce8;
        else 
            image_1_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_1_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_1_ce9;
        else 
            image_1_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_1_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_1_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_1_we0;
        else 
            image_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_2_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_address0;
        else 
            image_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_2_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_2_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_ce0;
        else 
            image_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce1;
        else 
            image_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce10;
        else 
            image_2_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce11;
        else 
            image_2_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce12;
        else 
            image_2_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce13;
        else 
            image_2_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce14;
        else 
            image_2_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce15;
        else 
            image_2_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce2;
        else 
            image_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce3;
        else 
            image_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce4;
        else 
            image_2_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce5;
        else 
            image_2_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce6;
        else 
            image_2_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce7;
        else 
            image_2_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce8;
        else 
            image_2_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_2_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_2_ce9;
        else 
            image_2_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_2_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_2_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_2_we0;
        else 
            image_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_3_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_address0;
        else 
            image_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_3_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_3_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_ce0;
        else 
            image_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce1;
        else 
            image_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce10;
        else 
            image_3_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce11;
        else 
            image_3_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce12;
        else 
            image_3_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce13;
        else 
            image_3_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce14;
        else 
            image_3_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce15;
        else 
            image_3_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce2;
        else 
            image_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce3;
        else 
            image_3_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce4;
        else 
            image_3_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce5;
        else 
            image_3_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce6;
        else 
            image_3_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce7;
        else 
            image_3_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce8;
        else 
            image_3_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_3_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_3_ce9;
        else 
            image_3_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_3_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_3_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_3_we0;
        else 
            image_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_4_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_address0;
        else 
            image_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_4_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_4_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_ce0;
        else 
            image_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce1;
        else 
            image_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce10;
        else 
            image_4_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce11;
        else 
            image_4_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce12;
        else 
            image_4_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce13;
        else 
            image_4_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce14;
        else 
            image_4_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce15;
        else 
            image_4_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce2;
        else 
            image_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce3;
        else 
            image_4_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce4;
        else 
            image_4_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce5;
        else 
            image_4_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce6;
        else 
            image_4_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce7;
        else 
            image_4_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce8;
        else 
            image_4_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_4_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_4_ce9;
        else 
            image_4_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_4_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_4_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_4_we0;
        else 
            image_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_5_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_address0;
        else 
            image_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_5_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_5_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_ce0;
        else 
            image_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce1;
        else 
            image_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce10;
        else 
            image_5_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce11;
        else 
            image_5_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce12;
        else 
            image_5_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce13;
        else 
            image_5_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce14;
        else 
            image_5_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce15;
        else 
            image_5_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce2;
        else 
            image_5_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce3;
        else 
            image_5_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce4;
        else 
            image_5_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce5;
        else 
            image_5_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce6;
        else 
            image_5_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce7;
        else 
            image_5_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce8;
        else 
            image_5_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_5_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_5_ce9;
        else 
            image_5_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_5_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_5_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_5_we0;
        else 
            image_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_6_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_address0;
        else 
            image_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_6_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_6_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_ce0;
        else 
            image_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce1;
        else 
            image_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce10;
        else 
            image_6_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce11;
        else 
            image_6_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce12;
        else 
            image_6_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce13;
        else 
            image_6_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce14;
        else 
            image_6_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce15;
        else 
            image_6_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce2;
        else 
            image_6_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce3;
        else 
            image_6_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce4;
        else 
            image_6_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce5;
        else 
            image_6_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce6;
        else 
            image_6_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce7;
        else 
            image_6_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce8;
        else 
            image_6_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_6_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_6_ce9;
        else 
            image_6_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_6_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_6_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_6_we0;
        else 
            image_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_7_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_address0;
        else 
            image_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_7_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_7_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_ce0;
        else 
            image_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce1;
        else 
            image_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce10;
        else 
            image_7_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce11;
        else 
            image_7_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce12;
        else 
            image_7_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce13;
        else 
            image_7_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce14;
        else 
            image_7_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce15;
        else 
            image_7_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce2;
        else 
            image_7_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce3;
        else 
            image_7_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce4;
        else 
            image_7_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce5;
        else 
            image_7_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce6;
        else 
            image_7_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce7;
        else 
            image_7_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce8;
        else 
            image_7_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_7_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_7_ce9;
        else 
            image_7_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_7_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_7_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_7_we0;
        else 
            image_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_8_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_address0;
        else 
            image_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_8_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_8_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_ce0;
        else 
            image_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce1;
        else 
            image_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce10;
        else 
            image_8_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce11;
        else 
            image_8_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce12;
        else 
            image_8_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce13;
        else 
            image_8_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce14;
        else 
            image_8_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce15;
        else 
            image_8_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce2;
        else 
            image_8_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce3;
        else 
            image_8_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce4;
        else 
            image_8_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce5;
        else 
            image_8_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce6;
        else 
            image_8_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce7;
        else 
            image_8_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce8;
        else 
            image_8_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_8_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_8_ce9;
        else 
            image_8_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_8_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_8_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_8_we0;
        else 
            image_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_address0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_address0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_address0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_address0;
        else 
            image_address0 <= "XXXXXXX";
        end if; 
    end process;


    image_ce0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_ce0, grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_ce0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_ce0;
        else 
            image_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce1_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce1 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce1;
        else 
            image_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce10_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce10 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce10;
        else 
            image_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce11_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce11 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce11;
        else 
            image_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce12_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce12 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce12;
        else 
            image_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce13_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce13 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce13;
        else 
            image_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce14_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce14 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce14;
        else 
            image_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce15_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce15 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce15;
        else 
            image_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce2_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce2 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce2;
        else 
            image_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce3_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce3 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce3;
        else 
            image_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce4_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce4 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce4;
        else 
            image_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce5_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce5 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce5;
        else 
            image_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce6_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce6 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce6;
        else 
            image_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce7_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce7 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce7;
        else 
            image_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce8_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce8 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce8;
        else 
            image_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce9_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_ce9 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_image_r_ce9;
        else 
            image_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    image_we0_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_we0 <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_image_r_we0;
        else 
            image_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_stream_read_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_img_stream_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img_stream_read <= grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_img_stream_read;
        else 
            img_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    pool_stream_din <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_pool_stream_din;

    pool_stream_write_assign_proc : process(grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_pool_stream_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pool_stream_write <= grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_pool_stream_write;
        else 
            pool_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
