read_verilog ../top_mem.v
memory_collect
proc
sim -zinit top
