$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Wed Mar 15 23:38:32 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PALAVRA_CONTROLE [8] $end
$var wire 1 1 PALAVRA_CONTROLE [7] $end
$var wire 1 2 PALAVRA_CONTROLE [6] $end
$var wire 1 3 PALAVRA_CONTROLE [5] $end
$var wire 1 4 PALAVRA_CONTROLE [4] $end
$var wire 1 5 PALAVRA_CONTROLE [3] $end
$var wire 1 6 PALAVRA_CONTROLE [2] $end
$var wire 1 7 PALAVRA_CONTROLE [1] $end
$var wire 1 8 PALAVRA_CONTROLE [0] $end
$var wire 1 9 PC_OUT [8] $end
$var wire 1 : PC_OUT [7] $end
$var wire 1 ; PC_OUT [6] $end
$var wire 1 < PC_OUT [5] $end
$var wire 1 = PC_OUT [4] $end
$var wire 1 > PC_OUT [3] $end
$var wire 1 ? PC_OUT [2] $end
$var wire 1 @ PC_OUT [1] $end
$var wire 1 A PC_OUT [0] $end
$var wire 1 B SW [9] $end
$var wire 1 C SW [8] $end
$var wire 1 D SW [7] $end
$var wire 1 E SW [6] $end
$var wire 1 F SW [5] $end
$var wire 1 G SW [4] $end
$var wire 1 H SW [3] $end
$var wire 1 I SW [2] $end
$var wire 1 J SW [1] $end
$var wire 1 K SW [0] $end

$scope module i1 $end
$var wire 1 L gnd $end
$var wire 1 M vcc $end
$var wire 1 N unknown $end
$var wire 1 O devoe $end
$var wire 1 P devclrn $end
$var wire 1 Q devpor $end
$var wire 1 R ww_devoe $end
$var wire 1 S ww_devclrn $end
$var wire 1 T ww_devpor $end
$var wire 1 U ww_CLOCK_50 $end
$var wire 1 V ww_KEY [3] $end
$var wire 1 W ww_KEY [2] $end
$var wire 1 X ww_KEY [1] $end
$var wire 1 Y ww_KEY [0] $end
$var wire 1 Z ww_SW [9] $end
$var wire 1 [ ww_SW [8] $end
$var wire 1 \ ww_SW [7] $end
$var wire 1 ] ww_SW [6] $end
$var wire 1 ^ ww_SW [5] $end
$var wire 1 _ ww_SW [4] $end
$var wire 1 ` ww_SW [3] $end
$var wire 1 a ww_SW [2] $end
$var wire 1 b ww_SW [1] $end
$var wire 1 c ww_SW [0] $end
$var wire 1 d ww_PC_OUT [8] $end
$var wire 1 e ww_PC_OUT [7] $end
$var wire 1 f ww_PC_OUT [6] $end
$var wire 1 g ww_PC_OUT [5] $end
$var wire 1 h ww_PC_OUT [4] $end
$var wire 1 i ww_PC_OUT [3] $end
$var wire 1 j ww_PC_OUT [2] $end
$var wire 1 k ww_PC_OUT [1] $end
$var wire 1 l ww_PC_OUT [0] $end
$var wire 1 m ww_LEDR [9] $end
$var wire 1 n ww_LEDR [8] $end
$var wire 1 o ww_LEDR [7] $end
$var wire 1 p ww_LEDR [6] $end
$var wire 1 q ww_LEDR [5] $end
$var wire 1 r ww_LEDR [4] $end
$var wire 1 s ww_LEDR [3] $end
$var wire 1 t ww_LEDR [2] $end
$var wire 1 u ww_LEDR [1] $end
$var wire 1 v ww_LEDR [0] $end
$var wire 1 w ww_PALAVRA_CONTROLE [8] $end
$var wire 1 x ww_PALAVRA_CONTROLE [7] $end
$var wire 1 y ww_PALAVRA_CONTROLE [6] $end
$var wire 1 z ww_PALAVRA_CONTROLE [5] $end
$var wire 1 { ww_PALAVRA_CONTROLE [4] $end
$var wire 1 | ww_PALAVRA_CONTROLE [3] $end
$var wire 1 } ww_PALAVRA_CONTROLE [2] $end
$var wire 1 ~ ww_PALAVRA_CONTROLE [1] $end
$var wire 1 !! ww_PALAVRA_CONTROLE [0] $end
$var wire 1 "! \CLOCK_50~input_o\ $end
$var wire 1 #! \KEY[1]~input_o\ $end
$var wire 1 $! \KEY[2]~input_o\ $end
$var wire 1 %! \KEY[3]~input_o\ $end
$var wire 1 &! \SW[0]~input_o\ $end
$var wire 1 '! \SW[1]~input_o\ $end
$var wire 1 (! \SW[2]~input_o\ $end
$var wire 1 )! \SW[3]~input_o\ $end
$var wire 1 *! \SW[4]~input_o\ $end
$var wire 1 +! \SW[5]~input_o\ $end
$var wire 1 ,! \SW[6]~input_o\ $end
$var wire 1 -! \SW[7]~input_o\ $end
$var wire 1 .! \SW[8]~input_o\ $end
$var wire 1 /! \SW[9]~input_o\ $end
$var wire 1 0! \KEY[0]~input_o\ $end
$var wire 1 1! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 2! \incrementaPC|Add0~2\ $end
$var wire 1 3! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 4! \incrementaPC|Add0~18\ $end
$var wire 1 5! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 6! \~GND~combout\ $end
$var wire 1 7! \ROM1|memROM~0_combout\ $end
$var wire 1 8! \ROM1|memROM~2_combout\ $end
$var wire 1 9! \ROM1|memROM~3_combout\ $end
$var wire 1 :! \ROM1|memROM~4_combout\ $end
$var wire 1 ;! \DECODER|saida[3]~7_combout\ $end
$var wire 1 <! \DECODER|saida[5]~6_combout\ $end
$var wire 1 =! \DECODER|saida[5]~3_combout\ $end
$var wire 1 >! \ROM1|memROM~7_combout\ $end
$var wire 1 ?! \ROM1|memROM~8_combout\ $end
$var wire 1 @! \RAM|process_0~0_combout\ $end
$var wire 1 A! \RAM|ram~165_combout\ $end
$var wire 1 B! \RAM|ram~24_q\ $end
$var wire 1 C! \RAM|ram~145_combout\ $end
$var wire 1 D! \RAM|ram~166_combout\ $end
$var wire 1 E! \RAM|ram~32_q\ $end
$var wire 1 F! \RAM|ram~146_combout\ $end
$var wire 1 G! \RAM|ram~147_combout\ $end
$var wire 1 H! \DECODER|saida[4]~2_combout\ $end
$var wire 1 I! \ULA1|Add0~34_cout\ $end
$var wire 1 J! \ULA1|Add0~17_sumout\ $end
$var wire 1 K! \ULA1|saida[0]~4_combout\ $end
$var wire 1 L! \RAM|ram~17_q\ $end
$var wire 1 M! \RAM|ram~25_q\ $end
$var wire 1 N! \RAM|ram~155_combout\ $end
$var wire 1 O! \RAM|ram~156_combout\ $end
$var wire 1 P! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 Q! \ULA1|Add0~18\ $end
$var wire 1 R! \ULA1|Add0~21_sumout\ $end
$var wire 1 S! \ULA1|saida[1]~5_combout\ $end
$var wire 1 T! \RAM|ram~18_q\ $end
$var wire 1 U! \RAM|ram~157_combout\ $end
$var wire 1 V! \RAM|ram~26_q\ $end
$var wire 1 W! \RAM|ram~158_combout\ $end
$var wire 1 X! \RAM|ram~159_combout\ $end
$var wire 1 Y! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 Z! \ULA1|Add0~22\ $end
$var wire 1 [! \ULA1|Add0~25_sumout\ $end
$var wire 1 \! \ULA1|saida[2]~6_combout\ $end
$var wire 1 ]! \RAM|ram~19_q\ $end
$var wire 1 ^! \RAM|ram~27_q\ $end
$var wire 1 _! \RAM|ram~160_combout\ $end
$var wire 1 `! \RAM|ram~161_combout\ $end
$var wire 1 a! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 b! \ULA1|Add0~26\ $end
$var wire 1 c! \ULA1|Add0~29_sumout\ $end
$var wire 1 d! \ULA1|saida[3]~7_combout\ $end
$var wire 1 e! \RAM|ram~20_q\ $end
$var wire 1 f! \RAM|ram~162_combout\ $end
$var wire 1 g! \RAM|ram~28_q\ $end
$var wire 1 h! \RAM|ram~163_combout\ $end
$var wire 1 i! \RAM|ram~164_combout\ $end
$var wire 1 j! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 k! \ULA1|Add0~30\ $end
$var wire 1 l! \ULA1|Add0~13_sumout\ $end
$var wire 1 m! \ULA1|saida[4]~3_combout\ $end
$var wire 1 n! \RAM|ram~21_q\ $end
$var wire 1 o! \RAM|ram~29_q\ $end
$var wire 1 p! \RAM|ram~153_combout\ $end
$var wire 1 q! \RAM|ram~154_combout\ $end
$var wire 1 r! \ULA1|Add0~14\ $end
$var wire 1 s! \ULA1|Add0~9_sumout\ $end
$var wire 1 t! \ULA1|saida[5]~2_combout\ $end
$var wire 1 u! \RAM|ram~22_q\ $end
$var wire 1 v! \RAM|ram~150_combout\ $end
$var wire 1 w! \RAM|ram~30_q\ $end
$var wire 1 x! \RAM|ram~151_combout\ $end
$var wire 1 y! \RAM|ram~152_combout\ $end
$var wire 1 z! \ULA1|Add0~10\ $end
$var wire 1 {! \ULA1|Add0~5_sumout\ $end
$var wire 1 |! \ULA1|saida[6]~1_combout\ $end
$var wire 1 }! \RAM|ram~23_q\ $end
$var wire 1 ~! \RAM|ram~31_q\ $end
$var wire 1 !" \RAM|ram~148_combout\ $end
$var wire 1 "" \RAM|ram~149_combout\ $end
$var wire 1 #" \ULA1|Add0~6\ $end
$var wire 1 $" \ULA1|Add0~1_sumout\ $end
$var wire 1 %" \ULA1|saida[7]~0_combout\ $end
$var wire 1 &" \DECODER|saida~1_combout\ $end
$var wire 1 '" \flipFlop|DOUT~0_combout\ $end
$var wire 1 (" \flipFlop|DOUT~1_combout\ $end
$var wire 1 )" \flipFlop|DOUT~2_combout\ $end
$var wire 1 *" \flipFlop|DOUT~3_combout\ $end
$var wire 1 +" \flipFlop|DOUT~4_combout\ $end
$var wire 1 ," \flipFlop|DOUT~q\ $end
$var wire 1 -" \logicaDesvio|saida~0_combout\ $end
$var wire 1 ." \incrementaPC|Add0~22\ $end
$var wire 1 /" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 0" \incrementaPC|Add0~26\ $end
$var wire 1 1" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 2" \incrementaPC|Add0~30\ $end
$var wire 1 3" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 4" \ROM1|memROM~9_combout\ $end
$var wire 1 5" \ROM1|memROM~10_combout\ $end
$var wire 1 6" \ROM1|memROM~1_combout\ $end
$var wire 1 7" \ROM1|memROM~6_combout\ $end
$var wire 1 8" \incrementaPC|Add0~6\ $end
$var wire 1 9" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 :" \incrementaPC|Add0~10\ $end
$var wire 1 ;" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 <" \incrementaPC|Add0~14\ $end
$var wire 1 =" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 >" \ROM1|memROM~11_combout\ $end
$var wire 1 ?" \ROM1|memROM~5_combout\ $end
$var wire 1 @" \DECODER|Equal3~0_combout\ $end
$var wire 1 A" \DECODER|saida[1]~0_combout\ $end
$var wire 1 B" \DECODER|saida[6]~4_combout\ $end
$var wire 1 C" \DECODER|saida~5_combout\ $end
$var wire 1 D" \DECODER|Equal2~0_combout\ $end
$var wire 1 E" \PC|DOUT\ [8] $end
$var wire 1 F" \PC|DOUT\ [7] $end
$var wire 1 G" \PC|DOUT\ [6] $end
$var wire 1 H" \PC|DOUT\ [5] $end
$var wire 1 I" \PC|DOUT\ [4] $end
$var wire 1 J" \PC|DOUT\ [3] $end
$var wire 1 K" \PC|DOUT\ [2] $end
$var wire 1 L" \PC|DOUT\ [1] $end
$var wire 1 M" \PC|DOUT\ [0] $end
$var wire 1 N" \REGA|DOUT\ [7] $end
$var wire 1 O" \REGA|DOUT\ [6] $end
$var wire 1 P" \REGA|DOUT\ [5] $end
$var wire 1 Q" \REGA|DOUT\ [4] $end
$var wire 1 R" \REGA|DOUT\ [3] $end
$var wire 1 S" \REGA|DOUT\ [2] $end
$var wire 1 T" \REGA|DOUT\ [1] $end
$var wire 1 U" \REGA|DOUT\ [0] $end
$var wire 1 V" \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 W" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 X" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 Y" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 Z" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 [" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 \" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 ]" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 ^" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 _" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 `" \DECODER|ALT_INV_saida[3]~7_combout\ $end
$var wire 1 a" \flipFlop|ALT_INV_DOUT~3_combout\ $end
$var wire 1 b" \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 c" \RAM|ALT_INV_ram~164_combout\ $end
$var wire 1 d" \RAM|ALT_INV_ram~163_combout\ $end
$var wire 1 e" \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 f" \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 g" \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 h" \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 i" \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 j" \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 k" \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 l" \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 m" \flipFlop|ALT_INV_DOUT~2_combout\ $end
$var wire 1 n" \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 o" \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 p" \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 q" \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 r" \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 s" \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 t" \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 u" \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 v" \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 w" \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 x" \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 y" \DECODER|ALT_INV_saida[5]~6_combout\ $end
$var wire 1 z" \flipFlop|ALT_INV_DOUT~1_combout\ $end
$var wire 1 {" \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 |" \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 }" \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 ~" \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 !# \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 "# \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 ## \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 $# \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 %# \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 &# \flipFlop|ALT_INV_DOUT~0_combout\ $end
$var wire 1 '# \ULA1|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 (# \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 )# \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 *# \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 +# \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 ,# \ULA1|ALT_INV_saida[7]~0_combout\ $end
$var wire 1 -# \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 .# \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 /# \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 0# \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 1# \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 2# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 3# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 4# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 5# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 6# \flipFlop|ALT_INV_DOUT~q\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 8# \DECODER|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 9# \DECODER|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 :# \DECODER|ALT_INV_saida~1_combout\ $end
$var wire 1 ;# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 <# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 =# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ># \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ?# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 @# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 A# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 B# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 C# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 D# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 E# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 F# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 G# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 J# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 K# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 L# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 M# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 N# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 O# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 P# \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0L
1M
xN
1O
1P
1Q
1R
1S
1T
xU
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
10!
11!
02!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
1-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
1D"
1V"
1W"
1`"
0a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
04#
15#
16#
17#
08#
19#
1:#
1;#
0<#
1=#
0>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
x"
x#
x$
1%
xV
xW
xX
1Y
xZ
x[
x\
x]
x^
x_
x`
xa
xb
xc
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
$end
#30000
0%
0Y
00!
#60000
1%
1Y
10!
1K"
0N#
09!
19"
1>"
0W"
1<#
1j
1<!
1=!
1H!
0-"
0B"
0D"
1?"
1?
07#
18#
09#
0y"
1a!
1P!
0t"
0h"
0w
1{
1z
1y
1[!
0b!
1\!
0*"
1J!
0Q!
1K!
14
13
00
0C#
1a"
0A#
12
1R!
0Z!
1c!
0k!
0@#
0B#
1l!
0r!
0[!
1A#
0D#
1s!
0z!
0E#
1{!
0#"
0F#
1$"
0G#
#90000
0%
0Y
00!
#120000
1%
1Y
10!
1U"
1S"
1M"
0P#
0]"
0_"
0J!
1Q!
1[!
01!
12!
18!
0>!
1@!
14"
0>"
1W"
02#
0V"
14#
0=#
0A#
1C#
1l
13!
0R!
1Z!
0<!
0=!
0H!
1@"
1B"
0a!
1D!
15"
0?"
1B#
1A
0[!
1b!
17#
1h"
08#
19#
1y"
1A#
0K!
1d!
1m!
1t!
1|!
1%"
1("
1[!
1A!
0D!
0P!
0c!
1k!
0\!
1@#
1t"
0A#
0z"
0,#
0'#
1!!
0{
0z
0l!
1r!
0y
1\!
1J!
0d!
1D#
18
04
03
0s!
1z!
0C#
02
0m!
1E#
1K!
0{!
1#"
0t!
0("
1F#
0$"
1z"
0|!
1G#
1'#
0%"
1,#
#150000
0%
0Y
00!
#180000
1%
1Y
10!
1L!
1]!
1L"
0M"
1P#
0O#
0l"
0x"
1N!
1_!
03!
18"
11!
02!
17!
08!
1:!
0@!
1V"
0;#
1=#
0?#
0j"
0v"
0l
1k
13!
08"
09"
1:"
1O!
1`!
1&"
0@"
1A"
0A!
0A
1@
1;"
19"
0:"
0:#
0i"
0u"
1P!
1a!
0;"
0h"
0t"
1~
0!!
1}
0J!
0[!
08
17
16
1A#
1C#
0K!
1)"
0\!
1*"
0a"
0m"
1+"
#210000
0%
0Y
00!
#240000
1%
1Y
10!
1,"
1M"
0P#
06#
01!
12!
07!
19!
0:!
04"
1>"
0W"
12#
1;#
0<#
1?#
1l
03!
18"
0&"
1-"
0A"
1D"
05"
1?"
1A
09"
1:"
07#
1:#
1'"
0)"
0N!
0_!
1;"
1j"
1v"
1m"
0&#
1w
0~
0}
0O!
0`!
07
06
10
1i"
1u"
0P!
0a!
1h"
1t"
1J!
1[!
0A#
0C#
1K!
1\!
0*"
1a"
#270000
0%
0Y
00!
#300000
1%
1Y
10!
0L"
0K"
1N#
1O#
13!
08"
18!
1?!
19"
0:"
03#
0=#
0j
0k
0;"
09"
1C"
0D"
0@
0?
0w
1x
11
00
#330000
0%
0Y
00!
#360000
1%
1Y
10!
1J"
0M#
08!
09!
1>!
0?!
1;"
0>"
1W"
13#
04#
1<#
1=#
1i
1<!
1=!
1H!
0-"
0B"
0C"
0?"
1>
17#
18#
09#
0y"
1a!
0K!
0\!
1*"
1N!
1_!
0j"
0v"
0a"
0h"
0x
1{
1z
1y
0[!
1\!
0*"
14
13
01
1a"
1A#
12
#390000
0%
0Y
00!
#420000
1%
1Y
10!
0U"
1L"
0M"
1P#
0O#
1_"
0J!
03!
18"
11!
02!
17!
1:!
0>!
14"
02#
14#
0;#
0?#
1C#
0l
1k
13!
08"
19"
0<!
0=!
0H!
1&"
1A"
1B"
1O!
1`!
0a!
15"
0A
1@
09"
1h"
0i"
0u"
08#
0:#
19#
1y"
0'"
1)"
1P!
1a!
1[!
0\!
1*"
0a"
0A#
0h"
0t"
0m"
1&#
1~
1}
0{
0z
0y
1J!
0Q!
0[!
1\!
0*"
17
16
04
03
1a"
1A#
0C#
02
1R!
0Z!
1K!
0)"
0\!
1*"
0+"
0B#
1[!
0b!
0a"
1m"
1S!
0A#
1c!
0k!
1\!
0*"
0@#
1l!
0r!
1a"
1d!
0D#
1s!
0z!
1m!
1("
0E#
1{!
0#"
0z"
1t!
0F#
1$"
1|!
0G#
0'#
1%"
0,#
#450000
0%
0Y
00!
#480000
1%
1Y
10!
0,"
1M"
0P#
16#
01!
12!
07!
18!
19!
0:!
04"
17"
1>"
0W"
05#
12#
1;#
0<#
0=#
1?#
1l
03!
18"
0&"
0A"
1C"
05"
0N!
0_!
1?"
1A
19"
07#
1j"
1v"
1:#
0O!
0`!
1i"
1u"
1x
0~
0}
0P!
0a!
07
06
11
1h"
1t"
0J!
1Q!
0[!
1b!
1A#
1C#
0c!
1k!
0R!
1Z!
0K!
0\!
1B#
1@#
1[!
0l!
1r!
0d!
1*"
0S!
1D#
0A#
0s!
1z!
0a"
1\!
0*"
0m!
1E#
0{!
1#"
1a"
0t!
0("
1F#
0$"
1z"
0|!
1G#
1'#
0%"
1,#
#510000
0%
0Y
00!
#540000
1%
1Y
10!
0L"
1K"
0M"
1P#
0N#
1O#
13!
08"
09"
1:"
11!
02!
08!
1>!
1?!
07"
0>"
1W"
15#
03#
04#
1=#
0l
1j
0k
03!
0;"
1<"
19"
0:"
1-"
0C"
1D"
0?"
0A
0@
1?
1;"
0<"
1="
17#
1N!
1_!
0="
0j"
0v"
1w
0x
01
10
#570000
0%
0Y
00!
#600000
1%
1Y
10!
#630000
0%
0Y
00!
#660000
1%
1Y
10!
#690000
0%
0Y
00!
#720000
1%
1Y
10!
#750000
0%
0Y
00!
#780000
1%
1Y
10!
#810000
0%
0Y
00!
#840000
1%
1Y
10!
#870000
0%
0Y
00!
#900000
1%
1Y
10!
#930000
0%
0Y
00!
#960000
1%
1Y
10!
#990000
0%
0Y
00!
#1000000
