
*** Running vivado
    with args -log debouncer_delayed.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source debouncer_delayed.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source debouncer_delayed.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 486.344 ; gain = 180.742
Command: read_checkpoint -auto_incremental -incremental {D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/utils_1/imports/synth_1/debouncer_delayed.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/utils_1/imports/synth_1/debouncer_delayed.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top debouncer_delayed -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.852 ; gain = 440.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'debouncer_delayed' [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_delayed_fsm' [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed_fsm.v:23]
INFO: [Synth 8-226] default block is never used [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed_fsm.v:44]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_delayed_fsm' (0#1) [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed_fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer_parameter' [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/timer_parameter.v:23]
	Parameter COUNTER_VALUE bound to: 1999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer_parameter' (0#1) [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/timer_parameter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_delayed' (0#1) [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed.v:23]
WARNING: [Synth 8-7129] Port noisy in module debouncer_delayed is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.652 ; gain = 547.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.652 ; gain = 547.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.652 ; gain = 547.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1458.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/constrs_1/imports/Week1/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/constrs_1/imports/Week1/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/constrs_1/imports/Week1/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/debouncer_delayed_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/debouncer_delayed_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1540.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1540.180 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debouncer_delayed_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed_fsm.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed_fsm.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                             0100 |                               00
                      S1 |                             1000 |                               01
                      S2 |                             0010 |                               10
                      S3 |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'debouncer_delayed_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.srcs/sources_1/new/debouncer_delayed_fsm.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port noisy in module debouncer_delayed is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_35/O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[1] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_35/O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[2] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_35/O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[3] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_36/O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[4] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_36/O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[5] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_36/O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[6] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_36/O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[7] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_37/O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[8] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_37/O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[9] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_37/O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[10] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_38/O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[12] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_38/O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[13] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_38/O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[14] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_38/O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[15] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_39/O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[16] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_39/O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[17] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_39/O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[18] /D'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_39/O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \T0/Q_reg_reg[19] /D'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |    44|
|5     |LUT4   |     5|
|6     |LUT5   |     3|
|7     |LUT6   |     2|
|8     |FDCE   |    24|
|9     |FDPE   |     1|
|10    |LD     |     4|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1540.180 ; gain = 547.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.180 ; gain = 628.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1540.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1540.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Access is denied.
Synth Design complete | Checksum: 56831dc6
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1540.180 ; gain = 1049.848
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1540.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project GIT/Buttons_Debouncing_and_Edge Detection/Buttons_Debouncing_Edge_Detection/Buttons_Debouncing_Edge_Detection.runs/synth_1/debouncer_delayed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file debouncer_delayed_utilization_synth.rpt -pb debouncer_delayed_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 24 01:08:16 2024...
