ISim log file
Running: /home/alper269707/CENG232 FPGA/Lab3/hw3_part_1/testbench_ic1500_isim_beh.exe -gui -tclbatch isim.cmd -wdb /home/alper269707/CENG232 FPGA/Lab3/hw3_part_1/testbench_ic1500_isim_beh.wdb 
ISim M.81d (signature 0x9ca8bed6)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Time=                   0 | a0=0 f0=1 a1=0 f1=1 | q0=0 q1=0
Time=                5000 | a0=0 f0=0 a1=0 f1=0 | q0=0 q1=0
Time=               10000 | a0=0 f0=0 a1=0 f1=0 | q0=1 q1=1
Successful
Time=               15000 | a0=1 f0=1 a1=1 f1=1 | q0=1 q1=1
Time=               20000 | a0=1 f0=1 a1=1 f1=1 | q0=0 q1=0
Successful
Time=               25000 | a0=1 f0=0 a1=1 f1=1 | q0=0 q1=0
Time=               30000 | a0=1 f0=0 a1=1 f1=1 | q0=1 q1=0
Successful
Time=               35000 | a0=1 f0=1 a1=0 f1=1 | q0=1 q1=0
Time=               40000 | a0=1 f0=1 a1=0 f1=1 | q0=0 q1=0
Successful
Time=               45000 | a0=1 f0=0 a1=0 f1=1 | q0=0 q1=0
Time=               50000 | a0=1 f0=0 a1=0 f1=1 | q0=1 q1=0
Successful
Time=               55000 | a0=1 f0=0 a1=1 f1=0 | q0=1 q1=0
Time=               60000 | a0=1 f0=0 a1=1 f1=0 | q0=1 q1=1
Successful
Time=               65000 | a0=0 f0=1 a1=0 f1=1 | q0=1 q1=1
Successful
Time=               75000 | a0=0 f0=0 a1=1 f1=1 | q0=1 q1=1
Time=               80000 | a0=0 f0=0 a1=1 f1=1 | q0=0 q1=0
Successful
Stopped at time : 85 ns : File "/home/alper269707/CENG232 FPGA/Lab3/hw3_part_1/testbench_ic1500.v" Line 128
# exit 0
