// Seed: 3293799405
module module_0 (
    input  uwire id_0
    , id_9,
    output wand  id_1,
    input  tri1  id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  uwire id_5,
    output tri1  id_6,
    output tri0  id_7
);
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_2  = 32'd14,
    parameter id_28 = 32'd13,
    parameter id_32 = 32'd79,
    parameter id_37 = 32'd77
) (
    input tri0 id_0,
    input wand id_1
    , id_39,
    input tri0 _id_2,
    input tri0 id_3[id_37 : id_28],
    input tri id_4,
    input uwire id_5,
    input tri0 id_6[1 : id_2],
    output wire id_7,
    output uwire id_8,
    output tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    output tri id_12,
    input tri0 id_13,
    output tri1 id_14,
    input wand id_15,
    input tri0 id_16,
    input wire id_17,
    output wand id_18,
    output wire id_19,
    input tri0 id_20,
    input tri0 id_21,
    output supply0 id_22,
    input uwire id_23,
    output wire id_24,
    inout wor id_25,
    output supply1 id_26,
    input wor id_27,
    input tri1 _id_28,
    input tri1 id_29,
    input supply0 id_30[id_32 : 1],
    output tri1 id_31,
    output wor _id_32,
    input supply0 id_33,
    output tri0 id_34,
    output supply0 id_35,
    output uwire id_36,
    output wire _id_37
);
  wire id_40 = id_23;
  assign id_8  = -1;
  assign id_14 = -1;
  wire id_41 = id_29;
  module_0 modCall_1 (
      id_4,
      id_31,
      id_25,
      id_22,
      id_15,
      id_13,
      id_25,
      id_31
  );
  assign id_19 = -1;
endmodule
