###############################################################
#  Generated by:      Cadence Tempus 20.10-p003_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 15:50:08 2026
#  Design:            picorv32
#  Command:           report_timing > $report_dir/timing_report_maxfreq.rpt
###############################################################
Path 1: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.229
+ Phase Shift                   5.000
= Required Time                 4.771
- Arrival Time                  4.501
= Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      latched_store_reg                CK ^          -          -      0.000    0.270  
      latched_store_reg                CK ^ -> Q v   DFFQX1     0.382  0.382    0.652  
      g75948__4319                     B v -> Y ^    NAND2X4    0.179  0.561    0.831  
      g75889__3680                     B ^ -> Y v    NOR2X4     0.122  0.683    0.953  
      g75492__6161                     A1 v -> Y ^   AOI222XL   0.255  0.938    1.208  
      g75485                           A ^ -> Y v    INVX1      0.081  1.019    1.289  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.165  1.184    1.454  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119  1.303    1.573  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073  1.376    1.646  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086  1.462    1.732  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.073  1.534    1.804  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.102  1.636    1.906  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.178  1.815    2.085  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182  1.997    2.267  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092  2.088    2.359  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039  2.127    2.397  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.129  2.256    2.526  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072  2.328    2.598  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096  2.423    2.694  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063  2.486    2.756  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.095  2.581    2.851  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119  2.700    2.970  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.138  2.838    3.108  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.064  2.902    3.172  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.060  2.962    3.232  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.137  3.099    3.369  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118  3.217    3.487  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121  3.338    3.608  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.071  3.409    3.679  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.079  3.488    3.758  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.160  3.648    3.918  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046  3.694    3.964  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135  3.829    4.099  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106  3.935    4.205  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.120  4.055    4.325  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.087  4.142    4.412  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.192  4.334    4.604  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085  4.419    4.689  
      g132787                          A v -> Y ^    INVXL      0.082  4.501    4.771  
      reg_next_pc_reg[31]              D ^           DFFQX1     0.000  4.501    4.771  
      ----------------------------------------------------------------------------------

