{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601171369993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601171370006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 07:19:29 2020 " "Processing started: Sun Sep 27 07:19:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601171370006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601171370006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Half_Adder -c Half_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Half_Adder -c Half_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601171370006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601171371242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601171371242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_new.vhd 8 4 " "Found 8 design units, including 4 entities, in source file half_adder_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate1-behavioral " "Found design unit 1: not_gate1-behavioral" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate1-behavioral " "Found design unit 2: and_gate1-behavioral" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_gate1-behavioral " "Found design unit 3: or_gate1-behavioral" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 half_adder_new-structure_view " "Found design unit 4: half_adder_new-structure_view" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_new " "Found entity 1: half_adder_new" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate1 " "Found entity 2: not_gate1" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate1 " "Found entity 3: and_gate1" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate1 " "Found entity 4: or_gate1" {  } { { "Half_Adder_new.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/Half_Adder_new.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601171389550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder_struct.vhd 8 4 " "Using design file half_adder_struct.vhd, which is not specified as a design file for the current project, but contains definitions for 8 design units and 4 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-behavioral " "Found design unit 2: and_gate-behavioral" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_gate-behavioral " "Found design unit 3: or_gate-behavioral" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 half_adder_struct-structure_view " "Found design unit 4: half_adder_struct-structure_view" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_struct " "Found entity 1: half_adder_struct" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate " "Found entity 2: not_gate" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate " "Found entity 3: and_gate" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate " "Found entity 4: or_gate" {  } { { "half_adder_struct.vhd" "" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601171389643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601171389643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "half_adder_struct " "Elaborating entity \"half_adder_struct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601171389645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:G1 " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:G1\"" {  } { { "half_adder_struct.vhd" "G1" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601171389653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:G3 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:G3\"" {  } { { "half_adder_struct.vhd" "G3" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601171389660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:G5 " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:G5\"" {  } { { "half_adder_struct.vhd" "G5" { Text "C:/intelFPGA_lite/Half_Adder/half_adder_struct.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601171389665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601171390675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601171391250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601171391250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601171391361 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601171391361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601171391361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601171391361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601171391394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 07:19:51 2020 " "Processing ended: Sun Sep 27 07:19:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601171391394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601171391394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601171391394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601171391394 ""}
