Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  8 19:20:46 2025
| Host         : DESKTOP-34C1KEP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file up_level_control_sets_placed.rpt
| Design       : up_level
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |             284 |          139 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------+------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |       Enable Signal      |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------+------------------------------------+------------------+----------------+--------------+
|  sort/err_reg[1]_i_2_n_0 |                          |                                    |                1 |              2 |         2.00 |
|  divide_clk/CLK          |                          |                                    |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | sort/i[3]_i_1_n_0        |                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | sort/n                   |                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | sort/j[3]_i_1_n_0        |                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | CLOK_ENABLE              | btn_c_debouncer/counter[4]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG           |                          | divide_clk/clear                   |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG           | sort/arr[0][15]_i_1_n_0  |                                    |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG           | sort/arr[11][15]_i_1_n_0 |                                    |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG           | sort/arr[12][15]_i_1_n_0 |                                    |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG           | sort/arr[15][15]_i_1_n_0 |                                    |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG           | sort/arr[14][15]_i_1_n_0 |                                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG           | sort/arr[10][15]_i_1_n_0 |                                    |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG           | sort/arr[13][15]_i_1_n_0 |                                    |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG           | sort/arr[1][15]_i_1_n_0  |                                    |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG           | sort/arr[5][15]_i_1_n_0  |                                    |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG           | sort/arr[4][15]_i_1_n_0  |                                    |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG           | sort/arr[7][15]_i_1_n_0  |                                    |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG           | sort/arr[2][15]_i_1_n_0  |                                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG           | sort/arr[8][15]_i_1_n_0  |                                    |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG           | sort/arr[3][15]_i_1_n_0  |                                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG           | sort/arr[9][15]_i_1_n_0  |                                    |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG           | sort/arr[6][15]_i_1_n_0  |                                    |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG           | sort/out[15]_i_2_n_0     | sort/out[15]_i_1_n_0               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG           | sort/x                   |                                    |               16 |             16 |         1.00 |
|  clk_IBUF_BUFG           |                          |                                    |               16 |             41 |         2.56 |
+--------------------------+--------------------------+------------------------------------+------------------+----------------+--------------+


