
---------- Begin Simulation Statistics ----------
final_tick                               256258854000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69519                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    69774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4105.71                       # Real time elapsed on the host
host_tick_rate                               62415186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285423793                       # Number of instructions simulated
sim_ops                                     286473212                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.256259                       # Number of seconds simulated
sim_ticks                                256258854000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.185602                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               60257419                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            70736624                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13137822                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         66154880                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           5015585                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        5025534                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9949                       # Number of indirect misses.
system.cpu0.branchPred.lookups               81695248                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6558                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262447                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7086032                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37546639                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1141449                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787840                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      151525660                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243876377                       # Number of instructions committed
system.cpu0.commit.committedOps             244138807                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    488813802                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.499452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.989986                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    349975239     71.60%     71.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73108289     14.96%     86.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41918566      8.58%     95.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17026045      3.48%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2601661      0.53%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2298942      0.47%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       122972      0.03%     99.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       620639      0.13%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1141449      0.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    488813802                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441079                       # Number of function calls committed.
system.cpu0.commit.int_insts                232007472                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23482532                       # Number of loads committed
system.cpu0.commit.membars                     524905                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524914      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184467462     75.56%     75.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23482813      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9397897      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244138807                       # Class of committed instruction
system.cpu0.commit.refs                      33142905                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243876377                       # Number of Instructions Simulated
system.cpu0.committedOps                    244138807                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.101170                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.101170                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195885707                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6053809                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            52516678                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             428108996                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                76628737                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                224683509                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7086878                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12304502                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6397238                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   81695248                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 59120371                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    429926283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               481645                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     485546931                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 524                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26277400                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159428                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          67616198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          65273004                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.947546                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         510682069                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.951296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.272491                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               239053154     46.81%     46.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               159364806     31.21%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61598796     12.06%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                24748052      4.85%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9500582      1.86%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7517599      1.47%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8889143      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1635      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8302      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           510682069                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 59971467                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18780629                       # number of floating regfile writes
system.cpu0.idleCycles                        1743565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7870900                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                56629667                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.704001                       # Inst execution rate
system.cpu0.iew.exec_refs                    53522971                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13357570                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              179397656                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             41596223                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263215                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1810171                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16694941                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          395661795                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             40165401                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6710108                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            360748324                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                717595                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               486259                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7086878                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2428661                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        26071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1592067                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8215                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1414                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          488                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18113691                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7034568                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1414                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       314806                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7556094                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277683418                       # num instructions consuming a value
system.cpu0.iew.wb_count                    358170544                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819049                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227436315                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.698971                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     358712299                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               412552342                       # number of integer regfile reads
system.cpu0.int_regfile_writes              275216892                       # number of integer regfile writes
system.cpu0.ipc                              0.475925                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.475925                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525097      0.14%      0.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            277797824     75.60%     75.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18569      0.01%     75.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33058      0.01%     75.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            9067922      2.47%     78.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           16386625      4.46%     82.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4867700      1.32%     84.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4533172      1.23%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            40535986     11.03%     96.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           13367980      3.64%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         324462      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             367458433                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               35181835                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           70361754                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     35167096                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          48153215                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2676117                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007283                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2556498     95.53%     95.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6510      0.24%     95.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  12495      0.47%     96.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  863      0.03%     96.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 1012      0.04%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   35      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     96.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93767      3.50%     99.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 4931      0.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             334427618                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1179717010                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323003448                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        499032510                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 394873554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                367458433                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788241                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      151522984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1803713                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46785890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    510682069                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.719544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.168587                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          301864220     59.11%     59.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          121523396     23.80%     82.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           53505110     10.48%     93.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14427697      2.83%     96.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9146538      1.79%     98.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5091727      1.00%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2855949      0.56%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1678211      0.33%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             589221      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      510682069                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.717096                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2353333                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          803887                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            41596223                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16694941                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               52978962                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       512425634                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                       92076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              188215618                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200389775                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5701799                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                90213346                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                912747                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38237                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            544225983                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             413858042                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          335876051                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                216242525                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                475596                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7086878                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8900594                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               135486271                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         63486229                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       480739754                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         23108                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               578                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14139637                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           577                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   883334935                       # The number of ROB reads
system.cpu0.rob.rob_writes                  813198539                       # The number of ROB writes
system.cpu0.timesIdled                          17555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  150                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.564174                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3752506                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3886023                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           644979                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4968822                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             42615                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          49401                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6786                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6044426                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4596                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262255                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           616648                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3427976                       # Number of branches committed
system.cpu1.commit.bw_lim_events                89335                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787008                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5869996                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14310340                       # Number of instructions committed
system.cpu1.commit.committedOps              14572663                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    119159589                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.122295                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.567407                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    111577200     93.64%     93.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3971977      3.33%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1495306      1.25%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1406817      1.18%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       467646      0.39%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114804      0.10%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        25189      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11315      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        89335      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    119159589                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60721                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13515015                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3741003                       # Number of loads committed
system.cpu1.commit.membars                     524543                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524543      3.60%      3.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8726422     59.88%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4003252     27.47%     90.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1317754      9.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14572663                       # Class of committed instruction
system.cpu1.commit.refs                       5321030                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14310340                       # Number of Instructions Simulated
system.cpu1.committedOps                     14572663                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.462361                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.462361                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            103188430                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                29026                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3463596                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22853382                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3703279                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11920673                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                617026                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                53382                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               792715                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6044426                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2845666                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    116347248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190298                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23958191                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1290714                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049913                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3229513                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3795121                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.197839                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120222123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.201467                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.596155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               103548947     86.13%     86.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11779134      9.80%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3264525      2.72%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  979644      0.81%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  349381      0.29%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  240511      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52507      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1250      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6224      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120222123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu1.idleCycles                         877140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              641806                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4121786                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.150926                       # Inst execution rate
system.cpu1.iew.exec_refs                     6397689                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1955618                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               96737411                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4990553                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262691                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           565278                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2320592                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20440462                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4442071                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           770025                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18276967                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                406741                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               267371                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                617026                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1026973                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          154472                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6602                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          826                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          529                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1249550                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       740565                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           826                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       299380                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        342426                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8442539                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17871471                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781688                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6599430                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.147577                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17894093                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22935054                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11590969                       # number of integer regfile writes
system.cpu1.ipc                              0.118170                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.118170                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524613      2.75%      2.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11844526     62.19%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 646      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4903844     25.75%     90.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1773295      9.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             20      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              19046992                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     44                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 82                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     138281                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007260                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  47097     34.06%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 85419     61.77%     95.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5759      4.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18660616                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158502290                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17871442                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         26308631                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19653182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 19046992                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787280                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5867798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            47984                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           272                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3067614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120222123                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.158432                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.542994                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          107430541     89.36%     89.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8811993      7.33%     96.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2483049      2.07%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             968155      0.81%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             387759      0.32%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              59235      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              60603      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12697      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8091      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120222123                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.157284                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2284012                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          751665                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4990553                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2320592                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     70                       # number of misc regfile reads
system.cpu1.numCycles                       121099263                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   391412052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100835375                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9332357                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1925282                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4366808                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                202861                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1049                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28105585                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21958442                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13802038                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11878792                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                242445                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                617026                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2516338                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4469681                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28105567                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7784                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               272                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3504388                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           267                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   139512510                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41948738                       # The number of ROB writes
system.cpu1.timesIdled                           9164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.641932                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3481341                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3678434                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           604783                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4639076                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             42190                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          48780                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6590                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5616792                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4672                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262269                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           576211                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3224630                       # Number of branches committed
system.cpu2.commit.bw_lim_events                82213                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787061                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5366537                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13675813                       # Number of instructions committed
system.cpu2.commit.committedOps              13938155                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    117666156                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.118455                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.558056                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    110410608     93.83%     93.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3800285      3.23%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1426290      1.21%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1351442      1.15%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       448539      0.38%     99.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112556      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        23237      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10986      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        82213      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    117666156                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59062                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12929472                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3592801                       # Number of loads committed
system.cpu2.commit.membars                     524564                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524564      3.76%      3.76% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8304631     59.58%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.35% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3855064     27.66%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1253204      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13938155                       # Class of committed instruction
system.cpu2.commit.refs                       5108292                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13675813                       # Number of Instructions Simulated
system.cpu2.committedOps                     13938155                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.744777                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.744777                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102806415                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                29068                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3219449                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21560774                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3450519                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 11037049                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                576595                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                53102                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               773596                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5616792                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2635762                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    115019896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               175353                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22556604                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1210334                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046966                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3019090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3523531                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.188613                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         118644174                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192334                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.586942                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               103044372     86.85%     86.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10927663      9.21%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3116650      2.63%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  929558      0.78%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  335404      0.28%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229642      0.19%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53077      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1091      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6717      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           118644174                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu2.idleCycles                         947763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              599832                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3854820                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.144919                       # Inst execution rate
system.cpu2.iew.exec_refs                     6104426                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1864547                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               95970894                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4726031                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262763                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           528538                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2192877                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19302607                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4239879                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           717404                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17331197                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108664                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               279459                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                576595                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               795080                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145977                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5860                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          806                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          446                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1133230                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       677386                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           806                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       278735                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        321097                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8257430                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16958771                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.779926                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6440187                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.141805                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16977555                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21778329                       # number of integer regfile reads
system.cpu2.int_regfile_writes               11031720                       # number of integer regfile writes
system.cpu2.ipc                              0.114354                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.114354                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524640      2.91%      2.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11160921     61.84%     64.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 645      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4685784     25.96%     90.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1676540      9.29%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18048601                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     47                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 88                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     133203                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007380                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  46946     35.24%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     35.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82343     61.82%     97.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 3908      2.93%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17657117                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         154920599                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16958742                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24667441                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18515238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18048601                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787369                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5364451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            46108                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           308                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2775304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    118644174                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.152124                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.534425                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          106568059     89.82%     89.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8290132      6.99%     96.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2351108      1.98%     98.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             922699      0.78%     99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             378896      0.32%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              54593      0.05%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              58984      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              11921      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7782      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      118644174                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.150918                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2187598                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          707012                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4726031                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2192877                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     76                       # number of misc regfile reads
system.cpu2.numCycles                       119591937                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   392918884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100289142                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8964925                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2156851                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4021480                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                178171                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  925                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26532638                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20723752                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13084674                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10952337                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                193077                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                576595                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2797092                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4119749                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26532620                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7528                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               305                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3915206                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           304                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   136888258                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39588255                       # The number of ROB writes
system.cpu2.timesIdled                           9506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.470734                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3443599                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3645149                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           604008                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4570322                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             43300                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          51178                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7878                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5526416                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4617                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262260                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           572498                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3188672                       # Number of branches committed
system.cpu3.commit.bw_lim_events                79624                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787028                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5248130                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13561263                       # Number of instructions committed
system.cpu3.commit.committedOps              13823587                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    117382046                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.117766                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.555898                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    110176756     93.86%     93.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3778115      3.22%     97.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1419227      1.21%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1336443      1.14%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       444460      0.38%     99.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112917      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        23256      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        11248      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        79624      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    117382046                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               58899                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12825851                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3571090                       # Number of loads committed
system.cpu3.commit.membars                     524543                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524543      3.79%      3.79% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8226885     59.51%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3833344     27.73%     91.04% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1238123      8.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13823587                       # Class of committed instruction
system.cpu3.commit.refs                       5071491                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13561263                       # Number of Instructions Simulated
system.cpu3.committedOps                     13823587                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.800047                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.800047                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            102704452                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                32223                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3186471                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21313827                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3416016                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10879620                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                572876                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                56261                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               771011                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5526416                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2596736                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    114748434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               171444                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22283040                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1208772                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046308                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2991154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3486899                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.186719                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         118343975                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.190510                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.584840                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               102944269     86.99%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10774269      9.10%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3089169      2.61%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  918280      0.78%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  327302      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  229632      0.19%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53221      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1139      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6694      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           118343975                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu3.idleCycles                         995779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              595069                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3794780                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.143560                       # Inst execution rate
system.cpu3.iew.exec_refs                     6050848                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1845819                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               95878390                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4681842                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262761                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           525768                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2167917                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19069572                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4205029                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           708279                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17132387                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108632                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               226037                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                572876                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               741335                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11464                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          144865                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5970                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          815                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          457                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1110752                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       667516                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           815                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       272809                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        322260                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8173945                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16762968                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781289                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6386213                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.140464                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16781961                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21536842                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10914942                       # number of integer regfile writes
system.cpu3.ipc                              0.113636                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.113636                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524622      2.94%      2.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11013189     61.73%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 642      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4645800     26.04%     90.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1656349      9.28%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17840666                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 74                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           24                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     128636                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007210                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  42829     33.29%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81859     63.64%     96.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 3942      3.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17444640                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         154195635                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16762944                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24315946                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18282227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17840666                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787345                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5245984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            41766                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2723833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    118343975                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.150753                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.531482                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          106403418     89.91%     89.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8190719      6.92%     96.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2329010      1.97%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             916517      0.77%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             378948      0.32%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              52372      0.04%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              53663      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11878      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7450      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      118343975                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.149495                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2159804                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          691457                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4681842                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2167917                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu3.numCycles                       119339754                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   393172009                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100167857                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8901339                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2153376                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3985105                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                182828                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1678                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26233022                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20483423                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12950374                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10795816                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                215081                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                572876                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2813678                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4049035                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26233004                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8643                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               299                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3896836                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           295                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   136373671                       # The number of ROB reads
system.cpu3.rob.rob_writes                   39106272                       # The number of ROB writes
system.cpu3.timesIdled                           9858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3549313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6957082                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       152501                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3775933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3470880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7574838                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3623381                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2085658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2053445                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1354123                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              435                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            225                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1463163                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1463148                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2085658                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10505887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10505887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    358544128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               358544128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              571                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3549512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3549512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3549512                       # Request fanout histogram
system.membus.respLayer1.occupancy        18771385000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16139651252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4170791148.936170                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28193815785.606388                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           46     97.87%     97.87% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.13%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        67500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 193339074000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    60231670000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 196027184000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2622635                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2622635                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2622635                       # number of overall hits
system.cpu2.icache.overall_hits::total        2622635                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        13127                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13127                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        13127                       # number of overall misses
system.cpu2.icache.overall_misses::total        13127                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    959879499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    959879499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    959879499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    959879499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2635762                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2635762                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2635762                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2635762                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004980                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004980                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004980                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004980                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73122.533633                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73122.533633                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73122.533633                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73122.533633                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          930                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          310                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9341                       # number of writebacks
system.cpu2.icache.writebacks::total             9341                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3754                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3754                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3754                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3754                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9373                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9373                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9373                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9373                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    739589499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    739589499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    739589499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    739589499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003556                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003556                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003556                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003556                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 78906.379921                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 78906.379921                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 78906.379921                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 78906.379921                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9341                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2622635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2622635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        13127                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13127                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    959879499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    959879499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2635762                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2635762                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004980                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004980                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73122.533633                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73122.533633                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3754                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3754                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9373                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9373                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    739589499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    739589499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 78906.379921                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 78906.379921                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.190685                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2555579                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9341                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           273.587303                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        435739000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.190685                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.974709                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.974709                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5280897                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5280897                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4590715                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4590715                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4590715                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4590715                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       691391                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        691391                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       691391                       # number of overall misses
system.cpu2.dcache.overall_misses::total       691391                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  66008646112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  66008646112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  66008646112                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  66008646112                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5282106                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5282106                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5282106                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5282106                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.130893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.130893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.130893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.130893                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 95472.238013                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95472.238013                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 95472.238013                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95472.238013                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       776113                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       520777                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10216                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3283                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.970341                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   158.628389                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       553700                       # number of writebacks
system.cpu2.dcache.writebacks::total           553700                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       355284                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       355284                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       355284                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       355284                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336107                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336107                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336107                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336107                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  32725447488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  32725447488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  32725447488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  32725447488                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063631                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063631                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063631                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063631                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 97366.158658                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97366.158658                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 97366.158658                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97366.158658                       # average overall mshr miss latency
system.cpu2.dcache.replacements                553700                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3546678                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3546678                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       482358                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       482358                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  44071416500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  44071416500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4029036                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4029036                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119720                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119720                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91366.612557                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91366.612557                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       287821                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       287821                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194537                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194537                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17034675000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17034675000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048284                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048284                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 87565.218956                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87565.218956                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1044037                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1044037                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       209033                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       209033                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21937229612                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21937229612                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1253070                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1253070                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.166817                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.166817                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 104946.250649                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104946.250649                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        67463                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        67463                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141570                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141570                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15690772488                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15690772488                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.112979                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.112979                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 110834.021954                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110834.021954                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          149                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           53                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       829000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       829000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.262376                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.262376                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 15641.509434                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15641.509434                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.123762                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.123762                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        10660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           63                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       404000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       404000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.453237                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.453237                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6412.698413                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6412.698413                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       353000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       353000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.431655                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.431655                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5883.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5883.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        91500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        91500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        82500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        82500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9144                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9144                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253125                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253125                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  24296173500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  24296173500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262269                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262269                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965135                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965135                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 95984.882963                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 95984.882963                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253124                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253124                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  24043048500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  24043048500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965131                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965131                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 94985.258213                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 94985.258213                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.147600                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5189136                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589148                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.807865                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        435750500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.147600                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942112                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942112                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11678607                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11678607                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4561532453.488372                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   29474631146.133232                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           42     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 193338287000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    60112958500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 196145895500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2582631                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2582631                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2582631                       # number of overall hits
system.cpu3.icache.overall_hits::total        2582631                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        14105                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         14105                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        14105                       # number of overall misses
system.cpu3.icache.overall_misses::total        14105                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1030843000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1030843000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1030843000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1030843000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2596736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2596736                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2596736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2596736                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005432                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005432                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005432                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005432                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73083.516484                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73083.516484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73083.516484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73083.516484                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           71                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         9723                       # number of writebacks
system.cpu3.icache.writebacks::total             9723                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4350                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4350                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4350                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4350                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         9755                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9755                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         9755                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9755                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    780224500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    780224500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    780224500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    780224500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003757                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003757                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003757                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003757                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 79982.009226                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79982.009226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 79982.009226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79982.009226                       # average overall mshr miss latency
system.cpu3.icache.replacements                  9723                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2582631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2582631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        14105                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        14105                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1030843000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1030843000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2596736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2596736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005432                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005432                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73083.516484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73083.516484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4350                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4350                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         9755                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9755                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    780224500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    780224500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 79982.009226                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79982.009226                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.944451                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2533360                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9723                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           260.553327                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        443117000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.944451                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998264                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998264                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5203227                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5203227                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4557881                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4557881                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4557881                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4557881                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       679163                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        679163                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       679163                       # number of overall misses
system.cpu3.dcache.overall_misses::total       679163                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  64306458613                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  64306458613                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  64306458613                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  64306458613                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5237044                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5237044                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5237044                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5237044                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.129684                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.129684                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.129684                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.129684                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 94684.867422                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 94684.867422                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 94684.867422                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94684.867422                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       768064                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       304938                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10259                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1843                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.867336                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   165.457406                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       553790                       # number of writebacks
system.cpu3.dcache.writebacks::total           553790                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       342993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       342993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       342993                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       342993                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336170                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336170                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32625677458                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32625677458                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32625677458                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32625677458                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064191                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064191                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064191                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064191                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 97051.127281                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97051.127281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 97051.127281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97051.127281                       # average overall mshr miss latency
system.cpu3.dcache.replacements                553790                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3528256                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3528256                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       470793                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       470793                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  42509809500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  42509809500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3999049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3999049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117726                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117726                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 90294.055986                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90294.055986                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       276288                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       276288                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194505                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194505                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16963750000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16963750000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048638                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048638                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 87214.981620                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87214.981620                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1029625                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1029625                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       208370                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       208370                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21796649113                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21796649113                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.168312                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.168312                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 104605.505173                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104605.505173                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        66705                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        66705                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141665                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141665                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15661927458                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15661927458                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114431                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114431                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 110556.082716                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 110556.082716                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          143                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           56                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1277000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1277000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.281407                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.281407                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22803.571429                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22803.571429                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           26                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130653                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130653                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9173.076923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9173.076923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           63                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       602000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       602000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.473684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.473684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9555.555556                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9555.555556                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.466165                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.466165                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8790.322581                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8790.322581                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       114000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       114000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9126                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9126                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253134                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253134                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  24283715500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  24283715500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262260                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262260                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965202                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965202                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 95932.255248                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 95932.255248                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253134                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253134                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  24030581500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  24030581500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965202                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965202                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 94932.255248                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 94932.255248                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.673449                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5156354                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589211                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.751286                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        443128500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.673449                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989795                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989795                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11588510                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11588510                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         7673500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11952790.222371                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       107000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     28132000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   256212813000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     46041000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     59097776                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        59097776                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     59097776                       # number of overall hits
system.cpu0.icache.overall_hits::total       59097776                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        22594                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22594                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        22594                       # number of overall misses
system.cpu0.icache.overall_misses::total        22594                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1621261496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1621261496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1621261496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1621261496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     59120370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     59120370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     59120370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     59120370                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000382                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000382                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000382                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000382                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71756.284677                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71756.284677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71756.284677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71756.284677                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5650                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    92.622951                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        17876                       # number of writebacks
system.cpu0.icache.writebacks::total            17876                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4684                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4684                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4684                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4684                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        17910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        17910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        17910                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        17910                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1350226997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1350226997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1350226997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1350226997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000303                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75389.558738                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75389.558738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75389.558738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75389.558738                       # average overall mshr miss latency
system.cpu0.icache.replacements                 17876                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     59097776                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       59097776                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        22594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1621261496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1621261496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     59120370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     59120370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000382                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000382                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71756.284677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71756.284677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4684                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4684                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        17910                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        17910                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1350226997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1350226997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75389.558738                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75389.558738                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999760                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           59115578                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17876                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3306.980197                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999760                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        118258648                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       118258648                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40456797                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40456797                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40456797                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40456797                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7389028                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7389028                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7389028                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7389028                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 448819153616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 448819153616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 448819153616                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 448819153616                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47845825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47845825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47845825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47845825                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154434                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60741.298262                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60741.298262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60741.298262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60741.298262                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1853422                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       495207                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            23894                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3082                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    77.568511                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   160.677158                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2003594                       # number of writebacks
system.cpu0.dcache.writebacks::total          2003594                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5603186                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5603186                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5603186                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5603186                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785842                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785842                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 128301024814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 128301024814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 128301024814                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 128301024814                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.037325                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037325                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.037325                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037325                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71843.435653                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71843.435653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71843.435653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71843.435653                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2003594                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     31405536                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31405536                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7042692                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7042692                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 416965659500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 416965659500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     38448228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     38448228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.183173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.183173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59205.437282                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59205.437282                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5451605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5451605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1591087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1591087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 108686868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 108686868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68309.820896                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68309.820896                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9051261                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9051261                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       346336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       346336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31853494116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31853494116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9397597                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9397597                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036854                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036854                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91972.807089                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91972.807089                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       151581                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       151581                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194755                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194755                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19614156814                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19614156814                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 100711.955092                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100711.955092                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          304                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           49                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1635500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1635500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.138810                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.138810                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33377.551020                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33377.551020                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           34                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       987500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       987500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.042493                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.042493                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          261                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          261                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           68                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       451000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       451000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          329                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          329                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.206687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.206687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6632.352941                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6632.352941                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           68                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       383000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       383000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.206687                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.206687                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5632.352941                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5632.352941                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9407                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9407                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253040                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253040                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  24295443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  24295443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262447                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262447                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964157                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964157                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 96014.238856                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 96014.238856                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253040                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253040                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  24042403000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  24042403000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964157                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964157                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 95014.238856                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 95014.238856                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.775222                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           42505473                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038706                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.849241                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.775222                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         98256646                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        98256646                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                3559                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               52603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               31530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               31358                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               31551                       # number of demand (read+write) hits
system.l2.demand_hits::total                   157770                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               3559                       # number of overall hits
system.l2.overall_hits::.cpu0.data              52603                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2577                       # number of overall hits
system.l2.overall_hits::.cpu1.data              31530                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2323                       # number of overall hits
system.l2.overall_hits::.cpu2.data              31358                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2269                       # number of overall hits
system.l2.overall_hits::.cpu3.data              31551                       # number of overall hits
system.l2.overall_hits::total                  157770                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14350                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1950775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            527339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7050                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            522684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            522399                       # number of demand (read+write) misses
system.l2.demand_misses::total                3558732                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14350                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1950775                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6649                       # number of overall misses
system.l2.overall_misses::.cpu1.data           527339                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7050                       # number of overall misses
system.l2.overall_misses::.cpu2.data           522684                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7486                       # number of overall misses
system.l2.overall_misses::.cpu3.data           522399                       # number of overall misses
system.l2.overall_misses::total               3558732                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1282059500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 148400097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    655160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  55714482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    697708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  55306781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    738474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55181178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     317975940500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1282059500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 148400097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    655160500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  55714482500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    697708000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  55306781000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    738474000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55181178000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    317975940500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           17909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2003378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          558869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554042                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            9755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          553950                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3716502                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          17909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2003378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         558869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554042                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           9755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         553950                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3716502                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.801273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.973743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.720681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.943582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.752160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.943401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.767401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.943044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.957549                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.801273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.973743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.720681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.943582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.752160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.943401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.767401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.943044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.957549                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89342.125436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76072.379952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98535.193262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105652.118466                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98965.673759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105813.036175                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98647.341705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105630.328542                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89350.909397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89342.125436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76072.379952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98535.193262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105652.118466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98965.673759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105813.036175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98647.341705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105630.328542                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89350.909397                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2053445                       # number of writebacks
system.l2.writebacks::total                   2053445                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            700                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1646                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1714                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1685                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9924                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           700                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1646                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1714                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1685                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9924                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1949164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       525693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       520970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       520714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3548808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1949164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       525693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       520970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       520714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3548808                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1090078003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128824408002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    533465500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  50372303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    567469000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  50005241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    605502500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49888094500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 281886562505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1090078003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128824408002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    533465500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  50372303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    567469000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  50005241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    605502500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49888094500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 281886562505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.762187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.972939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.631043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.940637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.655607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.940308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.681702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.940002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.954879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.762187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.972939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.631043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.940637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.655607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.940308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.681702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.940002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.954879                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79859.194359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66092.133859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91629.251116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95820.761357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92346.460537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95984.877248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91053.007519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95807.092761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79431.336523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79859.194359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66092.133859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91629.251116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95820.761357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92346.460537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95984.877248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91053.007519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95807.092761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79431.336523                       # average overall mshr miss latency
system.l2.replacements                        7024900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2086897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2086897                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2086897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2086897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1426731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1426731                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1426732                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1426732                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 71                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.946667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         2500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   915.492958                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       526500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       200000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       440500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       257500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1424500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.946667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20022.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19807.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20063.380282                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.636364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.820513                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       124000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       238000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       644500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.820513                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20140.625000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29074                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         398496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         355150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         354732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1463149                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  42614736500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38924949500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38919675500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  38867000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159326361500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.965756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.986264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.986180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106938.931633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109601.434605                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109703.655316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109567.222579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108892.779546                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       398496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       355150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       354732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1463149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38629776001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35373449500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  35371965500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  35319680000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 144694871001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.965756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.986264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.986180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96938.930381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99601.434605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99703.655316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99567.222579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98892.779205                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          3559                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7050                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            35535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1282059500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    655160500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    697708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    738474000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3373402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        17909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         9755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          46263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.801273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.720681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.752160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.767401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.768108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89342.125436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98535.193262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98965.673759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98647.341705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94931.813705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          700                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          827                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          905                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          836                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3268                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1090078003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    533465500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    567469000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    605502500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2796515003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.762187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.631043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.655607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.681702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.697469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79859.194359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91629.251116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92346.460537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91053.007519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86667.958069                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        38473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        26498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        26417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        26580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1552279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       172189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       167913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       167667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2060048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 105785360500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16789533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16387105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16314178000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 155276177000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2178016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.975815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.866634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.864061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.863164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.945837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 68148.419517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97506.420271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 97592.833789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 97301.066996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75375.028640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1611                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1646                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1714                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         6656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1550668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       170543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       166199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       165982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2053392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  90194632001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14998854000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14633276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14568414500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 134395176501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.974802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.855241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.854489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.942781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 58165.017916                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87947.637839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 88046.715083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 87771.050475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65450.326339                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              31                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.939394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       248500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       172500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       118500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       597500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.939394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19115.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19274.193548                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999630                       # Cycle average of tags in use
system.l2.tags.total_refs                     7100853                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7024902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.010812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.033209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.981317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.642965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.249316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.770539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.296656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.731416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.289233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.313019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.327833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.322546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.004635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.011428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  64867190                       # Number of tag accesses
system.l2.tags.data_accesses                 64867190                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        873536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     124746432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        372608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33644352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        393280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33342080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        425600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      33325696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          227123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       873536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       372608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       393280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       425600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2065024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    131420480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       131420480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1949163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         525693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         520970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         520714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3548806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2053445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2053445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3408803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        486798524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1454030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        131290496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1534698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        130110939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1660821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        130047003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             886305314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3408803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1454030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1534698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1660821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8058352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      512842690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            512842690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      512842690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3408803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       486798524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1454030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       131290496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1534698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       130110939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1660821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       130047003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1399148004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2046854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1452861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    512459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    508047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    507646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002190229250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       124591                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       124591                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7058301                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1927513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3548806                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2053446                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3548806                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2053446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 535527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6592                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            200533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            195371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            193498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            243265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            561592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            639247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            91888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            80317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            78525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            109080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            152374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            180314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            358983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            372098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69483                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83825668250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15066395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140324649500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27818.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46568.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1710352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1409269                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3548806                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2053446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1363511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  695941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  530429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  288661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   70833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 138698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 145059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 143621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 141870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 141014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 141929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 147726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 137715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 134835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 129153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 127684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 128005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1940479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.889037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.223775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.940374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1303871     67.19%     67.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       353069     18.19%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        80080      4.13%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35862      1.85%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21954      1.13%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15798      0.81%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11880      0.61%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9436      0.49%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       108529      5.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1940479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       124591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.185294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.841164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.858841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       124590    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        124591                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       124591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.428418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.406630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            98818     79.31%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1838      1.48%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20854     16.74%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2634      2.11%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              347      0.28%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        124591                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              192849856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34273728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               130997312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               227123584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            131420544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       752.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       511.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    886.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    512.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  256258837500                       # Total gap between requests
system.mem_ctrls.avgGap                      45742.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       873536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     92983104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       372608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32797376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       393280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32515008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       425600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     32489344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    130997312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3408803.193976665847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 362848356.451324820518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1454029.760080016684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 127985337.825634703040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1534698.192320800852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 126883451.995769888163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1660820.663780850358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 126783303.261006549001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 511191359.655420958996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1949163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       525693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       520970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       520714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2053446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    520677750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  53579386750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    286854750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28588664500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    307136250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28411303000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    323947000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  28306679500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6178912472500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38147.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27488.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49270.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54382.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49981.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54535.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48713.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54361.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3009045.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6915261360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3675533400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12302155740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6192230220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      20228417040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111592313730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4430925600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       165336837090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.194632                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10388787000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8556860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 237313207000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6939844380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3688584405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9212656320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4492238040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      20228417040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77413494930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33213088800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       155188323915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.592047                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85553928750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8556860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 162148065250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5007212564.102564                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   30951708379.917091                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           38     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.56%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 193339892000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60977564000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 195281290000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2833289                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2833289                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2833289                       # number of overall hits
system.cpu1.icache.overall_hits::total        2833289                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12377                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12377                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12377                       # number of overall misses
system.cpu1.icache.overall_misses::total        12377                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    867508500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    867508500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    867508500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    867508500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2845666                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2845666                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2845666                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2845666                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004349                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004349                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004349                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004349                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70090.369233                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70090.369233                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70090.369233                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70090.369233                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          239                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9194                       # number of writebacks
system.cpu1.icache.writebacks::total             9194                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3151                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3151                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3151                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3151                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9226                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9226                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9226                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9226                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    699456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    699456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    699456500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    699456500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003242                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003242                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003242                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003242                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75813.624539                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75813.624539                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75813.624539                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75813.624539                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9194                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2833289                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2833289                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12377                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12377                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    867508500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    867508500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2845666                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2845666                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004349                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004349                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70090.369233                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70090.369233                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3151                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3151                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9226                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9226                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    699456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    699456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003242                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003242                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75813.624539                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75813.624539                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.437079                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2767108                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9194                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           300.968893                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        427966000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.437079                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951159                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951159                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5700558                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5700558                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4814016                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4814016                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4814016                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4814016                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       718698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        718698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       718698                       # number of overall misses
system.cpu1.dcache.overall_misses::total       718698                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  68024562838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  68024562838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  68024562838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  68024562838                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5532714                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5532714                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5532714                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5532714                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.129900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.129900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.129900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.129900                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94649.717737                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94649.717737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94649.717737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94649.717737                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       792708                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       502016                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10646                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3172                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.460642                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   158.264817                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559181                       # number of writebacks
system.cpu1.dcache.writebacks::total           559181                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       377452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       377452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       377452                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       377452                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341246                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341246                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341246                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341246                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  33149808997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  33149808997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  33149808997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  33149808997                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061678                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061678                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061678                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061678                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97143.436105                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97143.436105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97143.436105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97143.436105                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559181                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3708014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3708014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       507068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       507068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  46041768000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46041768000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4215082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4215082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90799.987378                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90799.987378                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       308155                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       308155                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17446162000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17446162000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047191                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047191                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87707.500264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87707.500264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1106002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1106002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       211630                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       211630                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21982794838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21982794838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1317632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1317632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.160614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.160614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103873.717516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103873.717516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        69297                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        69297                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142333                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142333                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15703646997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15703646997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.108022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.108022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110330.330963                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110330.330963                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           47                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       601000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       601000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.256831                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.256831                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 12787.234043                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12787.234043                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           26                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.114754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.114754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7880.952381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7880.952381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       475500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       475500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.485075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.485075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7315.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7315.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       419500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       419500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.485075                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.485075                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6453.846154                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6453.846154                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       188000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       188000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       179000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       179000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9005                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9005                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253250                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253250                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  24300319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  24300319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262255                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262255                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965663                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965663                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95953.877591                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95953.877591                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  24047069500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  24047069500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965663                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965663                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94953.877591                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94953.877591                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.132075                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5417571                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594415                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.114122                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        427977500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.132075                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12185017                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12185017                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 256258854000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2225227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4140342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1629412                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4971455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             438                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            670                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632575                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         46263                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           33                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        53693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6045966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        27646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1712645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        28087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1697150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11291486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2290176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256444672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1178880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71553856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1197696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70893888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1246592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70894080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475699840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7166780                       # Total snoops (count)
system.tol2bus.snoopTraffic                 140465216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10883429                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.399130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.582500                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6909329     63.48%     63.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3739773     34.36%     97.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 134916      1.24%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  63344      0.58%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36067      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10883429                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7503734487                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885048515                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14520449                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885075678                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15059043                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3059336218                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27221183                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         892871666                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14260030                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               685102825500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59079                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    59161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13310.82                       # Real time elapsed on the host
host_tick_rate                               32217695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786383936                       # Number of instructions simulated
sim_ops                                     787487522                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.428844                       # Number of seconds simulated
sim_ticks                                428843971500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.575027                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21638195                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21730544                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           715349                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22256668                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             38225                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46997                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8772                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22607563                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6741                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12541                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           707503                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17611337                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1251427                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43674                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14259310                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           126020991                       # Number of instructions committed
system.cpu0.commit.committedOps             126033807                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    839425475                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.150143                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.899296                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    805198033     95.92%     95.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15055178      1.79%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1573952      0.19%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       611693      0.07%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       488236      0.06%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       500273      0.06%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     11696860      1.39%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3049823      0.36%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1251427      0.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    839425475                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38293131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               81002                       # Number of function calls committed.
system.cpu0.commit.int_insts                106529985                       # Number of committed integer instructions.
system.cpu0.commit.loads                     35027559                       # Number of loads committed
system.cpu0.commit.membars                      23633                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24116      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        69007866     54.75%     54.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17121191     13.58%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1762615      1.40%     69.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       450422      0.36%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       585971      0.46%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18499445     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        201953      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16540655     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1241938      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        126033807                       # Class of committed instruction
system.cpu0.commit.refs                      36483991                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  126020991                       # Number of Instructions Simulated
system.cpu0.committedOps                    126033807                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.748496                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.748496                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            802999673                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7949                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19326431                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             146020579                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8362840                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17436014                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                732597                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12645                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12122586                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22607563                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2325881                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    836610642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                24610                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162319869                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          151                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1480932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026583                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4302395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21676420                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.190863                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         841653710                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192880                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.603379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               730208571     86.76%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86921278     10.33%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3502515      0.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                18945329      2.25%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  487480      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25333      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1451049      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  103868      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8287      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           841653710                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39597597                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37500323                       # number of floating regfile writes
system.cpu0.idleCycles                        8798457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              732111                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18645245                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.326259                       # Inst execution rate
system.cpu0.iew.exec_refs                   184676215                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1482953                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              359804393                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39085979                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22522                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           349246                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1595368                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140123018                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            183193262                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           616536                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            277467382                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2162447                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            273075669                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                732597                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            278199659                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13651562                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           25280                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24469                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4058420                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       138936                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24469                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       200177                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        531934                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106812035                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129774308                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876187                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93587336                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152594                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129903424                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               292324137                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72322522                       # number of integer regfile writes
system.cpu0.ipc                              0.148181                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.148181                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26620      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72145808     25.94%     25.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6571      0.00%     25.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  796      0.00%     25.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17225061      6.19%     32.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                466      0.00%     32.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2061149      0.74%     32.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            450728      0.16%     33.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            601708      0.22%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           111535889     40.11%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             207498      0.07%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71966587     25.88%     99.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1265163      0.45%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             278083917                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              106277774                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          200513984                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38764550                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46912635                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   41660138                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.149811                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1360850      3.27%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   88      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1922      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   7      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2837295      6.81%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 613      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              28174972     67.63%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7277      0.02%     77.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9277030     22.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              84      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             213439661                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1239467177                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91009758                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107324064                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140072177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                278083917                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              50841                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14089214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           499478                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7167                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14257838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    841653710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.330402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.114446                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          750579601     89.18%     89.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           27142340      3.22%     92.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13507020      1.60%     94.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7867716      0.93%     94.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22630628      2.69%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           14534784      1.73%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2388607      0.28%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1227797      0.15%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1775217      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      841653710                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.326984                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           630307                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          398415                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39085979                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1595368                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39769607                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20510538                       # number of misc regfile writes
system.cpu0.numCycles                       850452167                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7235787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              664963306                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107005267                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37258330                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12894577                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             120129433                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               788078                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202540677                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142694635                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121375726                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22612729                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                507301                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                732597                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            140172477                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14370464                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44543904                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       157996773                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        278024                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8032                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 81812155                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7916                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   978439449                       # The number of ROB reads
system.cpu0.rob.rob_writes                  282816455                       # The number of ROB writes
system.cpu0.timesIdled                          80276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2479                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.755861                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21599598                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21652460                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           706900                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22148632                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             22517                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24227                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1710                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22456692                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1364                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12056                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           701206                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17445965                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1236309                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          41910                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14332916                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125112910                       # Number of instructions committed
system.cpu1.commit.committedOps             125126630                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    836470702                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.149589                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.898947                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    802681600     95.96%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14797368      1.77%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1510505      0.18%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       568434      0.07%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       459738      0.05%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       493540      0.06%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     11656630      1.39%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3066578      0.37%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1236309      0.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    836470702                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38276286                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45583                       # Number of function calls committed.
system.cpu1.commit.int_insts                105629286                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34829695                       # Number of loads committed
system.cpu1.commit.membars                      24971                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        24971      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68456954     54.71%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            266      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17111008     13.67%     68.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1767788      1.41%     69.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       450450      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       588766      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18317859     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49974      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16523892     13.21%     99.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1244558      0.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125126630                       # Class of committed instruction
system.cpu1.commit.refs                      36136283                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125112910                       # Number of Instructions Simulated
system.cpu1.committedOps                    125126630                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.716396                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.716396                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            801931649                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5752                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19257078                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145175550                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6995230                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 16949207                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                725209                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15644                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12102383                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22456692                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2244725                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    835124149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                17237                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161573528                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1461806                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026724                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2848626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21622115                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192279                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         838703678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.602948                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               727752625     86.77%     86.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86561764     10.32%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3419088      0.41%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18929619      2.26%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  460976      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16323      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1458407      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  103898      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     978      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           838703678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39601164                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37496526                       # number of floating regfile writes
system.cpu1.idleCycles                        1604164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              726537                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18484711                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.328530                       # Inst execution rate
system.cpu1.iew.exec_refs                   183819585                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1332511                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              359383303                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38906871                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20048                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           349183                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1446076                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139288893                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            182487074                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           608855                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            276066646                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2144589                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            272307719                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                725209                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            277396934                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13604648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18213                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        24385                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4077176                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139488                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         24385                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195599                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        530938                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106456969                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128883706                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876460                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93305322                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.153377                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129012213                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               290634063                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71724625                       # number of integer regfile writes
system.cpu1.ipc                              0.148889                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.148889                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26509      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71590576     25.88%     25.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 275      0.00%     25.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     25.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17220259      6.22%     32.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2074107      0.75%     32.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            450814      0.16%     33.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            605348      0.22%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           111036780     40.13%     73.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              52733      0.02%     73.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71759188     25.94%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1268768      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             276675501                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              106068852                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          200113625                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38763455                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          47004258                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   41530460                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.150105                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1359472      3.27%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   92      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2100      0.01%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  11      0.00%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2836966      6.83%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 639      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              28070339     67.59%     77.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  105      0.00%     77.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9260654     22.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              82      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             212110600                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1233970920                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90120251                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106471283                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139239528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                276675501                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49365                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14162263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           499405                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7455                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14352977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    838703678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.329885                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.114436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          748306999     89.22%     89.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26763582      3.19%     92.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13403620      1.60%     94.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7845052      0.94%     94.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22524599      2.69%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           14478306      1.73%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2375218      0.28%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1222127      0.15%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1784175      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      838703678                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.329255                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           636671                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          401514                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38906871                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1446076                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39774248                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20507836                       # number of misc regfile writes
system.cpu1.numCycles                       840307842                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17236556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              663710406                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106392174                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37173916                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11511894                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             120585413                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               799799                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201470696                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141863532                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120838090                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22117512                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                394485                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                725209                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            140445074                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14445916                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44609166                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156861530                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        193583                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6056                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 81687934                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6029                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   974684163                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281153941                       # The number of ROB writes
system.cpu1.timesIdled                          16861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.751333                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21602437                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21656289                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           712976                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22155172                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             22302                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          24225                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1923                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22465430                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1385                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12105                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           707590                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17410641                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1237604                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41956                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14461760                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           124875729                       # Number of instructions committed
system.cpu2.commit.committedOps             124889528                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    837276355                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149162                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.897097                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    803478166     95.96%     95.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14834195      1.77%     97.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1514639      0.18%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       567244      0.07%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       469708      0.06%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       498148      0.06%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     11682638      1.40%     99.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      2994013      0.36%     99.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1237604      0.15%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    837276355                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38229743                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45633                       # Number of function calls committed.
system.cpu2.commit.int_insts                105407210                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34757743                       # Number of loads committed
system.cpu2.commit.membars                      25144                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        25144      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68297398     54.69%     54.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            254      0.00%     54.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17080458     13.68%     68.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1778138      1.42%     69.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       454657      0.36%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.64% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       593941      0.48%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18286856     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49813      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16482992     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1249733      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        124889528                       # Class of committed instruction
system.cpu2.commit.refs                      36069394                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  124875729                       # Number of Instructions Simulated
system.cpu2.committedOps                    124889528                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.735628                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.735628                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            802827092                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5439                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19239946                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145127871                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6972003                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16896282                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                731912                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13718                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12100743                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22465430                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2266213                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    835944697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                17262                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161681756                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1474596                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026709                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2846037                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21624739                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192223                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         839528032                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192616                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.603218                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               728550543     86.78%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86568562     10.31%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3427406      0.41%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18923106      2.25%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  464775      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14699      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1472704      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  105215      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1022      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           839528032                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39574615                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37450595                       # number of floating regfile writes
system.cpu2.idleCycles                        1588380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              732923                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18458758                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.328576                       # Inst execution rate
system.cpu2.iew.exec_refs                   184262307                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1338386                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              359707978                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38871371                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19851                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           355361                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1452230                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139180001                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            182923921                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           614939                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            276370706                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2162467                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            272659835                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                731912                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            277774571                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13645795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18395                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        24935                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4113628                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       140579                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         24935                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       197244                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        535679                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106392810                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128682185                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.875519                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93148966                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.152990                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     128811759                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               290875794                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71589875                       # number of integer regfile writes
system.cpu2.ipc                              0.148464                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.148464                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26574      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71461168     25.80%     25.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 263      0.00%     25.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     25.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17191622      6.21%     32.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2087461      0.75%     32.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            455013      0.16%     32.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            610888      0.22%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           111332220     40.19%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              52702      0.02%     73.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71903002     25.96%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1274588      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             276985645                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              106218222                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          200408121                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38723457                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47039263                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   41631141                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.150301                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1357286      3.26%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   98      0.00%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1454      0.00%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  10      0.00%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2810000      6.75%     10.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 659      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              28167895     67.66%     77.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  136      0.00%     77.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9293525     22.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              78      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             212371990                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1235227493                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     89958728                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106456146                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139130609                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                276985645                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              49392                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14290473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           505151                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7436                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14479130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    839528032                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.329930                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.114498                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          749067457     89.22%     89.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26758619      3.19%     92.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13397637      1.60%     94.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7817027      0.93%     94.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22598699      2.69%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           14519474      1.73%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2371859      0.28%     99.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1220729      0.15%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1776531      0.21%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      839528032                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.329307                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           642593                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          405620                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38871371                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1452230                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39743986                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20497018                       # number of misc regfile writes
system.cpu2.numCycles                       841116412                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16427871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              664624097                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106185173                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37399259                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11481421                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             120530356                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               814863                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201352985                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141782212                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120765043                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22062958                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                332991                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                731912                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            140441532                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14579870                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44631667                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156721318                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        186112                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5841                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 81815747                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5815                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   975381420                       # The number of ROB reads
system.cpu2.rob.rob_writes                  280956174                       # The number of ROB writes
system.cpu2.timesIdled                          16067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.781619                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21574148                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21621365                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           706341                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22123545                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21964                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24252                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2288                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22429466                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1480                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12150                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           701044                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17422247                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1233148                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          42202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14292338                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           124950513                       # Number of instructions committed
system.cpu3.commit.committedOps             124964345                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    837051304                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.149291                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.897738                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    803266405     95.96%     95.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14813209      1.77%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1513523      0.18%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       562837      0.07%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       469130      0.06%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       495421      0.06%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     11666647      1.39%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3030984      0.36%     99.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1233148      0.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    837051304                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38237631                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45691                       # Number of function calls committed.
system.cpu3.commit.int_insts                105483208                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34781879                       # Number of loads committed
system.cpu3.commit.membars                      25105                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        25105      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68355427     54.70%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            248      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17089231     13.68%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1771482      1.42%     69.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       452103      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       590685      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18295896     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         49718      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16498133     13.20%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1246317      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        124964345                       # Class of committed instruction
system.cpu3.commit.refs                      36090064                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  124950513                       # Number of Instructions Simulated
system.cpu3.committedOps                    124964345                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.728474                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.728474                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            802714064                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5337                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19227949                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             144979423                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6939821                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16793525                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                724822                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14542                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12104634                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22429466                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2233733                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    835733454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16748                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161404302                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1460238                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026679                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2813293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21596112                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191982                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         839276866                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.192344                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.602361                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               728422828     86.79%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86490821     10.31%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3425249      0.41%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18900922      2.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  462374      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   15430      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1456284      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  101832      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1126      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           839276866                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39567154                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37452345                       # number of floating regfile writes
system.cpu3.idleCycles                        1449382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              725368                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18454360                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.328321                       # Inst execution rate
system.cpu3.iew.exec_refs                   183917385                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1334153                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              359564614                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38851441                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20073                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           346657                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1444492                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139085289                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            182583232                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           610558                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            276028272                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2169110                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            272269132                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                724822                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            277376025                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13620335                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18272                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        24085                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4069562                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       136307                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         24085                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       194736                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        530632                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106483075                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128693578                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.875474                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93223200                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.153074                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     128822065                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               290558015                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71606932                       # number of integer regfile writes
system.cpu3.ipc                              0.148622                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148622                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26701      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71473104     25.84%     25.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 251      0.00%     25.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     25.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17197634      6.22%     32.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2075113      0.75%     32.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            452449      0.16%     32.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            607427      0.22%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           111089460     40.16%     73.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52433      0.02%     73.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71803708     25.96%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1270550      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             276638830                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              106090018                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          200162901                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38721188                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46922491                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   41558954                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.150228                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1363084      3.28%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   81      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1429      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   5      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2817636      6.78%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 635      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              28102326     67.62%     77.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   87      0.00%     77.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9273599     22.31%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              72      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             212081065                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1234451177                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     89972390                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106307827                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139036006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                276638830                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49283                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14120944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           500598                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7081                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14325867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    839276866                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.329616                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.114113                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          748937101     89.24%     89.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26706596      3.18%     92.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13395454      1.60%     94.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7834769      0.93%     94.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22545251      2.69%     97.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           14472861      1.72%     99.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2381861      0.28%     99.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1223240      0.15%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1779733      0.21%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      839276866                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.329047                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           635243                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          401490                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38851441                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1444492                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39735321                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20493181                       # number of misc regfile writes
system.cpu3.numCycles                       840726248                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16817094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              664035043                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106252042                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37331776                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11446533                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             120946755                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               815667                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201183831                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141661384                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120667707                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 21975098                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                400871                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                724822                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            140892271                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14415665                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44543884                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156639947                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        203099                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6187                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 81755384                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6157                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   975064725                       # The number of ROB reads
system.cpu3.rob.rob_writes                  280740676                       # The number of ROB writes
system.cpu3.timesIdled                          15299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     58422240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     109855749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8911746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      7068834                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59377069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     52015716                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120404215                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       59084550                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           58087364                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       836784                       # Transaction distribution
system.membus.trans_dist::WritebackClean          126                       # Transaction distribution
system.membus.trans_dist::CleanEvict         50597466                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12513                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4875                       # Transaction distribution
system.membus.trans_dist::ReadExReq            316620                       # Transaction distribution
system.membus.trans_dist::ReadExResp           315677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      58087365                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    168258790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              168258790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3791356864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3791356864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            13948                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          58421373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                58421373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            58421373                       # Request fanout histogram
system.membus.respLayer1.occupancy       297167963500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             69.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        137103336114                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1590                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          796                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10409752.512563                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13258697.857308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          796    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     75273500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            796                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   420557808500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8286163000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2248531                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2248531                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2248531                       # number of overall hits
system.cpu2.icache.overall_hits::total        2248531                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17682                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17682                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17682                       # number of overall misses
system.cpu2.icache.overall_misses::total        17682                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1316176000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1316176000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1316176000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1316176000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2266213                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2266213                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2266213                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2266213                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007802                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007802                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007802                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007802                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74435.923538                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74435.923538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74435.923538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74435.923538                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16280                       # number of writebacks
system.cpu2.icache.writebacks::total            16280                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1402                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1402                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1402                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1402                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16280                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16280                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16280                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16280                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1221556000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1221556000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1221556000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1221556000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007184                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007184                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007184                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007184                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 75034.152334                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75034.152334                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 75034.152334                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75034.152334                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16280                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2248531                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2248531                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17682                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17682                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1316176000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1316176000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2266213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2266213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007802                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007802                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74435.923538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74435.923538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1402                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1402                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16280                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16280                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1221556000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1221556000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007184                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007184                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 75034.152334                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75034.152334                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2341240                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16312                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           143.528691                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4548706                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4548706                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13359748                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13359748                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13359748                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13359748                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     23829010                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23829010                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     23829010                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23829010                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2183708978445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2183708978445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2183708978445                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2183708978445                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37188758                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37188758                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37188758                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37188758                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.640758                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.640758                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.640758                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.640758                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91640.776450                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91640.776450                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91640.776450                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91640.776450                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    724642829                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        68669                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13750227                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1000                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.700427                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.669000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15017789                       # number of writebacks
system.cpu2.dcache.writebacks::total         15017789                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8811203                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8811203                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8811203                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8811203                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15017807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15017807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15017807                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15017807                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1586416619027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1586416619027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1586416619027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1586416619027                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403827                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403827                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403827                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403827                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 105635.704269                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105635.704269                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 105635.704269                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105635.704269                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15017789                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12557575                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12557575                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23334914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23334914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2149658246500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2149658246500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35892489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35892489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.650134                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.650134                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92121.969959                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92121.969959                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8397031                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8397031                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14937883                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14937883                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1579261805500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1579261805500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.416184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.416184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105721.928971                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105721.928971                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       802173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        802173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       494096                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       494096                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34050731945                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34050731945                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1296269                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1296269                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.381168                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.381168                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68915.214746                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68915.214746                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       414172                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       414172                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        79924                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        79924                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7154813527                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7154813527                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.061657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.061657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89520.213290                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89520.213290                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3262                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3262                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          852                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          852                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     28269000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28269000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.207098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.207098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33179.577465                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33179.577465                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          336                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          336                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          516                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          516                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      6142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      6142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.125425                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125425                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11903.100775                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11903.100775                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1593                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1593                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1403                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1403                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     12254500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     12254500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468291                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468291                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8734.497505                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8734.497505                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1343                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1343                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     11105500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     11105500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.448264                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.448264                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8269.173492                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8269.173492                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2486500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2486500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2292500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2292500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1214                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1214                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10891                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10891                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    504414500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    504414500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12105                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12105                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.899711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.899711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 46314.801212                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 46314.801212                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            5                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10886                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10886                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    493523500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    493523500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.899298                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.899298                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 45335.614551                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 45335.614551                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.890089                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28397950                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15026813                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.889819                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.890089                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996565                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996565                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89442732                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89442732                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1676                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          839                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10108780.095352                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   14561624.047884                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          839    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     75273000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            839                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   420362705000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8481266500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2216157                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2216157                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2216157                       # number of overall hits
system.cpu3.icache.overall_hits::total        2216157                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17576                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17576                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17576                       # number of overall misses
system.cpu3.icache.overall_misses::total        17576                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1251632500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1251632500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1251632500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1251632500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2233733                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2233733                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2233733                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2233733                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007868                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007868                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007868                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007868                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71212.591033                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71212.591033                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71212.591033                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71212.591033                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16125                       # number of writebacks
system.cpu3.icache.writebacks::total            16125                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1451                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1451                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1451                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1451                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16125                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16125                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16125                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16125                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1153301500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1153301500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1153301500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1153301500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007219                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007219                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007219                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007219                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 71522.573643                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71522.573643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 71522.573643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71522.573643                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16125                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2216157                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2216157                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17576                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17576                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1251632500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1251632500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2233733                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2233733                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007868                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007868                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71212.591033                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71212.591033                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1451                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1451                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16125                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16125                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1153301500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1153301500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007219                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007219                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 71522.573643                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71522.573643                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2291308                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16157                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           141.815188                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4483591                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4483591                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13335158                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13335158                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13335158                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13335158                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     23856064                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      23856064                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     23856064                       # number of overall misses
system.cpu3.dcache.overall_misses::total     23856064                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2189505896115                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2189505896115                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2189505896115                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2189505896115                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37191222                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37191222                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37191222                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37191222                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.641443                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.641443                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.641443                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.641443                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91779.846672                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91779.846672                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91779.846672                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91779.846672                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    723758254                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        65818                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13724822                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            948                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.733526                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.428270                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     14997010                       # number of writebacks
system.cpu3.dcache.writebacks::total         14997010                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8858375                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8858375                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8858375                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8858375                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     14997689                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     14997689                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     14997689                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     14997689                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1584773511141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1584773511141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1584773511141                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1584773511141                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403259                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403259                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403259                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403259                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 105667.847302                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105667.847302                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 105667.847302                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105667.847302                       # average overall mshr miss latency
system.cpu3.dcache.replacements              14997008                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12517195                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12517195                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23381343                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23381343                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2156686731000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2156686731000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35898538                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35898538                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.651317                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.651317                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92239.642992                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92239.642992                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8464291                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8464291                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14917052                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14917052                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1577677640500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1577677640500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415534                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415534                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105763.366683                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105763.366683                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       817963                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        817963                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       474721                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       474721                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32819165115                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32819165115                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1292684                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1292684                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.367237                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.367237                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 69133.586075                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69133.586075                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       394084                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       394084                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        80637                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        80637                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   7095870641                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   7095870641                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 87997.701316                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 87997.701316                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3422                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3422                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          833                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          833                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     18820500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18820500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.195770                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.195770                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22593.637455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22593.637455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          307                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          526                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          526                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123619                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123619                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7971.482890                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7971.482890                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1523                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1516                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     11851000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     11851000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3039                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3039                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.498848                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.498848                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7817.282322                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7817.282322                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1445                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1445                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     10619000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10619000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.475485                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.475485                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7348.788927                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7348.788927                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2939500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2939500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2726500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2726500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1086                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1086                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        11064                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        11064                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    506806500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    506806500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.910617                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.910617                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45806.805857                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45806.805857                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            9                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        11055                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        11055                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    495742500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    495742500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.909877                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.909877                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44843.283582                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44843.283582                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.898267                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28353478                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15006232                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.889447                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.898267                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996821                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996821                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89427537                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89427537                       # Number of data accesses
system.cpu0.numPwrStateTransitions                764                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          382                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9471425.392670                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16362775.048618                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          382    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     54482500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            382                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   425225887000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3618084500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2246320                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2246320                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2246320                       # number of overall hits
system.cpu0.icache.overall_hits::total        2246320                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79561                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79561                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79561                       # number of overall misses
system.cpu0.icache.overall_misses::total        79561                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6360899500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6360899500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6360899500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6360899500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2325881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2325881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2325881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2325881                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.034207                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.034207                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.034207                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.034207                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 79949.969206                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79949.969206                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 79949.969206                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79949.969206                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2628                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74409                       # number of writebacks
system.cpu0.icache.writebacks::total            74409                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5152                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5152                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74409                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74409                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74409                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74409                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5972120000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5972120000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5972120000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5972120000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031992                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031992                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031992                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031992                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 80260.721149                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 80260.721149                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 80260.721149                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 80260.721149                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74409                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2246320                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2246320                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6360899500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6360899500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2325881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2325881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.034207                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.034207                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 79949.969206                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79949.969206                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5152                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5152                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74409                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74409                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5972120000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5972120000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031992                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031992                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 80260.721149                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 80260.721149                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2320835                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74441                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.176838                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4726171                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4726171                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13709935                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13709935                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13709935                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13709935                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23872069                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23872069                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23872069                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23872069                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2192031857630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2192031857630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2192031857630                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2192031857630                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37582004                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37582004                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37582004                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37582004                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.635199                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.635199                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.635199                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.635199                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91824.125409                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91824.125409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91824.125409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91824.125409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    725341687                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        65957                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13755617                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            929                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.730582                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.997847                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15052574                       # number of writebacks
system.cpu0.dcache.writebacks::total         15052574                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8820793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8820793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8820793                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8820793                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15051276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15051276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15051276                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15051276                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1588624550602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1588624550602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1588624550602                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1588624550602                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.400492                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.400492                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.400492                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.400492                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105547.499800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105547.499800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105547.499800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105547.499800                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15052572                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12797864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12797864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23344787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23344787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2155534283000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2155534283000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36142651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36142651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.645907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.645907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92334.716226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92334.716226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8389589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8389589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14955198                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14955198                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1580149821500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1580149821500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.413783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.413783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105658.903446                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105658.903446                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       912071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        912071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       527282                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       527282                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36497574630                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36497574630                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1439353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1439353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69218.320804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69218.320804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       431204                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       431204                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        96078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        96078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8474729102                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8474729102                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066751                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066751                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88206.760153                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88206.760153                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4135                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4135                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          890                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     30993500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     30993500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.177114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.177114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34824.157303                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34824.157303                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          167                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          167                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.033234                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.033234                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13062.874251                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13062.874251                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7422500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7422500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4488                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4488                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.282531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.282531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5853.706625                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5853.706625                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6196500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6196500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.277629                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.277629                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4973.113965                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4973.113965                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       138000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       138000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       118000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       118000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2051                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2051                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    491390500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    491390500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12541                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12541                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.836456                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.836456                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46843.708294                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46843.708294                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10490                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10490                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    480900500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    480900500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.836456                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.836456                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45843.708294                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45843.708294                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964763                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28784397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15058703                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.911479                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964763                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90266787                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90266787                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4459                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              211130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3441                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              205521                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              207525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                3493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              206561                       # number of demand (read+write) hits
system.l2.demand_hits::total                   845322                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4459                       # number of overall hits
system.l2.overall_hits::.cpu0.data             211130                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3441                       # number of overall hits
system.l2.overall_hits::.cpu1.data             205521                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3192                       # number of overall hits
system.l2.overall_hits::.cpu2.data             207525                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               3493                       # number of overall hits
system.l2.overall_hits::.cpu3.data             206561                       # number of overall hits
system.l2.overall_hits::total                  845322                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             69951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14837472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          14779637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          14809909                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12632                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          14789244                       # number of demand (read+write) misses
system.l2.demand_misses::total               59325512                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            69951                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14837472                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13579                       # number of overall misses
system.l2.overall_misses::.cpu1.data         14779637                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13088                       # number of overall misses
system.l2.overall_misses::.cpu2.data         14809909                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12632                       # number of overall misses
system.l2.overall_misses::.cpu3.data         14789244                       # number of overall misses
system.l2.overall_misses::total              59325512                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5800404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1556187834999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1181568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1551785924499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1156459500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1554115229499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1084942500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1552516871997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6223829235494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5800404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1556187834999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1181568500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1551785924499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1156459500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1554115229499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1084942500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1552516871997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6223829235494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15048602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           17020                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14985158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15017434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        14995805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60170834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15048602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          17020                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14985158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15017434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       14995805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60170834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.940075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.985970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.797826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.803931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.986181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.783380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.986225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985951                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.940075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.985970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.797826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.803931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.986181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.783380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.986225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985951                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82920.958957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104882.276105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87014.397231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104994.860462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88360.291870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104937.527266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85888.418303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104976.080724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104909.827588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82920.958957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104882.276105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87014.397231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104994.860462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88360.291870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104937.527266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85888.418303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104976.080724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104909.827588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              836783                       # number of writebacks
system.l2.writebacks::total                    836783                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         231682                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         230238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         227201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1890                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         226794                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              922423                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        231682                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        230238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        227201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1890                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        226794                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             922423                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        69572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14605790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     14549399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     14582708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     14562450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          58403089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        69572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14605790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     14549399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     14582708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     14562450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         58403089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5081908029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1396650663035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    926656008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1392895134532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    906052007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1395087472529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    855498504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1393656055527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5586059440171                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5081908029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1396650663035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    926656008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1392895134532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    906052007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1395087472529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    855498504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1393656055527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5586059440171                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.934982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.970575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.672797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.970921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.674263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.971052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.666171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.971102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970621                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.934982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.970575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.672797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.970921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.674263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.971052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.666171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.971102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970621                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73045.306000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95623.082561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80923.588158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95735.578805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82540.949895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95667.243185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79640.523552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95702.031974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95646.643625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73045.306000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95623.082561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80923.588158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95735.578805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82540.949895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95667.243185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79640.523552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95702.031974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95646.643625                       # average overall mshr miss latency
system.l2.replacements                      110514369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       905269                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           905269                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       905270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       905270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     51215188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51215188                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          126                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            126                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51215314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51215314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          126                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          126                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           919                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           808                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           859                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3526                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3134000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2527000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2651500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2673500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10986000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          941                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          863                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3536                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.996746                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.998937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.997531                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.995365                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997172                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3410.228509                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2688.297872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3281.559406                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3112.339930                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3115.711855                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           33                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           30                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             121                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          892                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          907                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          778                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          828                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3405                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     19016999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     18919499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     16470998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     17319497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     71726993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.967462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.963868                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.960494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.959444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.962952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21319.505605                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20859.425579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21170.948586                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20917.266908                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21065.196182                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          263                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          258                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              838                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        80500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       100000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       290000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       239000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       709500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          263                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            838                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   969.879518                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   380.228137                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1124.031008                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1021.367521                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   846.658711                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          261                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          255                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          230                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          827                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1712000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5275000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5172500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4659500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16819000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.975904                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.992395                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.988372                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.982906                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.986874                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21135.802469                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20210.727969                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20284.313725                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20258.695652                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20337.363966                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            10346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            10476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42668                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          88857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          75768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          75577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          75496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              315698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8473316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7353809500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7215454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7157219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30199799500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       100318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        86153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        85923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        85972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            358366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.885753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.879590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.878146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.880937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95359.020674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97056.930366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 95471.558808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 94802.631928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95660.408048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        88854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        75767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        75575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        75495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         315691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7584696501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6596106001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6459624503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6402243502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27042670507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.885723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.879447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.879567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.878135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.880918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85361.339962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87057.769227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 85473.033450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 84803.543308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85661.835488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          3493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14585                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        69951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5800404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1181568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1156459500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1084942500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9223374500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        17020                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.940075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.797826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.803931                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.783380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82920.958957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87014.397231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88360.291870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85888.418303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84424.480549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          379                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2128                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1890                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6508                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        69572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       102742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5081908029                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    926656008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    906052007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    855498504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7770114548                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.934982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.672797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.674263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.666171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.829669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73045.306000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80923.588158                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82540.949895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79640.523552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75627.441047                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       199669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       195136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       197179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       196085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            788069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14748615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     14703869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     14734332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     14713748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        58900564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1547714518499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1544432114999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1546899775499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1545359652497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6184406061494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14948284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14899005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14931511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14909833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59688633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.986643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.986903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.986794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.986849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104939.651520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105035.764056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104986.081181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105028.280524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104997.399711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       231679                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       230237                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       227199                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       226793                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       915908                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14516936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     14473632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     14507133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     14486955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     57984656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1389065966534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1386299028531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1388627848026                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1387253812025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5551246655116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.971144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.971450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.971578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.971638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.971452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95685.891743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95781.005661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95720.349984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95758.826615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95736.476476                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111488330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 110514433                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.008812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.993387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.012244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.499159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.002895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.496032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.496143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        3.002526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.495120                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.468647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.125191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.242174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.015670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.054625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.023377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.046914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.023361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1008880713                       # Number of tag accesses
system.l2.tags.data_accesses               1008880713                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4452544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     934770112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        732864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     931160832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        702528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     933292672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        687488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     931995584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3737794624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4452544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       732864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       702528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       687488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6575424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53554176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53554176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          69571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14605783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       14549388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       14582698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       14562431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            58403041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       836784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             836784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10382667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2179744089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1708929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2171327788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1638190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2176298920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1603119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2173274305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8715978007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10382667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1708929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1638190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1603119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15332905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124880328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124880328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124880328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10382667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2179744089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1708929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2171327788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1638190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2176298920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1603119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2173274305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8840858335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    373489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     69572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14481310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  14427432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  14460945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  14440072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001266997750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            85707189                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352895                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    58403042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     836910                       # Number of write requests accepted
system.mem_ctrls.readBursts                  58403042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   836910                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 490541                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                463421                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1900789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            351576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            384748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            334915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            393165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            377840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            410820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            410276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5806742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6947398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7312850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6450405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6327956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7051453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5874495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7577073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2066648357002                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               289562505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3152507750752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35685.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54435.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 50036034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              58403042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               836910                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  310614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  874704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2559468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6025742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13133803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 9531069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6323533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5665516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5210218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4035278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2917402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 692014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 313666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 109830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  43424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7914444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.328503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.084188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.457968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2461743     31.10%     31.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1266606     16.00%     47.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       555853      7.02%     54.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       363059      4.59%     58.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       277856      3.51%     62.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       226865      2.87%     65.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       181374      2.29%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       156972      1.98%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2424116     30.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7914444                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2482.637030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    471.605498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2644.351703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12030     51.57%     51.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           15      0.06%     51.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           23      0.10%     51.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           60      0.26%     51.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          146      0.63%     52.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          394      1.69%     54.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          660      2.83%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1153      4.94%     62.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         1519      6.51%     68.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         2015      8.64%     77.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1711      7.33%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1404      6.02%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         1198      5.14%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          446      1.91%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          258      1.11%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          212      0.91%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           59      0.25%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           14      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            6      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.010889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.010119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.165543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23212     99.51%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.12%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      0.16%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3706400064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31394624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23903104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3737794688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53562240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8642.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8715.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  428843964500                       # Total gap between requests
system.mem_ctrls.avgGap                       7239.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4452608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    926803840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       732864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    923355648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       702528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    925500480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       687488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    924164608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23903104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10382815.886220287532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2161167934.244821548462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1708929.234650556464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2153127266.241633415222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1638190.219959755428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2158128693.666386604309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1603119.189469590085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2155013639.966721534729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55738463.377233229578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        69572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14605783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     14549388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     14582698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     14562431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       836910                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2200337250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 788056667250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    446024750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 786645524000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    445314750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 787440277750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    404842250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 786868762752                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10699038012750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31626.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53955.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38950.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54067.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40567.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53998.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37687.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54034.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12783976.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          50089734660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          26623317765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        380907376080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1184658120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33852527280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     194779463490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        651273600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       688088350995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1604.519118                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    175124250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14320020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 414348827250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6419395500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3411997215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32587873920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          764938800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33852527280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     189314317740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5253501600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       271604552055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.341192                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11884314000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14320020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 402639637500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1614                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          808                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10755512.995050                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   14993178.911033                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          808    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     74969500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            808                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   420153517000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8690454500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2226248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2226248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2226248                       # number of overall hits
system.cpu1.icache.overall_hits::total        2226248                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        18477                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18477                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        18477                       # number of overall misses
system.cpu1.icache.overall_misses::total        18477                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1357623500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1357623500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1357623500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1357623500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2244725                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2244725                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2244725                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2244725                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008231                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008231                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008231                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008231                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73476.403096                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73476.403096                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73476.403096                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73476.403096                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        17020                       # number of writebacks
system.cpu1.icache.writebacks::total            17020                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1457                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1457                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1457                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1457                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        17020                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        17020                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        17020                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        17020                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1250763000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1250763000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1250763000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1250763000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007582                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007582                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007582                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007582                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73487.837838                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73487.837838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73487.837838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73487.837838                       # average overall mshr miss latency
system.cpu1.icache.replacements                 17020                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2226248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2226248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        18477                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18477                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1357623500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1357623500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2244725                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2244725                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008231                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008231                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73476.403096                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73476.403096                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1457                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1457                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        17020                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        17020                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1250763000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1250763000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007582                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007582                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73487.837838                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73487.837838                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2318675                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17052                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           135.976718                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4506470                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4506470                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13441091                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13441091                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13441091                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13441091                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23804323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23804323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23804323                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23804323                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2186433763450                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2186433763450                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2186433763450                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2186433763450                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37245414                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37245414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37245414                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37245414                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.639121                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.639121                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.639121                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.639121                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91850.281289                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91850.281289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91850.281289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91850.281289                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    723799787                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        76458                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13708127                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1012                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.800779                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.551383                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14985467                       # number of writebacks
system.cpu1.dcache.writebacks::total         14985467                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8818407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8818407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8818407                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8818407                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14985916                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14985916                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14985916                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14985916                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1583988612735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1583988612735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1583988612735                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1583988612735                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.402356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.402356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.402356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.402356                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105698.484680                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105698.484680                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105698.484680                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105698.484680                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14985467                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12610132                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12610132                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23344095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23344095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2154812087500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2154812087500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35954227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35954227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.649273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.649273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92306.516380                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92306.516380                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8438664                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8438664                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14905431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14905431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1576695987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1576695987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.414567                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.414567                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105779.966208                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105779.966208                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       830959                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        830959                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       460228                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       460228                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31621675950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31621675950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1291187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1291187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.356438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.356438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68708.718179                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68708.718179                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       379743                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       379743                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        80485                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        80485                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7292625235                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7292625235                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90608.501398                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90608.501398                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          912                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          912                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     25142000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25142000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.214740                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.214740                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27567.982456                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27567.982456                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          357                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          357                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          555                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          555                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.130680                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130680                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8987.387387                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8987.387387                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1525                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1525                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1548                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1548                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12780500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12780500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         3073                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3073                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.503742                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.503742                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8256.136951                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8256.136951                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1478                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1478                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11506500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11506500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.480963                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.480963                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7785.182679                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7785.182679                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2772000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2772000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2568000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2568000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        10959                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        10959                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    508890500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    508890500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12056                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12056                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.909008                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.909008                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 46435.851811                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 46435.851811                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           12                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           12                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        10947                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        10947                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    497931500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    497931500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.908013                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.908013                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 45485.658171                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 45485.658171                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.895816                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28447611                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14994688                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.897179                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.895816                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996744                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996744                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89524238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89524238                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 428843971500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59840957                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1742053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59271400                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       109677674                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12498                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4881                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17379                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           368562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          368562                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123835                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59717131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       223228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45165430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        51060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44970843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45066926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45004713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180579415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9524352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1926475264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2178560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1918119872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2083840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1922254208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2064000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1919540096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7702240192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       110566787                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56070912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170742001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.444380                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.598564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103547335     60.65%     60.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1               59292318     34.73%     95.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                7176234      4.20%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 674974      0.40%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51140      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170742001                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120378909735                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22658276931                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25489955                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22627530890                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25145155                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22708699813                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111837487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22611847344                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26607416                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
