<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Mahesh Kaushik Srihasam - Portfolio</title>
    <link rel="stylesheet" href="styles.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <h1 class="nav-logo">Mahesh Kaushik Srihasam</h1>
            <ul class="nav-menu">
                <li><a href="#home" class="nav-link">Home</a></li>
                <li><a href="#about" class="nav-link">About</a></li>
                <li><a href="#experience" class="nav-link">Experience</a></li>
                <li><a href="#education" class="nav-link">Education</a></li>
                <li><a href="#projects" class="nav-link">Projects</a></li>
                <li><a href="#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <section id="home" class="hero">
        <div class="hero-content">
            <h1>Welcome to My Portfolio</h1>
            <p>Graduate Electrical Engineering Student | RTL Design & Design Verification | MSEE @ ASU</p>
            <a href="#projects" class="cta-button">View My Work</a>
        </div>
    </section>

    <section id="about" class="about">
        <div class="container">
            <h2>About Me</h2>
            <div class="about-content">
                <div class="about-text">
                    <p>I am a highly motivated and results-oriented Electrical Engineering graduate student with a strong academic background and hands-on experience in RTL design and Digital Verification for VLSI. Currently pursuing a Master's degree at Arizona State University, I possess a diverse skill set, including expertise in simulation, verification methodologies, and hardware description languages (HDL).</p>
                    <p>Passionate about applying my knowledge to real-world projects, I am now seeking full-time opportunities from Summer 2025 to expand my skills and contribute to the VLSI digital verification domain.</p>
                </div>
                <div class="skills">
                    <h3>Skills</h3>
                    <div class="skill-tags">
                        <span class="skill-tag">SystemVerilog</span>
                        <span class="skill-tag">Verilog</span>
                        <span class="skill-tag">UVM</span>
                        <span class="skill-tag">C/C++</span>
                        <span class="skill-tag">Python</span>
                        <span class="skill-tag">RTL Design</span>
                        <span class="skill-tag">Design Verification</span>
                        <span class="skill-tag">VLSI</span>
                        <span class="skill-tag">FPGA</span>
                        <span class="skill-tag">ASIC</span>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="experience" class="experience">
        <div class="container">
            <h2>Work Experience</h2>
            <div class="experience-timeline">
                <div class="experience-item">
                    <div class="experience-header">
                        <h3>ASIC Design Engineer</h3>
                        <span class="company">Western Semiconductor</span>
                        <span class="duration">Jul 2025 - Present</span>
                    </div>
                    <div class="experience-content">
                        <p><strong>Location:</strong> Tempe, Arizona, United States (On-site)</p>
                        <ul>
                            <li>Developing a UVM-based verification environment for a PMU supporting four modes (Standby, Shutdown, Mission, Startup)</li>
                            <li>Designed modular testcases with reusable agents, layered sequences, and configurable stimulus</li>
                            <li>Developed mode-specific constraints to validate functional correctness across different PMU power modes</li>
                            <li>Achieved >95% code coverage, toggle coverage, condition coverage, and FSM coverage using directed test</li>
                        </ul>
                        <div class="experience-skills">
                            <span class="skill-tag">ASIC Design</span>
                            <span class="skill-tag">UVM</span>
                            <span class="skill-tag">SystemVerilog</span>
                            <span class="skill-tag">C++</span>
                        </div>
                    </div>
                </div>
                
                <div class="experience-item">
                    <div class="experience-header">
                        <h3>RTL Design Engineer (Co-op)</h3>
                        <span class="company">Western Semiconductor</span>
                        <span class="duration">Jan 2025 - May 2025</span>
                    </div>
                    <div class="experience-content">
                        <p><strong>Location:</strong> Tempe, Arizona, United States (Hybrid)</p>
                        <ul>
                            <li>Designed and validated a Real-Time Sobel Edge Detection with 3x3 Convolution and Gradient Magnitude Computation using Xilinx Virtex 7 FPGA kit</li>
                            <li>Developed a custom Asynchronous FIFO of Depth 64K with CDC safe Gray coded Pointers to bridge input DMA clock (19.2MHz) and 100 MHz processing domain</li>
                            <li>The system executes a DMA to Processor Image Interface with 1 Pixel per Clock throughput and latency of around 1.4uS from pixel input to convolution output (~130 cycles)</li>
                            <li>Verified the system with a dual clock testbench simulating DMA style Pixel writes and fast read consumption with real-time output monitoring</li>
                        </ul>
                        <div class="experience-skills">
                            <span class="skill-tag">RTL Design</span>
                            <span class="skill-tag">SystemVerilog</span>
                            <span class="skill-tag">Xilinx Vivado</span>
                            <span class="skill-tag">FPGA</span>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="education" class="education">
        <div class="container">
            <h2>Education</h2>
            <div class="education-timeline">
                <div class="education-item">
                    <div class="education-header">
                        <h3>Master of Science in Engineering, Electrical Engineering</h3>
                        <span class="institution">Arizona State University</span>
                        <span class="duration">Aug 2023 - May 2025</span>
                    </div>
                    <div class="education-content">
                        <p><strong>Location:</strong> Tempe, Arizona</p>
                        <p><strong>Activities:</strong> IEEE Student Branch</p>
                        <div class="coursework">
                            <h4>Relevant Coursework:</h4>
                            <ul>
                                <li>Digital Systems and Circuits</li>
                                <li>VLSI Design (Physical Design)</li>
                                <li>Digital Verification and Testing</li>
                                <li>Advanced Computer Architecture</li>
                                <li>VLSI Design Automation</li>
                                <li>Python for Rapid Engineering Solutions</li>
                                <li>Advanced Digital Design and Verification</li>
                            </ul>
                        </div>
                    </div>
                </div>
                
                <div class="education-item">
                    <div class="education-header">
                        <h3>Bachelor of Technology, Electrical, Electronics and Communications Engineering</h3>
                        <span class="institution">Gokaraju Rangaraju Institute of Engineering and Technology</span>
                        <span class="duration">2018 - 2022</span>
                    </div>
                    <div class="education-content">
                        <p><strong>Location:</strong> Hyderabad, Telangana, India</p>
                        <div class="coursework">
                            <h4>Relevant Coursework:</h4>
                            <ul>
                                <li>VLSI System Design</li>
                                <li>Digital Electronics</li>
                                <li>Analog Electronic Circuits</li>
                            </ul>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="projects" class="projects">
        <div class="container">
            <h2>My Projects</h2>
            <div class="projects-grid">
                <div class="project-card">
                    <h3>PMU Verification Using UVM</h3>
                    <p><strong>Western Semiconductor | Jul 2025 - Present</strong></p>
                    <p>Developing a UVM-based verification environment for a PMU supporting four modes (Standby, Shutdown, Mission, Startup). Designed modular testcases with reusable agents, layered sequences, and configurable stimulus. Achieved >95% code coverage, toggle coverage, condition coverage, and FSM coverage using directed test.</p>
                    <div class="project-links">
                        <span class="project-link"><i class="fas fa-code"></i> SystemVerilog, UVM</span>
                    </div>
                </div>
                <div class="project-card">
                    <h3>Real-Time Sobel Edge Detection on Xilinx Virtex 7 FPGA</h3>
                    <p><strong>Western Semiconductor | Jan 2025 - May 2025</strong></p>
                    <p>Designed and validated a Real-Time Sobel Edge Detection with 3x3 Convolution and Gradient Magnitude Computation. Developed a custom Asynchronous FIFO of Depth 64K with CDC safe Gray coded Pointers. The system executes a DMA to Processor Image Interface with 1 Pixel per Clock throughput and latency of around 1.4uS.</p>
                    <div class="project-links">
                        <span class="project-link"><i class="fas fa-microchip"></i> SystemVerilog, Xilinx Vivado</span>
                    </div>
                </div>
                <div class="project-card">
                    <h3>MIPS 5-Stage Pipelined Processor with Hazard Detection</h3>
                    <p><strong>Arizona State University | Sept 2024 - Nov 2024</strong></p>
                    <p>Designed a 5-stage pipelined MIPS processor implementing IF, ID, EX, MEM, and WB stages. Developed Hazard Detection Unit (HDU) and Hazard Resolution Unit (HRU) to handle RAW, WAR, and RAR hazards. Implemented a Gshare Branch predictor using Global History and Program counter Indexing.</p>
                    <div class="project-links">
                        <span class="project-link"><i class="fas fa-cogs"></i> SystemVerilog, ModelSim</span>
                    </div>
                </div>
                <div class="project-card">
                    <h3>Full Duplex UART IP with Dual Clock FIFO Buffers</h3>
                    <p><strong>Arizona State University | Jun 2024 - Aug 2024</strong></p>
                    <p>Designed an 8/16/32 bit UART interface with programmable baud rates between 960KHz to 3.2MHz. Integrated asynchronous FIFO buffers for efficient TX and RX data management and clock domain crossing. Implemented modular RTL for UART Controller and Tx and Rx paths.</p>
                    <div class="project-links">
                        <span class="project-link"><i class="fas fa-exchange-alt"></i> SystemVerilog, Xilinx Vivado</span>
                    </div>
                </div>
                <div class="project-card">
                    <h3>ASIC Acceleration for Graph Convolutional Neural Networks</h3>
                    <p><strong>Arizona State University | Mar 2024 - May 2024</strong></p>
                    <p>Designed and implemented RTL for a Graph Convolutional Network (GCN) accelerator in System Verilog. Synthesized the RTL into a gate-level netlist using Synopsys DC, achieving a 15% reduction in area utilization. Performed physical design using Cadence Innovus, completing floor-planning, placement, routing, and timing closure.</p>
                    <div class="project-links">
                        <span class="project-link"><i class="fas fa-brain"></i> SystemVerilog, Cadence Innovus</span>
                    </div>
                </div>
                <div class="project-card">
                    <h3>Static Timing Analysis (STA) for Circuit Under Test</h3>
                    <p><strong>Arizona State University | Jan 2025 - Feb 2025</strong></p>
                    <p>Parsed and structured data from netlist and .liberty files into a streamlined data format for efficient analysis. Performed Static Timing Analysis using breadth-first search topological traversal to compute gate delays. Calculated gate-level slack through back traversal and identified critical paths.</p>
                    <div class="project-links">
                        <span class="project-link"><i class="fas fa-clock"></i> Python, STA</span>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="contact" class="contact">
        <div class="container">
            <h2>Get In Touch</h2>
            <div class="contact-content">
                <p>I'm always interested in new opportunities and collaborations!</p>
                <div class="contact-links">
                    <a href="mailto:msrihasa@asu.edu" class="contact-link">
                        <i class="fas fa-envelope"></i> Email
                    </a>
                    <a href="https://github.com/kaushik2001" class="contact-link">
                        <i class="fab fa-github"></i> GitHub
                    </a>
                    <a href="https://www.linkedin.com/in/srihasammaheshkaushik/" class="contact-link">
                        <i class="fab fa-linkedin"></i> LinkedIn
                    </a>
                    <a href="tel:+16237557032" class="contact-link">
                        <i class="fas fa-phone"></i> Phone
                    </a>
                </div>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <p>&copy; 2024 Mahesh Kaushik Srihasam. All rights reserved.</p>
        </div>
    </footer>

    <script src="script.js"></script>
</body>
</html>
