
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.150449                       # Number of seconds simulated
sim_ticks                                150449110500                       # Number of ticks simulated
final_tick                               150449110500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 896887                       # Simulator instruction rate (inst/s)
host_op_rate                                   953486                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3089065974                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658816                       # Number of bytes of host memory used
host_seconds                                    48.70                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          115536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5266032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5381568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       115536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       353408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          353408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           329127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              336348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             767941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           35002081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35770022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        767941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           767941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2349020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2349020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2349020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            767941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          35002081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38119042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      336348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22088                       # Number of write requests accepted
system.mem_ctrls.readBursts                    336348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21330432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  195840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  988096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5381568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               353408                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3060                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6631                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              249                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  150449032500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                336348                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                22088                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  333214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.242628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.767980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.124531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12971     26.63%     26.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8882     18.24%     44.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3533      7.25%     52.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3112      6.39%     58.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3026      6.21%     64.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2454      5.04%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1628      3.34%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1275      2.62%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11819     24.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     382.595867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    219.758831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    403.043094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           321     36.85%     36.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           92     10.56%     47.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           99     11.37%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          111     12.74%     71.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           90     10.33%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           53      6.08%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           39      4.48%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           15      1.72%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16      1.84%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            9      1.03%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.57%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.46%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.11%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.23%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.46%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.11%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.46%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.11%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.725603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.711106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.697631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              121     13.89%     13.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.11%     14.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              745     85.53%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           871                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6227629000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12476779000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1666440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18685.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37435.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       141.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   286042                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13978                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     419737.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                222896520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                118453335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1286756520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               76003200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12188311200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5314119690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            463800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     38486940360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     15777434880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4125932520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            78066260595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            518.888150                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         137574192250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    687827500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5169708000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12086759500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  41086935250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7017164250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  84400716000                       # Time in different power states
system.mem_ctrls_1.actEnergy                124871460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 66363165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1092919800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4588380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9047500800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3633506040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            413336160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     26432766750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     12278054400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      13541390700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            66637794255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            442.925811                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         141398479000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    658455000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3840850000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  51458232250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  31973890500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4551284750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  57966398000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        300898221                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  300898221                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3565855                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.997225                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10597004                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3565919                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.971746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          26207500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.997225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          60217611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         60217611                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      5756713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5756713                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4649831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4649831                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      10406544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10406544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     10406544                       # number of overall hits
system.cpu.dcache.overall_hits::total        10406544                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3353349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3353349                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       212570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       212570                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3565919                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3565919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3565919                       # number of overall misses
system.cpu.dcache.overall_misses::total       3565919                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  68249804000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68249804000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3577811000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3577811000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  71827615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71827615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  71827615000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71827615000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.368093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.368093                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.043717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043717                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.255210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.255210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.255210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.255210                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20352.729167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20352.729167                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16831.213247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16831.213247                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20142.806104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20142.806104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20142.806104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20142.806104                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2614527                       # number of writebacks
system.cpu.dcache.writebacks::total           2614527                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3353349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3353349                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       212570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       212570                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3565919                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3565919                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3565919                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3565919                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  64896455000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64896455000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3365241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3365241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  68261696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  68261696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  68261696000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  68261696000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.368093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.368093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.043717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.255210                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.255210                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.255210                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.255210                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19352.729167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19352.729167                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15831.213247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15831.213247                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19142.806104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19142.806104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19142.806104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19142.806104                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978141                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.981710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          96179500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.981710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792286                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792286                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978269                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978269                       # number of overall misses
system.cpu.icache.overall_misses::total       1978269                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26252793000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26252793000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26252793000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26252793000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26252793000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26252793000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13270.588075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13270.588075                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13270.588075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13270.588075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13270.588075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13270.588075                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978141                       # number of writebacks
system.cpu.icache.writebacks::total           1978141                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978269                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24274524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24274524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24274524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24274524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24274524000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24274524000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12270.588075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12270.588075                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12270.588075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12270.588075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12270.588075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12270.588075                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    337839                       # number of replacements
system.l2.tags.tagsinuse                  1023.612401                       # Cycle average of tags in use
system.l2.tags.total_refs                    10738690                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338863                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.690359                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1628764000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       26.784871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         92.402623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        904.424906                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.026157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.090237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.883227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999621                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 177579791                       # Number of tag accesses
system.l2.tags.data_accesses                177579791                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2614527                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2614527                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967724                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967724                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             206635                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206635                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1971048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1971048                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3030157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3030157                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1971048                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3236792                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5207840                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1971048                       # number of overall hits
system.l2.overall_hits::cpu.data              3236792                       # number of overall hits
system.l2.overall_hits::total                 5207840                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             5935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5935                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7221                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       323192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          323192                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7221                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              329127                       # number of demand (read+write) misses
system.l2.demand_misses::total                 336348                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7221                       # number of overall misses
system.l2.overall_misses::cpu.data             329127                       # number of overall misses
system.l2.overall_misses::total                336348                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    876718500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     876718500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    600673500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    600673500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  28049542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28049542000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     600673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28926260500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29526934000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    600673500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28926260500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29526934000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2614527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2614527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967724                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967724                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         212570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            212570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3353349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3353349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978269                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3565919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5544188                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978269                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3565919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5544188                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.027920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.027920                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003650                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.096379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.096379                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.092298                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060667                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.092298                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060667                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 147720.050548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147720.050548                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83184.254258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83184.254258                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86789.097502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86789.097502                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83184.254258                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87887.838129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87786.857659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83184.254258                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87887.838129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87786.857659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22088                       # number of writebacks
system.l2.writebacks::total                     22088                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5935                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7221                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       323192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       323192                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         329127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            336348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        329127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           336348                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    817368500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    817368500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    528463500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    528463500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24817622000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24817622000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    528463500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  25634990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26163454000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    528463500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  25634990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26163454000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.027920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.027920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.096379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.096379                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.092298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060667                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.092298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060667                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 137720.050548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137720.050548                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73184.254258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73184.254258                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76789.097502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76789.097502                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73184.254258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 77887.838129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77786.857659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73184.254258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 77887.838129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77786.857659                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        671660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       335312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             330413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22088                       # Transaction distribution
system.membus.trans_dist::CleanEvict           313224                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5935                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        330413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1008008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1008008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5734976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5734976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            336348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  336348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              336348                       # Request fanout histogram
system.membus.reqLayer0.occupancy           694801500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          766764000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     11088184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5543997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2532                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 150449110500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5331618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2636615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1267079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           212570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          212570                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3353349                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10697693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16632372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98887136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              162189696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          337839                       # Total snoops (count)
system.tol2bus.snoopTraffic                    353408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5882027                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002237                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5868868     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13159      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5882027                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7840426000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978269000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3565919000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
