<stg><name>Erode<32,32,1080,1920></name>


<trans_list>

<trans id="593" from="1" to="2">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="2" to="3">
<condition id="632">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="3" to="4">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="4" to="6">
<condition id="676">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="4" to="5">
<condition id="678">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="5" to="3">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="6" to="2">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:2  %col_buf_2_val_0_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:3  %src_kernel_win_0_val_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:4  %src_kernel_win_0_val_1_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:5  %src_kernel_win_0_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:6  %col_buf_2_val_0_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:7  %src_kernel_win_0_val_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:8  %col_buf_2_val_0_0_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:9  %src_kernel_win_1_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:10  %src_kernel_win_1_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:11  %right_border_buf_2_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:12  %src_kernel_win_1_val_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:13  %src_kernel_win_1_val_1_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:14  %src_kernel_win_1_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:15  %right_border_buf_2_val_1_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_2_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:16  %src_kernel_win_1_val_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:17  %right_border_buf_2_val_1_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_2_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:18  %src_kernel_win_2_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:19  %src_kernel_win_2_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:20  %col_buf_1_val_0_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:21  %src_kernel_win_2_val_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:22  %src_kernel_win_2_val_1_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:23  %src_kernel_win_2_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:24  %col_buf_1_val_0_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:25  %src_kernel_win_2_val_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:26  %col_buf_1_val_0_0_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:27  %right_border_buf_0_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:28  %right_border_buf_0_val_1_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:29  %right_border_buf_0_val_1_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:30  %col_buf_0_val_0_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:31  %col_buf_0_val_0_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:32  %col_buf_0_val_0_0_3 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:33  %right_border_buf_1_val_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:34  %right_border_buf_1_val_1_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_2_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:35  %right_border_buf_1_val_1_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_2_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:36  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:37  %empty_85 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str123, i32 0, i32 0, i32 0, [8 x i8]* @str123)

]]></node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:38  %empty_86 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, [8 x i8]* @str120)

]]></node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:39  %empty_87 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117)

]]></node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:40  %empty_88 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str114, i32 0, i32 0, i32 0, [8 x i8]* @str114)

]]></node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:41  %empty_89 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str111, i32 0, i32 0, i32 0, [8 x i8]* @str111)

]]></node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i.i_ifconv:42  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i.i_ifconv:43  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:44  %k_buf_0_val_0 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:45  %k_buf_0_val_1 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:46  %k_buf_0_val_2 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:47  %k_buf_1_val_0 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:48  %k_buf_1_val_1 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:49  %k_buf_1_val_2 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:50  %k_buf_2_val_0 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:51  %k_buf_2_val_1 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:52  %k_buf_2_val_2 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:53  %right_border_buf_0_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:54  %right_border_buf_0_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:55  %right_border_buf_0_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:56  %right_border_buf_1_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:57  %right_border_buf_1_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:58  %right_border_buf_1_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:59  %right_border_buf_2_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:60  %right_border_buf_2_val_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:61  %right_border_buf_2_val_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:62  %col_buf_0_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:63  %col_buf_1_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:64  %col_buf_2_val_0_0 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.i.i_ifconv:65  %rows_cast = zext i12 %p_src_rows_V_read_1 to i13

]]></node>
<StgValue><ssdm name="rows_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="14" op_0_bw="12">
<![CDATA[
._crit_edge.i.i_ifconv:66  %cols_cast1 = zext i12 %p_src_cols_V_read_1 to i14

]]></node>
<StgValue><ssdm name="cols_cast1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.i.i_ifconv:67  %cols_cast = zext i12 %p_src_cols_V_read_1 to i13

]]></node>
<StgValue><ssdm name="cols_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:68  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:69  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:70  %rbegin_i_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i_i_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:71  %rend_i_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i_1) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i_i_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:72  %rbegin_i_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i_i_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:73  %rend_i_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i_2) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i_i_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:74  %rbegin_i249_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i249_i_i"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:75  %rend_i250_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i249_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i250_i_i"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:76  %rbegin_i249_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i249_i_i_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:77  %rend_i250_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i249_i_i_1) nounwind

]]></node>
<StgValue><ssdm name="rend_i250_i_i_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:78  %rbegin_i249_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i249_i_i_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:79  %rend_i250_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i249_i_i_2) nounwind

]]></node>
<StgValue><ssdm name="rend_i250_i_i_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:80  %rbegin_i251_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i251_i_i"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:81  %rend_i252_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str4, i32 %rbegin_i251_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i252_i_i"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:82  %rbegin_i251_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i251_i_i_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:83  %rend_i252_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str4, i32 %rbegin_i251_i_i_1) nounwind

]]></node>
<StgValue><ssdm name="rend_i252_i_i_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:84  %rbegin_i251_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i251_i_i_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:85  %rend_i252_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str4, i32 %rbegin_i251_i_i_2) nounwind

]]></node>
<StgValue><ssdm name="rend_i252_i_i_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i_ifconv:86  %heightloop = add i13 %rows_cast, 5

]]></node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i_ifconv:87  %widthloop = add i13 %cols_cast, 2

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i_ifconv:88  %tmp_7 = add i13 %cols_cast, -3

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.i.i_ifconv:89  %tmp = trunc i12 %p_src_cols_V_read_1 to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i.i_ifconv:90  %p_neg218_i_i_cast = xor i2 %tmp, -1

]]></node>
<StgValue><ssdm name="p_neg218_i_i_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i_ifconv:91  %ref = add i13 %rows_cast, -1

]]></node>
<StgValue><ssdm name="ref"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i_ifconv:92  %tmp_2_i = add i13 %cols_cast, -1

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="2" op_0_bw="13">
<![CDATA[
._crit_edge.i.i_ifconv:93  %tmp_11 = trunc i13 %ref to i2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="14" op_0_bw="12">
<![CDATA[
._crit_edge.i.i_ifconv:94  %len_cast1_i7 = zext i12 %p_src_rows_V_read_1 to i14

]]></node>
<StgValue><ssdm name="len_cast1_i7"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i_ifconv:95  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_012_0_i_i = phi i12 [ 0, %._crit_edge.i.i_ifconv ], [ %i_V, %9 ]

]]></node>
<StgValue><ssdm name="p_012_0_i_i"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="13" op_0_bw="12">
<![CDATA[
:1  %tmp_8_cast = zext i12 %p_012_0_i_i to i13

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_9 = icmp ult i13 %tmp_8_cast, %heightloop

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 1080, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %i_V = add i12 %p_012_0_i_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_9, label %1, label %"morp_opr<erode_kernel,BORDER_REPLICATE,32,32,1080,1920>.exit"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_s = icmp ugt i12 %p_012_0_i_i, 4

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %ImagLoc_y = add i13 %tmp_8_cast, -4

]]></node>
<StgValue><ssdm name="ImagLoc_y"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp_2 = icmp slt i13 %ImagLoc_y, -1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_12 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %ImagLoc_y, i32 1, i32 12)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %icmp = icmp sgt i12 %tmp_12, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp_34_2 = icmp slt i13 %ImagLoc_y, %ref

]]></node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond_2 = and i1 %icmp, %tmp_34_2

]]></node>
<StgValue><ssdm name="or_cond_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:9  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y, i32 12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %rev = xor i1 %tmp_13, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:11  %p_i_i_2_cast_cast = select i1 %tmp_34_2, i2 -2, i2 %tmp_11

]]></node>
<StgValue><ssdm name="p_i_i_2_cast_cast"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_i7 = icmp ult i13 %ImagLoc_y, %rows_cast

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_cond_i7 = and i1 %tmp_i7, %rev

]]></node>
<StgValue><ssdm name="or_cond_i7"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:14  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y, i32 12)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:15  %p_assign_7 = select i1 %tmp_14, i13 0, i13 %ref

]]></node>
<StgValue><ssdm name="p_assign_7"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:16  %p_assign_1_i7 = select i1 %or_cond_i7, i13 %ImagLoc_y, i13 %p_assign_7

]]></node>
<StgValue><ssdm name="p_assign_1_i7"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="13">
<![CDATA[
:17  %tmp_16 = trunc i13 %p_assign_1_i7 to i2

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18  %locy_2 = sub i2 %p_i_i_2_cast_cast, %tmp_16

]]></node>
<StgValue><ssdm name="locy_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:19  %sel_tmp = icmp eq i2 %p_i_i_2_cast_cast, %tmp_16

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:20  %sel_tmp2 = icmp eq i2 %locy_2, 1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:21  %y_1_2 = add i13 %tmp_8_cast, -5

]]></node>
<StgValue><ssdm name="y_1_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:22  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2, i32 12)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %rev1 = xor i1 %tmp_19, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="14" op_0_bw="13">
<![CDATA[
:24  %p_cast3_i8 = sext i13 %y_1_2 to i14

]]></node>
<StgValue><ssdm name="p_cast3_i8"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:25  %tmp_i8 = icmp slt i14 %p_cast3_i8, %len_cast1_i7

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %or_cond_i8 = and i1 %tmp_i8, %rev1

]]></node>
<StgValue><ssdm name="or_cond_i8"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:27  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2, i32 12)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:28  %p_assign_8 = select i1 %tmp_20, i13 0, i13 %ref

]]></node>
<StgValue><ssdm name="p_assign_8"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:29  %p_assign_1_i8 = select i1 %or_cond_i8, i13 %y_1_2, i13 %p_assign_8

]]></node>
<StgValue><ssdm name="p_assign_1_i8"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="2" op_0_bw="13">
<![CDATA[
:30  %tmp_21 = trunc i13 %p_assign_1_i8 to i2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:31  %locy_2_1 = sub i2 %p_i_i_2_cast_cast, %tmp_21

]]></node>
<StgValue><ssdm name="locy_2_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:32  %sel_tmp3 = icmp eq i2 %p_i_i_2_cast_cast, %tmp_21

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %sel_tmp4 = icmp eq i2 %locy_2_1, 1

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:34  %y_1_2_1 = add i13 %tmp_8_cast, -6

]]></node>
<StgValue><ssdm name="y_1_2_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:35  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2_1, i32 12)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %rev2 = xor i1 %tmp_22, true

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="14" op_0_bw="13">
<![CDATA[
:37  %p_cast3_i9 = sext i13 %y_1_2_1 to i14

]]></node>
<StgValue><ssdm name="p_cast3_i9"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:38  %tmp_i9 = icmp slt i14 %p_cast3_i9, %len_cast1_i7

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %or_cond_i9 = and i1 %tmp_i9, %rev2

]]></node>
<StgValue><ssdm name="or_cond_i9"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:40  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2_1, i32 12)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:41  %p_assign_9 = select i1 %tmp_23, i13 0, i13 %ref

]]></node>
<StgValue><ssdm name="p_assign_9"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:42  %p_assign_1_i9 = select i1 %or_cond_i9, i13 %y_1_2_1, i13 %p_assign_9

]]></node>
<StgValue><ssdm name="p_assign_1_i9"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="2" op_0_bw="13">
<![CDATA[
:43  %tmp_24 = trunc i13 %p_assign_1_i9 to i2

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:44  %locy_2_2 = sub i2 %p_i_i_2_cast_cast, %tmp_24

]]></node>
<StgValue><ssdm name="locy_2_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="0">
<![CDATA[
morp_opr<erode_kernel,BORDER_REPLICATE,32,32,1080,1920>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_025_0_i_i = phi i12 [ 0, %1 ], [ %j_V, %.loopexit._crit_edge.i.i.2 ]

]]></node>
<StgValue><ssdm name="p_025_0_i_i"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="13" op_0_bw="12">
<![CDATA[
:28  %tmp_10_cast = zext i12 %p_025_0_i_i to i13

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_6 = icmp ult i13 %tmp_10_cast, %widthloop

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:31  %j_V = add i12 %p_025_0_i_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:32  br i1 %tmp_6, label %.preheader226.i.i.preheader.0.0, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader226.i.i.preheader.0.0:3  %tmp_25 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_025_0_i_i, i32 1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader226.i.i.preheader.0.0:4  %icmp1 = icmp ne i11 %tmp_25, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader226.i.i.preheader.0.0:5  %or_cond217_i_i = and i1 %tmp_s, %icmp1

]]></node>
<StgValue><ssdm name="or_cond217_i_i"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader226.i.i.preheader.0.0:6  %ImagLoc_x = add i13 %tmp_10_cast, -1

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="14" op_0_bw="13">
<![CDATA[
.preheader226.i.i.preheader.0.0:7  %ImagLoc_x_cast = sext i13 %ImagLoc_x to i14

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="2" op_0_bw="13">
<![CDATA[
.preheader226.i.i.preheader.0.0:8  %tmp_26 = trunc i13 %ImagLoc_x to i2

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.preheader226.i.i.preheader.0.0:9  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader226.i.i.preheader.0.0:10  %rev3 = xor i1 %tmp_27, true

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader226.i.i.preheader.0.0:11  %tmp_i = icmp slt i14 %ImagLoc_x_cast, %cols_cast1

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader226.i.i.preheader.0.0:12  %or_cond_i = and i1 %tmp_i, %rev3

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.preheader226.i.i.preheader.0.0:13  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader226.i.i.preheader.0.0:14  %p_assign = select i1 %tmp_28, i13 0, i13 %tmp_2_i

]]></node>
<StgValue><ssdm name="p_assign"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader226.i.i.preheader.0.0:15  %p_assign_1_i = select i1 %or_cond_i, i13 %ImagLoc_x, i13 %p_assign

]]></node>
<StgValue><ssdm name="p_assign_1_i"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="2" op_0_bw="13">
<![CDATA[
.preheader226.i.i.preheader.0.0:16  %tmp_29 = trunc i13 %p_assign_1_i to i2

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="64" op_0_bw="13">
<![CDATA[
.preheader226.i.i.preheader.0.0:17  %tmp_4 = zext i13 %p_assign_1_i to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader226.i.i.preheader.0.0:18  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="11">
<![CDATA[
.preheader226.i.i.preheader.0.0:19  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader226.i.i.preheader.0.0:21  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="11">
<![CDATA[
.preheader226.i.i.preheader.0.0:22  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader226.i.i.preheader.0.0:23  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="11">
<![CDATA[
.preheader226.i.i.preheader.0.0:24  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader226.i.i.preheader.0.0:25  %brmerge = or i1 %tmp_2, %or_cond_2

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader226.i.i.preheader.0.0:26  br i1 %brmerge, label %._crit_edge.i3.i.0, label %._crit_edge233.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge233.i.i.0:0  br i1 %tmp_13, label %.loopexit.i.i.0, label %._crit_edge241.i.i.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge241.i.i.0.0:4  switch i2 %locy_2_2, label %branch8 [
    i2 0, label %branch6
    i2 1, label %.loopexit.i.i.0.pre245
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i3.i.0:0  br i1 %or_cond_i, label %3, label %._crit_edge236.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge236.i.i.0:0  br i1 %tmp_28, label %.loopexit.i.i.0.pre, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_i, label %.loopexit.i.i.0, label %.preheader.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %tmp_1 = icmp slt i13 %ImagLoc_x, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %._crit_edge238.i.i.preheader.0, label %"operator().exit289.i.i.0"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit289.i.i.0:0  %col_assign = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit289.i.i.0:1  switch i2 %col_assign, label %branch32 [
    i2 0, label %branch30
    i2 1, label %branch31
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %._crit_edge238.i.i.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %._crit_edge238.i.i.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %._crit_edge238.i.i.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.i.i.0:0  br i1 %or_cond217_i_i, label %.preheader.0, label %.loopexit._crit_edge.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit._crit_edge.i.i.0:0  %k_buf_1_val_0_addr = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_addr"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.0:1  %right_border_buf_1_val_2_0 = load i8* %k_buf_1_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit._crit_edge.i.i.0:3  %k_buf_1_val_1_addr = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.0:4  %right_border_buf_1_val_1_0 = load i8* %k_buf_1_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit._crit_edge.i.i.0:5  %k_buf_1_val_2_addr = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.0:6  %src_kernel_win_1_val_2_0 = load i8* %k_buf_1_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.i.i.0:7  br i1 %brmerge, label %._crit_edge.i3.i.1, label %._crit_edge233.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge233.i.i.1:0  br i1 %tmp_13, label %.loopexit.i.i.1, label %._crit_edge241.i.i.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge241.i.i.1.0:4  switch i2 %locy_2_2, label %branch17 [
    i2 0, label %branch15
    i2 1, label %.loopexit.i.i.1.pre241
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i3.i.1:0  br i1 %or_cond_i, label %5, label %._crit_edge236.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge236.i.i.1:0  br i1 %tmp_28, label %.loopexit.i.i.1.pre, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_i, label %.loopexit.i.i.1, label %.preheader.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %tmp_42_1 = icmp slt i13 %ImagLoc_x, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_42_1, label %._crit_edge238.i.i.preheader.1, label %"operator().exit289.i.i.1"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit289.i.i.1:0  %col_assign_1 = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit289.i.i.1:1  switch i2 %col_assign_1, label %branch50 [
    i2 0, label %branch48
    i2 1, label %branch49
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
<literal name="col_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %._crit_edge238.i.i.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
<literal name="col_assign_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %._crit_edge238.i.i.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
<literal name="col_assign_1" val="!1"/>
<literal name="col_assign_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %._crit_edge238.i.i.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.i.i.1:0  br i1 %or_cond217_i_i, label %.preheader.1, label %.loopexit._crit_edge.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit._crit_edge.i.i.1:0  %k_buf_2_val_0_addr = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.1:1  %right_border_buf_2_val_2_0 = load i8* %k_buf_2_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit._crit_edge.i.i.1:3  %k_buf_2_val_1_addr = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.1:4  %right_border_buf_2_val_1_0 = load i8* %k_buf_2_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit._crit_edge.i.i.1:5  %k_buf_2_val_2_addr = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.1:6  %src_kernel_win_2_val_2_0 = load i8* %k_buf_2_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.i.i.1:7  br i1 %brmerge, label %._crit_edge.i3.i.2, label %._crit_edge233.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge233.i.i.2:0  br i1 %tmp_13, label %.loopexit.i.i.2, label %._crit_edge241.i.i.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge241.i.i.2.0:4  switch i2 %locy_2_2, label %branch26 [
    i2 0, label %branch24
    i2 1, label %.loopexit.i.i.2.pre237
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i3.i.2:0  br i1 %or_cond_i, label %7, label %._crit_edge236.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge236.i.i.2:0  br i1 %tmp_28, label %.loopexit.i.i.2.pre, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_i, label %.loopexit.i.i.2, label %.preheader.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %tmp_42_2 = icmp slt i13 %ImagLoc_x, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_42_2, label %._crit_edge238.i.i.preheader.2, label %"operator().exit289.i.i.2"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit289.i.i.2:0  %col_assign_s = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_s"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit289.i.i.2:1  switch i2 %col_assign_s, label %branch68 [
    i2 0, label %branch66
    i2 1, label %branch67
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
<literal name="col_assign_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %._crit_edge238.i.i.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
<literal name="col_assign_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %._crit_edge238.i.i.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
<literal name="col_assign_s" val="!1"/>
<literal name="col_assign_s" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %._crit_edge238.i.i.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.i.i.2:0  br i1 %or_cond217_i_i, label %.preheader.2, label %.loopexit._crit_edge.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8">
<![CDATA[
:1  %src_kernel_win_0_val_0_1_6 = load i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_6"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8">
<![CDATA[
:2  %col_buf_2_val_0_0_1_load = load i8* %col_buf_2_val_0_0_1, align 1

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0_1_load"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8">
<![CDATA[
:3  %src_kernel_win_0_val_2_1_9 = load i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_9"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8">
<![CDATA[
:4  %src_kernel_win_0_val_1_1_6 = load i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_6"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="8">
<![CDATA[
:5  %col_buf_2_val_0_0_2_load = load i8* %col_buf_2_val_0_0_2, align 1

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0_2_load"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="8">
<![CDATA[
:6  %col_buf_2_val_0_0_3_load = load i8* %col_buf_2_val_0_0_3, align 1

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0_3_load"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="8">
<![CDATA[
:7  %src_kernel_win_1_val_0_1_6 = load i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_6"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="8">
<![CDATA[
:8  %right_border_buf_2_val_1_2_load = load i8* %right_border_buf_2_val_1_2, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_2_load"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="8">
<![CDATA[
:9  %src_kernel_win_1_val_2_1_9 = load i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_9"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8">
<![CDATA[
:10  %src_kernel_win_1_val_1_1_6 = load i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_6"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="8">
<![CDATA[
:11  %right_border_buf_2_val_1_2_1_load = load i8* %right_border_buf_2_val_1_2_1, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_2_1_load"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="8">
<![CDATA[
:12  %right_border_buf_2_val_1_2_2_load = load i8* %right_border_buf_2_val_1_2_2, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_2_2_load"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8">
<![CDATA[
:13  %src_kernel_win_2_val_0_1_6 = load i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_6"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8">
<![CDATA[
:14  %col_buf_1_val_0_0_1_load = load i8* %col_buf_1_val_0_0_1, align 1

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0_1_load"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8">
<![CDATA[
:15  %src_kernel_win_2_val_2_1_9 = load i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_9"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8">
<![CDATA[
:16  %src_kernel_win_2_val_1_1_6 = load i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_6"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="8">
<![CDATA[
:17  %col_buf_1_val_0_0_2_load = load i8* %col_buf_1_val_0_0_2, align 1

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0_2_load"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8">
<![CDATA[
:18  %col_buf_1_val_0_0_3_load = load i8* %col_buf_1_val_0_0_3, align 1

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0_3_load"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="8">
<![CDATA[
:19  %right_border_buf_0_val_1_2_load = load i8* %right_border_buf_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_load"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="8" op_0_bw="8">
<![CDATA[
:20  %right_border_buf_0_val_1_2_1_load = load i8* %right_border_buf_0_val_1_2_1, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_1_load"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="8">
<![CDATA[
:21  %right_border_buf_0_val_1_2_2_load = load i8* %right_border_buf_0_val_1_2_2, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_2_2_load"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="8">
<![CDATA[
:22  %col_buf_0_val_0_0_1_load = load i8* %col_buf_0_val_0_0_1, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_1_load"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="8">
<![CDATA[
:23  %col_buf_0_val_0_0_2_load = load i8* %col_buf_0_val_0_0_2, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_2_load"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8">
<![CDATA[
:24  %col_buf_0_val_0_0_3_load = load i8* %col_buf_0_val_0_0_3, align 1

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0_3_load"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="8">
<![CDATA[
:25  %right_border_buf_1_val_1_2_load = load i8* %right_border_buf_1_val_1_2, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_2_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="8">
<![CDATA[
:26  %right_border_buf_1_val_1_2_1_load = load i8* %right_border_buf_1_val_1_2_1, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_2_1_load"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="8">
<![CDATA[
:27  %right_border_buf_1_val_1_2_2_load = load i8* %right_border_buf_1_val_1_2_2, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_2_2_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1920, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader226.i.i.preheader.0.0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader226.i.i.preheader.0.0:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
.preheader226.i.i.preheader.0.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1808) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="11">
<![CDATA[
.preheader226.i.i.preheader.0.0:19  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader226.i.i.preheader.0.0:20  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="11">
<![CDATA[
.preheader226.i.i.preheader.0.0:22  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="11">
<![CDATA[
.preheader226.i.i.preheader.0.0:24  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.0.0:0  %sel_tmp1 = select i1 %sel_tmp, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.0.0:1  %src_kernel_win_0_val_0_1_3 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_3"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.0.0:2  %sel_tmp5 = select i1 %sel_tmp3, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.0.0:3  %src_kernel_win_0_val_1_1_3 = select i1 %sel_tmp4, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp5

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_3"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.0.pre245:0  store i8 %src_kernel_win_0_val_1_1_3, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.0.pre245:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.0.pre245:2  store i8 %src_kernel_win_0_val_0_1_3, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i.0.pre245:3  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:0  store i8 %src_kernel_win_0_val_1_1_3, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:1  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:2  store i8 %src_kernel_win_0_val_0_1_3, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch6:3  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %src_kernel_win_0_val_1_1_3, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:2  store i8 %src_kernel_win_0_val_0_1_3, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch8:3  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i.0:0  %col_assign_3 = add i2 %tmp_29, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_3"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader.i.i.0:1  switch i2 %col_assign_3, label %branch41 [
    i2 0, label %._crit_edge239.i.i.0.0
    i2 1, label %branch40
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch40:0  br label %._crit_edge239.i.i.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="!1"/>
<literal name="col_assign_3" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch41:0  br label %._crit_edge239.i.i.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge239.i.i.0.0:0  %src_kernel_win_0_val_0_0 = phi i8 [ %col_buf_0_val_0_0_3_load, %branch41 ], [ %col_buf_0_val_0_0_2_load, %branch40 ], [ %col_buf_0_val_0_0_1_load, %.preheader.i.i.0 ]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge239.i.i.0.0:1  switch i2 %col_assign_3, label %branch35 [
    i2 0, label %._crit_edge239.i.i.0.1
    i2 1, label %branch34
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch34:0  br label %._crit_edge239.i.i.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="!1"/>
<literal name="col_assign_3" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch35:0  br label %._crit_edge239.i.i.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge239.i.i.0.1:0  %src_kernel_win_0_val_1_0 = phi i8 [ %right_border_buf_0_val_1_2_1_load, %branch34 ], [ %right_border_buf_0_val_1_2_2_load, %branch35 ], [ %right_border_buf_0_val_1_2_load, %._crit_edge239.i.i.0.0 ]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge239.i.i.0.1:1  switch i2 %col_assign_3, label %branch29 [
    i2 0, label %branch27
    i2 1, label %branch28
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="8" op_0_bw="8">
<![CDATA[
branch28:0  %src_kernel_win_0_val_2_1_7 = load i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_7"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:2  store i8 %src_kernel_win_0_val_2_1_7, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch28:4  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="8" op_0_bw="8">
<![CDATA[
branch27:0  %src_kernel_win_0_val_2_1_6 = load i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_6"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:2  store i8 %src_kernel_win_0_val_2_1_6, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch27:4  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="!1"/>
<literal name="col_assign_3" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="8">
<![CDATA[
branch29:0  %src_kernel_win_0_val_2_1_5 = load i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_5"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="!1"/>
<literal name="col_assign_3" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="!1"/>
<literal name="col_assign_3" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:2  store i8 %src_kernel_win_0_val_2_1_5, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="!1"/>
<literal name="col_assign_3" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3" val="!1"/>
<literal name="col_assign_3" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch29:4  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.0.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.0.pre:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.0.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i.0.pre:3  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="col_assign" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch31:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="col_assign" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch30:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="col_assign" val="!1"/>
<literal name="col_assign" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge238.i.i.preheader.0:0  %tmp_42_0_pr1 = phi i1 [ true, %3 ], [ false, %branch32 ], [ false, %branch31 ], [ false, %branch30 ]

]]></node>
<StgValue><ssdm name="tmp_42_0_pr1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.preheader.0:1  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i.i.preheader.0:2  br i1 %tmp_42_0_pr1, label %._crit_edge238.i.i.0.1, label %"operator().exit287.i.i.0.0"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit287.i.i.0.0:0  %col_assign_4 = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_4"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit287.i.i.0.0:1  switch i2 %col_assign_4, label %branch38 [
    i2 0, label %._crit_edge238.i.i.0.1.pre
    i2 1, label %branch37
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch37:0  store i8 %right_border_buf_0_val_1_0, i8* %right_border_buf_0_val_1_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
<literal name="col_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %._crit_edge238.i.i.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.0.1.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %right_border_buf_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
<literal name="col_assign_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.0.1.pre:1  br label %._crit_edge238.i.i.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch38:0  store i8 %right_border_buf_0_val_1_0, i8* %right_border_buf_0_val_1_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr1" val="0"/>
<literal name="col_assign_4" val="!1"/>
<literal name="col_assign_4" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %._crit_edge238.i.i.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge238.i.i.0.1:0  %tmp_42_0_pr = phi i1 [ true, %._crit_edge238.i.i.preheader.0 ], [ %tmp_1, %branch38 ], [ %tmp_1, %branch37 ], [ %tmp_1, %._crit_edge238.i.i.0.1.pre ]

]]></node>
<StgValue><ssdm name="tmp_42_0_pr"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.0.1:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i.i.0.1:2  br i1 %tmp_42_0_pr, label %._crit_edge238.i.i.0.2, label %"operator().exit287.i.i.0.1"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit287.i.i.0.1:0  %col_assign_4_0_1 = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_4_0_1"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit287.i.i.0.1:1  switch i2 %col_assign_4_0_1, label %branch44 [
    i2 0, label %._crit_edge238.i.i.0.2.pre
    i2 1, label %branch43
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
<literal name="col_assign_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch43:0  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
<literal name="col_assign_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %._crit_edge238.i.i.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
<literal name="col_assign_4_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.0.2.pre:0  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
<literal name="col_assign_4_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.0.2.pre:1  br label %._crit_edge238.i.i.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
<literal name="col_assign_4_0_1" val="!1"/>
<literal name="col_assign_4_0_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:0  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_0_pr" val="0"/>
<literal name="col_assign_4_0_1" val="!1"/>
<literal name="col_assign_4_0_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %._crit_edge238.i.i.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.0.2:0  %tmp_30 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.0.2:1  store i8 %tmp_30, i8* %k_buf_0_val_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.0.2:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.0.2:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.0.2:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.0.2:5  br label %.loopexit.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.0:1  %right_border_buf_1_val_2_0 = load i8* %k_buf_1_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.0:2  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.0:4  %right_border_buf_1_val_1_0 = load i8* %k_buf_1_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.0:6  %src_kernel_win_1_val_2_0 = load i8* %k_buf_1_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.1.0:0  %sel_tmp9 = select i1 %sel_tmp, i8 %right_border_buf_1_val_2_0, i8 %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.1.0:1  %src_kernel_win_1_val_0_1_3 = select i1 %sel_tmp2, i8 %right_border_buf_1_val_1_0, i8 %sel_tmp9

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_3"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.1.0:2  %sel_tmp6 = select i1 %sel_tmp3, i8 %right_border_buf_1_val_2_0, i8 %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.1.0:3  %src_kernel_win_1_val_1_1_3 = select i1 %sel_tmp4, i8 %right_border_buf_1_val_1_0, i8 %sel_tmp6

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_3"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.1.pre241:0  store i8 %src_kernel_win_1_val_1_1_3, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.1.pre241:1  store i8 %right_border_buf_1_val_1_0, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.1.pre241:2  store i8 %src_kernel_win_1_val_0_1_3, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i.1.pre241:3  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:0  store i8 %src_kernel_win_1_val_1_1_3, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:1  store i8 %right_border_buf_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:2  store i8 %src_kernel_win_1_val_0_1_3, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch15:3  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:0  store i8 %src_kernel_win_1_val_1_1_3, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:1  store i8 %src_kernel_win_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:2  store i8 %src_kernel_win_1_val_0_1_3, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch17:3  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i.1:0  %col_assign_3_1 = add i2 %tmp_29, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_3_1"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader.i.i.1:1  switch i2 %col_assign_3_1, label %branch59 [
    i2 0, label %._crit_edge239.i.i.1.0
    i2 1, label %branch58
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch58:0  br label %._crit_edge239.i.i.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="!1"/>
<literal name="col_assign_3_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch59:0  br label %._crit_edge239.i.i.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge239.i.i.1.0:0  %src_kernel_win_1_val_0_0 = phi i8 [ %col_buf_1_val_0_0_1_load, %branch59 ], [ %col_buf_1_val_0_0_2_load, %branch58 ], [ %col_buf_1_val_0_0_3_load, %.preheader.i.i.1 ]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge239.i.i.1.0:1  switch i2 %col_assign_3_1, label %branch53 [
    i2 0, label %._crit_edge239.i.i.1.1
    i2 1, label %branch52
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch52:0  br label %._crit_edge239.i.i.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="!1"/>
<literal name="col_assign_3_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="0">
<![CDATA[
branch53:0  br label %._crit_edge239.i.i.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge239.i.i.1.1:0  %src_kernel_win_1_val_1_0 = phi i8 [ %right_border_buf_1_val_1_2_1_load, %branch52 ], [ %right_border_buf_1_val_1_2_2_load, %branch53 ], [ %right_border_buf_1_val_1_2_load, %._crit_edge239.i.i.1.0 ]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge239.i.i.1.1:1  switch i2 %col_assign_3_1, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="8" op_0_bw="8">
<![CDATA[
branch46:0  %src_kernel_win_1_val_2_1_7 = load i8* %right_border_buf_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_7"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:1  store i8 %src_kernel_win_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:2  store i8 %src_kernel_win_1_val_2_1_7, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:3  store i8 %src_kernel_win_1_val_0_0, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch46:4  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="8" op_0_bw="8">
<![CDATA[
branch45:0  %src_kernel_win_1_val_2_1_6 = load i8* %right_border_buf_1_val_0_0, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_6"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:1  store i8 %src_kernel_win_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:2  store i8 %src_kernel_win_1_val_2_1_6, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:3  store i8 %src_kernel_win_1_val_0_0, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch45:4  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="!1"/>
<literal name="col_assign_3_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="8">
<![CDATA[
branch47:0  %src_kernel_win_1_val_2_1_5 = load i8* %right_border_buf_1_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_5"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="!1"/>
<literal name="col_assign_3_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:1  store i8 %src_kernel_win_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="!1"/>
<literal name="col_assign_3_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:2  store i8 %src_kernel_win_1_val_2_1_5, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="!1"/>
<literal name="col_assign_3_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:3  store i8 %src_kernel_win_1_val_0_0, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_1" val="!1"/>
<literal name="col_assign_3_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch47:4  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.1.pre:0  store i8 %right_border_buf_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.1.pre:1  store i8 %src_kernel_win_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.1.pre:2  store i8 %right_border_buf_1_val_2_0, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i.1.pre:3  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
<literal name="col_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:0  store i8 %src_kernel_win_1_val_2_0, i8* %right_border_buf_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
<literal name="col_assign_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:0  store i8 %src_kernel_win_1_val_2_0, i8* %right_border_buf_1_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1" val="0"/>
<literal name="col_assign_1" val="!1"/>
<literal name="col_assign_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:0  store i8 %src_kernel_win_1_val_2_0, i8* %right_border_buf_1_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge238.i.i.preheader.1:0  %tmp_42_1_pr1 = phi i1 [ true, %5 ], [ false, %branch50 ], [ false, %branch49 ], [ false, %branch48 ]

]]></node>
<StgValue><ssdm name="tmp_42_1_pr1"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.preheader.1:1  store i8 %right_border_buf_1_val_1_0, i8* %k_buf_1_val_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i.i.preheader.1:2  br i1 %tmp_42_1_pr1, label %._crit_edge238.i.i.1.1, label %"operator().exit287.i.i.1.0"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit287.i.i.1.0:0  %col_assign_4_1 = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_4_1"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit287.i.i.1.0:1  switch i2 %col_assign_4_1, label %branch56 [
    i2 0, label %._crit_edge238.i.i.1.1.pre
    i2 1, label %branch55
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
<literal name="col_assign_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:0  store i8 %right_border_buf_1_val_1_0, i8* %right_border_buf_1_val_1_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
<literal name="col_assign_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %._crit_edge238.i.i.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
<literal name="col_assign_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.1.1.pre:0  store i8 %right_border_buf_1_val_1_0, i8* %right_border_buf_1_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
<literal name="col_assign_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.1.1.pre:1  br label %._crit_edge238.i.i.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
<literal name="col_assign_4_1" val="!1"/>
<literal name="col_assign_4_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:0  store i8 %right_border_buf_1_val_1_0, i8* %right_border_buf_1_val_1_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr1" val="0"/>
<literal name="col_assign_4_1" val="!1"/>
<literal name="col_assign_4_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %._crit_edge238.i.i.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge238.i.i.1.1:0  %tmp_42_1_pr = phi i1 [ true, %._crit_edge238.i.i.preheader.1 ], [ %tmp_42_1, %branch56 ], [ %tmp_42_1, %branch55 ], [ %tmp_42_1, %._crit_edge238.i.i.1.1.pre ]

]]></node>
<StgValue><ssdm name="tmp_42_1_pr"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.1.1:1  store i8 %right_border_buf_1_val_2_0, i8* %k_buf_1_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i.i.1.1:2  br i1 %tmp_42_1_pr, label %._crit_edge238.i.i.1.2, label %"operator().exit287.i.i.1.1"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit287.i.i.1.1:0  %col_assign_4_1_1 = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_4_1_1"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit287.i.i.1.1:1  switch i2 %col_assign_4_1_1, label %branch62 [
    i2 0, label %._crit_edge238.i.i.1.2.pre
    i2 1, label %branch61
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
<literal name="col_assign_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch61:0  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
<literal name="col_assign_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %._crit_edge238.i.i.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
<literal name="col_assign_4_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.1.2.pre:0  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
<literal name="col_assign_4_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.1.2.pre:1  br label %._crit_edge238.i.i.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
<literal name="col_assign_4_1_1" val="!1"/>
<literal name="col_assign_4_1_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch62:0  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_1_pr" val="0"/>
<literal name="col_assign_4_1_1" val="!1"/>
<literal name="col_assign_4_1_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %._crit_edge238.i.i.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.1.2:0  %tmp_31 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.1.2:1  store i8 %tmp_31, i8* %k_buf_1_val_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.1.2:2  store i8 %right_border_buf_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.1.2:3  store i8 %src_kernel_win_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.1.2:4  store i8 %right_border_buf_1_val_2_0, i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.1.2:5  br label %.loopexit.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.1:1  %right_border_buf_2_val_2_0 = load i8* %k_buf_2_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.1:2  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.1:4  %right_border_buf_2_val_1_0 = load i8* %k_buf_2_val_1_addr, align 1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="8" op_0_bw="11">
<![CDATA[
.loopexit._crit_edge.i.i.1:6  %src_kernel_win_2_val_2_0 = load i8* %k_buf_2_val_2_addr, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.2.0:0  %sel_tmp7 = select i1 %sel_tmp, i8 %right_border_buf_2_val_2_0, i8 %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.2.0:1  %src_kernel_win_2_val_0_1_3 = select i1 %sel_tmp2, i8 %right_border_buf_2_val_1_0, i8 %sel_tmp7

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_3"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.2.0:2  %sel_tmp8 = select i1 %sel_tmp3, i8 %right_border_buf_2_val_2_0, i8 %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge241.i.i.2.0:3  %src_kernel_win_2_val_1_1_3 = select i1 %sel_tmp4, i8 %right_border_buf_2_val_1_0, i8 %sel_tmp8

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_3"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.2.pre237:0  store i8 %src_kernel_win_2_val_1_1_3, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.2.pre237:1  store i8 %right_border_buf_2_val_1_0, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.2.pre237:2  store i8 %src_kernel_win_2_val_0_1_3, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i.2.pre237:3  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %src_kernel_win_2_val_1_1_3, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:1  store i8 %right_border_buf_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:2  store i8 %src_kernel_win_2_val_0_1_3, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch24:3  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %src_kernel_win_2_val_1_1_3, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:1  store i8 %src_kernel_win_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:2  store i8 %src_kernel_win_2_val_0_1_3, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="locy_2_2" val="!1"/>
<literal name="locy_2_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch26:3  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i.2:0  %col_assign_3_2 = add i2 %tmp_29, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_3_2"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader.i.i.2:1  switch i2 %col_assign_3_2, label %branch77 [
    i2 0, label %._crit_edge239.i.i.2.0
    i2 1, label %branch76
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch76:0  br label %._crit_edge239.i.i.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="!1"/>
<literal name="col_assign_3_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch77:0  br label %._crit_edge239.i.i.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge239.i.i.2.0:0  %src_kernel_win_2_val_0_0 = phi i8 [ %col_buf_2_val_0_0_1_load, %branch77 ], [ %col_buf_2_val_0_0_2_load, %branch76 ], [ %col_buf_2_val_0_0_3_load, %.preheader.i.i.2 ]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge239.i.i.2.0:1  switch i2 %col_assign_3_2, label %branch71 [
    i2 0, label %._crit_edge239.i.i.2.1
    i2 1, label %branch70
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch70:0  br label %._crit_edge239.i.i.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="!1"/>
<literal name="col_assign_3_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch71:0  br label %._crit_edge239.i.i.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge239.i.i.2.1:0  %src_kernel_win_2_val_1_0 = phi i8 [ %right_border_buf_2_val_1_2_1_load, %branch70 ], [ %right_border_buf_2_val_1_2_load, %branch71 ], [ %right_border_buf_2_val_1_2_2_load, %._crit_edge239.i.i.2.0 ]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge239.i.i.2.1:1  switch i2 %col_assign_3_2, label %branch65 [
    i2 0, label %branch63
    i2 1, label %branch64
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="8">
<![CDATA[
branch64:0  %src_kernel_win_2_val_2_1_7 = load i8* %right_border_buf_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_7"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:1  store i8 %src_kernel_win_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:2  store i8 %src_kernel_win_2_val_2_1_7, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:3  store i8 %src_kernel_win_2_val_0_0, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch64:4  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="8" op_0_bw="8">
<![CDATA[
branch63:0  %src_kernel_win_2_val_2_1_6 = load i8* %right_border_buf_2_val_0_0, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_6"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:1  store i8 %src_kernel_win_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:2  store i8 %src_kernel_win_2_val_2_1_6, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:3  store i8 %src_kernel_win_2_val_0_0, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch63:4  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="!1"/>
<literal name="col_assign_3_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="8" op_0_bw="8">
<![CDATA[
branch65:0  %src_kernel_win_2_val_2_1_5 = load i8* %right_border_buf_2_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_5"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="!1"/>
<literal name="col_assign_3_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:1  store i8 %src_kernel_win_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="!1"/>
<literal name="col_assign_3_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:2  store i8 %src_kernel_win_2_val_2_1_5, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="!1"/>
<literal name="col_assign_3_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:3  store i8 %src_kernel_win_2_val_0_0, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="col_assign_3_2" val="!1"/>
<literal name="col_assign_3_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch65:4  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.2.pre:0  store i8 %right_border_buf_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.2.pre:1  store i8 %src_kernel_win_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.i.2.pre:2  store i8 %right_border_buf_2_val_2_0, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.i.2.pre:3  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
<literal name="col_assign_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67:0  store i8 %src_kernel_win_2_val_2_0, i8* %right_border_buf_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
<literal name="col_assign_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66:0  store i8 %src_kernel_win_2_val_2_0, i8* %right_border_buf_2_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2" val="0"/>
<literal name="col_assign_s" val="!1"/>
<literal name="col_assign_s" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68:0  store i8 %src_kernel_win_2_val_2_0, i8* %right_border_buf_2_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge238.i.i.preheader.2:0  %tmp_42_2_pr1 = phi i1 [ true, %7 ], [ false, %branch68 ], [ false, %branch67 ], [ false, %branch66 ]

]]></node>
<StgValue><ssdm name="tmp_42_2_pr1"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.preheader.2:1  store i8 %right_border_buf_2_val_1_0, i8* %k_buf_2_val_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i.i.preheader.2:2  br i1 %tmp_42_2_pr1, label %._crit_edge238.i.i.2.1, label %"operator().exit287.i.i.2.0"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit287.i.i.2.0:0  %col_assign_4_2 = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_4_2"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit287.i.i.2.0:1  switch i2 %col_assign_4_2, label %branch74 [
    i2 0, label %._crit_edge238.i.i.2.1.pre
    i2 1, label %branch73
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
<literal name="col_assign_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch73:0  store i8 %right_border_buf_2_val_1_0, i8* %right_border_buf_2_val_1_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
<literal name="col_assign_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %._crit_edge238.i.i.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
<literal name="col_assign_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.2.1.pre:0  store i8 %right_border_buf_2_val_1_0, i8* %right_border_buf_2_val_1_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
<literal name="col_assign_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.2.1.pre:1  br label %._crit_edge238.i.i.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
<literal name="col_assign_4_2" val="!1"/>
<literal name="col_assign_4_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch74:0  store i8 %right_border_buf_2_val_1_0, i8* %right_border_buf_2_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr1" val="0"/>
<literal name="col_assign_4_2" val="!1"/>
<literal name="col_assign_4_2" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %._crit_edge238.i.i.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge238.i.i.2.1:0  %tmp_42_2_pr = phi i1 [ true, %._crit_edge238.i.i.preheader.2 ], [ %tmp_42_2, %branch74 ], [ %tmp_42_2, %branch73 ], [ %tmp_42_2, %._crit_edge238.i.i.2.1.pre ]

]]></node>
<StgValue><ssdm name="tmp_42_2_pr"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.2.1:1  store i8 %right_border_buf_2_val_2_0, i8* %k_buf_2_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge238.i.i.2.1:2  br i1 %tmp_42_2_pr, label %._crit_edge238.i.i.2.2, label %"operator().exit287.i.i.2.1"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit287.i.i.2.1:0  %col_assign_4_2_1 = add i2 %tmp_26, %p_neg218_i_i_cast

]]></node>
<StgValue><ssdm name="col_assign_4_2_1"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit287.i.i.2.1:1  switch i2 %col_assign_4_2_1, label %branch80 [
    i2 0, label %._crit_edge238.i.i.2.2.pre
    i2 1, label %branch79
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
<literal name="col_assign_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch79:0  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
<literal name="col_assign_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %._crit_edge238.i.i.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
<literal name="col_assign_4_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.2.2.pre:0  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
<literal name="col_assign_4_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.2.2.pre:1  br label %._crit_edge238.i.i.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
<literal name="col_assign_4_2_1" val="!1"/>
<literal name="col_assign_4_2_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch80:0  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
<literal name="tmp_42_2_pr" val="0"/>
<literal name="col_assign_4_2_1" val="!1"/>
<literal name="col_assign_4_2_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %._crit_edge238.i.i.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.2.2:0  %tmp_32 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge238.i.i.2.2:1  store i8 %tmp_32, i8* %k_buf_2_val_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.2.2:2  store i8 %right_border_buf_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.2.2:3  store i8 %src_kernel_win_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge238.i.i.2.2:4  store i8 %right_border_buf_2_val_2_0, i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i.i.2.2:5  br label %.loopexit.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:0  %src_kernel_win_0_val_0_1_load = load i8* %src_kernel_win_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_load"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:1  %src_kernel_win_0_val_0_2_load = load i8* %src_kernel_win_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_2_load"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:2  %src_kernel_win_0_val_2_1_load = load i8* %src_kernel_win_0_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_load"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:3  %src_kernel_win_0_val_1_1_load = load i8* %src_kernel_win_0_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_load"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:4  %src_kernel_win_0_val_1_2_load = load i8* %src_kernel_win_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_2_load"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:5  %src_kernel_win_0_val_2_2_load = load i8* %src_kernel_win_0_val_2_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_2_load"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:6  %tmp_91_0_0_1 = icmp ult i8 %src_kernel_win_0_val_2_1_9, %src_kernel_win_0_val_2_2_load

]]></node>
<StgValue><ssdm name="tmp_91_0_0_1"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:7  %temp_0_i_i_i_057_i_i_1_0_0_1 = select i1 %tmp_91_0_0_1, i8 %src_kernel_win_0_val_2_1_9, i8 %src_kernel_win_0_val_2_2_load

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_0_1"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:8  %tmp_91_0_0_2 = icmp ult i8 %src_kernel_win_0_val_2_1_load, %temp_0_i_i_i_057_i_i_1_0_0_1

]]></node>
<StgValue><ssdm name="tmp_91_0_0_2"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:9  %temp_0_i_i_i_057_i_i_1_0_0_2 = select i1 %tmp_91_0_0_2, i8 %src_kernel_win_0_val_2_1_load, i8 %temp_0_i_i_i_057_i_i_1_0_0_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_0_2"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:10  %tmp_91_0_1 = icmp ult i8 %src_kernel_win_0_val_1_2_load, %temp_0_i_i_i_057_i_i_1_0_0_2

]]></node>
<StgValue><ssdm name="tmp_91_0_1"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:11  %temp_0_i_i_i_057_i_i_1_0_1 = select i1 %tmp_91_0_1, i8 %src_kernel_win_0_val_1_2_load, i8 %temp_0_i_i_i_057_i_i_1_0_0_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_1"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:12  %tmp_91_0_1_1 = icmp ult i8 %src_kernel_win_0_val_1_1_6, %temp_0_i_i_i_057_i_i_1_0_1

]]></node>
<StgValue><ssdm name="tmp_91_0_1_1"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:13  %temp_0_i_i_i_057_i_i_1_0_1_1 = select i1 %tmp_91_0_1_1, i8 %src_kernel_win_0_val_1_1_6, i8 %temp_0_i_i_i_057_i_i_1_0_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_1_1"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:14  %tmp_91_0_1_2 = icmp ult i8 %src_kernel_win_0_val_1_1_load, %temp_0_i_i_i_057_i_i_1_0_1_1

]]></node>
<StgValue><ssdm name="tmp_91_0_1_2"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:15  %temp_0_i_i_i_057_i_i_1_0_1_2 = select i1 %tmp_91_0_1_2, i8 %src_kernel_win_0_val_1_1_load, i8 %temp_0_i_i_i_057_i_i_1_0_1_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_1_2"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:16  %tmp_91_0_2 = icmp ult i8 %src_kernel_win_0_val_0_2_load, %temp_0_i_i_i_057_i_i_1_0_1_2

]]></node>
<StgValue><ssdm name="tmp_91_0_2"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:17  %temp_0_i_i_i_057_i_i_1_0_2 = select i1 %tmp_91_0_2, i8 %src_kernel_win_0_val_0_2_load, i8 %temp_0_i_i_i_057_i_i_1_0_1_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_2"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:18  %tmp_91_0_2_1 = icmp ult i8 %src_kernel_win_0_val_0_1_6, %temp_0_i_i_i_057_i_i_1_0_2

]]></node>
<StgValue><ssdm name="tmp_91_0_2_1"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:19  %temp_0_i_i_i_057_i_i_1_0_2_1 = select i1 %tmp_91_0_2_1, i8 %src_kernel_win_0_val_0_1_6, i8 %temp_0_i_i_i_057_i_i_1_0_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_0_2_1"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:20  %tmp_91_0_2_2 = icmp ult i8 %src_kernel_win_0_val_0_1_load, %temp_0_i_i_i_057_i_i_1_0_2_1

]]></node>
<StgValue><ssdm name="tmp_91_0_2_2"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:21  %tmp_3 = select i1 %tmp_91_0_2_2, i8 %src_kernel_win_0_val_0_1_load, i8 %temp_0_i_i_i_057_i_i_1_0_2_1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:23  br label %.loopexit._crit_edge.i.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:0  %src_kernel_win_1_val_0_1_load = load i8* %src_kernel_win_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_load"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:1  %src_kernel_win_1_val_0_2_load = load i8* %src_kernel_win_1_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_2_load"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:2  %src_kernel_win_1_val_2_1_load = load i8* %src_kernel_win_1_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_load"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:3  %src_kernel_win_1_val_1_1_load = load i8* %src_kernel_win_1_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_load"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:4  %src_kernel_win_1_val_1_2_load = load i8* %src_kernel_win_1_val_1_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_2_load"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:5  %src_kernel_win_1_val_2_2_load = load i8* %src_kernel_win_1_val_2_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_2_load"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:6  %tmp_91_1_0_1 = icmp ult i8 %src_kernel_win_1_val_2_1_9, %src_kernel_win_1_val_2_2_load

]]></node>
<StgValue><ssdm name="tmp_91_1_0_1"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:7  %temp_0_i_i_i_057_i_i_1_1_0_1 = select i1 %tmp_91_1_0_1, i8 %src_kernel_win_1_val_2_1_9, i8 %src_kernel_win_1_val_2_2_load

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_0_1"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:8  %tmp_91_1_0_2 = icmp ult i8 %src_kernel_win_1_val_2_1_load, %temp_0_i_i_i_057_i_i_1_1_0_1

]]></node>
<StgValue><ssdm name="tmp_91_1_0_2"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:9  %temp_0_i_i_i_057_i_i_1_1_0_2 = select i1 %tmp_91_1_0_2, i8 %src_kernel_win_1_val_2_1_load, i8 %temp_0_i_i_i_057_i_i_1_1_0_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_0_2"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:10  %tmp_91_1_1 = icmp ult i8 %src_kernel_win_1_val_1_2_load, %temp_0_i_i_i_057_i_i_1_1_0_2

]]></node>
<StgValue><ssdm name="tmp_91_1_1"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:11  %temp_0_i_i_i_057_i_i_1_1_1 = select i1 %tmp_91_1_1, i8 %src_kernel_win_1_val_1_2_load, i8 %temp_0_i_i_i_057_i_i_1_1_0_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_1"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:12  %tmp_91_1_1_1 = icmp ult i8 %src_kernel_win_1_val_1_1_6, %temp_0_i_i_i_057_i_i_1_1_1

]]></node>
<StgValue><ssdm name="tmp_91_1_1_1"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:13  %temp_0_i_i_i_057_i_i_1_1_1_1 = select i1 %tmp_91_1_1_1, i8 %src_kernel_win_1_val_1_1_6, i8 %temp_0_i_i_i_057_i_i_1_1_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_1_1"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:14  %tmp_91_1_1_2 = icmp ult i8 %src_kernel_win_1_val_1_1_load, %temp_0_i_i_i_057_i_i_1_1_1_1

]]></node>
<StgValue><ssdm name="tmp_91_1_1_2"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:15  %temp_0_i_i_i_057_i_i_1_1_1_2 = select i1 %tmp_91_1_1_2, i8 %src_kernel_win_1_val_1_1_load, i8 %temp_0_i_i_i_057_i_i_1_1_1_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_1_2"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:16  %tmp_91_1_2 = icmp ult i8 %src_kernel_win_1_val_0_2_load, %temp_0_i_i_i_057_i_i_1_1_1_2

]]></node>
<StgValue><ssdm name="tmp_91_1_2"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:17  %temp_0_i_i_i_057_i_i_1_1_2 = select i1 %tmp_91_1_2, i8 %src_kernel_win_1_val_0_2_load, i8 %temp_0_i_i_i_057_i_i_1_1_1_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_2"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:18  %tmp_91_1_2_1 = icmp ult i8 %src_kernel_win_1_val_0_1_6, %temp_0_i_i_i_057_i_i_1_1_2

]]></node>
<StgValue><ssdm name="tmp_91_1_2_1"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:19  %temp_0_i_i_i_057_i_i_1_1_2_1 = select i1 %tmp_91_1_2_1, i8 %src_kernel_win_1_val_0_1_6, i8 %temp_0_i_i_i_057_i_i_1_1_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_1_2_1"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.1:20  %tmp_91_1_2_2 = icmp ult i8 %src_kernel_win_1_val_0_1_load, %temp_0_i_i_i_057_i_i_1_1_2_1

]]></node>
<StgValue><ssdm name="tmp_91_1_2_2"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:21  %tmp_10 = select i1 %tmp_91_1_2_2, i8 %src_kernel_win_1_val_0_1_load, i8 %temp_0_i_i_i_057_i_i_1_1_2_1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:23  br label %.loopexit._crit_edge.i.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:0  %src_kernel_win_2_val_0_1_load = load i8* %src_kernel_win_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_load"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:1  %src_kernel_win_2_val_0_2_load = load i8* %src_kernel_win_2_val_0_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_2_load"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:2  %src_kernel_win_2_val_2_1_load = load i8* %src_kernel_win_2_val_2_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_load"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:3  %src_kernel_win_2_val_1_1_load = load i8* %src_kernel_win_2_val_1_1, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_load"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:4  %src_kernel_win_2_val_1_2_load = load i8* %src_kernel_win_2_val_1_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_2_load"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:5  %src_kernel_win_2_val_2_2_load = load i8* %src_kernel_win_2_val_2_2, align 1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_2_load"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:6  %tmp_91_2_0_1 = icmp ult i8 %src_kernel_win_2_val_2_1_9, %src_kernel_win_2_val_2_2_load

]]></node>
<StgValue><ssdm name="tmp_91_2_0_1"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:7  %temp_0_i_i_i_057_i_i_1_2_0_1 = select i1 %tmp_91_2_0_1, i8 %src_kernel_win_2_val_2_1_9, i8 %src_kernel_win_2_val_2_2_load

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_0_1"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:8  %tmp_91_2_0_2 = icmp ult i8 %src_kernel_win_2_val_2_1_load, %temp_0_i_i_i_057_i_i_1_2_0_1

]]></node>
<StgValue><ssdm name="tmp_91_2_0_2"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:9  %temp_0_i_i_i_057_i_i_1_2_0_2 = select i1 %tmp_91_2_0_2, i8 %src_kernel_win_2_val_2_1_load, i8 %temp_0_i_i_i_057_i_i_1_2_0_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_0_2"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:10  %tmp_91_2_1 = icmp ult i8 %src_kernel_win_2_val_1_2_load, %temp_0_i_i_i_057_i_i_1_2_0_2

]]></node>
<StgValue><ssdm name="tmp_91_2_1"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:11  %temp_0_i_i_i_057_i_i_1_2_1 = select i1 %tmp_91_2_1, i8 %src_kernel_win_2_val_1_2_load, i8 %temp_0_i_i_i_057_i_i_1_2_0_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_1"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:12  %tmp_91_2_1_1 = icmp ult i8 %src_kernel_win_2_val_1_1_6, %temp_0_i_i_i_057_i_i_1_2_1

]]></node>
<StgValue><ssdm name="tmp_91_2_1_1"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:13  %temp_0_i_i_i_057_i_i_1_2_1_1 = select i1 %tmp_91_2_1_1, i8 %src_kernel_win_2_val_1_1_6, i8 %temp_0_i_i_i_057_i_i_1_2_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_1_1"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:14  %tmp_91_2_1_2 = icmp ult i8 %src_kernel_win_2_val_1_1_load, %temp_0_i_i_i_057_i_i_1_2_1_1

]]></node>
<StgValue><ssdm name="tmp_91_2_1_2"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:15  %temp_0_i_i_i_057_i_i_1_2_1_2 = select i1 %tmp_91_2_1_2, i8 %src_kernel_win_2_val_1_1_load, i8 %temp_0_i_i_i_057_i_i_1_2_1_1

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_1_2"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:16  %tmp_91_2_2 = icmp ult i8 %src_kernel_win_2_val_0_2_load, %temp_0_i_i_i_057_i_i_1_2_1_2

]]></node>
<StgValue><ssdm name="tmp_91_2_2"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:17  %temp_0_i_i_i_057_i_i_1_2_2 = select i1 %tmp_91_2_2, i8 %src_kernel_win_2_val_0_2_load, i8 %temp_0_i_i_i_057_i_i_1_2_1_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_2"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:18  %tmp_91_2_2_1 = icmp ult i8 %src_kernel_win_2_val_0_1_6, %temp_0_i_i_i_057_i_i_1_2_2

]]></node>
<StgValue><ssdm name="tmp_91_2_2_1"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:19  %temp_0_i_i_i_057_i_i_1_2_2_1 = select i1 %tmp_91_2_2_1, i8 %src_kernel_win_2_val_0_1_6, i8 %temp_0_i_i_i_057_i_i_1_2_2

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_057_i_i_1_2_2_1"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.2:20  %tmp_91_2_2_2 = icmp ult i8 %src_kernel_win_2_val_0_1_load, %temp_0_i_i_i_057_i_i_1_2_2_1

]]></node>
<StgValue><ssdm name="tmp_91_2_2_2"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:21  %tmp_15 = select i1 %tmp_91_2_2_2, i8 %src_kernel_win_2_val_0_1_load, i8 %temp_0_i_i_i_057_i_i_1_2_2_1

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond217_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="0" op_0_bw="0">
<![CDATA[
.preheader.2:23  br label %.loopexit._crit_edge.i.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.i.i.2:0  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_8)

]]></node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:1  store i8 %src_kernel_win_2_val_2_1_9, i8* %src_kernel_win_2_val_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:2  store i8 %src_kernel_win_2_val_1_1_6, i8* %src_kernel_win_2_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:3  store i8 %src_kernel_win_2_val_0_1_6, i8* %src_kernel_win_2_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:4  store i8 %src_kernel_win_1_val_2_1_9, i8* %src_kernel_win_1_val_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:5  store i8 %src_kernel_win_1_val_1_1_6, i8* %src_kernel_win_1_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:6  store i8 %src_kernel_win_1_val_0_1_6, i8* %src_kernel_win_1_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:7  store i8 %src_kernel_win_0_val_2_1_9, i8* %src_kernel_win_0_val_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:8  store i8 %src_kernel_win_0_val_1_1_6, i8* %src_kernel_win_0_val_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.i.2:9  store i8 %src_kernel_win_0_val_0_1_6, i8* %src_kernel_win_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i.i.2:10  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
