# file : vdc_gr.yaml 
# date : 2022.07.01 by Y.HIJIKATA
# lastest update : 2022.07.01 by Y.HIJIKATA

alias:
  - &timegate [-210,50]

Processor:

# parameter laod

  - name: proc_vdc_gr_prm_geo
    type: art::TParameterLoader
    parameter:
      Name: vdc_gr
      Type: art::TMWDCParameter
      FileName: prm/vdc_gr/geometry.yaml
  - name: proc_vdc_gr_prm_geo
    type: art::TParameterLoader
    parameter:
      Name: vdc_gr_clust
      Type: art::TMWDCParameter
      FileName: prm/vdc_gr/geometry.yaml

  - name: proc_vdc_gr_prm_x1
    type: art::TParameterLoader
    parameter:
      Name: VDC_PRM_GR_X1
      Type: art::TMonotoneTableConverter
      FileName: prm/vdc_gr/dt2dl/@DT2DL@/x1.dat
  - name: proc_vdc_gr_prm_x2
    type: art::TParameterLoader
    parameter:
      Name: VDC_PRM_GR_X2
      Type: art::TMonotoneTableConverter
      FileName: prm/vdc_gr/dt2dl/@DT2DL@/x2.dat
  - name: proc_vdc_ge_prm_u1
    type: art::TParameterLoader
    parameter:
      Name: VDC_PRM_GR_U1
      Type: art::TMonotoneTableConverter
      FileName: prm/vdc_gr/dt2dl/@DT2DL@/u1.dat
  - name: proc_vdc_gr_prm_u2
    type: art::TParameterLoader
    parameter:
      Name: VDC_PRM_GR_U2
      Type: art::TMonotoneTableConverter
      FileName: prm/vdc_gr/dt2dl/@DT2DL@/u2.dat

  - name: proc_vdc_gr_str_prm_ch2ns
    type: art::TParameterArrayLoader
    parameter:
      Name:     prm_vdc_gr_ch2ns
      Type:     art::TAffineConverter
      FileName: prm/vdc_gr/vdc_gr_ch2ns.dat

# load & plane calib

  - name: proc_vdc_gr_raw
    type: art::TTimingChargeMappingProcessor
    parameter:
      CatID: 51
      TimingTypeID: 0
      TrailingComesFirst: 0
      OutputCollection: vdc_gr_raw
      OutputTransparency: 0
  - name: proc_vdc_gr_calib
    type: art::TTimingChargeCalibrationProcessor
    parameter:
      InputCollection:      vdc_gr_raw
      TimingConverterArray: prm_vdc_gr_ch2ns
      ChargeConverterArray: prm_vdc_gr_ch2ns
      OutputCollection:     vdc_gr_cal
      OutputTransparency:   0
  - name: proc_vdc_gr_subdirs
    type: art::TTimingSubtractionProcessor
    parameter:
      InputCollection: vdc_gr_cal
      MaxDetID: 800
      OutputCollection: vdc_gr_dt
      StartTimingCollection: pla_gr_1
      UseMultipleStartTiming: 1
      UseStartAsTimestamp: 1  # [Int_t] timestamp is start (if 1) or end (if 0)
      StartTimingDetID: 0  # [Int_t] detID of reference timing source (if -1 use any id)      
      ValidTimeRange: [-1000, 1000, 0]  # [vector<Double_t>] [min,max,offset] => Tmin = offset + min etc. ignored if min == max

  - name: proc_vdc_gr_plane
    type: art::TVDCPlaneProcessor
    parameter:
      InputCollection: vdc_gr_dt
      MWDCName: vdc_gr
      SortType: 0
      ConverterList:
        - VDC_PRM_GR_X1
        - VDC_PRM_GR_U1
        - VDC_PRM_GR_X2
        - VDC_PRM_GR_U2
      OutputTransparency: 0 
      GR_OR_LAS: 0
