# FSMs_in_Verilog

### This is a repo on my projects on FSM Design in Verilog

#### Contents:-
1. [FSM 1] (https://github.com/aryapandit200408/FSMs_in_Verilog/blob/main/FSM1.md)

2. [FSM 2] (https://github.com/aryapandit200408/FSMs_in_Verilog/blob/main/FSM2.md)


##### Made using Verilog by Arya Pandit
