
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c1355.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c1355.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c1355.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c1355.ckt: 0.0s 0.0s
#number of equivalent faults = 1646
#atpg: cputime for generating fault list ../sample_circuits/c1355.ckt: 0.0s 0.0s
T'11111111111111111111111111111111110011111'
T'11111111111111111111111111111110111111111'
T'11111111111111111111111111011101101111111'
T'11111111111111111111111111111011111110101'
T'11111111111111111111111111111011110011111'
T'11111111111111111111111101110111100111111'
T'11111111111111111111111111001111111111101'
T'11111111111111111111111110111111111110011'
T'11111111111111111111111011111111111111101'
T'11111111111111111110111011111111011111111'
T'11111111111111111111110111111111011011111'
T'11111111111111111111101111111111111111111'
T'11111111111111111111011111111111011011111'
T'11111111111111111100111111111111111111011'
T'11111111111111111011111111111111111110101'
T'11111111111111001111111111111111110011111'
T'11111111111011101111111111111111111111111'
T'11111111110111011111111111111111111111011'
T'11111111111110111111111111111111101111111'
T'11111111111110111111111111111111111110101'
T'11111111111101111111111111111111111110101'
T'11111111110011111111111111111111110111111'
T'11111111101111111111111111111111100011111'
T'11111100111111111111111111111111101111111'
T'11101110111111111111111111111111111111001'
T'11011101111111111111111111111111111101101'
T'11111011111111111111111111111111100011111'
T'11111011111111111111111111111111111111001'
T'01110111111111111111111111111111111111111'
T'11001111111111111111111111111111110011111'
T'10111111111111111111111111111111101011111'
T'11111111111111111111111111111111111111101'
T'11111111111111111111111111111111111111011'
T'11111111111111111111111111111111111110111'
T'11111111111111111111111111111111111101111'
T'11111111111111111111111111111111111011111'
T'11111111111111111111111111111111110111111'
T'11111111111111111111111111111111101111111'
T'11111111111111111111111111111111011111111'

#number of aborted faults = 24

#number of redundant faults = 1064

#number of calling podem1 = 1127

#total number of backtracks = 10110

#FAULT COVERAGE RESULTS :
#number of test vectors = 39
#total number of gate faults (uncollapsed) = 2726
#total number of detected faults = 1481
#total gate fault coverage = 54.33%
#number of equivalent gate faults (collapsed) = 1646
#number of equivalent detected faults = 565
#equivalent gate fault coverage = 34.33%

#atpg: cputime for test pattern generation ../sample_circuits/c1355.ckt: 1.3s 1.3s
