The following files were generated for 'divide' in directory
C:\Modeltech_pe_edu_10.4a\DFG_FPGA\DFG_FPGA\Xilinx_Project\Xilinx_Project_Workspace\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * divide.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * divide.ngc
   * divide.vhd
   * divide.vho

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * divide.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * divide.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * divide.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * divide_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * divide.gise
   * divide.xise

Deliver Readme:
   Readme file for the IP.

   * divide_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * divide_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

