
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. Top, 32692, 37257, 33762, 0, 0, 573, 0, 27, 118
.	. AnalyzatorInCircuit, 14199, 995, 9725, 0, 0, 0, 0, 0, 0
.	.	. AnalyzInCirc_Top, 14137, 980, 9715, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_Controler_12, 115, 204, 49, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top, 2327, 71, 1679, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_0, 10, 9, 10, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_0_0, 10, 9, 10, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_0_1, 10, 10, 10, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_0_2, 10, 10, 10, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_0_3, 10, 9, 10, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_0_4, 10, 9, 10, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_1, 2327, 61, 1693, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_2, 2327, 60, 1693, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_3, 2327, 179, 1498, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_4, 2327, 184, 1523, 0, 0, 0, 0, 0, 0
.	.	.	. AnalyzInCirc_FIFO_12_8_256_Top_5, 2327, 165, 1520, 0, 0, 0, 0, 0, 0
.	.	. work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top, 62, 15, 10, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	. Clock_Reset, 85, 90, 24, 0, 0, 0, 0, 11, 0
.	.	. CORERESET_PF_C0, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	.	. CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	. Clock_Controller, 18, 20, 0, 0, 0, 0, 0, 0, 0
.	.	. Clock_Switch_0, 24, 34, 12, 0, 0, 0, 0, 1, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_3_4, 3, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. Clock_Switch_1, 23, 34, 12, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_3_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_CCC_C0, 0, 1, 0, 0, 0, 0, 0, 2, 0
.	.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 1, 0, 0, 0, 0, 0, 2, 0
.	.	. PF_CCC_C3, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CCC_C3_PF_CCC_C3_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C7, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CCC_C7_PF_CCC_C7_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C8, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CCC_C8_PF_CCC_C8_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C9, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CCC_C9_PF_CCC_C9_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CLK_DIV_C2_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_1, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_CLK_DIV_C2_1, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_INIT_MONITOR_C0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_OSC_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_OSC_C0_PF_OSC_C0_0_PF_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. Synchronizer_0, 3, 0, 0, 0, 0, 0, 0, 1, 0
.	. Communication, 3268, 2397, 1100, 0, 0, 34, 0, 0, 0
.	.	. COREFIFO_C1, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0, 33, 15, 35, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. COREFIFO_C3, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0, 33, 15, 35, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. Communication_ANW_MUX, 5, 9, 0, 0, 0, 0, 0, 0, 0
.	.	. Communication_CMD_MUX, 6, 128, 0, 0, 0, 0, 0, 0, 0
.	.	. Communication_Controler, 270, 145, 231, 0, 0, 0, 0, 0, 0
.	.	. Communication_Switch, 1, 9, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_Protocol_0, 1041, 728, 282, 0, 0, 5, 0, 0, 0
.	.	.	. COREFIFO_C0_1_1, 311, 186, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2, 311, 186, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0, 144, 57, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_5, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_6, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1, 84, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_1_2, 280, 128, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0, 280, 128, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2, 145, 56, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_3, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_4, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C6_0, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0, 84, 178, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0, 38, 12, 48, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. COREUART_C0_0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0, 32, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0, 19, 15, 5, 0, 0, 0, 0, 0, 0
.	.	.	. Communication_TX_Arbiter2_Communication_0, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. UART_RX_Protocol_1, 100, 56, 32, 0, 0, 0, 0, 0, 0
.	.	.	. UART_TX_Protocol_Communication_0, 60, 95, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_Protocol_1, 1041, 729, 282, 0, 0, 5, 0, 0, 0
.	.	.	. COREFIFO_C0_0, 311, 187, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1, 311, 187, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1, 144, 57, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_1, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_2, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0, 84, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_1_0, 280, 128, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0, 280, 128, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0, 145, 56, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C6, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0, 204, 194, 48, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0, 84, 178, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication, 38, 12, 48, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C6_COREFIFO_C6_0_LSRAM_top, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. COREUART_C0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication, 32, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication, 19, 15, 5, 0, 0, 0, 0, 0, 0
.	.	.	. Communication_TX_Arbiter2_Communication, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. UART_RX_Protocol_0, 100, 56, 32, 0, 0, 0, 0, 0, 0
.	.	.	. UART_TX_Protocol_Communication, 60, 95, 0, 0, 0, 0, 0, 0, 0
.	.	. USB_3_Protocol, 750, 533, 235, 0, 0, 20, 0, 0, 0
.	.	.	. COREFIFO_C11, 180, 91, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0, 180, 91, 58, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0, 46, 18, 58, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C11_COREFIFO_C11_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C7, 312, 150, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0, 312, 150, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0, 145, 61, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0, 84, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C7_COREFIFO_C7_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C8, 205, 115, 86, 0, 0, 16, 0, 0, 0
.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0, 205, 115, 86, 0, 0, 16, 0, 0, 0
.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0, 169, 82, 86, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0, 28, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1, 28, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication, 0, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0, 0, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C8_COREFIFO_C8_0_LSRAM_top, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	. Communication_TX_Arbiter2_1_1, 7, 79, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. ft601_fifo_interface, 44, 98, 0, 0, 0, 0, 0, 0, 0
.	. Controler, 1041, 1233, 365, 0, 0, 1, 0, 1, 0
.	.	. ADI_SPI_Top, 126, 143, 73, 0, 0, 0, 0, 0, 0
.	.	. ADI_SPI_Top_0, 126, 143, 73, 0, 0, 0, 0, 0, 0
.	.	. Answer_Encoder, 45, 208, 10, 0, 0, 0, 0, 0, 0
.	.	. Command_Decoder, 99, 94, 32, 0, 0, 0, 0, 0, 0
.	.	. REGISTERS, 6, 6, 0, 0, 0, 1, 0, 0, 0
.	.	. Reset_Controler, 139, 189, 66, 0, 0, 0, 0, 1, 0
.	.	. SPI_LMX_Top, 115, 58, 6, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_interface_rtl_7_16_1_addr_widthdata_width, 42, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_master_behavioural_24_5_1_data_lengthdivider_1, 73, 58, 6, 0, 0, 0, 0, 0, 0
.	.	. SPI_LMX_Top_0, 115, 58, 6, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_interface_rtl_7_16_1_addr_widthdata_width_0, 42, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0, 73, 58, 6, 0, 0, 0, 0, 0, 0
.	.	. gpio_controler, 270, 334, 99, 0, 0, 0, 0, 0, 0
.	. Data_Block, 2439, 1440, 1647, 0, 0, 502, 0, 0, 0
.	.	. COREFIFO_C10, 169, 94, 80, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0, 169, 94, 80, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0, 133, 59, 80, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_1, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C10_COREFIFO_C10_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. Communication_Builder, 274, 159, 154, 0, 0, 0, 0, 0, 0
.	.	. DataRamManage, 162, 55, 162, 0, 0, 0, 0, 0, 0
.	.	. Event_Info_RAM_Block, 0, 0, 0, 0, 0, 4, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C8_Event_Status, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	. FIFOs_Reader, 64, 132, 56, 0, 0, 0, 0, 0, 0
.	.	. Input_Data_Part_0, 613, 277, 356, 0, 0, 48, 0, 0, 0
.	.	.	. COREFIFO_C4_3, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_4, 116, 69, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4, 116, 69, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4, 28, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_5, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_6, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	. Input_Data_Part_1, 613, 278, 356, 0, 0, 48, 0, 0, 0
.	.	.	. COREFIFO_C4, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0, 117, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_0, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0, 116, 68, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_1, 116, 69, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1, 116, 69, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1, 28, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_2, 116, 69, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2, 116, 69, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2, 28, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0, 37, 1, 12, 0, 0, 0, 0, 0, 0
.	.	. Sample_RAM_Block, 0, 48, 0, 0, 0, 384, 0, 0, 0
.	.	.	. PF_DPSRAM_C5, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. PF_DPSRAM_C5_0, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. Sample_RAM_Block_MUX, 0, 12, 0, 0, 0, 0, 0, 0, 0
.	.	. Test_Generator_for_Lanes_0, 63, 1, 56, 0, 0, 0, 0, 0, 0
.	.	. Trigger_Top_Part, 419, 285, 417, 0, 0, 16, 0, 0, 0
.	.	.	. COREFIFO_C5, 149, 73, 79, 0, 0, 16, 0, 0, 0
.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0, 149, 73, 79, 0, 0, 16, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0, 36, 22, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0, 78, 30, 79, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_LSRAM_top, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	. Trigger_Control, 214, 180, 164, 0, 0, 0, 0, 0, 0
.	.	.	. Trigger_Main, 39, 30, 97, 0, 0, 0, 0, 0, 0
.	.	.	. work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth, 17, 2, 77, 0, 0, 0, 0, 0, 0
.	.	. VectorMux, 0, 96, 0, 0, 0, 0, 0, 0, 0
.	.	. work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0, 62, 15, 10, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_1_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_3_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	. EXT_Signals, 362, 503, 236, 0, 0, 0, 0, 0, 10
.	.	. EXT_Signals_Controller, 362, 193, 192, 0, 0, 0, 0, 0, 0
.	.	. EXT_Signals_InputSwitch, 0, 82, 24, 0, 0, 0, 0, 0, 0
.	.	. EXT_Signals_OutputSwitch, 0, 228, 20, 0, 0, 0, 0, 0, 0
.	.	. PF_IO_C0, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_0, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_0, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_1, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_1, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_2, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_2, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_3, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_3, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_4, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_4, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_5, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_5, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_6, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_6, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_7, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_7, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. PF_IO_C0_8, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_IO_Z27_layer0_8, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	. Synchronizer_12_40, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	. Transceiver_Main, 11296, 30597, 20665, 0, 0, 36, 0, 13, 0
.	.	. PF_TX_PLL_C2, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_TX_PLL_C2_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. Synchronizer_10, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. Synchronizer_11, 3, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. Transceiver_LanesConnection, 11104, 30242, 20655, 0, 0, 36, 0, 12, 0
.	.	.	. RxMainLinkController_6, 16, 47, 11, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_0, 1245, 1035, 449, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_1_10, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_9, 355, 249, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10, 355, 249, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0, 92, 48, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_12, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_12, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_10, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_10, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_9, 131, 81, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10, 131, 81, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0, 92, 48, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_12, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_12, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_10, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_5, 65, 65, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s_4, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transceiver_LanesConnection_4, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5, 34, 34, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_5, 31, 30, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_5, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s_4, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4, 8, 14, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s_4, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_Transceiver_LanesConnection_4, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_5, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0_4, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V_4, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer_12_33, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_34, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_35, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_36, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_37, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_38, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_39, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_5, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus_4, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5, 16, 24, 21, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2, 58, 113, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5, 102, 201, 163, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_1, 2493, 10050, 6472, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_1_7, 355, 263, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9, 355, 263, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9, 92, 61, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_11, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_11, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_9, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_8, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_10, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_10, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_8, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_7, 131, 82, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9, 131, 82, 51, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9, 92, 47, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_11, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_11, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_9, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_8, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_10, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_10, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_8, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_4, 65, 63, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s_3, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transceiver_LanesConnection_3, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4, 34, 32, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_4, 31, 28, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_4, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s_3, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3, 8, 13, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s_3, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_Transceiver_LanesConnection_3, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0_3, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V_3, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer_12_26, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_27, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_28, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_29, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_30, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_31, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_32, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus_3, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4, 1200, 9025, 6052, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4, 122, 113, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4, 102, 202, 163, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_2, 3613, 15949, 12416, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_1_5, 355, 263, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7, 355, 263, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7, 92, 61, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_9, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_9, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_7, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_6, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_8, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_8, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_6, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_5, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7, 92, 59, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_9, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_9, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_7, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_6, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_8, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_8, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_6, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_3, 65, 63, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s_2, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transceiver_LanesConnection_2, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3, 34, 32, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_3, 31, 28, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_3, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2, 8, 13, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s_2, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_Transceiver_LanesConnection_2, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0_2, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V_2, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer_12_18, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_20, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_21, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_22, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_23, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_24, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_25, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus_2, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3, 2256, 14923, 12004, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3, 186, 113, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0, 102, 191, 163, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_3, 1245, 1045, 441, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_1_3, 355, 252, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5, 355, 252, 51, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5, 92, 50, 51, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_7, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_7, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_5, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_4, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_6, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_6, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_4, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_3, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5, 92, 59, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_7, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_7, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_5, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_4, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_6, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_6, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_4, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_2, 65, 65, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s_1, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transceiver_LanesConnection_1, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2, 34, 34, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_2, 31, 30, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_2, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s_1, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1, 8, 14, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s_1, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_Transceiver_LanesConnection_1, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0_1, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V_1, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer_12_10, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_13, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_14, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_15, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_16, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_17, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_19, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_6, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus_1, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2, 16, 24, 21, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1, 58, 113, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2, 102, 195, 163, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_4, 1245, 1052, 433, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_1_1, 355, 262, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3, 355, 262, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3, 92, 60, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_5, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_5, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_3, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_2, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_1, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3, 92, 59, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_5, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_5, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_2, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_1, 65, 65, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s_0, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transceiver_LanesConnection_0, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1, 34, 34, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_1, 31, 30, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_1, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s_0, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0, 8, 14, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s_0, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_Transceiver_LanesConnection_0, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0_0, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer_12_11, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_12, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_6, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_7, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_8, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_9, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_7, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus_0, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1, 16, 24, 21, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0, 58, 114, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection, 102, 191, 163, 0, 0, 0, 0, 0, 0
.	.	.	. Transciever_OneLane_5, 1245, 1059, 433, 0, 0, 6, 0, 2, 0
.	.	.	.	. COREFIFO_C12_0, 355, 263, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1, 355, 263, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1, 92, 61, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C12_1_0, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0, 355, 235, 59, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0, 132, 71, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C13_0, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1, 131, 94, 43, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1, 92, 59, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. COREFIFO_C13_1_0, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0, 131, 67, 59, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0, 92, 34, 59, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0, 20, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_XCVR_ERM_C8_0, 65, 65, 25, 0, 0, 0, 0, 2, 0
.	.	.	.	.	. CORELANEMSTR_2s_1s, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORELANEMSTRmode2_Transceiver_LanesConnection, 11, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORELCKMGT_Z7_layer2_Transceiver_LanesConnection, 19, 13, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0, 34, 34, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CORERFDsicr_6s_10s_2s_0, 31, 30, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDfrqerrarb_6s_Transceiver_LanesConnection, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDgrycnt_2s_0, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDplsgen_2s, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDshcnt_6s_2s_Transceiver_LanesConnection, 8, 14, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsmplcnt_10s, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. CORERFDbincnt_10s_Transceiver_LanesConnection, 10, 5, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsync_1s_0_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. CORERFDsyncen_2s_0, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_APBLINK_V, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	.	. Synchronizer, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_12_5, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Synchronizer_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. Transceiver_LaneStatus, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0, 16, 24, 21, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection, 58, 113, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	. work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0, 102, 198, 163, 0, 0, 0, 0, 0, 0
.	.	.	. TxMainLinkController_6, 2, 5, 0, 0, 0, 0, 0, 0, 0
.	.	. work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2, 43, 15, 10, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Synchronizer_work_clock_switch_rtl_0layer1_5, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. work_transceiver_controller_rtl_6_1_g_NumberOfLanes, 144, 340, 0, 0, 0, 0, 0, 0, 0