// Seed: 4202578978
module module_0 (
    output tri0 id_0,
    output wand id_1
);
  always_comb @(1 or id_3) id_3 <= 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    output supply1 id_7,
    output wire id_8,
    input wor id_9,
    output wor id_10,
    input wire id_11,
    input tri id_12,
    input uwire id_13,
    output wor id_14
);
  wire id_16 = id_4 + id_13(1), id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  always @(1 or posedge id_11) assume (id_11);
  module_0(
      id_14, id_14
  );
  supply1 id_26 = id_19;
  assign id_8 = id_22 - 1'b0;
  always @(id_26) id_22 = 1;
  and (
      id_14,
      id_5,
      id_22,
      id_12,
      id_4,
      id_19,
      id_18,
      id_20,
      id_13,
      id_11,
      id_24,
      id_16,
      id_0,
      id_3,
      id_2,
      id_25,
      id_23,
      id_17
  );
  always disable id_27;
  always @(negedge 1 or posedge 1)
    if (id_16) $display(id_24);
    else begin
      id_20 = 1;
    end
  uwire id_28 = id_25;
endmodule
