--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTREFCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y1.GTREFCLK0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7489 paths analyzed, 3901 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.877ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8 (SLICE_X143Y147.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 1)
  Clock Path Skew:      -0.417ns (1.374 - 1.791)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXDATA8 Tgtpcko_RXDATA        0.955   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X143Y147.A1          net (fanout=1)        6.264   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter<8>
    SLICE_X143Y147.CLK         Tas                   0.050   make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_data_gt<3>
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter<8>_rt
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8
    -------------------------------------------------------  ---------------------------
    Total                                            7.269ns (1.005ns logic, 6.264ns route)
                                                             (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9 (SLICE_X136Y143.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.297ns (Levels of Logic = 1)
  Clock Path Skew:      -0.467ns (1.320 - 1.787)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO9 Tgtpcko_DRPDO         1.438   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X136Y143.A1         net (fanout=1)        5.826   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<25>
    SLICE_X136Y143.CLK        Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1<14>
                                                            make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_255_o_mux_1_OUT161
                                                            make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    ------------------------------------------------------  ---------------------------
    Total                                           7.297ns (1.471ns logic, 5.826ns route)
                                                            (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14 (SLICE_X139Y144.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 1)
  Clock Path Skew:      -0.471ns (1.320 - 1.791)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO14 Tgtpcko_DRPDO         1.438   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X139Y144.D4          net (fanout=1)        5.774   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<14>
    SLICE_X139Y144.CLK         Tas                   0.072   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1<14>
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_255_o_mux_1_OUT61
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14
    -------------------------------------------------------  ---------------------------
    Total                                            7.284ns (1.510ns logic, 5.774ns route)
                                                             (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X146Y131.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.326ns (1.507 - 1.181)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y129.CQ    Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
    SLICE_X146Y131.A3    net (fanout=22)       0.406   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
    SLICE_X146Y131.CLK   Tah         (-Th)     0.090   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_250_o_equal_75_o1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.051ns logic, 0.406ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1 (SLICE_X154Y145.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.330ns (1.517 - 1.187)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y135.AQ    Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<2>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X154Y145.A2    net (fanout=2)        0.517   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<2>
    SLICE_X154Y145.CLK   Tah         (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_RATE_DRP_DONE_GND_253_o_MUX_547_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.089ns logic, 0.517ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X146Y131.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.326ns (1.507 - 1.181)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y129.AQ    Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
    SLICE_X146Y131.A4    net (fanout=22)       0.426   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
    SLICE_X146Y131.CLK   Tah         (-Th)     0.087   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_250_o_equal_75_o1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.077ns logic, 0.426ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y4.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y5.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y6.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 933 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRL14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKL     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRU14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKU     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXREN      Tpcicko_RXRAM         0.587   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ENBWRENL   net (fanout=8)        2.524   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren
    RAMB36_X1Y45.CLKBWRCLKL Trcck_WREN            0.387   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.498ns (0.974ns logic, 2.524ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA57  Tpcicko_TXRAM         0.035   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI3     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<57>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.196ns (-0.261ns logic, 0.457ns route)
                                                          (-133.2% logic, 233.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA59  Tpcicko_TXRAM         0.042   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI5     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<59>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.203ns (-0.254ns logic, 0.457ns route)
                                                          (-125.1% logic, 225.1% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA66  Tpcicko_TXRAM         0.047   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI12    net (fanout=1)        0.455   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<66>
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.206ns (-0.249ns logic, 0.455ns route)
                                                          (-120.9% logic, 220.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X2Y46.CLKARDCLKL
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X2Y46.CLKARDCLKU
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 73938 paths analyzed, 29220 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.802ns.
--------------------------------------------------------------------------------

Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X136Y167.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trn_lnk_up_n_int_i (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trn_lnk_up_n_int_i to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y132.AQ    Tcko                  0.379   trn_lnk_up_n
                                                       trn_lnk_up_n_int_i
    SLICE_X104Y158.D2    net (fanout=411)      1.882   trn_lnk_up_n
    SLICE_X104Y158.D     Tilo                  0.105   theTlpControl/trn_lnk_up_i
                                                       theTlpControl/trn_lnk_up_i1_INV_0
    SLICE_X67Y148.A2     net (fanout=8)        2.404   theTlpControl/trn_lnk_up_i
    SLICE_X67Y148.A      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/local_Reset
                                                       theTlpControl/rx_Itf/MRd_Channel/local_Reset1
    SLICE_X136Y167.SR    net (fanout=80)       2.600   theTlpControl/rx_Itf/MRd_Channel/local_Reset
    SLICE_X136Y167.CLK   Trck                  0.292   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (0.881ns logic, 6.886ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/Memory_Space/MRd_Channel_Rst_i (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/Memory_Space/MRd_Channel_Rst_i to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y148.DQ     Tcko                  0.433   theTlpControl/MRd_Channel_Rst
                                                       theTlpControl/Memory_Space/MRd_Channel_Rst_i
    SLICE_X67Y148.A1     net (fanout=1)        0.547   theTlpControl/MRd_Channel_Rst
    SLICE_X67Y148.A      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/local_Reset
                                                       theTlpControl/rx_Itf/MRd_Channel/local_Reset1
    SLICE_X136Y167.SR    net (fanout=80)       2.600   theTlpControl/rx_Itf/MRd_Channel/local_Reset
    SLICE_X136Y167.CLK   Trck                  0.292   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.830ns logic, 3.147ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118 (SLICE_X122Y168.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trn_lnk_up_n_int_i (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trn_lnk_up_n_int_i to theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y132.AQ    Tcko                  0.379   trn_lnk_up_n
                                                       trn_lnk_up_n_int_i
    SLICE_X104Y158.D2    net (fanout=411)      1.882   trn_lnk_up_n
    SLICE_X104Y158.D     Tilo                  0.105   theTlpControl/trn_lnk_up_i
                                                       theTlpControl/trn_lnk_up_i1_INV_0
    SLICE_X67Y148.A2     net (fanout=8)        2.404   theTlpControl/trn_lnk_up_i
    SLICE_X67Y148.A      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/local_Reset
                                                       theTlpControl/rx_Itf/MRd_Channel/local_Reset1
    SLICE_X122Y168.SR    net (fanout=80)       2.481   theTlpControl/rx_Itf/MRd_Channel/local_Reset
    SLICE_X122Y168.CLK   Trck                  0.331   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (0.920ns logic, 6.767ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/Memory_Space/MRd_Channel_Rst_i (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/Memory_Space/MRd_Channel_Rst_i to theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y148.DQ     Tcko                  0.433   theTlpControl/MRd_Channel_Rst
                                                       theTlpControl/Memory_Space/MRd_Channel_Rst_i
    SLICE_X67Y148.A1     net (fanout=1)        0.547   theTlpControl/MRd_Channel_Rst
    SLICE_X67Y148.A      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/local_Reset
                                                       theTlpControl/rx_Itf/MRd_Channel/local_Reset1
    SLICE_X122Y168.SR    net (fanout=80)       2.481   theTlpControl/rx_Itf/MRd_Channel/local_Reset
    SLICE_X122Y168.CLK   Trck                  0.331   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (0.869ns logic, 3.028ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40 (SLICE_X122Y168.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trn_lnk_up_n_int_i (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trn_lnk_up_n_int_i to theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y132.AQ    Tcko                  0.379   trn_lnk_up_n
                                                       trn_lnk_up_n_int_i
    SLICE_X104Y158.D2    net (fanout=411)      1.882   trn_lnk_up_n
    SLICE_X104Y158.D     Tilo                  0.105   theTlpControl/trn_lnk_up_i
                                                       theTlpControl/trn_lnk_up_i1_INV_0
    SLICE_X67Y148.A2     net (fanout=8)        2.404   theTlpControl/trn_lnk_up_i
    SLICE_X67Y148.A      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/local_Reset
                                                       theTlpControl/rx_Itf/MRd_Channel/local_Reset1
    SLICE_X122Y168.SR    net (fanout=80)       2.481   theTlpControl/rx_Itf/MRd_Channel/local_Reset
    SLICE_X122Y168.CLK   Trck                  0.331   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (0.920ns logic, 6.767ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theTlpControl/Memory_Space/MRd_Channel_Rst_i (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theTlpControl/Memory_Space/MRd_Channel_Rst_i to theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y148.DQ     Tcko                  0.433   theTlpControl/MRd_Channel_Rst
                                                       theTlpControl/Memory_Space/MRd_Channel_Rst_i
    SLICE_X67Y148.A1     net (fanout=1)        0.547   theTlpControl/MRd_Channel_Rst
    SLICE_X67Y148.A      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/local_Reset
                                                       theTlpControl/rx_Itf/MRd_Channel/local_Reset1
    SLICE_X122Y168.SR    net (fanout=80)       2.481   theTlpControl/rx_Itf/MRd_Channel/local_Reset
    SLICE_X122Y168.CLK   Trck                  0.331   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (0.869ns logic, 3.028ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35 (SLICE_X132Y198.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/CplD_Channel/Tag_Map_Clear_i_35 (FF)
  Destination:          theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/CplD_Channel/Tag_Map_Clear_i_35 to theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y198.CQ    Tcko                  0.141   theTlpControl/rx_Itf/Tag_Map_Clear<36>
                                                       theTlpControl/rx_Itf/CplD_Channel/Tag_Map_Clear_i_35
    SLICE_X132Y198.B6    net (fanout=1)        0.053   theTlpControl/rx_Itf/Tag_Map_Clear<35>
    SLICE_X132Y198.CLK   Tah         (-Th)     0.076   theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits<37>
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/Mmux_Tag_Map_Bits[35]_PWR_94_o_MUX_2166_o11
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.065ns logic, 0.053ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3 (SLICE_X100Y175.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex_3 (FF)
  Destination:          theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex_3 to theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y175.CQ    Tcko                  0.141   theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex<4>
                                                       theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex_3
    SLICE_X100Y175.B6    net (fanout=1)        0.053   theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex<3>
    SLICE_X100Y175.CLK   Tah         (-Th)     0.076   theTlpControl/Regs_WrAddrB<4>
                                                       theTlpControl/rx_Itf/CplD_Channel/mux36191
                                                       theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.065ns logic, 0.053ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/Trn_Qout_reg_28 (SLICE_X116Y143.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/Irpt_Qout_to_TLP_28 (FF)
  Destination:          theTlpControl/tx_Itf/Trn_Qout_reg_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/Irpt_Qout_to_TLP_28 to theTlpControl/tx_Itf/Trn_Qout_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y143.CQ    Tcko                  0.141   theTlpControl/tx_Itf/Irpt_Qout_to_TLP<30>
                                                       theTlpControl/tx_Itf/Irpt_Qout_to_TLP_28
    SLICE_X116Y143.A6    net (fanout=1)        0.055   theTlpControl/tx_Itf/Irpt_Qout_to_TLP<28>
    SLICE_X116Y143.CLK   Tah         (-Th)     0.075   theTlpControl/tx_Itf/Trn_Qout_reg<31>
                                                       theTlpControl/tx_Itf/Trn_Qout_wire<28>1
                                                       theTlpControl/tx_Itf/Trn_Qout_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.066ns logic, 0.055ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Location pin: RAMB36_X6Y26.CLKARDCLKU
  Clock network: trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 726 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.307ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y7.RXRATE0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          16.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (1.673 - 1.485)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X154Y140.AQ            Tcko                  0.433   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<0>
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y7.RXRATE0   net (fanout=3)        6.299   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<0>
    GTPE2_CHANNEL_X0Y7.RXUSRCLK2 Tgtpcck_RXRATE        0.572   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              7.304ns (1.005ns logic, 6.299ns route)
                                                               (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y7.TXRATE0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          16.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (1.673 - 1.485)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X154Y140.AQ            Tcko                  0.433   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<0>
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y7.TXRATE0   net (fanout=3)        6.299   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<0>
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2 Tgtpcck_TXRATE        0.572   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              7.304ns (1.005ns logic, 6.299ns route)
                                                               (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y6.TXRATE0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          16.000ns
  Data Path Delay:      7.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (1.667 - 1.476)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X141Y135.AQ            Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<3>
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y6.TXRATE0   net (fanout=3)        6.265   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<3>
    GTPE2_CHANNEL_X0Y6.TXUSRCLK2 Tgtpcck_TXRATE        0.572   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              7.216ns (0.951ns logic, 6.265ns route)
                                                               (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (SLICE_X151Y138.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.013ns (0.071 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y138.BQ    Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2
    SLICE_X151Y138.D6    net (fanout=1)        0.051   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2
    SLICE_X151Y138.CLK   Tah         (-Th)     0.047   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_glue_set
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.117ns logic, 0.051ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (SLICE_X140Y130.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.013ns (0.071 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y130.AQ    Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X140Y130.A5    net (fanout=18)       0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X140Y130.CLK   Tah         (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_glue_set
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.066ns logic, 0.141ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone (SLICE_X148Y136.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.013ns (0.071 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y136.BQ    Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X148Y136.C6    net (fanout=17)       0.148   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
    SLICE_X148Y136.CLK   Tah         (-Th)     0.076   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone_glue_set
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.065ns logic, 0.148ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userclk_200MHz_p = PERIOD TIMEGRP "userclk_200MHz_p" 200 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_userclk_200MHz_p = PERIOD TIMEGRP "userclk_200MHz_p" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: ad9467_1/delay_rst_cnt<3>/CLK
  Logical resource: ad9467_1/delay_rst_cnt_0/CK
  Location pin: SLICE_X162Y122.CLK
  Clock network: clk_200MHz
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: ad9467_1/delay_rst_cnt<3>/CLK
  Logical resource: ad9467_1/delay_rst_cnt_0/CK
  Location pin: SLICE_X162Y122.CLK
  Clock network: clk_200MHz
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: ad9467_1/delay_rst_cnt<3>/CLK
  Logical resource: ad9467_1/delay_rst_cnt_0/CK
  Location pin: SLICE_X162Y122.CLK
  Clock network: clk_200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userclk_200MHz_n = PERIOD TIMEGRP "userclk_200MHz_n" 200 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.842ns.
--------------------------------------------------------------------------------

Paths for end point ad9467_1/i_delayctrl_rst_reg (SLICE_X163Y123.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/delay_rst_cnt_7 (FF)
  Destination:          ad9467_1/i_delayctrl_rst_reg (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 0.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/delay_rst_cnt_7 to ad9467_1/i_delayctrl_rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y123.DQ    Tcko                  0.433   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/delay_rst_cnt_7
    SLICE_X163Y123.A1    net (fanout=2)        0.558   ad9467_1/delay_rst_cnt<7>
    SLICE_X163Y123.A     Tilo                  0.105   ad9467_1/delay_rst_s
                                                       ad9467_1/delay_preset_s1_INV_0
    SLICE_X163Y123.SR    net (fanout=3)        0.419   ad9467_1/delay_preset_s
    SLICE_X163Y123.CLK   Trck                  0.292   ad9467_1/delay_rst_s
                                                       ad9467_1/i_delayctrl_rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.830ns logic, 0.977ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/delay_rst_cnt_7 (SLICE_X162Y123.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/delay_rst_cnt_1 (FF)
  Destination:          ad9467_1/delay_rst_cnt_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.682ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 0.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/delay_rst_cnt_1 to ad9467_1/delay_rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.BQ    Tcko                  0.433   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_1
    SLICE_X162Y122.B2    net (fanout=1)        0.540   ad9467_1/delay_rst_cnt<1>
    SLICE_X162Y122.COUT  Topcyb                0.549   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt<1>_rt
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CIN   net (fanout=1)        0.000   ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CLK   Tcinck                0.160   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/Mcount_delay_rst_cnt_xor<7>
                                                       ad9467_1/delay_rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (1.142ns logic, 0.540ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/delay_rst_cnt_2 (FF)
  Destination:          ad9467_1/delay_rst_cnt_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 0.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/delay_rst_cnt_2 to ad9467_1/delay_rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.CQ    Tcko                  0.433   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_2
    SLICE_X162Y122.C2    net (fanout=1)        0.542   ad9467_1/delay_rst_cnt<2>
    SLICE_X162Y122.COUT  Topcyc                0.421   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt<2>_rt
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CIN   net (fanout=1)        0.000   ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CLK   Tcinck                0.160   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/Mcount_delay_rst_cnt_xor<7>
                                                       ad9467_1/delay_rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (1.014ns logic, 0.542ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/delay_rst_cnt_0 (FF)
  Destination:          ad9467_1/delay_rst_cnt_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.536ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 0.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/delay_rst_cnt_0 to ad9467_1/delay_rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.AQ    Tcko                  0.433   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_0
    SLICE_X162Y122.A3    net (fanout=1)        0.415   ad9467_1/delay_rst_cnt<0>
    SLICE_X162Y122.COUT  Topcya                0.528   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/Mcount_delay_rst_cnt_lut<0>_INV_0
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CIN   net (fanout=1)        0.000   ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CLK   Tcinck                0.160   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/Mcount_delay_rst_cnt_xor<7>
                                                       ad9467_1/delay_rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (1.121ns logic, 0.415ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/delay_rst_cnt_5 (SLICE_X162Y123.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/delay_rst_cnt_1 (FF)
  Destination:          ad9467_1/delay_rst_cnt_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.678ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 0.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/delay_rst_cnt_1 to ad9467_1/delay_rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.BQ    Tcko                  0.433   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_1
    SLICE_X162Y122.B2    net (fanout=1)        0.540   ad9467_1/delay_rst_cnt<1>
    SLICE_X162Y122.COUT  Topcyb                0.549   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt<1>_rt
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CIN   net (fanout=1)        0.000   ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CLK   Tcinck                0.156   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/Mcount_delay_rst_cnt_xor<7>
                                                       ad9467_1/delay_rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (1.138ns logic, 0.540ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/delay_rst_cnt_2 (FF)
  Destination:          ad9467_1/delay_rst_cnt_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 0.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/delay_rst_cnt_2 to ad9467_1/delay_rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.CQ    Tcko                  0.433   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_2
    SLICE_X162Y122.C2    net (fanout=1)        0.542   ad9467_1/delay_rst_cnt<2>
    SLICE_X162Y122.COUT  Topcyc                0.421   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt<2>_rt
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CIN   net (fanout=1)        0.000   ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CLK   Tcinck                0.156   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/Mcount_delay_rst_cnt_xor<7>
                                                       ad9467_1/delay_rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (1.010ns logic, 0.542ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9467_1/delay_rst_cnt_0 (FF)
  Destination:          ad9467_1/delay_rst_cnt_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 0.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9467_1/delay_rst_cnt_0 to ad9467_1/delay_rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.AQ    Tcko                  0.433   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_0
    SLICE_X162Y122.A3    net (fanout=1)        0.415   ad9467_1/delay_rst_cnt<0>
    SLICE_X162Y122.COUT  Topcya                0.528   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/Mcount_delay_rst_cnt_lut<0>_INV_0
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CIN   net (fanout=1)        0.000   ad9467_1/Mcount_delay_rst_cnt_cy<3>
    SLICE_X162Y123.CLK   Tcinck                0.156   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/Mcount_delay_rst_cnt_xor<7>
                                                       ad9467_1/delay_rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (1.117ns logic, 0.415ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_userclk_200MHz_n = PERIOD TIMEGRP "userclk_200MHz_n" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ad9467_1/delay_rst_cnt_3 (SLICE_X162Y122.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/delay_rst_cnt_3 (FF)
  Destination:          ad9467_1/delay_rst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 5.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/delay_rst_cnt_3 to ad9467_1/delay_rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.DQ    Tcko                  0.164   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_3
    SLICE_X162Y122.D3    net (fanout=1)        0.136   ad9467_1/delay_rst_cnt<3>
    SLICE_X162Y122.CLK   Tah         (-Th)     0.025   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt<3>_rt
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
                                                       ad9467_1/delay_rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.139ns logic, 0.136ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/delay_rst_cnt_7 (SLICE_X162Y123.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/delay_rst_cnt_7 (FF)
  Destination:          ad9467_1/delay_rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 5.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/delay_rst_cnt_7 to ad9467_1/delay_rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y123.DQ    Tcko                  0.164   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/delay_rst_cnt_7
    SLICE_X162Y123.D3    net (fanout=2)        0.147   ad9467_1/delay_rst_cnt<7>
    SLICE_X162Y123.CLK   Tah         (-Th)     0.025   ad9467_1/delay_rst_cnt<7>
                                                       ad9467_1/delay_rst_cnt<7>_rt
                                                       ad9467_1/Mcount_delay_rst_cnt_xor<7>
                                                       ad9467_1/delay_rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.139ns logic, 0.147ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/delay_rst_cnt_0 (SLICE_X162Y122.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/delay_rst_cnt_0 (FF)
  Destination:          ad9467_1/delay_rst_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200MHz rising at 5.000ns
  Destination Clock:    clk_200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/delay_rst_cnt_0 to ad9467_1/delay_rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y122.AQ    Tcko                  0.164   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/delay_rst_cnt_0
    SLICE_X162Y122.A3    net (fanout=1)        0.162   ad9467_1/delay_rst_cnt<0>
    SLICE_X162Y122.CLK   Tah         (-Th)     0.019   ad9467_1/delay_rst_cnt<3>
                                                       ad9467_1/Mcount_delay_rst_cnt_lut<0>_INV_0
                                                       ad9467_1/Mcount_delay_rst_cnt_cy<3>
                                                       ad9467_1/delay_rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.145ns logic, 0.162ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_userclk_200MHz_n = PERIOD TIMEGRP "userclk_200MHz_n" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: ad9467_1/delay_rst_cnt<3>/CLK
  Logical resource: ad9467_1/delay_rst_cnt_0/CK
  Location pin: SLICE_X162Y122.CLK
  Clock network: clk_200MHz
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: ad9467_1/delay_rst_cnt<3>/CLK
  Logical resource: ad9467_1/delay_rst_cnt_0/CK
  Location pin: SLICE_X162Y122.CLK
  Clock network: clk_200MHz
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: ad9467_1/delay_rst_cnt<3>/CLK
  Logical resource: ad9467_1/delay_rst_cnt_0/CK
  Location pin: SLICE_X162Y122.CLK
  Clock network: clk_200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.170ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y30.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y30.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y23.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27156 paths analyzed, 2846 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.161ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y31.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (1.317 - 1.429)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X116Y103.CMUX         Tshcko                0.525   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7
    RAMB36_X3Y31.ADDRARDADDRL10 net (fanout=116)      5.999   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
    RAMB36_X3Y31.CLKARDCLKL     Trcck_ADDRA           0.490   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.014ns (1.015ns logic, 5.999ns route)
                                                              (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y31.ADDRARDADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (1.317 - 1.429)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X116Y103.CMUX         Tshcko                0.525   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7
    RAMB36_X3Y31.ADDRARDADDRU10 net (fanout=116)      5.999   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
    RAMB36_X3Y31.CLKARDCLKU     Trcck_ADDRA           0.490   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.014ns (1.015ns logic, 5.999ns route)
                                                              (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y31.ADDRARDADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.921ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (1.317 - 1.429)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X116Y103.DMUX        Tshcko                0.527   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
    RAMB36_X3Y31.ADDRARDADDRL9 net (fanout=115)      5.904   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>
    RAMB36_X3Y31.CLKARDCLKL    Trcck_ADDRA           0.490   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            6.921ns (1.017ns logic, 5.904ns route)
                                                             (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14 (SLICE_X116Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_14 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fifowr_clk rising at 10.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_14 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y104.CQ    Tcko                  0.164   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_14
    SLICE_X116Y104.CX    net (fanout=3)        0.077   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<14>
    SLICE_X116Y104.CLK   Tckdi       (-Th)     0.064   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.100ns logic, 0.077ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X106Y95.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fifowr_clk rising at 10.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y95.AQ     Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X106Y95.CX     net (fanout=1)        0.112   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X106Y95.CLK    Tckdi       (-Th)     0.070   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.071ns logic, 0.112ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (SLICE_X110Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.333ns (0.876 - 0.543)
  Source Clock:         fifowr_clk rising at 10.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y105.DQ    Tcko                  0.164   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X110Y90.C5     net (fanout=116)      0.410   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
    SLICE_X110Y90.CLK    Tah         (-Th)     0.056   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5]_XOR_13_o_xo<0>1
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.108ns logic, 0.410ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y30.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y30.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y23.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.042ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.603ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Arrival 2:            1.276ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|        83086|
| TS_CLK_125                    |      8.000ns|      7.877ns|          N/A|            0|            0|         7489|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
| TS_CLK_USERCLK                |      8.000ns|      4.000ns|      3.654ns|            0|            0|          933|          726|
|  TS_PIPE_RATE                 |     16.000ns|      7.307ns|          N/A|            0|            0|          726|            0|
| TS_CLK_USERCLK2               |      8.000ns|      7.802ns|          N/A|            0|            0|        73938|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc_clk_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    7.161|         |         |         |
adc_clk_in_p   |    7.161|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_clk_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    7.161|         |         |         |
adc_clk_in_p   |    7.161|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 110287 paths, 0 nets, and 40931 connections

Design statistics:
   Minimum period:   7.877ns{1}   (Maximum frequency: 126.952MHz)
   Maximum path delay from/to any node:   7.307ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 24 23:38:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 914 MB



