Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Study/AUT/Term6/Computer Architecture/Project/project_files/TB_FSM_isim_beh.exe -prj D:/Study/AUT/Term6/Computer Architecture/Project/project_files/TB_FSM_beh.prj work.TB_FSM 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/ha.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/fa.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/CAS.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/BlockY.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/BlockX.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/SQR.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/MLP.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/ROM.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/RAM.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/ALU.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/state_machine.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Project/project_files/TB_FSM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ROM [rom_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity HA [ha_default]
Compiling architecture behavioral of entity FA [fa_default]
Compiling architecture behavioral of entity MLP [mlp_default]
Compiling architecture behavioral of entity CAS [cas_default]
Compiling architecture behavioral of entity BlockX [blockx_default]
Compiling architecture behavioral of entity BlockY [blocky_default]
Compiling architecture behavioral of entity SQR [sqr_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity state_machine [state_machine_default]
Compiling architecture behavior of entity tb_fsm
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable D:/Study/AUT/Term6/Computer Architecture/Project/project_files/TB_FSM_isim_beh.exe
Fuse Memory Usage: 38244 KB
Fuse CPU Usage: 1264 ms
