
FXpedal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000260c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002794  08002794  00003794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027d4  080027d4  00004064  2**0
                  CONTENTS
  4 .ARM          00000000  080027d4  080027d4  00004064  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027d4  080027d4  00004064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027d4  080027d4  000037d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080027d8  080027d8  000037d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080027dc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000064  08002840  00004064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  08002840  000041f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000617d  00000000  00000000  00004094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000170e  00000000  00000000  0000a211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  0000b920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004d3  00000000  00000000  0000bfe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025e5a  00000000  00000000  0000c4b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000092b4  00000000  00000000  0003230d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2b65  00000000  00000000  0003b5c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e126  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b84  00000000  00000000  0011e16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0011fcf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000064 	.word	0x20000064
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800277c 	.word	0x0800277c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000068 	.word	0x20000068
 80001c4:	0800277c 	.word	0x0800277c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <ADC_init>:
 * Single Conversion, initiated with SC Bit
 * Using sampler; Hold timer with sample time of 2.5 clocks
 * 12-bit Conversion using 3.3V Reference
 * Configure analog input pin
 */
void ADC_init() {
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
	/* Configure Analog Input Pin for Channel 1 (PC0) */
	/* Enable GPIOC Clock */
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 8000a0a:	4b6c      	ldr	r3, [pc, #432]	@ (8000bbc <ADC_init+0x1b8>)
 8000a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0e:	4a6b      	ldr	r2, [pc, #428]	@ (8000bbc <ADC_init+0x1b8>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
	/* Configure PC0 to be PP, No PUPDR, and High-Speed */
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT0;
 8000a16:	4b6a      	ldr	r3, [pc, #424]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	4a69      	ldr	r2, [pc, #420]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a1c:	f023 0301 	bic.w	r3, r3, #1
 8000a20:	6053      	str	r3, [r2, #4]
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPD0;
 8000a22:	4b67      	ldr	r3, [pc, #412]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	4a66      	ldr	r2, [pc, #408]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a28:	f023 0303 	bic.w	r3, r3, #3
 8000a2c:	60d3      	str	r3, [r2, #12]
	GPIOC->OSPEEDR |= GPIO_OSPEEDR_OSPEED0;
 8000a2e:	4b64      	ldr	r3, [pc, #400]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	4a63      	ldr	r2, [pc, #396]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a34:	f043 0303 	orr.w	r3, r3, #3
 8000a38:	6093      	str	r3, [r2, #8]
	/* Set GPIO to Analog Mode for ADC (11) */
	GPIOC->MODER |= GPIO_MODER_MODE0;
 8000a3a:	4b61      	ldr	r3, [pc, #388]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a60      	ldr	r2, [pc, #384]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a40:	f043 0303 	orr.w	r3, r3, #3
 8000a44:	6013      	str	r3, [r2, #0]
	/* Connect Analog Switch to the ADC Input (1) */
	GPIOC->ASCR |= GPIO_ASCR_ASC0;
 8000a46:	4b5e      	ldr	r3, [pc, #376]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a4a:	4a5d      	ldr	r2, [pc, #372]	@ (8000bc0 <ADC_init+0x1bc>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	62d3      	str	r3, [r2, #44]	@ 0x2c

	/* Enable 48MHz ADC Clock and set to Synchronous Mode */
	RCC->AHB2ENR |= RCC_AHB2ENR_ADCEN;
 8000a52:	4b5a      	ldr	r3, [pc, #360]	@ (8000bbc <ADC_init+0x1b8>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a59      	ldr	r2, [pc, #356]	@ (8000bbc <ADC_init+0x1b8>)
 8000a58:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
	ADC123_COMMON->CCR |= ADC_CCR_CKMODE;
 8000a5e:	4b59      	ldr	r3, [pc, #356]	@ (8000bc4 <ADC_init+0x1c0>)
 8000a60:	689b      	ldr	r3, [r3, #8]
 8000a62:	4a58      	ldr	r2, [pc, #352]	@ (8000bc4 <ADC_init+0x1c0>)
 8000a64:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000a68:	6093      	str	r3, [r2, #8]

	/* Power Up ADC (Turn off Deep Power Down Mode) */
	ADC1->CR &= ~ADC_CR_DEEPPWD;
 8000a6a:	4b57      	ldr	r3, [pc, #348]	@ (8000bc8 <ADC_init+0x1c4>)
 8000a6c:	689b      	ldr	r3, [r3, #8]
 8000a6e:	4a56      	ldr	r2, [pc, #344]	@ (8000bc8 <ADC_init+0x1c4>)
 8000a70:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000a74:	6093      	str	r3, [r2, #8]
	/* Enable Voltage Regulator */
	ADC1->CR |= ADC_CR_ADVREGEN;
 8000a76:	4b54      	ldr	r3, [pc, #336]	@ (8000bc8 <ADC_init+0x1c4>)
 8000a78:	689b      	ldr	r3, [r3, #8]
 8000a7a:	4a53      	ldr	r2, [pc, #332]	@ (8000bc8 <ADC_init+0x1c4>)
 8000a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a80:	6093      	str	r3, [r2, #8]
	/* Wait 20 us to ensure regulator startup time has elapsed */
	for (uint8_t i = 0; i < TWENTYU_DELAY; i++);
 8000a82:	2300      	movs	r3, #0
 8000a84:	71fb      	strb	r3, [r7, #7]
 8000a86:	e002      	b.n	8000a8e <ADC_init+0x8a>
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	71fb      	strb	r3, [r7, #7]
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	2b4f      	cmp	r3, #79	@ 0x4f
 8000a92:	d9f9      	bls.n	8000a88 <ADC_init+0x84>
	while (!(ADC1->CR & ADC_CR_ADVREGEN));
 8000a94:	bf00      	nop
 8000a96:	4b4c      	ldr	r3, [pc, #304]	@ (8000bc8 <ADC_init+0x1c4>)
 8000a98:	689b      	ldr	r3, [r3, #8]
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d0f9      	beq.n	8000a96 <ADC_init+0x92>

	/* Ensure ADC is Disabled*/
	ADC1->CR &= ~ADC_CR_ADEN;
 8000aa2:	4b49      	ldr	r3, [pc, #292]	@ (8000bc8 <ADC_init+0x1c4>)
 8000aa4:	689b      	ldr	r3, [r3, #8]
 8000aa6:	4a48      	ldr	r2, [pc, #288]	@ (8000bc8 <ADC_init+0x1c4>)
 8000aa8:	f023 0301 	bic.w	r3, r3, #1
 8000aac:	6093      	str	r3, [r2, #8]

	/* Select Input Mode for Calibration (Single-ended Input [0]) */
	ADC1->CR &= ~ADC_CR_ADCALDIF;
 8000aae:	4b46      	ldr	r3, [pc, #280]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	4a45      	ldr	r2, [pc, #276]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ab4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000ab8:	6093      	str	r3, [r2, #8]
	/* Calibrate ADC and Wait Until Complete (ADCAL returns to 0) */
	ADC1->CR |= ADC_CR_ADCAL;
 8000aba:	4b43      	ldr	r3, [pc, #268]	@ (8000bc8 <ADC_init+0x1c4>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	4a42      	ldr	r2, [pc, #264]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ac0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ac4:	6093      	str	r3, [r2, #8]
	while (ADC1->CR & ADC_CR_ADCAL);
 8000ac6:	bf00      	nop
 8000ac8:	4b3f      	ldr	r3, [pc, #252]	@ (8000bc8 <ADC_init+0x1c4>)
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	dbfb      	blt.n	8000ac8 <ADC_init+0xc4>

	/* Set Channel 1 (PC0) as Single-ended Mode (0) */
	ADC1->DIFSEL &= ~ADC_DIFSEL_DIFSEL_1;
 8000ad0:	4b3d      	ldr	r3, [pc, #244]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ad2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8000ad6:	4a3c      	ldr	r2, [pc, #240]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ad8:	f023 0302 	bic.w	r3, r3, #2
 8000adc:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

	/* Configure ADC1 (Clear ADSTART Initially) */
	ADC1->CR &= ~ADC_CR_ADSTART;
 8000ae0:	4b39      	ldr	r3, [pc, #228]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	4a38      	ldr	r2, [pc, #224]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ae6:	f023 0304 	bic.w	r3, r3, #4
 8000aea:	6093      	str	r3, [r2, #8]
	/* Set to Continuous Conversion Mode (1) */
	ADC1->CFGR |= ADC_CFGR_CONT;
 8000aec:	4b36      	ldr	r3, [pc, #216]	@ (8000bc8 <ADC_init+0x1c4>)
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	4a35      	ldr	r2, [pc, #212]	@ (8000bc8 <ADC_init+0x1c4>)
 8000af2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000af6:	60d3      	str	r3, [r2, #12]
	/* Set to Right-Aligned Data (0) */
	ADC1->CFGR &= ~ADC_CFGR_ALIGN;
 8000af8:	4b33      	ldr	r3, [pc, #204]	@ (8000bc8 <ADC_init+0x1c4>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	4a32      	ldr	r2, [pc, #200]	@ (8000bc8 <ADC_init+0x1c4>)
 8000afe:	f023 0320 	bic.w	r3, r3, #32
 8000b02:	60d3      	str	r3, [r2, #12]
	/* Set to 12-bit Resolution (00) */
	ADC1->CFGR &= ~ADC_CFGR_RES;
 8000b04:	4b30      	ldr	r3, [pc, #192]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	4a2f      	ldr	r2, [pc, #188]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b0a:	f023 0318 	bic.w	r3, r3, #24
 8000b0e:	60d3      	str	r3, [r2, #12]
	/* Set Channel 1 as a Single Regular Sequence (1) */
	ADC1->SQR1 |= ADC_SQR1_SQ1_0;
 8000b10:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b14:	4a2c      	ldr	r2, [pc, #176]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b1a:	6313      	str	r3, [r2, #48]	@ 0x30
	/* Set Sample Time to 92.5 Clocks to Channel 1 (101) */
	ADC1->SMPR1 &= ~ADC_SMPR1_SMP1;
 8000b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b1e:	695b      	ldr	r3, [r3, #20]
 8000b20:	4a29      	ldr	r2, [pc, #164]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b22:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000b26:	6153      	str	r3, [r2, #20]
	ADC1->SMPR1 |= (0b101 << ADC_SMPR1_SMP1_Pos);
 8000b28:	4b27      	ldr	r3, [pc, #156]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b2a:	695b      	ldr	r3, [r3, #20]
 8000b2c:	4a26      	ldr	r2, [pc, #152]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b2e:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8000b32:	6153      	str	r3, [r2, #20]

	/* Configure ADC1 to Receive Trigger from TIM6_TRGO (1101) */
	ADC1->CFGR &= ~ADC_CFGR_EXTSEL;
 8000b34:	4b24      	ldr	r3, [pc, #144]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	4a23      	ldr	r2, [pc, #140]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b3a:	f423 7370 	bic.w	r3, r3, #960	@ 0x3c0
 8000b3e:	60d3      	str	r3, [r2, #12]
	ADC1->CFGR |= (0b1101 << ADC_CFGR_EXTSEL_Pos);
 8000b40:	4b21      	ldr	r3, [pc, #132]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	4a20      	ldr	r2, [pc, #128]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b46:	f443 7350 	orr.w	r3, r3, #832	@ 0x340
 8000b4a:	60d3      	str	r3, [r2, #12]
	/* Allow Conversions to be Set by Rising Edge of TIM6_TRGO (01) */
	ADC1->CFGR &= ~ADC_CFGR_EXTEN;
 8000b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	4a1d      	ldr	r2, [pc, #116]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b52:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000b56:	60d3      	str	r3, [r2, #12]
	ADC1->CFGR |= ADC_CFGR_EXTEN_0;
 8000b58:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b62:	60d3      	str	r3, [r2, #12]

	/* Clear ADC Ready Flag (Write 1 to Bit), Then Enable ADC */
	ADC1->ISR |= ADC_ISR_ADRDY;
 8000b64:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a17      	ldr	r2, [pc, #92]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b6a:	f043 0301 	orr.w	r3, r3, #1
 8000b6e:	6013      	str	r3, [r2, #0]
	ADC1->CR &= ~ADC_CR_ADDIS;
 8000b70:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	4a14      	ldr	r2, [pc, #80]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b76:	f023 0302 	bic.w	r3, r3, #2
 8000b7a:	6093      	str	r3, [r2, #8]
	ADC1->CR |= ADC_CR_ADEN;
 8000b7c:	4b12      	ldr	r3, [pc, #72]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	4a11      	ldr	r2, [pc, #68]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b82:	f043 0301 	orr.w	r3, r3, #1
 8000b86:	6093      	str	r3, [r2, #8]
	/* Hardware Sets ADRDY Flag; Wait for Bit to be Set */
	while(!(ADC1->ISR & ADC_ISR_ADRDY));
 8000b88:	bf00      	nop
 8000b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d0f9      	beq.n	8000b8a <ADC_init+0x186>

	/* Enable ADC DMA Transfer */
	ADC1->CFGR |= ADC_CFGR_DMAEN;
 8000b96:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b98:	68db      	ldr	r3, [r3, #12]
 8000b9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc8 <ADC_init+0x1c4>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	60d3      	str	r3, [r2, #12]
	ADC1->CFGR |= ADC_CFGR_DMACFG;
 8000ba2:	4b09      	ldr	r3, [pc, #36]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ba4:	68db      	ldr	r3, [r3, #12]
 8000ba6:	4a08      	ldr	r2, [pc, #32]	@ (8000bc8 <ADC_init+0x1c4>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	60d3      	str	r3, [r2, #12]
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	48000800 	.word	0x48000800
 8000bc4:	50040300 	.word	0x50040300
 8000bc8:	50040000 	.word	0x50040000

08000bcc <ADC_collect>:

/* Begin Continuous Conversion
 * Sets ADSTART to Begin a New Conversion Sample
 * ADSTART is cleared by hardware when initiated
 */
void ADC_collect(void) {
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
	/* Begin ADC Conversion */
	ADC1->CR |= ADC_CR_ADSTART;
 8000bd0:	4b05      	ldr	r3, [pc, #20]	@ (8000be8 <ADC_collect+0x1c>)
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	4a04      	ldr	r2, [pc, #16]	@ (8000be8 <ADC_collect+0x1c>)
 8000bd6:	f043 0304 	orr.w	r3, r3, #4
 8000bda:	6093      	str	r3, [r2, #8]
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	50040000 	.word	0x50040000

08000bec <DAC_init>:

/* Initialize and Configure DAC1 Peripheral */
/* Pins Used:
 * GPIOA - PA4
 */
void DAC_init() {
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
	/* Enable Clock Register for GPIOA and DAC1 */
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000bf0:	4b32      	ldr	r3, [pc, #200]	@ (8000cbc <DAC_init+0xd0>)
 8000bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf4:	4a31      	ldr	r2, [pc, #196]	@ (8000cbc <DAC_init+0xd0>)
 8000bf6:	f043 0301 	orr.w	r3, r3, #1
 8000bfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB1ENR1 |= RCC_APB1ENR1_DAC1EN;
 8000bfc:	4b2f      	ldr	r3, [pc, #188]	@ (8000cbc <DAC_init+0xd0>)
 8000bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c00:	4a2e      	ldr	r2, [pc, #184]	@ (8000cbc <DAC_init+0xd0>)
 8000c02:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000c06:	6593      	str	r3, [r2, #88]	@ 0x58

	/* Initialize GPIOA for DAC1_CH1 */
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT4;		// OTYPE - PP (0)
 8000c08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c12:	f023 0310 	bic.w	r3, r3, #16
 8000c16:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPD4;
 8000c18:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c1c:	68db      	ldr	r3, [r3, #12]
 8000c1e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000c26:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPD4_1; 	// PUPD - PD (10)
 8000c28:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c36:	60d3      	str	r3, [r2, #12]
	GPIOA->OSPEEDR |= GPIO_OSPEEDR_OSPEED4;	// OSPEED - High-Speed (11)
 8000c38:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c42:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000c46:	6093      	str	r3, [r2, #8]
	GPIOA->MODER |= GPIO_MODER_MODE4;		// Alt. Func. - Analog (11)
 8000c48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c52:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000c56:	6013      	str	r3, [r2, #0]
	GPIOA->ASCR &= ~GPIO_ASCR_ASC4;			// ASC - Output (0)
 8000c58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c5e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c62:	f023 0310 	bic.w	r3, r3, #16
 8000c66:	62d3      	str	r3, [r2, #44]	@ 0x2c

	/* Ensure DAC1_CH1 is Disabled */
	DAC1->CR &= ~DAC_CR_EN1;
 8000c68:	4b15      	ldr	r3, [pc, #84]	@ (8000cc0 <DAC_init+0xd4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a14      	ldr	r2, [pc, #80]	@ (8000cc0 <DAC_init+0xd4>)
 8000c6e:	f023 0301 	bic.w	r3, r3, #1
 8000c72:	6013      	str	r3, [r2, #0]

	/* Enable DAC1_CH1 Output Buffer to Reduce Issues with Impedance Matching */
	DAC1->MCR &= ~DAC_MCR_MODE1;
 8000c74:	4b12      	ldr	r3, [pc, #72]	@ (8000cc0 <DAC_init+0xd4>)
 8000c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c78:	4a11      	ldr	r2, [pc, #68]	@ (8000cc0 <DAC_init+0xd4>)
 8000c7a:	f023 0307 	bic.w	r3, r3, #7
 8000c7e:	63d3      	str	r3, [r2, #60]	@ 0x3c

	/* Enable TIM6_TRGO Trigger on Channel 1 (000) */
	DAC1->CR &= ~DAC_CR_TSEL1;
 8000c80:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc0 <DAC_init+0xd4>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0e      	ldr	r2, [pc, #56]	@ (8000cc0 <DAC_init+0xd4>)
 8000c86:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000c8a:	6013      	str	r3, [r2, #0]

	/* Enable DAC1 Channel 1 */
	DAC1->CR |= DAC_CR_EN1;
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <DAC_init+0xd4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc0 <DAC_init+0xd4>)
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	6013      	str	r3, [r2, #0]
	DAC1->CR |= DAC_CR_TEN1;
 8000c98:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <DAC_init+0xd4>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a08      	ldr	r2, [pc, #32]	@ (8000cc0 <DAC_init+0xd4>)
 8000c9e:	f043 0304 	orr.w	r3, r3, #4
 8000ca2:	6013      	str	r3, [r2, #0]

	/* Enable DAC1 Channel 1 DMA Transfer */
	DAC1->CR |= DAC_CR_DMAEN1;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <DAC_init+0xd4>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a05      	ldr	r2, [pc, #20]	@ (8000cc0 <DAC_init+0xd4>)
 8000caa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cae:	6013      	str	r3, [r2, #0]


}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40007400 	.word	0x40007400

08000cc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	db0b      	blt.n	8000cee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	f003 021f 	and.w	r2, r3, #31
 8000cdc:	4907      	ldr	r1, [pc, #28]	@ (8000cfc <__NVIC_EnableIRQ+0x38>)
 8000cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce2:	095b      	lsrs	r3, r3, #5
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	e000e100 	.word	0xe000e100

08000d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db0a      	blt.n	8000d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	490c      	ldr	r1, [pc, #48]	@ (8000d4c <__NVIC_SetPriority+0x4c>)
 8000d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	b2d2      	uxtb	r2, r2
 8000d22:	440b      	add	r3, r1
 8000d24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d28:	e00a      	b.n	8000d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4908      	ldr	r1, [pc, #32]	@ (8000d50 <__NVIC_SetPriority+0x50>)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	3b04      	subs	r3, #4
 8000d38:	0112      	lsls	r2, r2, #4
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	761a      	strb	r2, [r3, #24]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000e100 	.word	0xe000e100
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <DMA_init>:
/* Initialize DMA Peripheral-to-Memory
 * / Memory-to-Peripheral Transfer */
/* ADC to DAC DMA Transfer, using Circular Buffer
 * ADC1: Channel 1
 * DAC1: Channel 1*/
void DMA_init(int16_t *inBuff, int16_t *outBuff, uint16_t buff_size) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	4613      	mov	r3, r2
 8000d60:	80fb      	strh	r3, [r7, #6]
	/* Initialize Clock for DMA1/2 */
	RCC->AHB1ENR |= (RCC_AHB1ENR_DMA1EN | RCC_AHB1ENR_DMA2EN);
 8000d62:	4b6b      	ldr	r3, [pc, #428]	@ (8000f10 <DMA_init+0x1bc>)
 8000d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d66:	4a6a      	ldr	r2, [pc, #424]	@ (8000f10 <DMA_init+0x1bc>)
 8000d68:	f043 0303 	orr.w	r3, r3, #3
 8000d6c:	6493      	str	r3, [r2, #72]	@ 0x48

	/* Disable DMA1 Channel 1/DMA2 Channel 4 to Configure */
	DMA1_Channel1->CCR &= ~DMA_CCR_EN;
 8000d6e:	4b69      	ldr	r3, [pc, #420]	@ (8000f14 <DMA_init+0x1c0>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a68      	ldr	r2, [pc, #416]	@ (8000f14 <DMA_init+0x1c0>)
 8000d74:	f023 0301 	bic.w	r3, r3, #1
 8000d78:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR &= ~DMA_CCR_EN;
 8000d7a:	4b67      	ldr	r3, [pc, #412]	@ (8000f18 <DMA_init+0x1c4>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a66      	ldr	r2, [pc, #408]	@ (8000f18 <DMA_init+0x1c4>)
 8000d80:	f023 0301 	bic.w	r3, r3, #1
 8000d84:	6013      	str	r3, [r2, #0]

	/* Set Peripheral Register Address (ADC1) in DMA1_CPAR1 */
	DMA1_Channel1->CPAR = (uint32_t) &(ADC1->DR);
 8000d86:	4b63      	ldr	r3, [pc, #396]	@ (8000f14 <DMA_init+0x1c0>)
 8000d88:	4a64      	ldr	r2, [pc, #400]	@ (8000f1c <DMA_init+0x1c8>)
 8000d8a:	609a      	str	r2, [r3, #8]
	/* Set Peripheral Register Address (DAC1) in DMA2_CPAR4 */
	DMA2_Channel4->CPAR = (uint32_t) &(DAC1->DHR12R1);
 8000d8c:	4b62      	ldr	r3, [pc, #392]	@ (8000f18 <DMA_init+0x1c4>)
 8000d8e:	4a64      	ldr	r2, [pc, #400]	@ (8000f20 <DMA_init+0x1cc>)
 8000d90:	609a      	str	r2, [r3, #8]

	/* Set Memory Address (inBuff) in DMA1_CMAR1 */
	DMA1_Channel1->CMAR = (uint32_t) inBuff;
 8000d92:	4a60      	ldr	r2, [pc, #384]	@ (8000f14 <DMA_init+0x1c0>)
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	60d3      	str	r3, [r2, #12]
	/* Set Memory Address (outBuff) in DMA2_CMAR4 */
	DMA2_Channel4->CMAR = (uint32_t) outBuff;
 8000d98:	4a5f      	ldr	r2, [pc, #380]	@ (8000f18 <DMA_init+0x1c4>)
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	60d3      	str	r3, [r2, #12]

	/* Configure the Number of Data to Transfer in DMA_CNDTR1/4 */
	DMA1_Channel1->CNDTR = buff_size;
 8000d9e:	4a5d      	ldr	r2, [pc, #372]	@ (8000f14 <DMA_init+0x1c0>)
 8000da0:	88fb      	ldrh	r3, [r7, #6]
 8000da2:	6053      	str	r3, [r2, #4]
	DMA2_Channel4->CNDTR = buff_size;
 8000da4:	4a5c      	ldr	r2, [pc, #368]	@ (8000f18 <DMA_init+0x1c4>)
 8000da6:	88fb      	ldrh	r3, [r7, #6]
 8000da8:	6053      	str	r3, [r2, #4]

	/* Configure Channel Select for DMA1/2 for ADC1/DAC_CH1 (C1S = 0x0/C4S = 0x3) */
	DMA1_CSELR->CSELR &= ~DMA_CSELR_C1S;
 8000daa:	4b5e      	ldr	r3, [pc, #376]	@ (8000f24 <DMA_init+0x1d0>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a5d      	ldr	r2, [pc, #372]	@ (8000f24 <DMA_init+0x1d0>)
 8000db0:	f023 030f 	bic.w	r3, r3, #15
 8000db4:	6013      	str	r3, [r2, #0]
	DMA2_CSELR->CSELR &= ~DMA_CSELR_C4S;
 8000db6:	4b5c      	ldr	r3, [pc, #368]	@ (8000f28 <DMA_init+0x1d4>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a5b      	ldr	r2, [pc, #364]	@ (8000f28 <DMA_init+0x1d4>)
 8000dbc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000dc0:	6013      	str	r3, [r2, #0]
	DMA2_CSELR->CSELR |= (0x3 << DMA_CSELR_C4S_Pos);
 8000dc2:	4b59      	ldr	r3, [pc, #356]	@ (8000f28 <DMA_init+0x1d4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a58      	ldr	r2, [pc, #352]	@ (8000f28 <DMA_init+0x1d4>)
 8000dc8:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8000dcc:	6013      	str	r3, [r2, #0]
	 * Circular Mode: CIRC - Enabled (1)
	 * Peripheral and Memory Incremented Mode: MINC - Enabled (1), PINC - Disabled (0)
	 * Peripheral and Memory Data Size: MSIZE - 16 Bits (01), PSIZE - 16 Bits (01)
	 * Interrupt Enable: TCIE - Enabled (1), HTIE - Enabled (1)
	 * */
	DMA1_Channel1->CCR |= DMA_CCR_PL;
 8000dce:	4b51      	ldr	r3, [pc, #324]	@ (8000f14 <DMA_init+0x1c0>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a50      	ldr	r2, [pc, #320]	@ (8000f14 <DMA_init+0x1c0>)
 8000dd4:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8000dd8:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR &= ~(DMA_CCR_MEM2MEM | DMA_CCR_DIR);
 8000dda:	4b4e      	ldr	r3, [pc, #312]	@ (8000f14 <DMA_init+0x1c0>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a4d      	ldr	r2, [pc, #308]	@ (8000f14 <DMA_init+0x1c0>)
 8000de0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000de4:	f023 0310 	bic.w	r3, r3, #16
 8000de8:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= DMA_CCR_CIRC;
 8000dea:	4b4a      	ldr	r3, [pc, #296]	@ (8000f14 <DMA_init+0x1c0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a49      	ldr	r2, [pc, #292]	@ (8000f14 <DMA_init+0x1c0>)
 8000df0:	f043 0320 	orr.w	r3, r3, #32
 8000df4:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= DMA_CCR_MINC;
 8000df6:	4b47      	ldr	r3, [pc, #284]	@ (8000f14 <DMA_init+0x1c0>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a46      	ldr	r2, [pc, #280]	@ (8000f14 <DMA_init+0x1c0>)
 8000dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e00:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR &= ~DMA_CCR_PINC;
 8000e02:	4b44      	ldr	r3, [pc, #272]	@ (8000f14 <DMA_init+0x1c0>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a43      	ldr	r2, [pc, #268]	@ (8000f14 <DMA_init+0x1c0>)
 8000e08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e0c:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR &= ~(DMA_CCR_MSIZE | DMA_CCR_PSIZE);
 8000e0e:	4b41      	ldr	r3, [pc, #260]	@ (8000f14 <DMA_init+0x1c0>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a40      	ldr	r2, [pc, #256]	@ (8000f14 <DMA_init+0x1c0>)
 8000e14:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000e18:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0);
 8000e1a:	4b3e      	ldr	r3, [pc, #248]	@ (8000f14 <DMA_init+0x1c0>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a3d      	ldr	r2, [pc, #244]	@ (8000f14 <DMA_init+0x1c0>)
 8000e20:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8000e24:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (DMA_CCR_TCIE | DMA_CCR_HTIE);
 8000e26:	4b3b      	ldr	r3, [pc, #236]	@ (8000f14 <DMA_init+0x1c0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a3a      	ldr	r2, [pc, #232]	@ (8000f14 <DMA_init+0x1c0>)
 8000e2c:	f043 0306 	orr.w	r3, r3, #6
 8000e30:	6013      	str	r3, [r2, #0]
		 * Circular Mode: CIRC - Enabled (1)
		 * Peripheral and Memory Incremented Mode: MINC - Enabled (1), PINC - Disabled (0)
		 * Peripheral and Memory Data Size: MSIZE - 16 Bits (01), PSIZE - 16 Bits (01)
		 * Interrupt Enable: TCIE - Enabled (1), HTIE - Enabled (1)
		 * */
	DMA2_Channel4->CCR |= DMA_CCR_PL;
 8000e32:	4b39      	ldr	r3, [pc, #228]	@ (8000f18 <DMA_init+0x1c4>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a38      	ldr	r2, [pc, #224]	@ (8000f18 <DMA_init+0x1c4>)
 8000e38:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8000e3c:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR &= ~DMA_CCR_MEM2MEM;
 8000e3e:	4b36      	ldr	r3, [pc, #216]	@ (8000f18 <DMA_init+0x1c4>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a35      	ldr	r2, [pc, #212]	@ (8000f18 <DMA_init+0x1c4>)
 8000e44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000e48:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR |= DMA_CCR_DIR;
 8000e4a:	4b33      	ldr	r3, [pc, #204]	@ (8000f18 <DMA_init+0x1c4>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a32      	ldr	r2, [pc, #200]	@ (8000f18 <DMA_init+0x1c4>)
 8000e50:	f043 0310 	orr.w	r3, r3, #16
 8000e54:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR |= DMA_CCR_CIRC;
 8000e56:	4b30      	ldr	r3, [pc, #192]	@ (8000f18 <DMA_init+0x1c4>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a2f      	ldr	r2, [pc, #188]	@ (8000f18 <DMA_init+0x1c4>)
 8000e5c:	f043 0320 	orr.w	r3, r3, #32
 8000e60:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR |= DMA_CCR_MINC;
 8000e62:	4b2d      	ldr	r3, [pc, #180]	@ (8000f18 <DMA_init+0x1c4>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a2c      	ldr	r2, [pc, #176]	@ (8000f18 <DMA_init+0x1c4>)
 8000e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e6c:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR &= ~DMA_CCR_PINC;
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f18 <DMA_init+0x1c4>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a29      	ldr	r2, [pc, #164]	@ (8000f18 <DMA_init+0x1c4>)
 8000e74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e78:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR &= ~(DMA_CCR_MSIZE | DMA_CCR_PSIZE);
 8000e7a:	4b27      	ldr	r3, [pc, #156]	@ (8000f18 <DMA_init+0x1c4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a26      	ldr	r2, [pc, #152]	@ (8000f18 <DMA_init+0x1c4>)
 8000e80:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000e84:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR |= (DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0);
 8000e86:	4b24      	ldr	r3, [pc, #144]	@ (8000f18 <DMA_init+0x1c4>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a23      	ldr	r2, [pc, #140]	@ (8000f18 <DMA_init+0x1c4>)
 8000e8c:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8000e90:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR |= (DMA_CCR_TCIE | DMA_CCR_HTIE);
 8000e92:	4b21      	ldr	r3, [pc, #132]	@ (8000f18 <DMA_init+0x1c4>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a20      	ldr	r2, [pc, #128]	@ (8000f18 <DMA_init+0x1c4>)
 8000e98:	f043 0306 	orr.w	r3, r3, #6
 8000e9c:	6013      	str	r3, [r2, #0]

	/* Enable NVIC for Interrupts */
	NVIC_SetPriority(DMA1_Channel1_IRQn, DMA1_CH1_NVIC_PRIORITY);
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	200b      	movs	r0, #11
 8000ea2:	f7ff ff2d 	bl	8000d00 <__NVIC_SetPriority>
	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ea6:	200b      	movs	r0, #11
 8000ea8:	f7ff ff0c 	bl	8000cc4 <__NVIC_EnableIRQ>
	NVIC_SetPriority(DMA2_Channel4_IRQn, DMA2_CH4_NVIC_PRIORITY);
 8000eac:	2101      	movs	r1, #1
 8000eae:	203b      	movs	r0, #59	@ 0x3b
 8000eb0:	f7ff ff26 	bl	8000d00 <__NVIC_SetPriority>
	NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8000eb4:	203b      	movs	r0, #59	@ 0x3b
 8000eb6:	f7ff ff05 	bl	8000cc4 <__NVIC_EnableIRQ>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000eba:	b662      	cpsie	i
}
 8000ebc:	bf00      	nop
	__enable_irq();

	/* Clear Any Pending Interrupts Before Enabling DMA Channel */
	DMA1->IFCR |= DMA_IFCR_CGIF1;
 8000ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8000f2c <DMA_init+0x1d8>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8000f2c <DMA_init+0x1d8>)
 8000ec4:	f043 0301 	orr.w	r3, r3, #1
 8000ec8:	6053      	str	r3, [r2, #4]
	DMA1->IFCR |= DMA_IFCR_CHTIF1;
 8000eca:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <DMA_init+0x1d8>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	4a17      	ldr	r2, [pc, #92]	@ (8000f2c <DMA_init+0x1d8>)
 8000ed0:	f043 0304 	orr.w	r3, r3, #4
 8000ed4:	6053      	str	r3, [r2, #4]
	DMA1->IFCR |= DMA_IFCR_CTCIF1;
 8000ed6:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <DMA_init+0x1d8>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	4a14      	ldr	r2, [pc, #80]	@ (8000f2c <DMA_init+0x1d8>)
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	6053      	str	r3, [r2, #4]
	DMA2->IFCR |= DMA_IFCR_CGIF4;
 8000ee2:	4b13      	ldr	r3, [pc, #76]	@ (8000f30 <DMA_init+0x1dc>)
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	4a12      	ldr	r2, [pc, #72]	@ (8000f30 <DMA_init+0x1dc>)
 8000ee8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000eec:	6053      	str	r3, [r2, #4]
	DMA2->IFCR |= DMA_IFCR_CHTIF4;
 8000eee:	4b10      	ldr	r3, [pc, #64]	@ (8000f30 <DMA_init+0x1dc>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f30 <DMA_init+0x1dc>)
 8000ef4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ef8:	6053      	str	r3, [r2, #4]
	DMA2->IFCR |= DMA_IFCR_CTCIF4;
 8000efa:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <DMA_init+0x1dc>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	4a0c      	ldr	r2, [pc, #48]	@ (8000f30 <DMA_init+0x1dc>)
 8000f00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f04:	6053      	str	r3, [r2, #4]
}
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40020008 	.word	0x40020008
 8000f18:	40020444 	.word	0x40020444
 8000f1c:	50040040 	.word	0x50040040
 8000f20:	40007408 	.word	0x40007408
 8000f24:	400200a8 	.word	0x400200a8
 8000f28:	400204a8 	.word	0x400204a8
 8000f2c:	40020000 	.word	0x40020000
 8000f30:	40020400 	.word	0x40020400

08000f34 <DMA_enable>:


/* Enable DMA Channels */
void DMA_enable() {
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
	/* Activate Channel 1 and 4 */
	DMA1_Channel1->CCR |= DMA_CCR_EN;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <DMA_enable+0x28>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a07      	ldr	r2, [pc, #28]	@ (8000f5c <DMA_enable+0x28>)
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR |= DMA_CCR_EN;
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <DMA_enable+0x2c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a05      	ldr	r2, [pc, #20]	@ (8000f60 <DMA_enable+0x2c>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	40020008 	.word	0x40020008
 8000f60:	40020444 	.word	0x40020444

08000f64 <DMA1_Channel1_IRQHandler>:


/* Interrupt Handlers */

/* Interrupt Handler for DMA1 Channel 1 (Input Data) */
void DMA1_Channel1_IRQHandler(void) {
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
	/* If Half of the Buffer is Filled (Ping) */
	if (DMA1->ISR & DMA_ISR_HTIF1) {
 8000f68:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <DMA1_Channel1_IRQHandler+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d00f      	beq.n	8000f94 <DMA1_Channel1_IRQHandler+0x30>
		/* Reset Buffer Pointer to First Half to Process */
		inBuffPtr = &inBuff[0];
 8000f74:	4b15      	ldr	r3, [pc, #84]	@ (8000fcc <DMA1_Channel1_IRQHandler+0x68>)
 8000f76:	4a16      	ldr	r2, [pc, #88]	@ (8000fd0 <DMA1_Channel1_IRQHandler+0x6c>)
 8000f78:	601a      	str	r2, [r3, #0]
		outBuffPtr = &outBuff[0];
 8000f7a:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <DMA1_Channel1_IRQHandler+0x70>)
 8000f7c:	4a16      	ldr	r2, [pc, #88]	@ (8000fd8 <DMA1_Channel1_IRQHandler+0x74>)
 8000f7e:	601a      	str	r2, [r3, #0]

		/* Set Data Ready Flag */
		Data_Ready_Flag = SET;
 8000f80:	4b16      	ldr	r3, [pc, #88]	@ (8000fdc <DMA1_Channel1_IRQHandler+0x78>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	701a      	strb	r2, [r3, #0]

		/* Clear Interrupt Flag */
		DMA1->IFCR |= DMA_IFCR_CHTIF1;
 8000f86:	4b10      	ldr	r3, [pc, #64]	@ (8000fc8 <DMA1_Channel1_IRQHandler+0x64>)
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc8 <DMA1_Channel1_IRQHandler+0x64>)
 8000f8c:	f043 0304 	orr.w	r3, r3, #4
 8000f90:	6053      	str	r3, [r2, #4]
		Data_Ready_Flag = SET;

		/* Clear Interrupt Flag */
		DMA1->IFCR |= DMA_IFCR_CTCIF1;
	}
}
 8000f92:	e014      	b.n	8000fbe <DMA1_Channel1_IRQHandler+0x5a>
	else if (DMA1->ISR & DMA_ISR_TCIF1) {
 8000f94:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <DMA1_Channel1_IRQHandler+0x64>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d00e      	beq.n	8000fbe <DMA1_Channel1_IRQHandler+0x5a>
		inBuffPtr = &inBuff[(BUFFER_SIZE / 2)];
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <DMA1_Channel1_IRQHandler+0x68>)
 8000fa2:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe0 <DMA1_Channel1_IRQHandler+0x7c>)
 8000fa4:	601a      	str	r2, [r3, #0]
		outBuffPtr = &outBuff[(BUFFER_SIZE / 2)];
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <DMA1_Channel1_IRQHandler+0x70>)
 8000fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe4 <DMA1_Channel1_IRQHandler+0x80>)
 8000faa:	601a      	str	r2, [r3, #0]
		Data_Ready_Flag = SET;
 8000fac:	4b0b      	ldr	r3, [pc, #44]	@ (8000fdc <DMA1_Channel1_IRQHandler+0x78>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	701a      	strb	r2, [r3, #0]
		DMA1->IFCR |= DMA_IFCR_CTCIF1;
 8000fb2:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <DMA1_Channel1_IRQHandler+0x64>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	4a04      	ldr	r2, [pc, #16]	@ (8000fc8 <DMA1_Channel1_IRQHandler+0x64>)
 8000fb8:	f043 0302 	orr.w	r3, r3, #2
 8000fbc:	6053      	str	r3, [r2, #4]
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	40020000 	.word	0x40020000
 8000fcc:	20000000 	.word	0x20000000
 8000fd0:	20000084 	.word	0x20000084
 8000fd4:	20000004 	.word	0x20000004
 8000fd8:	20000090 	.word	0x20000090
 8000fdc:	20000080 	.word	0x20000080
 8000fe0:	2000008a 	.word	0x2000008a
 8000fe4:	20000096 	.word	0x20000096

08000fe8 <DMA2_Channel4_IRQHandler>:

/* Interrupt Handler for DMA2 Channel 4 (Output Data) */
void DMA2_Channel4_IRQHandler(void) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	/* If Half of the Buffer is Filled (Ping) */
	if (DMA2->ISR & DMA_ISR_HTIF4) {
 8000fec:	4b0f      	ldr	r3, [pc, #60]	@ (800102c <DMA2_Channel4_IRQHandler+0x44>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d008      	beq.n	800100a <DMA2_Channel4_IRQHandler+0x22>
		/* Debug: Toggle LED */
		LED_Debug_2_toggle();
 8000ff8:	f000 f8a6 	bl	8001148 <LED_Debug_2_toggle>

		/* Clear Interrupt Flag */
		DMA2->IFCR |= DMA_IFCR_CHTIF4;
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <DMA2_Channel4_IRQHandler+0x44>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <DMA2_Channel4_IRQHandler+0x44>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001006:	6053      	str	r3, [r2, #4]
		LED_Debug_2_toggle();

		/* Clear Interrupt Flag */
		DMA2->IFCR |= DMA_IFCR_CTCIF4;
	}
}
 8001008:	e00d      	b.n	8001026 <DMA2_Channel4_IRQHandler+0x3e>
	else if (DMA2->ISR & DMA_ISR_TCIF4) {
 800100a:	4b08      	ldr	r3, [pc, #32]	@ (800102c <DMA2_Channel4_IRQHandler+0x44>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001012:	2b00      	cmp	r3, #0
 8001014:	d007      	beq.n	8001026 <DMA2_Channel4_IRQHandler+0x3e>
		LED_Debug_2_toggle();
 8001016:	f000 f897 	bl	8001148 <LED_Debug_2_toggle>
		DMA2->IFCR |= DMA_IFCR_CTCIF4;
 800101a:	4b04      	ldr	r3, [pc, #16]	@ (800102c <DMA2_Channel4_IRQHandler+0x44>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	4a03      	ldr	r2, [pc, #12]	@ (800102c <DMA2_Channel4_IRQHandler+0x44>)
 8001020:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001024:	6053      	str	r3, [r2, #4]
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40020400 	.word	0x40020400

08001030 <Delay_Filter_init>:
 * attenuation (%) is used to adjust effect strength */


/* Initialize Delay Filter
 * cutoff is in percentage (%) */
void Delay_Filter_init(DelayFilter_t *dft, uint16_t size, float cutoff) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	460b      	mov	r3, r1
 800103a:	ed87 0a01 	vstr	s0, [r7, #4]
 800103e:	817b      	strh	r3, [r7, #10]

	/* Dynamically Create Empty Memory Buffer */
	float *memBuff = (float*) calloc(size, sizeof(float));
 8001040:	897b      	ldrh	r3, [r7, #10]
 8001042:	2104      	movs	r1, #4
 8001044:	4618      	mov	r0, r3
 8001046:	f001 fa8b 	bl	8002560 <calloc>
 800104a:	4603      	mov	r3, r0
 800104c:	617b      	str	r3, [r7, #20]
	dft->memBuffPtr = memBuff;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	697a      	ldr	r2, [r7, #20]
 8001052:	601a      	str	r2, [r3, #0]

	/* Instantiate Delay Filter Object */
	dft->memBuffSize = size;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	897a      	ldrh	r2, [r7, #10]
 8001058:	809a      	strh	r2, [r3, #4]
	dft->attenuation = ((PEAK_ATTENUATION - cutoff) / ((float) size - 1.0f));
 800105a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800105e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001062:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001066:	897b      	ldrh	r3, [r7, #10]
 8001068:	ee07 3a90 	vmov	s15, r3
 800106c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001070:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001074:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001082:	bf00      	nop
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <LED_Debug_init>:


/* Initialize GPIO Pin for LED Debug
 * Pins Used: PC2, PC3
 * */
void LED_Debug_init() {
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
	/* Enable GPIOC Clock */
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 8001090:	4b23      	ldr	r3, [pc, #140]	@ (8001120 <LED_Debug_init+0x94>)
 8001092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001094:	4a22      	ldr	r2, [pc, #136]	@ (8001120 <LED_Debug_init+0x94>)
 8001096:	f043 0304 	orr.w	r3, r3, #4
 800109a:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/* Configure PC0 to be PP, PD, and Low-Speed */
	GPIOC->OTYPER &= ~(GPIO_OTYPER_OT3 |GPIO_OTYPER_OT2);
 800109c:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <LED_Debug_init+0x98>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	4a20      	ldr	r2, [pc, #128]	@ (8001124 <LED_Debug_init+0x98>)
 80010a2:	f023 030c 	bic.w	r3, r3, #12
 80010a6:	6053      	str	r3, [r2, #4]
	GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPD3 | GPIO_PUPDR_PUPD2);
 80010a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001124 <LED_Debug_init+0x98>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001124 <LED_Debug_init+0x98>)
 80010ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80010b2:	60d3      	str	r3, [r2, #12]
	GPIOC->PUPDR |= (GPIO_PUPDR_PUPD3_1 | GPIO_PUPDR_PUPD2_1);
 80010b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001124 <LED_Debug_init+0x98>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	4a1a      	ldr	r2, [pc, #104]	@ (8001124 <LED_Debug_init+0x98>)
 80010ba:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80010be:	60d3      	str	r3, [r2, #12]
	GPIOC->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED3 | GPIO_OSPEEDR_OSPEED2);
 80010c0:	4b18      	ldr	r3, [pc, #96]	@ (8001124 <LED_Debug_init+0x98>)
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	4a17      	ldr	r2, [pc, #92]	@ (8001124 <LED_Debug_init+0x98>)
 80010c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80010ca:	6093      	str	r3, [r2, #8]

	/* Set GPIO to Output Mode (01) */
	GPIOC->MODER &= ~GPIO_MODER_MODE3;
 80010cc:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <LED_Debug_init+0x98>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a14      	ldr	r2, [pc, #80]	@ (8001124 <LED_Debug_init+0x98>)
 80010d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80010d6:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE3_0;
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <LED_Debug_init+0x98>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a11      	ldr	r2, [pc, #68]	@ (8001124 <LED_Debug_init+0x98>)
 80010de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010e2:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~GPIO_MODER_MODE2;
 80010e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <LED_Debug_init+0x98>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001124 <LED_Debug_init+0x98>)
 80010ea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010ee:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE2_0;
 80010f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <LED_Debug_init+0x98>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001124 <LED_Debug_init+0x98>)
 80010f6:	f043 0310 	orr.w	r3, r3, #16
 80010fa:	6013      	str	r3, [r2, #0]

	/* Set GPIO Output to 0 */
	GPIOC->ODR &= ~GPIO_ODR_OD2;
 80010fc:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <LED_Debug_init+0x98>)
 80010fe:	695b      	ldr	r3, [r3, #20]
 8001100:	4a08      	ldr	r2, [pc, #32]	@ (8001124 <LED_Debug_init+0x98>)
 8001102:	f023 0304 	bic.w	r3, r3, #4
 8001106:	6153      	str	r3, [r2, #20]
	GPIOC->ODR &= ~GPIO_ODR_OD3;
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <LED_Debug_init+0x98>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	4a05      	ldr	r2, [pc, #20]	@ (8001124 <LED_Debug_init+0x98>)
 800110e:	f023 0308 	bic.w	r3, r3, #8
 8001112:	6153      	str	r3, [r2, #20]
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000
 8001124:	48000800 	.word	0x48000800

08001128 <LED_Debug_1_toggle>:

/* Toggle LED1 */
void LED_Debug_1_toggle() {
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
	GPIOC->ODR ^= GPIO_ODR_OD3;
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <LED_Debug_1_toggle+0x1c>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	4a04      	ldr	r2, [pc, #16]	@ (8001144 <LED_Debug_1_toggle+0x1c>)
 8001132:	f083 0308 	eor.w	r3, r3, #8
 8001136:	6153      	str	r3, [r2, #20]
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	48000800 	.word	0x48000800

08001148 <LED_Debug_2_toggle>:

/* Toggle LED2 */
void LED_Debug_2_toggle() {
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
	GPIOC->ODR ^= GPIO_ODR_OD2;
 800114c:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <LED_Debug_2_toggle+0x1c>)
 800114e:	695b      	ldr	r3, [r3, #20]
 8001150:	4a04      	ldr	r2, [pc, #16]	@ (8001164 <LED_Debug_2_toggle+0x1c>)
 8001152:	f083 0304 	eor.w	r3, r3, #4
 8001156:	6153      	str	r3, [r2, #20]
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	48000800 	.word	0x48000800

08001168 <LPF_init>:
#include <math.h>
#include "LPF.h"


/* Initialize First-Order Low Pass Filter */
void LPF_init(LPF_t *filter, float corner_freq, float samp_freq) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	ed87 0a02 	vstr	s0, [r7, #8]
 8001174:	edc7 0a01 	vstr	s1, [r7, #4]
	/* Store Sample Frequency */
	filter->samp_freq = samp_freq;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	60da      	str	r2, [r3, #12]

	/* Store Corner Frequency and Calculate Coefficients for Filter */
	LPF_setCorner(filter, corner_freq);
 800117e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f000 f808 	bl	8001198 <LPF_setCorner>

	/* Reset Output */
	filter->output = 0.0f;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <LPF_setCorner>:

/* Adjust the Corner Frequency of LPF,
 * then Calculate Required Coefficients
 *
 * */
void LPF_setCorner(LPF_t *filter, float corner_freq) {
 8001198:	b5b0      	push	{r4, r5, r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	ed87 0a00 	vstr	s0, [r7]
	/* Restrict Corner Frequency to be within 0 - (samp_freq / 2) [Nyquist Law] */
	if (corner_freq > (filter->samp_freq * 0.5f)) {
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80011aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b2:	ed97 7a00 	vldr	s14, [r7]
 80011b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011be:	dd09      	ble.n	80011d4 <LPF_setCorner+0x3c>
		corner_freq = (filter->samp_freq * 0.5f);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80011c6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ce:	edc7 7a00 	vstr	s15, [r7]
 80011d2:	e009      	b.n	80011e8 <LPF_setCorner+0x50>
	} else if (corner_freq < 0.0f) {
 80011d4:	edd7 7a00 	vldr	s15, [r7]
 80011d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e0:	d502      	bpl.n	80011e8 <LPF_setCorner+0x50>
		corner_freq = 0.0f;
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	603b      	str	r3, [r7, #0]
	}

	/* Calculate the Required Coefficients */
	float coeff = ((2 * M_PI * corner_freq) / filter->samp_freq);
 80011e8:	6838      	ldr	r0, [r7, #0]
 80011ea:	f7ff f951 	bl	8000490 <__aeabi_f2d>
 80011ee:	a31e      	add	r3, pc, #120	@ (adr r3, 8001268 <LPF_setCorner+0xd0>)
 80011f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f4:	f7ff f9a4 	bl	8000540 <__aeabi_dmul>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4614      	mov	r4, r2
 80011fe:	461d      	mov	r5, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f943 	bl	8000490 <__aeabi_f2d>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4620      	mov	r0, r4
 8001210:	4629      	mov	r1, r5
 8001212:	f7ff fabf 	bl	8000794 <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fba1 	bl	8000964 <__aeabi_d2f>
 8001222:	4603      	mov	r3, r0
 8001224:	60fb      	str	r3, [r7, #12]
	filter->coeff[0] = (coeff / (1.0f + coeff));
 8001226:	edd7 7a03 	vldr	s15, [r7, #12]
 800122a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800122e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001232:	edd7 6a03 	vldr	s13, [r7, #12]
 8001236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	edc3 7a01 	vstr	s15, [r3, #4]
	filter->coeff[1] = (1.0f / (1.0f + coeff));
 8001240:	edd7 7a03 	vldr	s15, [r7, #12]
 8001244:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001248:	ee37 7a87 	vadd.f32	s14, s15, s14
 800124c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001250:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800125a:	bf00      	nop
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bdb0      	pop	{r4, r5, r7, pc}
 8001262:	bf00      	nop
 8001264:	f3af 8000 	nop.w
 8001268:	54442d18 	.word	0x54442d18
 800126c:	401921fb 	.word	0x401921fb

08001270 <TIM_init>:

#include "TIM.h"
#include "main.h"

/* Initialize TIM2 and TIM6 */
void TIM_init() {
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
	/* Enable TIM6 Clock (48MHz) */
	RCC->APB1ENR1 |= (RCC_APB1ENR1_TIM6EN);
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <TIM_init+0x4c>)
 8001276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001278:	4a10      	ldr	r2, [pc, #64]	@ (80012bc <TIM_init+0x4c>)
 800127a:	f043 0310 	orr.w	r3, r3, #16
 800127e:	6593      	str	r3, [r2, #88]	@ 0x58

	/* Configure Timer as Hardware Trigger */
	TIM6->PSC = TIM6_PRESCALER;
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <TIM_init+0x50>)
 8001282:	2211      	movs	r2, #17
 8001284:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM6->ARR = TIM6_ARR;
 8001286:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <TIM_init+0x50>)
 8001288:	2201      	movs	r2, #1
 800128a:	62da      	str	r2, [r3, #44]	@ 0x2c

	/* Configure TIM6 to Generate TRGO on Update Event (010) */
	TIM6->CR2 &= ~TIM_CR2_MMS;
 800128c:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <TIM_init+0x50>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	4a0b      	ldr	r2, [pc, #44]	@ (80012c0 <TIM_init+0x50>)
 8001292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001296:	6053      	str	r3, [r2, #4]
	TIM6->CR2 |= TIM_CR2_MMS_1;
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <TIM_init+0x50>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	4a08      	ldr	r2, [pc, #32]	@ (80012c0 <TIM_init+0x50>)
 800129e:	f043 0320 	orr.w	r3, r3, #32
 80012a2:	6053      	str	r3, [r2, #4]

	/* Enable Trigger */
	TIM6->CR1 |= TIM_CR1_CEN;
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <TIM_init+0x50>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a05      	ldr	r2, [pc, #20]	@ (80012c0 <TIM_init+0x50>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6013      	str	r3, [r2, #0]
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40001000 	.word	0x40001000

080012c4 <main>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);

int main(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b088      	sub	sp, #32
 80012c8:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 80012ca:	f000 f9c2 	bl	8001652 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80012ce:	f000 f8af 	bl	8001430 <SystemClock_Config>

  /* Initialize LED Debugger */
  LED_Debug_init();
 80012d2:	f7ff fedb 	bl	800108c <LED_Debug_init>

  /* Initialize DMA Transfer */
  DMA_init(inBuff, outBuff, BUFFER_SIZE);
 80012d6:	2206      	movs	r2, #6
 80012d8:	4921      	ldr	r1, [pc, #132]	@ (8001360 <main+0x9c>)
 80012da:	4822      	ldr	r0, [pc, #136]	@ (8001364 <main+0xa0>)
 80012dc:	f7ff fd3a 	bl	8000d54 <DMA_init>

  /* Initialize TIM6_TRGO, ADC, and DAC for I/O */
  TIM_init();
 80012e0:	f7ff ffc6 	bl	8001270 <TIM_init>
  ADC_init();
 80012e4:	f7ff fb8e 	bl	8000a04 <ADC_init>
  DAC_init();
 80012e8:	f7ff fc80 	bl	8000bec <DAC_init>

  /* Enable DMA Stream */
  DMA_enable();
 80012ec:	f7ff fe22 	bl	8000f34 <DMA_enable>

  /* Clear outBuff to Prevent any Initial Unwanted Feedback */
  for (uint16_t i = 0x0; i < BUFFER_SIZE; i++) {
 80012f0:	2300      	movs	r3, #0
 80012f2:	83fb      	strh	r3, [r7, #30]
 80012f4:	e00c      	b.n	8001310 <main+0x4c>
	  inBuff[i] = 0;
 80012f6:	8bfb      	ldrh	r3, [r7, #30]
 80012f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001364 <main+0xa0>)
 80012fa:	2100      	movs	r1, #0
 80012fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  outBuff[i] = 0;
 8001300:	8bfb      	ldrh	r3, [r7, #30]
 8001302:	4a17      	ldr	r2, [pc, #92]	@ (8001360 <main+0x9c>)
 8001304:	2100      	movs	r1, #0
 8001306:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint16_t i = 0x0; i < BUFFER_SIZE; i++) {
 800130a:	8bfb      	ldrh	r3, [r7, #30]
 800130c:	3301      	adds	r3, #1
 800130e:	83fb      	strh	r3, [r7, #30]
 8001310:	8bfb      	ldrh	r3, [r7, #30]
 8001312:	2b05      	cmp	r3, #5
 8001314:	d9ef      	bls.n	80012f6 <main+0x32>
//  arm_rfft_fast_instance_f32 fftHandler;
//  arm_rfft_fast_init_f32(&fftHandler, FFT_BUFFER_SIZE);
//
  /* Initialize First-Order Low Pass Filter */
  LPF_t lpfHandler;
  LPF_init(&lpfHandler, CORNER_FREQ, SAMP_FREQ);
 8001316:	f107 030c 	add.w	r3, r7, #12
 800131a:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8001368 <main+0xa4>
 800131e:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 800136c <main+0xa8>
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff ff20 	bl	8001168 <LPF_init>

  /* Initialize Delay Effect Filter */
  //DelayFilter_t *dftHandler = (DelayFilter_t*) malloc(sizeof(DelayFilter_t));
  DelayFilter_t dftHandler;
  Delay_Filter_init(&dftHandler, DELAY_SIZE, DELAY_CUTOFF);
 8001328:	463b      	mov	r3, r7
 800132a:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8001370 <main+0xac>
 800132e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fe7c 	bl	8001030 <Delay_Filter_init>
//
//  /* Initialize TIM2 to Begin Sample Collection */
//  TIM_init();

  /* Begin ADC Conversion to Continuously Collect Guitar Samples */
  ADC_collect();
 8001338:	f7ff fc48 	bl	8000bcc <ADC_collect>
//		  /* Clear ADC Flag */
//		  Input_Flag = CLEAR;
//	  }


	  if (Data_Ready_Flag) {
 800133c:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <main+0xb0>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0fa      	beq.n	800133c <main+0x78>
		  /* Process Ready Data While DMA Transfer Continues */
		  processData(&lpfHandler, &dftHandler);
 8001346:	463a      	mov	r2, r7
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f000 f812 	bl	8001378 <processData>

		  /* Debug: Toggle LED */
		  LED_Debug_1_toggle();
 8001354:	f7ff fee8 	bl	8001128 <LED_Debug_1_toggle>

		  /* Clear Flag */
		  Data_Ready_Flag = CLEAR;
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <main+0xb0>)
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
	  if (Data_Ready_Flag) {
 800135e:	e7ed      	b.n	800133c <main+0x78>
 8001360:	20000090 	.word	0x20000090
 8001364:	20000084 	.word	0x20000084
 8001368:	473b8000 	.word	0x473b8000
 800136c:	459c4000 	.word	0x459c4000
 8001370:	3dcccccd 	.word	0x3dcccccd
 8001374:	20000080 	.word	0x20000080

08001378 <processData>:
}


/* Functions */
/* Process Stored Data in Buffer */
void processData(LPF_t *lpf, DelayFilter_t *dft) {
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	static float inVal, outVal;

	/* Process Half of the Buffer */
	for (uint16_t i = 0x0; i < (BUFFER_SIZE / 2); i++) {
 8001382:	2300      	movs	r3, #0
 8001384:	81fb      	strh	r3, [r7, #14]
 8001386:	e03e      	b.n	8001406 <processData+0x8e>
		/* Take Input and Convert to Float */
		inVal = INT16_TO_FLOAT(*(inBuffPtr++));
 8001388:	4b24      	ldr	r3, [pc, #144]	@ (800141c <processData+0xa4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	1c9a      	adds	r2, r3, #2
 800138e:	4923      	ldr	r1, [pc, #140]	@ (800141c <processData+0xa4>)
 8001390:	600a      	str	r2, [r1, #0]
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	b21b      	sxth	r3, r3
 8001396:	ee07 3a90 	vmov	s15, r3
 800139a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139e:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001420 <processData+0xa8>
 80013a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <processData+0xac>)
 80013a8:	edc3 7a00 	vstr	s15, [r3]
		if (inVal > 1.0f) {
 80013ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001424 <processData+0xac>)
 80013ae:	edd3 7a00 	vldr	s15, [r3]
 80013b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013be:	dd09      	ble.n	80013d4 <processData+0x5c>
			inVal -= 2.0f;
 80013c0:	4b18      	ldr	r3, [pc, #96]	@ (8001424 <processData+0xac>)
 80013c2:	edd3 7a00 	vldr	s15, [r3]
 80013c6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80013ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013ce:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <processData+0xac>)
 80013d0:	edc3 7a00 	vstr	s15, [r3]
		}

		/* Apply Signal Modification */
		//float modVal = LPF_apply(lpf, inVal);
		outVal = (inVal * GAIN);
 80013d4:	4b13      	ldr	r3, [pc, #76]	@ (8001424 <processData+0xac>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a13      	ldr	r2, [pc, #76]	@ (8001428 <processData+0xb0>)
 80013da:	6013      	str	r3, [r2, #0]
//		float outVal = Delay_Filter_apply(dft, inVal);


		/* Convert Output to int16_t and Send to DAC */
		*(outBuffPtr++) = (int16_t) FLOAT_TO_INT16(outVal);
 80013dc:	4b12      	ldr	r3, [pc, #72]	@ (8001428 <processData+0xb0>)
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001420 <processData+0xa8>
 80013e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <processData+0xb4>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	1c9a      	adds	r2, r3, #2
 80013f0:	490e      	ldr	r1, [pc, #56]	@ (800142c <processData+0xb4>)
 80013f2:	600a      	str	r2, [r1, #0]
 80013f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013f8:	ee17 2a90 	vmov	r2, s15
 80013fc:	b212      	sxth	r2, r2
 80013fe:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0x0; i < (BUFFER_SIZE / 2); i++) {
 8001400:	89fb      	ldrh	r3, [r7, #14]
 8001402:	3301      	adds	r3, #1
 8001404:	81fb      	strh	r3, [r7, #14]
 8001406:	89fb      	ldrh	r3, [r7, #14]
 8001408:	2b02      	cmp	r3, #2
 800140a:	d9bd      	bls.n	8001388 <processData+0x10>
	}
}
 800140c:	bf00      	nop
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000000 	.word	0x20000000
 8001420:	47000000 	.word	0x47000000
 8001424:	2000009c 	.word	0x2000009c
 8001428:	200000a0 	.word	0x200000a0
 800142c:	20000004 	.word	0x20000004

08001430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b096      	sub	sp, #88	@ 0x58
 8001434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	2244      	movs	r2, #68	@ 0x44
 800143c:	2100      	movs	r1, #0
 800143e:	4618      	mov	r0, r3
 8001440:	f001 f958 	bl	80026f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001444:	463b      	mov	r3, r7
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001452:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001456:	f000 fa65 	bl	8001924 <HAL_PWREx_ControlVoltageScaling>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001460:	f000 f82c 	bl	80014bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001464:	2310      	movs	r3, #16
 8001466:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001468:	2301      	movs	r3, #1
 800146a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 8001470:	2390      	movs	r3, #144	@ 0x90
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001474:	2300      	movs	r3, #0
 8001476:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	4618      	mov	r0, r3
 800147e:	f000 faa7 	bl	80019d0 <HAL_RCC_OscConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001488:	f000 f818 	bl	80014bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800148c:	230f      	movs	r3, #15
 800148e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001490:	2300      	movs	r3, #0
 8001492:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001494:	2300      	movs	r3, #0
 8001496:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014a0:	463b      	mov	r3, r7
 80014a2:	2101      	movs	r1, #1
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 fe6f 	bl	8002188 <HAL_RCC_ClockConfig>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80014b0:	f000 f804 	bl	80014bc <Error_Handler>
  }
}
 80014b4:	bf00      	nop
 80014b6:	3758      	adds	r7, #88	@ 0x58
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c0:	b672      	cpsid	i
}
 80014c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <Error_Handler+0x8>

080014c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <HAL_MspInit+0x44>)
 80014d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014d2:	4a0e      	ldr	r2, [pc, #56]	@ (800150c <HAL_MspInit+0x44>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014da:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <HAL_MspInit+0x44>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_MspInit+0x44>)
 80014e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ea:	4a08      	ldr	r2, [pc, #32]	@ (800150c <HAL_MspInit+0x44>)
 80014ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <HAL_MspInit+0x44>)
 80014f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000

08001510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <NMI_Handler+0x4>

08001518 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <HardFault_Handler+0x4>

08001520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <MemManage_Handler+0x4>

08001528 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <BusFault_Handler+0x4>

08001530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <UsageFault_Handler+0x4>

08001538 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001566:	f000 f8c9 	bl	80016fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001578:	4a14      	ldr	r2, [pc, #80]	@ (80015cc <_sbrk+0x5c>)
 800157a:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <_sbrk+0x60>)
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001584:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <_sbrk+0x64>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d102      	bne.n	8001592 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800158c:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <_sbrk+0x64>)
 800158e:	4a12      	ldr	r2, [pc, #72]	@ (80015d8 <_sbrk+0x68>)
 8001590:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001592:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <_sbrk+0x64>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	429a      	cmp	r2, r3
 800159e:	d207      	bcs.n	80015b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015a0:	f001 f8c0 	bl	8002724 <__errno>
 80015a4:	4603      	mov	r3, r0
 80015a6:	220c      	movs	r2, #12
 80015a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015aa:	f04f 33ff 	mov.w	r3, #4294967295
 80015ae:	e009      	b.n	80015c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015b0:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <_sbrk+0x64>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015b6:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <_sbrk+0x64>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4413      	add	r3, r2
 80015be:	4a05      	ldr	r2, [pc, #20]	@ (80015d4 <_sbrk+0x64>)
 80015c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015c2:	68fb      	ldr	r3, [r7, #12]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20018000 	.word	0x20018000
 80015d0:	00000400 	.word	0x00000400
 80015d4:	200000a4 	.word	0x200000a4
 80015d8:	200001f8 	.word	0x200001f8

080015dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015e0:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <SystemInit+0x20>)
 80015e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015e6:	4a05      	ldr	r2, [pc, #20]	@ (80015fc <SystemInit+0x20>)
 80015e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001600:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001638 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001604:	f7ff ffea 	bl	80015dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001608:	480c      	ldr	r0, [pc, #48]	@ (800163c <LoopForever+0x6>)
  ldr r1, =_edata
 800160a:	490d      	ldr	r1, [pc, #52]	@ (8001640 <LoopForever+0xa>)
  ldr r2, =_sidata
 800160c:	4a0d      	ldr	r2, [pc, #52]	@ (8001644 <LoopForever+0xe>)
  movs r3, #0
 800160e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001610:	e002      	b.n	8001618 <LoopCopyDataInit>

08001612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001616:	3304      	adds	r3, #4

08001618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800161a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800161c:	d3f9      	bcc.n	8001612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800161e:	4a0a      	ldr	r2, [pc, #40]	@ (8001648 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001620:	4c0a      	ldr	r4, [pc, #40]	@ (800164c <LoopForever+0x16>)
  movs r3, #0
 8001622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001624:	e001      	b.n	800162a <LoopFillZerobss>

08001626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001628:	3204      	adds	r2, #4

0800162a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800162a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800162c:	d3fb      	bcc.n	8001626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800162e:	f001 f87f 	bl	8002730 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001632:	f7ff fe47 	bl	80012c4 <main>

08001636 <LoopForever>:

LoopForever:
    b LoopForever
 8001636:	e7fe      	b.n	8001636 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001638:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800163c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001640:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001644:	080027dc 	.word	0x080027dc
  ldr r2, =_sbss
 8001648:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800164c:	200001f4 	.word	0x200001f4

08001650 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001650:	e7fe      	b.n	8001650 <ADC1_2_IRQHandler>

08001652 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b082      	sub	sp, #8
 8001656:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001658:	2300      	movs	r3, #0
 800165a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800165c:	2003      	movs	r0, #3
 800165e:	f000 f91f 	bl	80018a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001662:	200f      	movs	r0, #15
 8001664:	f000 f80e 	bl	8001684 <HAL_InitTick>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d002      	beq.n	8001674 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	e001      	b.n	8001678 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001674:	f7ff ff28 	bl	80014c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001678:	79fb      	ldrb	r3, [r7, #7]
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001690:	4b17      	ldr	r3, [pc, #92]	@ (80016f0 <HAL_InitTick+0x6c>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d023      	beq.n	80016e0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001698:	4b16      	ldr	r3, [pc, #88]	@ (80016f4 <HAL_InitTick+0x70>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b14      	ldr	r3, [pc, #80]	@ (80016f0 <HAL_InitTick+0x6c>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4619      	mov	r1, r3
 80016a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 f91d 	bl	80018ee <HAL_SYSTICK_Config>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d10f      	bne.n	80016da <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b0f      	cmp	r3, #15
 80016be:	d809      	bhi.n	80016d4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c0:	2200      	movs	r2, #0
 80016c2:	6879      	ldr	r1, [r7, #4]
 80016c4:	f04f 30ff 	mov.w	r0, #4294967295
 80016c8:	f000 f8f5 	bl	80018b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016cc:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <HAL_InitTick+0x74>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6013      	str	r3, [r2, #0]
 80016d2:	e007      	b.n	80016e4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	e004      	b.n	80016e4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	73fb      	strb	r3, [r7, #15]
 80016de:	e001      	b.n	80016e4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000010 	.word	0x20000010
 80016f4:	20000008 	.word	0x20000008
 80016f8:	2000000c 	.word	0x2000000c

080016fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <HAL_IncTick+0x20>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	461a      	mov	r2, r3
 8001706:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <HAL_IncTick+0x24>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4413      	add	r3, r2
 800170c:	4a04      	ldr	r2, [pc, #16]	@ (8001720 <HAL_IncTick+0x24>)
 800170e:	6013      	str	r3, [r2, #0]
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	20000010 	.word	0x20000010
 8001720:	200000a8 	.word	0x200000a8

08001724 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return uwTick;
 8001728:	4b03      	ldr	r3, [pc, #12]	@ (8001738 <HAL_GetTick+0x14>)
 800172a:	681b      	ldr	r3, [r3, #0]
}
 800172c:	4618      	mov	r0, r3
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	200000a8 	.word	0x200000a8

0800173c <__NVIC_SetPriorityGrouping>:
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001764:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001768:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800176c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176e:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	60d3      	str	r3, [r2, #12]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <__NVIC_GetPriorityGrouping>:
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001788:	4b04      	ldr	r3, [pc, #16]	@ (800179c <__NVIC_GetPriorityGrouping+0x18>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	f003 0307 	and.w	r3, r3, #7
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_SetPriority>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	6039      	str	r1, [r7, #0]
 80017aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	db0a      	blt.n	80017ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	490c      	ldr	r1, [pc, #48]	@ (80017ec <__NVIC_SetPriority+0x4c>)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	0112      	lsls	r2, r2, #4
 80017c0:	b2d2      	uxtb	r2, r2
 80017c2:	440b      	add	r3, r1
 80017c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80017c8:	e00a      	b.n	80017e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4908      	ldr	r1, [pc, #32]	@ (80017f0 <__NVIC_SetPriority+0x50>)
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	f003 030f 	and.w	r3, r3, #15
 80017d6:	3b04      	subs	r3, #4
 80017d8:	0112      	lsls	r2, r2, #4
 80017da:	b2d2      	uxtb	r2, r2
 80017dc:	440b      	add	r3, r1
 80017de:	761a      	strb	r2, [r3, #24]
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	e000e100 	.word	0xe000e100
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b089      	sub	sp, #36	@ 0x24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	f1c3 0307 	rsb	r3, r3, #7
 800180e:	2b04      	cmp	r3, #4
 8001810:	bf28      	it	cs
 8001812:	2304      	movcs	r3, #4
 8001814:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	3304      	adds	r3, #4
 800181a:	2b06      	cmp	r3, #6
 800181c:	d902      	bls.n	8001824 <NVIC_EncodePriority+0x30>
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	3b03      	subs	r3, #3
 8001822:	e000      	b.n	8001826 <NVIC_EncodePriority+0x32>
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001828:	f04f 32ff 	mov.w	r2, #4294967295
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43da      	mvns	r2, r3
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	401a      	ands	r2, r3
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800183c:	f04f 31ff 	mov.w	r1, #4294967295
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	fa01 f303 	lsl.w	r3, r1, r3
 8001846:	43d9      	mvns	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800184c:	4313      	orrs	r3, r2
         );
}
 800184e:	4618      	mov	r0, r3
 8001850:	3724      	adds	r7, #36	@ 0x24
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
	...

0800185c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3b01      	subs	r3, #1
 8001868:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800186c:	d301      	bcc.n	8001872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800186e:	2301      	movs	r3, #1
 8001870:	e00f      	b.n	8001892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001872:	4a0a      	ldr	r2, [pc, #40]	@ (800189c <SysTick_Config+0x40>)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3b01      	subs	r3, #1
 8001878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800187a:	210f      	movs	r1, #15
 800187c:	f04f 30ff 	mov.w	r0, #4294967295
 8001880:	f7ff ff8e 	bl	80017a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <SysTick_Config+0x40>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800188a:	4b04      	ldr	r3, [pc, #16]	@ (800189c <SysTick_Config+0x40>)
 800188c:	2207      	movs	r2, #7
 800188e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	e000e010 	.word	0xe000e010

080018a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ff47 	bl	800173c <__NVIC_SetPriorityGrouping>
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b086      	sub	sp, #24
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	4603      	mov	r3, r0
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018c8:	f7ff ff5c 	bl	8001784 <__NVIC_GetPriorityGrouping>
 80018cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	68b9      	ldr	r1, [r7, #8]
 80018d2:	6978      	ldr	r0, [r7, #20]
 80018d4:	f7ff ff8e 	bl	80017f4 <NVIC_EncodePriority>
 80018d8:	4602      	mov	r2, r0
 80018da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018de:	4611      	mov	r1, r2
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff5d 	bl	80017a0 <__NVIC_SetPriority>
}
 80018e6:	bf00      	nop
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ffb0 	bl	800185c <SysTick_Config>
 80018fc:	4603      	mov	r3, r0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <HAL_PWREx_GetVoltageRange+0x18>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40007000 	.word	0x40007000

08001924 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001932:	d130      	bne.n	8001996 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001934:	4b23      	ldr	r3, [pc, #140]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800193c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001940:	d038      	beq.n	80019b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001942:	4b20      	ldr	r3, [pc, #128]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800194a:	4a1e      	ldr	r2, [pc, #120]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800194c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001950:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001952:	4b1d      	ldr	r3, [pc, #116]	@ (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2232      	movs	r2, #50	@ 0x32
 8001958:	fb02 f303 	mul.w	r3, r2, r3
 800195c:	4a1b      	ldr	r2, [pc, #108]	@ (80019cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800195e:	fba2 2303 	umull	r2, r3, r2, r3
 8001962:	0c9b      	lsrs	r3, r3, #18
 8001964:	3301      	adds	r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001968:	e002      	b.n	8001970 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	3b01      	subs	r3, #1
 800196e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001970:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001972:	695b      	ldr	r3, [r3, #20]
 8001974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800197c:	d102      	bne.n	8001984 <HAL_PWREx_ControlVoltageScaling+0x60>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1f2      	bne.n	800196a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001984:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001986:	695b      	ldr	r3, [r3, #20]
 8001988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800198c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001990:	d110      	bne.n	80019b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e00f      	b.n	80019b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001996:	4b0b      	ldr	r3, [pc, #44]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800199e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019a2:	d007      	beq.n	80019b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019a4:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019ac:	4a05      	ldr	r2, [pc, #20]	@ (80019c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40007000 	.word	0x40007000
 80019c8:	20000008 	.word	0x20000008
 80019cc:	431bde83 	.word	0x431bde83

080019d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e3ca      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e2:	4b97      	ldr	r3, [pc, #604]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 030c 	and.w	r3, r3, #12
 80019ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019ec:	4b94      	ldr	r3, [pc, #592]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	f003 0303 	and.w	r3, r3, #3
 80019f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0310 	and.w	r3, r3, #16
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 80e4 	beq.w	8001bcc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d007      	beq.n	8001a1a <HAL_RCC_OscConfig+0x4a>
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	2b0c      	cmp	r3, #12
 8001a0e:	f040 808b 	bne.w	8001b28 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	f040 8087 	bne.w	8001b28 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a1a:	4b89      	ldr	r3, [pc, #548]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d005      	beq.n	8001a32 <HAL_RCC_OscConfig+0x62>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e3a2      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1a      	ldr	r2, [r3, #32]
 8001a36:	4b82      	ldr	r3, [pc, #520]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d004      	beq.n	8001a4c <HAL_RCC_OscConfig+0x7c>
 8001a42:	4b7f      	ldr	r3, [pc, #508]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a4a:	e005      	b.n	8001a58 <HAL_RCC_OscConfig+0x88>
 8001a4c:	4b7c      	ldr	r3, [pc, #496]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a52:	091b      	lsrs	r3, r3, #4
 8001a54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d223      	bcs.n	8001aa4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 fd1d 	bl	80024a0 <RCC_SetFlashLatencyFromMSIRange>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e383      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a70:	4b73      	ldr	r3, [pc, #460]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a72      	ldr	r2, [pc, #456]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a76:	f043 0308 	orr.w	r3, r3, #8
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	4b70      	ldr	r3, [pc, #448]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	496d      	ldr	r1, [pc, #436]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a8e:	4b6c      	ldr	r3, [pc, #432]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	69db      	ldr	r3, [r3, #28]
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	4968      	ldr	r1, [pc, #416]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	604b      	str	r3, [r1, #4]
 8001aa2:	e025      	b.n	8001af0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001aa4:	4b66      	ldr	r3, [pc, #408]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a65      	ldr	r2, [pc, #404]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001aaa:	f043 0308 	orr.w	r3, r3, #8
 8001aae:	6013      	str	r3, [r2, #0]
 8001ab0:	4b63      	ldr	r3, [pc, #396]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	4960      	ldr	r1, [pc, #384]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ac2:	4b5f      	ldr	r3, [pc, #380]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	021b      	lsls	r3, r3, #8
 8001ad0:	495b      	ldr	r1, [pc, #364]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d109      	bne.n	8001af0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a1b      	ldr	r3, [r3, #32]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f000 fcdd 	bl	80024a0 <RCC_SetFlashLatencyFromMSIRange>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e343      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001af0:	f000 fc4a 	bl	8002388 <HAL_RCC_GetSysClockFreq>
 8001af4:	4602      	mov	r2, r0
 8001af6:	4b52      	ldr	r3, [pc, #328]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	091b      	lsrs	r3, r3, #4
 8001afc:	f003 030f 	and.w	r3, r3, #15
 8001b00:	4950      	ldr	r1, [pc, #320]	@ (8001c44 <HAL_RCC_OscConfig+0x274>)
 8001b02:	5ccb      	ldrb	r3, [r1, r3]
 8001b04:	f003 031f 	and.w	r3, r3, #31
 8001b08:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0c:	4a4e      	ldr	r2, [pc, #312]	@ (8001c48 <HAL_RCC_OscConfig+0x278>)
 8001b0e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b10:	4b4e      	ldr	r3, [pc, #312]	@ (8001c4c <HAL_RCC_OscConfig+0x27c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fdb5 	bl	8001684 <HAL_InitTick>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d052      	beq.n	8001bca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	e327      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d032      	beq.n	8001b96 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b30:	4b43      	ldr	r3, [pc, #268]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a42      	ldr	r2, [pc, #264]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b36:	f043 0301 	orr.w	r3, r3, #1
 8001b3a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fdf2 	bl	8001724 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b44:	f7ff fdee 	bl	8001724 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e310      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b56:	4b3a      	ldr	r3, [pc, #232]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d0f0      	beq.n	8001b44 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b62:	4b37      	ldr	r3, [pc, #220]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a36      	ldr	r2, [pc, #216]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b68:	f043 0308 	orr.w	r3, r3, #8
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	4b34      	ldr	r3, [pc, #208]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	4931      	ldr	r1, [pc, #196]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b80:	4b2f      	ldr	r3, [pc, #188]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	021b      	lsls	r3, r3, #8
 8001b8e:	492c      	ldr	r1, [pc, #176]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	604b      	str	r3, [r1, #4]
 8001b94:	e01a      	b.n	8001bcc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b96:	4b2a      	ldr	r3, [pc, #168]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a29      	ldr	r2, [pc, #164]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001b9c:	f023 0301 	bic.w	r3, r3, #1
 8001ba0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ba2:	f7ff fdbf 	bl	8001724 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001baa:	f7ff fdbb 	bl	8001724 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e2dd      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bbc:	4b20      	ldr	r3, [pc, #128]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1f0      	bne.n	8001baa <HAL_RCC_OscConfig+0x1da>
 8001bc8:	e000      	b.n	8001bcc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d074      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	2b08      	cmp	r3, #8
 8001bdc:	d005      	beq.n	8001bea <HAL_RCC_OscConfig+0x21a>
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	2b0c      	cmp	r3, #12
 8001be2:	d10e      	bne.n	8001c02 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	2b03      	cmp	r3, #3
 8001be8:	d10b      	bne.n	8001c02 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d064      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x2f0>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d160      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e2ba      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c0a:	d106      	bne.n	8001c1a <HAL_RCC_OscConfig+0x24a>
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a0b      	ldr	r2, [pc, #44]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001c12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	e026      	b.n	8001c68 <HAL_RCC_OscConfig+0x298>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c22:	d115      	bne.n	8001c50 <HAL_RCC_OscConfig+0x280>
 8001c24:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a05      	ldr	r2, [pc, #20]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001c2a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b03      	ldr	r3, [pc, #12]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a02      	ldr	r2, [pc, #8]	@ (8001c40 <HAL_RCC_OscConfig+0x270>)
 8001c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c3a:	6013      	str	r3, [r2, #0]
 8001c3c:	e014      	b.n	8001c68 <HAL_RCC_OscConfig+0x298>
 8001c3e:	bf00      	nop
 8001c40:	40021000 	.word	0x40021000
 8001c44:	08002794 	.word	0x08002794
 8001c48:	20000008 	.word	0x20000008
 8001c4c:	2000000c 	.word	0x2000000c
 8001c50:	4ba0      	ldr	r3, [pc, #640]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a9f      	ldr	r2, [pc, #636]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001c56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c5a:	6013      	str	r3, [r2, #0]
 8001c5c:	4b9d      	ldr	r3, [pc, #628]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a9c      	ldr	r2, [pc, #624]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001c62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d013      	beq.n	8001c98 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c70:	f7ff fd58 	bl	8001724 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c78:	f7ff fd54 	bl	8001724 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b64      	cmp	r3, #100	@ 0x64
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e276      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c8a:	4b92      	ldr	r3, [pc, #584]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0x2a8>
 8001c96:	e014      	b.n	8001cc2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c98:	f7ff fd44 	bl	8001724 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ca0:	f7ff fd40 	bl	8001724 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b64      	cmp	r3, #100	@ 0x64
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e262      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cb2:	4b88      	ldr	r3, [pc, #544]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x2d0>
 8001cbe:	e000      	b.n	8001cc2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d060      	beq.n	8001d90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d005      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x310>
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	2b0c      	cmp	r3, #12
 8001cd8:	d119      	bne.n	8001d0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d116      	bne.n	8001d0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ce0:	4b7c      	ldr	r3, [pc, #496]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d005      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x328>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e23f      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf8:	4b76      	ldr	r3, [pc, #472]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	061b      	lsls	r3, r3, #24
 8001d06:	4973      	ldr	r1, [pc, #460]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d0c:	e040      	b.n	8001d90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d023      	beq.n	8001d5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d16:	4b6f      	ldr	r3, [pc, #444]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a6e      	ldr	r2, [pc, #440]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d22:	f7ff fcff 	bl	8001724 <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d28:	e008      	b.n	8001d3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d2a:	f7ff fcfb 	bl	8001724 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e21d      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d3c:	4b65      	ldr	r3, [pc, #404]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d0f0      	beq.n	8001d2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d48:	4b62      	ldr	r3, [pc, #392]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	061b      	lsls	r3, r3, #24
 8001d56:	495f      	ldr	r1, [pc, #380]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	604b      	str	r3, [r1, #4]
 8001d5c:	e018      	b.n	8001d90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d5e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a5c      	ldr	r2, [pc, #368]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6a:	f7ff fcdb 	bl	8001724 <HAL_GetTick>
 8001d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d72:	f7ff fcd7 	bl	8001724 <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e1f9      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d84:	4b53      	ldr	r3, [pc, #332]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1f0      	bne.n	8001d72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d03c      	beq.n	8001e16 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	695b      	ldr	r3, [r3, #20]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d01c      	beq.n	8001dde <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001da4:	4b4b      	ldr	r3, [pc, #300]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001daa:	4a4a      	ldr	r2, [pc, #296]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db4:	f7ff fcb6 	bl	8001724 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dbc:	f7ff fcb2 	bl	8001724 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e1d4      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dce:	4b41      	ldr	r3, [pc, #260]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d0ef      	beq.n	8001dbc <HAL_RCC_OscConfig+0x3ec>
 8001ddc:	e01b      	b.n	8001e16 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dde:	4b3d      	ldr	r3, [pc, #244]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001de0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001de4:	4a3b      	ldr	r2, [pc, #236]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001de6:	f023 0301 	bic.w	r3, r3, #1
 8001dea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dee:	f7ff fc99 	bl	8001724 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001df6:	f7ff fc95 	bl	8001724 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e1b7      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e08:	4b32      	ldr	r3, [pc, #200]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1ef      	bne.n	8001df6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 80a6 	beq.w	8001f70 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e24:	2300      	movs	r3, #0
 8001e26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e28:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d10d      	bne.n	8001e50 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e34:	4b27      	ldr	r3, [pc, #156]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e38:	4a26      	ldr	r2, [pc, #152]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001e3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e40:	4b24      	ldr	r3, [pc, #144]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e50:	4b21      	ldr	r3, [pc, #132]	@ (8001ed8 <HAL_RCC_OscConfig+0x508>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d118      	bne.n	8001e8e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed8 <HAL_RCC_OscConfig+0x508>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a1d      	ldr	r2, [pc, #116]	@ (8001ed8 <HAL_RCC_OscConfig+0x508>)
 8001e62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e66:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e68:	f7ff fc5c 	bl	8001724 <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e70:	f7ff fc58 	bl	8001724 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e17a      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e82:	4b15      	ldr	r3, [pc, #84]	@ (8001ed8 <HAL_RCC_OscConfig+0x508>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0f0      	beq.n	8001e70 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d108      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x4d8>
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ea6:	e029      	b.n	8001efc <HAL_RCC_OscConfig+0x52c>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	2b05      	cmp	r3, #5
 8001eae:	d115      	bne.n	8001edc <HAL_RCC_OscConfig+0x50c>
 8001eb0:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eb6:	4a07      	ldr	r2, [pc, #28]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001eb8:	f043 0304 	orr.w	r3, r3, #4
 8001ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ec0:	4b04      	ldr	r3, [pc, #16]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ec6:	4a03      	ldr	r2, [pc, #12]	@ (8001ed4 <HAL_RCC_OscConfig+0x504>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ed0:	e014      	b.n	8001efc <HAL_RCC_OscConfig+0x52c>
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40007000 	.word	0x40007000
 8001edc:	4b9c      	ldr	r3, [pc, #624]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ee2:	4a9b      	ldr	r2, [pc, #620]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001ee4:	f023 0301 	bic.w	r3, r3, #1
 8001ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001eec:	4b98      	ldr	r3, [pc, #608]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef2:	4a97      	ldr	r2, [pc, #604]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001ef4:	f023 0304 	bic.w	r3, r3, #4
 8001ef8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d016      	beq.n	8001f32 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f04:	f7ff fc0e 	bl	8001724 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f0a:	e00a      	b.n	8001f22 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f0c:	f7ff fc0a 	bl	8001724 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e12a      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f22:	4b8b      	ldr	r3, [pc, #556]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f28:	f003 0302 	and.w	r3, r3, #2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d0ed      	beq.n	8001f0c <HAL_RCC_OscConfig+0x53c>
 8001f30:	e015      	b.n	8001f5e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f32:	f7ff fbf7 	bl	8001724 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f38:	e00a      	b.n	8001f50 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f3a:	f7ff fbf3 	bl	8001724 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e113      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f50:	4b7f      	ldr	r3, [pc, #508]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1ed      	bne.n	8001f3a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f5e:	7ffb      	ldrb	r3, [r7, #31]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d105      	bne.n	8001f70 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f64:	4b7a      	ldr	r3, [pc, #488]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f68:	4a79      	ldr	r2, [pc, #484]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001f6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f6e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f000 80fe 	beq.w	8002176 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	f040 80d0 	bne.w	8002124 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f84:	4b72      	ldr	r3, [pc, #456]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f003 0203 	and.w	r2, r3, #3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d130      	bne.n	8001ffa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d127      	bne.n	8001ffa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d11f      	bne.n	8001ffa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001fc4:	2a07      	cmp	r2, #7
 8001fc6:	bf14      	ite	ne
 8001fc8:	2201      	movne	r2, #1
 8001fca:	2200      	moveq	r2, #0
 8001fcc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d113      	bne.n	8001ffa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fdc:	085b      	lsrs	r3, r3, #1
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d109      	bne.n	8001ffa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff0:	085b      	lsrs	r3, r3, #1
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d06e      	beq.n	80020d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	2b0c      	cmp	r3, #12
 8001ffe:	d069      	beq.n	80020d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002000:	4b53      	ldr	r3, [pc, #332]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d105      	bne.n	8002018 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800200c:	4b50      	ldr	r3, [pc, #320]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e0ad      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800201c:	4b4c      	ldr	r3, [pc, #304]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a4b      	ldr	r2, [pc, #300]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002022:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002026:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002028:	f7ff fb7c 	bl	8001724 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002030:	f7ff fb78 	bl	8001724 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e09a      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002042:	4b43      	ldr	r3, [pc, #268]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f0      	bne.n	8002030 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800204e:	4b40      	ldr	r3, [pc, #256]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002050:	68da      	ldr	r2, [r3, #12]
 8002052:	4b40      	ldr	r3, [pc, #256]	@ (8002154 <HAL_RCC_OscConfig+0x784>)
 8002054:	4013      	ands	r3, r2
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800205e:	3a01      	subs	r2, #1
 8002060:	0112      	lsls	r2, r2, #4
 8002062:	4311      	orrs	r1, r2
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002068:	0212      	lsls	r2, r2, #8
 800206a:	4311      	orrs	r1, r2
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002070:	0852      	lsrs	r2, r2, #1
 8002072:	3a01      	subs	r2, #1
 8002074:	0552      	lsls	r2, r2, #21
 8002076:	4311      	orrs	r1, r2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800207c:	0852      	lsrs	r2, r2, #1
 800207e:	3a01      	subs	r2, #1
 8002080:	0652      	lsls	r2, r2, #25
 8002082:	4311      	orrs	r1, r2
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002088:	0912      	lsrs	r2, r2, #4
 800208a:	0452      	lsls	r2, r2, #17
 800208c:	430a      	orrs	r2, r1
 800208e:	4930      	ldr	r1, [pc, #192]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002090:	4313      	orrs	r3, r2
 8002092:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002094:	4b2e      	ldr	r3, [pc, #184]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a2d      	ldr	r2, [pc, #180]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 800209a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800209e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020ac:	f7ff fb3a 	bl	8001724 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b4:	f7ff fb36 	bl	8001724 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e058      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c6:	4b22      	ldr	r3, [pc, #136]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0f0      	beq.n	80020b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020d2:	e050      	b.n	8002176 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e04f      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d148      	bne.n	8002176 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80020e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a19      	ldr	r2, [pc, #100]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020f0:	4b17      	ldr	r3, [pc, #92]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	4a16      	ldr	r2, [pc, #88]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 80020f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80020fc:	f7ff fb12 	bl	8001724 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002104:	f7ff fb0e 	bl	8001724 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e030      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002116:	4b0e      	ldr	r3, [pc, #56]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0f0      	beq.n	8002104 <HAL_RCC_OscConfig+0x734>
 8002122:	e028      	b.n	8002176 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	2b0c      	cmp	r3, #12
 8002128:	d023      	beq.n	8002172 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800212a:	4b09      	ldr	r3, [pc, #36]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a08      	ldr	r2, [pc, #32]	@ (8002150 <HAL_RCC_OscConfig+0x780>)
 8002130:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002136:	f7ff faf5 	bl	8001724 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800213c:	e00c      	b.n	8002158 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800213e:	f7ff faf1 	bl	8001724 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d905      	bls.n	8002158 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e013      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
 8002150:	40021000 	.word	0x40021000
 8002154:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002158:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <HAL_RCC_OscConfig+0x7b0>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1ec      	bne.n	800213e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002164:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <HAL_RCC_OscConfig+0x7b0>)
 8002166:	68da      	ldr	r2, [r3, #12]
 8002168:	4905      	ldr	r1, [pc, #20]	@ (8002180 <HAL_RCC_OscConfig+0x7b0>)
 800216a:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <HAL_RCC_OscConfig+0x7b4>)
 800216c:	4013      	ands	r3, r2
 800216e:	60cb      	str	r3, [r1, #12]
 8002170:	e001      	b.n	8002176 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3720      	adds	r7, #32
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40021000 	.word	0x40021000
 8002184:	feeefffc 	.word	0xfeeefffc

08002188 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e0e7      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800219c:	4b75      	ldr	r3, [pc, #468]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d910      	bls.n	80021cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021aa:	4b72      	ldr	r3, [pc, #456]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f023 0207 	bic.w	r2, r3, #7
 80021b2:	4970      	ldr	r1, [pc, #448]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ba:	4b6e      	ldr	r3, [pc, #440]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d001      	beq.n	80021cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e0cf      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0302 	and.w	r3, r3, #2
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d010      	beq.n	80021fa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	4b66      	ldr	r3, [pc, #408]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d908      	bls.n	80021fa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021e8:	4b63      	ldr	r3, [pc, #396]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	4960      	ldr	r1, [pc, #384]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d04c      	beq.n	80022a0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b03      	cmp	r3, #3
 800220c:	d107      	bne.n	800221e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800220e:	4b5a      	ldr	r3, [pc, #360]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d121      	bne.n	800225e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e0a6      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2b02      	cmp	r3, #2
 8002224:	d107      	bne.n	8002236 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002226:	4b54      	ldr	r3, [pc, #336]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d115      	bne.n	800225e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e09a      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d107      	bne.n	800224e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800223e:	4b4e      	ldr	r3, [pc, #312]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d109      	bne.n	800225e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e08e      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800224e:	4b4a      	ldr	r3, [pc, #296]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e086      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800225e:	4b46      	ldr	r3, [pc, #280]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f023 0203 	bic.w	r2, r3, #3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	4943      	ldr	r1, [pc, #268]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 800226c:	4313      	orrs	r3, r2
 800226e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002270:	f7ff fa58 	bl	8001724 <HAL_GetTick>
 8002274:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002276:	e00a      	b.n	800228e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002278:	f7ff fa54 	bl	8001724 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002286:	4293      	cmp	r3, r2
 8002288:	d901      	bls.n	800228e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e06e      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228e:	4b3a      	ldr	r3, [pc, #232]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 020c 	and.w	r2, r3, #12
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	429a      	cmp	r2, r3
 800229e:	d1eb      	bne.n	8002278 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d010      	beq.n	80022ce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	4b31      	ldr	r3, [pc, #196]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d208      	bcs.n	80022ce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	492b      	ldr	r1, [pc, #172]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022ce:	4b29      	ldr	r3, [pc, #164]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d210      	bcs.n	80022fe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022dc:	4b25      	ldr	r3, [pc, #148]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f023 0207 	bic.w	r2, r3, #7
 80022e4:	4923      	ldr	r1, [pc, #140]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ec:	4b21      	ldr	r3, [pc, #132]	@ (8002374 <HAL_RCC_ClockConfig+0x1ec>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d001      	beq.n	80022fe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e036      	b.n	800236c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	2b00      	cmp	r3, #0
 8002308:	d008      	beq.n	800231c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800230a:	4b1b      	ldr	r3, [pc, #108]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	4918      	ldr	r1, [pc, #96]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002318:	4313      	orrs	r3, r2
 800231a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	2b00      	cmp	r3, #0
 8002326:	d009      	beq.n	800233c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002328:	4b13      	ldr	r3, [pc, #76]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4910      	ldr	r1, [pc, #64]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002338:	4313      	orrs	r3, r2
 800233a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800233c:	f000 f824 	bl	8002388 <HAL_RCC_GetSysClockFreq>
 8002340:	4602      	mov	r2, r0
 8002342:	4b0d      	ldr	r3, [pc, #52]	@ (8002378 <HAL_RCC_ClockConfig+0x1f0>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	091b      	lsrs	r3, r3, #4
 8002348:	f003 030f 	and.w	r3, r3, #15
 800234c:	490b      	ldr	r1, [pc, #44]	@ (800237c <HAL_RCC_ClockConfig+0x1f4>)
 800234e:	5ccb      	ldrb	r3, [r1, r3]
 8002350:	f003 031f 	and.w	r3, r3, #31
 8002354:	fa22 f303 	lsr.w	r3, r2, r3
 8002358:	4a09      	ldr	r2, [pc, #36]	@ (8002380 <HAL_RCC_ClockConfig+0x1f8>)
 800235a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800235c:	4b09      	ldr	r3, [pc, #36]	@ (8002384 <HAL_RCC_ClockConfig+0x1fc>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff f98f 	bl	8001684 <HAL_InitTick>
 8002366:	4603      	mov	r3, r0
 8002368:	72fb      	strb	r3, [r7, #11]

  return status;
 800236a:	7afb      	ldrb	r3, [r7, #11]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40022000 	.word	0x40022000
 8002378:	40021000 	.word	0x40021000
 800237c:	08002794 	.word	0x08002794
 8002380:	20000008 	.word	0x20000008
 8002384:	2000000c 	.word	0x2000000c

08002388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002388:	b480      	push	{r7}
 800238a:	b089      	sub	sp, #36	@ 0x24
 800238c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800238e:	2300      	movs	r3, #0
 8002390:	61fb      	str	r3, [r7, #28]
 8002392:	2300      	movs	r3, #0
 8002394:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002396:	4b3e      	ldr	r3, [pc, #248]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 030c 	and.w	r3, r3, #12
 800239e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023a0:	4b3b      	ldr	r3, [pc, #236]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <HAL_RCC_GetSysClockFreq+0x34>
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	2b0c      	cmp	r3, #12
 80023b4:	d121      	bne.n	80023fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d11e      	bne.n	80023fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023bc:	4b34      	ldr	r3, [pc, #208]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0308 	and.w	r3, r3, #8
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d107      	bne.n	80023d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023c8:	4b31      	ldr	r3, [pc, #196]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ce:	0a1b      	lsrs	r3, r3, #8
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	e005      	b.n	80023e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	091b      	lsrs	r3, r3, #4
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80023e4:	4a2b      	ldr	r2, [pc, #172]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x10c>)
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10d      	bne.n	8002410 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023f8:	e00a      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d102      	bne.n	8002406 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002400:	4b25      	ldr	r3, [pc, #148]	@ (8002498 <HAL_RCC_GetSysClockFreq+0x110>)
 8002402:	61bb      	str	r3, [r7, #24]
 8002404:	e004      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	2b08      	cmp	r3, #8
 800240a:	d101      	bne.n	8002410 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800240c:	4b23      	ldr	r3, [pc, #140]	@ (800249c <HAL_RCC_GetSysClockFreq+0x114>)
 800240e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	2b0c      	cmp	r3, #12
 8002414:	d134      	bne.n	8002480 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002416:	4b1e      	ldr	r3, [pc, #120]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2b02      	cmp	r3, #2
 8002424:	d003      	beq.n	800242e <HAL_RCC_GetSysClockFreq+0xa6>
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	2b03      	cmp	r3, #3
 800242a:	d003      	beq.n	8002434 <HAL_RCC_GetSysClockFreq+0xac>
 800242c:	e005      	b.n	800243a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800242e:	4b1a      	ldr	r3, [pc, #104]	@ (8002498 <HAL_RCC_GetSysClockFreq+0x110>)
 8002430:	617b      	str	r3, [r7, #20]
      break;
 8002432:	e005      	b.n	8002440 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002434:	4b19      	ldr	r3, [pc, #100]	@ (800249c <HAL_RCC_GetSysClockFreq+0x114>)
 8002436:	617b      	str	r3, [r7, #20]
      break;
 8002438:	e002      	b.n	8002440 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	617b      	str	r3, [r7, #20]
      break;
 800243e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002440:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	091b      	lsrs	r3, r3, #4
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	3301      	adds	r3, #1
 800244c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	0a1b      	lsrs	r3, r3, #8
 8002454:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002458:	697a      	ldr	r2, [r7, #20]
 800245a:	fb03 f202 	mul.w	r2, r3, r2
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	fbb2 f3f3 	udiv	r3, r2, r3
 8002464:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002466:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x108>)
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	0e5b      	lsrs	r3, r3, #25
 800246c:	f003 0303 	and.w	r3, r3, #3
 8002470:	3301      	adds	r3, #1
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	fbb2 f3f3 	udiv	r3, r2, r3
 800247e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002480:	69bb      	ldr	r3, [r7, #24]
}
 8002482:	4618      	mov	r0, r3
 8002484:	3724      	adds	r7, #36	@ 0x24
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40021000 	.word	0x40021000
 8002494:	080027a4 	.word	0x080027a4
 8002498:	00f42400 	.word	0x00f42400
 800249c:	007a1200 	.word	0x007a1200

080024a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80024a8:	2300      	movs	r3, #0
 80024aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80024ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002558 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80024b8:	f7ff fa26 	bl	8001908 <HAL_PWREx_GetVoltageRange>
 80024bc:	6178      	str	r0, [r7, #20]
 80024be:	e014      	b.n	80024ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80024c0:	4b25      	ldr	r3, [pc, #148]	@ (8002558 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c4:	4a24      	ldr	r2, [pc, #144]	@ (8002558 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80024cc:	4b22      	ldr	r3, [pc, #136]	@ (8002558 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80024d8:	f7ff fa16 	bl	8001908 <HAL_PWREx_GetVoltageRange>
 80024dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80024de:	4b1e      	ldr	r3, [pc, #120]	@ (8002558 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e2:	4a1d      	ldr	r2, [pc, #116]	@ (8002558 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024f0:	d10b      	bne.n	800250a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b80      	cmp	r3, #128	@ 0x80
 80024f6:	d919      	bls.n	800252c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2ba0      	cmp	r3, #160	@ 0xa0
 80024fc:	d902      	bls.n	8002504 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024fe:	2302      	movs	r3, #2
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	e013      	b.n	800252c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002504:	2301      	movs	r3, #1
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	e010      	b.n	800252c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b80      	cmp	r3, #128	@ 0x80
 800250e:	d902      	bls.n	8002516 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002510:	2303      	movs	r3, #3
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	e00a      	b.n	800252c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b80      	cmp	r3, #128	@ 0x80
 800251a:	d102      	bne.n	8002522 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800251c:	2302      	movs	r3, #2
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	e004      	b.n	800252c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b70      	cmp	r3, #112	@ 0x70
 8002526:	d101      	bne.n	800252c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002528:	2301      	movs	r3, #1
 800252a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800252c:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f023 0207 	bic.w	r2, r3, #7
 8002534:	4909      	ldr	r1, [pc, #36]	@ (800255c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800253c:	4b07      	ldr	r3, [pc, #28]	@ (800255c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0307 	and.w	r3, r3, #7
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	429a      	cmp	r2, r3
 8002548:	d001      	beq.n	800254e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e000      	b.n	8002550 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40021000 	.word	0x40021000
 800255c:	40022000 	.word	0x40022000

08002560 <calloc>:
 8002560:	4b02      	ldr	r3, [pc, #8]	@ (800256c <calloc+0xc>)
 8002562:	460a      	mov	r2, r1
 8002564:	4601      	mov	r1, r0
 8002566:	6818      	ldr	r0, [r3, #0]
 8002568:	f000 b802 	b.w	8002570 <_calloc_r>
 800256c:	20000014 	.word	0x20000014

08002570 <_calloc_r>:
 8002570:	b570      	push	{r4, r5, r6, lr}
 8002572:	fba1 5402 	umull	r5, r4, r1, r2
 8002576:	b93c      	cbnz	r4, 8002588 <_calloc_r+0x18>
 8002578:	4629      	mov	r1, r5
 800257a:	f000 f82f 	bl	80025dc <_malloc_r>
 800257e:	4606      	mov	r6, r0
 8002580:	b928      	cbnz	r0, 800258e <_calloc_r+0x1e>
 8002582:	2600      	movs	r6, #0
 8002584:	4630      	mov	r0, r6
 8002586:	bd70      	pop	{r4, r5, r6, pc}
 8002588:	220c      	movs	r2, #12
 800258a:	6002      	str	r2, [r0, #0]
 800258c:	e7f9      	b.n	8002582 <_calloc_r+0x12>
 800258e:	462a      	mov	r2, r5
 8002590:	4621      	mov	r1, r4
 8002592:	f000 f8af 	bl	80026f4 <memset>
 8002596:	e7f5      	b.n	8002584 <_calloc_r+0x14>

08002598 <sbrk_aligned>:
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	4e0f      	ldr	r6, [pc, #60]	@ (80025d8 <sbrk_aligned+0x40>)
 800259c:	460c      	mov	r4, r1
 800259e:	6831      	ldr	r1, [r6, #0]
 80025a0:	4605      	mov	r5, r0
 80025a2:	b911      	cbnz	r1, 80025aa <sbrk_aligned+0x12>
 80025a4:	f000 f8ae 	bl	8002704 <_sbrk_r>
 80025a8:	6030      	str	r0, [r6, #0]
 80025aa:	4621      	mov	r1, r4
 80025ac:	4628      	mov	r0, r5
 80025ae:	f000 f8a9 	bl	8002704 <_sbrk_r>
 80025b2:	1c43      	adds	r3, r0, #1
 80025b4:	d103      	bne.n	80025be <sbrk_aligned+0x26>
 80025b6:	f04f 34ff 	mov.w	r4, #4294967295
 80025ba:	4620      	mov	r0, r4
 80025bc:	bd70      	pop	{r4, r5, r6, pc}
 80025be:	1cc4      	adds	r4, r0, #3
 80025c0:	f024 0403 	bic.w	r4, r4, #3
 80025c4:	42a0      	cmp	r0, r4
 80025c6:	d0f8      	beq.n	80025ba <sbrk_aligned+0x22>
 80025c8:	1a21      	subs	r1, r4, r0
 80025ca:	4628      	mov	r0, r5
 80025cc:	f000 f89a 	bl	8002704 <_sbrk_r>
 80025d0:	3001      	adds	r0, #1
 80025d2:	d1f2      	bne.n	80025ba <sbrk_aligned+0x22>
 80025d4:	e7ef      	b.n	80025b6 <sbrk_aligned+0x1e>
 80025d6:	bf00      	nop
 80025d8:	200000ac 	.word	0x200000ac

080025dc <_malloc_r>:
 80025dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025e0:	1ccd      	adds	r5, r1, #3
 80025e2:	f025 0503 	bic.w	r5, r5, #3
 80025e6:	3508      	adds	r5, #8
 80025e8:	2d0c      	cmp	r5, #12
 80025ea:	bf38      	it	cc
 80025ec:	250c      	movcc	r5, #12
 80025ee:	2d00      	cmp	r5, #0
 80025f0:	4606      	mov	r6, r0
 80025f2:	db01      	blt.n	80025f8 <_malloc_r+0x1c>
 80025f4:	42a9      	cmp	r1, r5
 80025f6:	d904      	bls.n	8002602 <_malloc_r+0x26>
 80025f8:	230c      	movs	r3, #12
 80025fa:	6033      	str	r3, [r6, #0]
 80025fc:	2000      	movs	r0, #0
 80025fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002602:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80026d8 <_malloc_r+0xfc>
 8002606:	f000 f869 	bl	80026dc <__malloc_lock>
 800260a:	f8d8 3000 	ldr.w	r3, [r8]
 800260e:	461c      	mov	r4, r3
 8002610:	bb44      	cbnz	r4, 8002664 <_malloc_r+0x88>
 8002612:	4629      	mov	r1, r5
 8002614:	4630      	mov	r0, r6
 8002616:	f7ff ffbf 	bl	8002598 <sbrk_aligned>
 800261a:	1c43      	adds	r3, r0, #1
 800261c:	4604      	mov	r4, r0
 800261e:	d158      	bne.n	80026d2 <_malloc_r+0xf6>
 8002620:	f8d8 4000 	ldr.w	r4, [r8]
 8002624:	4627      	mov	r7, r4
 8002626:	2f00      	cmp	r7, #0
 8002628:	d143      	bne.n	80026b2 <_malloc_r+0xd6>
 800262a:	2c00      	cmp	r4, #0
 800262c:	d04b      	beq.n	80026c6 <_malloc_r+0xea>
 800262e:	6823      	ldr	r3, [r4, #0]
 8002630:	4639      	mov	r1, r7
 8002632:	4630      	mov	r0, r6
 8002634:	eb04 0903 	add.w	r9, r4, r3
 8002638:	f000 f864 	bl	8002704 <_sbrk_r>
 800263c:	4581      	cmp	r9, r0
 800263e:	d142      	bne.n	80026c6 <_malloc_r+0xea>
 8002640:	6821      	ldr	r1, [r4, #0]
 8002642:	1a6d      	subs	r5, r5, r1
 8002644:	4629      	mov	r1, r5
 8002646:	4630      	mov	r0, r6
 8002648:	f7ff ffa6 	bl	8002598 <sbrk_aligned>
 800264c:	3001      	adds	r0, #1
 800264e:	d03a      	beq.n	80026c6 <_malloc_r+0xea>
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	442b      	add	r3, r5
 8002654:	6023      	str	r3, [r4, #0]
 8002656:	f8d8 3000 	ldr.w	r3, [r8]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	bb62      	cbnz	r2, 80026b8 <_malloc_r+0xdc>
 800265e:	f8c8 7000 	str.w	r7, [r8]
 8002662:	e00f      	b.n	8002684 <_malloc_r+0xa8>
 8002664:	6822      	ldr	r2, [r4, #0]
 8002666:	1b52      	subs	r2, r2, r5
 8002668:	d420      	bmi.n	80026ac <_malloc_r+0xd0>
 800266a:	2a0b      	cmp	r2, #11
 800266c:	d917      	bls.n	800269e <_malloc_r+0xc2>
 800266e:	1961      	adds	r1, r4, r5
 8002670:	42a3      	cmp	r3, r4
 8002672:	6025      	str	r5, [r4, #0]
 8002674:	bf18      	it	ne
 8002676:	6059      	strne	r1, [r3, #4]
 8002678:	6863      	ldr	r3, [r4, #4]
 800267a:	bf08      	it	eq
 800267c:	f8c8 1000 	streq.w	r1, [r8]
 8002680:	5162      	str	r2, [r4, r5]
 8002682:	604b      	str	r3, [r1, #4]
 8002684:	4630      	mov	r0, r6
 8002686:	f000 f82f 	bl	80026e8 <__malloc_unlock>
 800268a:	f104 000b 	add.w	r0, r4, #11
 800268e:	1d23      	adds	r3, r4, #4
 8002690:	f020 0007 	bic.w	r0, r0, #7
 8002694:	1ac2      	subs	r2, r0, r3
 8002696:	bf1c      	itt	ne
 8002698:	1a1b      	subne	r3, r3, r0
 800269a:	50a3      	strne	r3, [r4, r2]
 800269c:	e7af      	b.n	80025fe <_malloc_r+0x22>
 800269e:	6862      	ldr	r2, [r4, #4]
 80026a0:	42a3      	cmp	r3, r4
 80026a2:	bf0c      	ite	eq
 80026a4:	f8c8 2000 	streq.w	r2, [r8]
 80026a8:	605a      	strne	r2, [r3, #4]
 80026aa:	e7eb      	b.n	8002684 <_malloc_r+0xa8>
 80026ac:	4623      	mov	r3, r4
 80026ae:	6864      	ldr	r4, [r4, #4]
 80026b0:	e7ae      	b.n	8002610 <_malloc_r+0x34>
 80026b2:	463c      	mov	r4, r7
 80026b4:	687f      	ldr	r7, [r7, #4]
 80026b6:	e7b6      	b.n	8002626 <_malloc_r+0x4a>
 80026b8:	461a      	mov	r2, r3
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	42a3      	cmp	r3, r4
 80026be:	d1fb      	bne.n	80026b8 <_malloc_r+0xdc>
 80026c0:	2300      	movs	r3, #0
 80026c2:	6053      	str	r3, [r2, #4]
 80026c4:	e7de      	b.n	8002684 <_malloc_r+0xa8>
 80026c6:	230c      	movs	r3, #12
 80026c8:	6033      	str	r3, [r6, #0]
 80026ca:	4630      	mov	r0, r6
 80026cc:	f000 f80c 	bl	80026e8 <__malloc_unlock>
 80026d0:	e794      	b.n	80025fc <_malloc_r+0x20>
 80026d2:	6005      	str	r5, [r0, #0]
 80026d4:	e7d6      	b.n	8002684 <_malloc_r+0xa8>
 80026d6:	bf00      	nop
 80026d8:	200000b0 	.word	0x200000b0

080026dc <__malloc_lock>:
 80026dc:	4801      	ldr	r0, [pc, #4]	@ (80026e4 <__malloc_lock+0x8>)
 80026de:	f000 b84b 	b.w	8002778 <__retarget_lock_acquire_recursive>
 80026e2:	bf00      	nop
 80026e4:	200001f0 	.word	0x200001f0

080026e8 <__malloc_unlock>:
 80026e8:	4801      	ldr	r0, [pc, #4]	@ (80026f0 <__malloc_unlock+0x8>)
 80026ea:	f000 b846 	b.w	800277a <__retarget_lock_release_recursive>
 80026ee:	bf00      	nop
 80026f0:	200001f0 	.word	0x200001f0

080026f4 <memset>:
 80026f4:	4402      	add	r2, r0
 80026f6:	4603      	mov	r3, r0
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d100      	bne.n	80026fe <memset+0xa>
 80026fc:	4770      	bx	lr
 80026fe:	f803 1b01 	strb.w	r1, [r3], #1
 8002702:	e7f9      	b.n	80026f8 <memset+0x4>

08002704 <_sbrk_r>:
 8002704:	b538      	push	{r3, r4, r5, lr}
 8002706:	4d06      	ldr	r5, [pc, #24]	@ (8002720 <_sbrk_r+0x1c>)
 8002708:	2300      	movs	r3, #0
 800270a:	4604      	mov	r4, r0
 800270c:	4608      	mov	r0, r1
 800270e:	602b      	str	r3, [r5, #0]
 8002710:	f7fe ff2e 	bl	8001570 <_sbrk>
 8002714:	1c43      	adds	r3, r0, #1
 8002716:	d102      	bne.n	800271e <_sbrk_r+0x1a>
 8002718:	682b      	ldr	r3, [r5, #0]
 800271a:	b103      	cbz	r3, 800271e <_sbrk_r+0x1a>
 800271c:	6023      	str	r3, [r4, #0]
 800271e:	bd38      	pop	{r3, r4, r5, pc}
 8002720:	200001ec 	.word	0x200001ec

08002724 <__errno>:
 8002724:	4b01      	ldr	r3, [pc, #4]	@ (800272c <__errno+0x8>)
 8002726:	6818      	ldr	r0, [r3, #0]
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	20000014 	.word	0x20000014

08002730 <__libc_init_array>:
 8002730:	b570      	push	{r4, r5, r6, lr}
 8002732:	4d0d      	ldr	r5, [pc, #52]	@ (8002768 <__libc_init_array+0x38>)
 8002734:	4c0d      	ldr	r4, [pc, #52]	@ (800276c <__libc_init_array+0x3c>)
 8002736:	1b64      	subs	r4, r4, r5
 8002738:	10a4      	asrs	r4, r4, #2
 800273a:	2600      	movs	r6, #0
 800273c:	42a6      	cmp	r6, r4
 800273e:	d109      	bne.n	8002754 <__libc_init_array+0x24>
 8002740:	4d0b      	ldr	r5, [pc, #44]	@ (8002770 <__libc_init_array+0x40>)
 8002742:	4c0c      	ldr	r4, [pc, #48]	@ (8002774 <__libc_init_array+0x44>)
 8002744:	f000 f81a 	bl	800277c <_init>
 8002748:	1b64      	subs	r4, r4, r5
 800274a:	10a4      	asrs	r4, r4, #2
 800274c:	2600      	movs	r6, #0
 800274e:	42a6      	cmp	r6, r4
 8002750:	d105      	bne.n	800275e <__libc_init_array+0x2e>
 8002752:	bd70      	pop	{r4, r5, r6, pc}
 8002754:	f855 3b04 	ldr.w	r3, [r5], #4
 8002758:	4798      	blx	r3
 800275a:	3601      	adds	r6, #1
 800275c:	e7ee      	b.n	800273c <__libc_init_array+0xc>
 800275e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002762:	4798      	blx	r3
 8002764:	3601      	adds	r6, #1
 8002766:	e7f2      	b.n	800274e <__libc_init_array+0x1e>
 8002768:	080027d4 	.word	0x080027d4
 800276c:	080027d4 	.word	0x080027d4
 8002770:	080027d4 	.word	0x080027d4
 8002774:	080027d8 	.word	0x080027d8

08002778 <__retarget_lock_acquire_recursive>:
 8002778:	4770      	bx	lr

0800277a <__retarget_lock_release_recursive>:
 800277a:	4770      	bx	lr

0800277c <_init>:
 800277c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277e:	bf00      	nop
 8002780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002782:	bc08      	pop	{r3}
 8002784:	469e      	mov	lr, r3
 8002786:	4770      	bx	lr

08002788 <_fini>:
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	bf00      	nop
 800278c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278e:	bc08      	pop	{r3}
 8002790:	469e      	mov	lr, r3
 8002792:	4770      	bx	lr
