TDCR_SSZ_16_BITS	,	V_39
dma_addr_t	,	T_1
mmp_tdma_disable_chan	,	F_6
of_match_device	,	F_43
TDCR_BURSTSZ_SQU_32B	,	V_49
ENOSYS	,	V_113
num_periods	,	V_89
"mmp_tdma: unknown bus size.\n"	,	L_2
TDCR_SSPMOD	,	V_43
to_mmp_tdma_chan	,	F_19
"unable to register\n"	,	L_9
dev	,	V_33
DMA_MEM_TO_DEV	,	V_18
platform_get_device_id	,	F_44
TDCR_DSTDIR_ADDR_HOLD	,	V_19
TDCR_BURSTSZ_32B	,	V_30
pool	,	V_77
tasklet	,	V_59
DMA_COMPLETE	,	V_14
TDCR_BURSTSZ_SQU_2B	,	V_45
dma_addr	,	V_85
size	,	V_74
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_40
gen_pool	,	V_72
of_node	,	V_133
GFP_KERNEL	,	V_123
args_count	,	V_142
dst_maxburst	,	V_111
device	,	V_121
dma_async_device_unregister	,	F_34
iores	,	V_147
device_prep_dma_cyclic	,	V_156
DMA_TERMINATE_ALL	,	V_105
src_addr_width	,	V_110
IRQ_NONE	,	V_61
chan_num	,	V_148
dma_set_mask	,	F_54
device_node	,	V_126
tdmac	,	V_2
mmp_tdma_control	,	F_28
DMA_PAUSE	,	V_106
"initialized\n"	,	L_11
dma_spec	,	V_136
device_issue_pending	,	V_158
of_dma_controller_register	,	F_58
mmp_tdma_chan	,	V_1
dev_addr	,	V_96
mmp_tdma_type	,	V_143
pos	,	V_56
arg	,	V_102
of_phandle_args	,	V_135
TDCR_FETCHND	,	V_7
devm_ioremap_resource	,	F_47
irq	,	V_54
i	,	V_64
src_addr	,	V_94
dma_async_device_register	,	F_57
TDCR_BURSTSZ_SQU_4B	,	V_46
desc_num	,	V_75
buf	,	V_90
dst_addr_width	,	V_112
irq_num	,	V_66
period_len	,	V_57
platform_device	,	V_119
tx	,	V_80
TDMA_CHANNEL_NUM	,	V_67
"maximum period size exceeded: %d &gt; %d\n"	,	L_4
TDCR_SRCDIR_ADDR_INC	,	V_20
dir	,	V_17
mmp_tdma_enable_chan	,	F_5
dma_do_tasklet	,	F_15
INIT_LIST_HEAD	,	F_50
mmp_tdma_filter_param	,	V_129
reg	,	V_50
mmp_tdma_int_handler	,	F_14
mmp_tdma_desc	,	V_76
dst_addr	,	V_95
MMP_AUD_TDMA	,	V_24
mmp_tdma_resume_chan	,	F_7
platform_get_irq	,	F_45
ret	,	V_65
TDCR_BURSTSZ_64B	,	V_31
err_out	,	V_92
TDCR_CHANEN	,	V_11
dma_slave_config	,	V_103
"failed to register controller\n"	,	L_10
DMA_ERROR	,	V_99
mmp_tdma_dt_ids	,	V_149
dma_async_tx_descriptor	,	V_79
channels	,	V_127
callback_param	,	V_71
copy_align	,	V_160
platform_get_resource	,	F_46
idx	,	V_122
completed_cookie	,	V_118
TDCR_BURSTSZ_4B	,	V_27
desc	,	V_69
mmp_tdma_tx_submit	,	F_18
device_control	,	V_159
tasklet_init	,	F_37
dev_err	,	F_10
of_id	,	V_145
dma_chan	,	V_83
param	,	V_130
mmp_tdma_issue_pending	,	F_31
device_free_chan_resources	,	V_155
src_maxburst	,	V_109
of_device_id	,	V_144
mask	,	V_140
DMA_RESUME	,	V_107
gpool	,	V_73
dma_tx_state	,	V_116
cap_mask	,	V_141
tx_submit	,	V_84
tdcr	,	V_16
TDCR_BURSTSZ_SQU_8B	,	V_47
device_alloc_chan_resources	,	V_154
DMA_BIT_MASK	,	F_55
mmp_tdma_pause_chan	,	F_8
mmp_tdma_probe	,	F_42
TDMA_MAX_XFER_BYTES	,	V_91
TDCR_BURSTSZ_SQU_16B	,	V_48
TDCR	,	V_6
base	,	V_125
byte_cnt	,	V_97
ENOMEM	,	V_124
DMA_IN_PROGRESS	,	V_13
dma_transfer_direction	,	V_86
dev_info	,	F_59
DMA_CYCLIC	,	V_153
DMA_SLAVE_CONFIG	,	V_108
desc_arr	,	V_78
enable	,	V_8
tdev	,	V_63
device_tx_status	,	V_157
mmp_tdma_config_chan	,	F_9
buswidth	,	V_35
chan_id	,	V_134
cookie	,	V_115
phys	,	V_3
mmp_tdma_clear_chan_irq	,	F_11
"tdma"	,	L_3
mmp_tdma_xlate	,	F_40
TDCR_BURSTSZ_16B	,	V_29
txstate	,	V_117
IRQ_HANDLED	,	V_60
mmp_tdma_free_descriptor	,	F_16
dma_request_channel	,	F_41
"too many channels for device!\n"	,	L_5
"no free memory for DMA channels!\n"	,	L_6
TDCR_BURSTSZ_8B	,	V_28
cmd	,	V_101
"asram"	,	L_7
status	,	V_12
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_38
TDISR	,	V_51
of_dma_data	,	V_139
flags	,	V_88
dma_async_tx_descriptor_init	,	F_21
list_add_tail	,	F_38
fn_param	,	V_128
TDCR_BURSTSZ_128B	,	V_32
mmp_tdma_tx_status	,	F_29
TDCR_DSTDIR_ADDR_INC	,	V_23
mmp_tdma_alloc_chan_resources	,	F_20
dma_set_tx_state	,	F_30
EAGAIN	,	V_53
EINVAL	,	V_34
TDCR_SSZ_32_BITS	,	V_41
TDIMR_COMP	,	V_9
DMA_DEV_TO_MEM	,	V_21
gen_pool_dma_alloc	,	F_26
mmp_tdma_alloc_descriptor	,	F_25
mmp_tdma_chan_handler	,	F_12
mmp_tdma_free_chan_resources	,	F_23
dma_status	,	V_114
chan	,	V_81
dma_device	,	V_131
TDIMR	,	V_10
desc_arr_phys	,	V_82
data	,	V_68
TDMA_ALIGNMENT	,	V_161
DMA_PAUSED	,	V_15
mmp_tdma_chan_init	,	F_35
TDCR_SSZ_8_BITS	,	V_37
mmp_tdma_chan_set_desc	,	F_1
size_t	,	T_5
dmaengine_cfg	,	V_104
ofdma	,	V_138
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_36
TDNDPR	,	V_5
pdev	,	V_120
u32	,	T_2
burst_sz	,	V_26
mmp_tdma_filter_fn	,	F_39
TDISR_COMP	,	V_52
tasklet_schedule	,	F_13
of_dma	,	V_137
dma_cookie_t	,	T_4
resource	,	V_146
mmp_tdma_enable_irq	,	F_4
TDCR_PACKMOD	,	V_25
mmp_tdma_remove	,	F_32
PTR_ERR	,	F_49
mmp_tdma_device	,	V_62
DMA_PREP_INTERRUPT	,	V_98
DMA_SLAVE	,	V_152
platform_set_drvdata	,	F_56
devm_kzalloc	,	F_36
dma_ctrl_cmd	,	V_100
platform_get_drvdata	,	F_33
driver_data	,	V_150
nxt_desc	,	V_93
TDCR_BURSTSZ_SQU_1B	,	V_44
dma_cap_set	,	F_53
devm_free_irq	,	F_24
TDCR_SRCDIR_ADDR_HOLD	,	V_22
of_get_named_gen_pool	,	F_51
buf_len	,	V_58
reg_base	,	V_4
IORESOURCE_MEM	,	V_151
direction	,	V_87
PXA910_SQU	,	V_42
readl	,	F_3
pdma_device	,	V_132
writel	,	F_2
irqreturn_t	,	T_3
dev_id	,	V_55
gen_pool_free	,	F_17
"asram pool not available\n"	,	L_8
mmp_tdma_prep_dma_cyclic	,	F_27
callback	,	V_70
dma_cap_mask_t	,	T_6
"mmp_tdma: unknown burst size.\n"	,	L_1
devm_request_irq	,	F_22
IS_ERR	,	F_48
sram_get_gpool	,	F_52
