module basicgates(a,b,c_and,d_or,e_not,x_nand,y_nor,z_xor,m_xnor);
  input a,b;
  output c_and,d_or,e_not,x_nand,y_nor,z_xor,m_xnor;
    assign c_and=a&b;
    assign d_or=a|b;
    assign e_not=~a;
    assign x_nand=~(a&b);
    assign y_nor=~(a|b);
    assign z_xor=a^b;
    assign m_xnor=~(a^b);
endmodule
