verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/sim/bd_45eb_lmb_bram_I_0.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/sim/bd_45eb_second_lmb_bram_I_0.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/sim/bd_45eb.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_0/sim/design_1_ddr4_0_0_microblaze_mcs.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/ip_top/design_1_ddr4_0_0_phy.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_a_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_and.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_or.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_r_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_w_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/tb/design_1_ddr4_0_0_microblaze_mcs_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/sim/bd_88fd.v" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_0/sim/bd_88fd_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_2/sim/bd_88fd_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_3/sim/bd_88fd_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_4/sim/bd_88fd_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_5/sim/bd_88fd_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_6/sim/bd_88fd_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_7/sim/bd_88fd_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_8/sim/bd_88fd_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_9/sim/bd_88fd_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_10/sim/bd_88fd_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/sim/bd_88fd_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/sim/bd_88fd_m00e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_smartconnect_1_0/sim/design_1_smartconnect_1_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/sim/bd_880d.v" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_0/sim/bd_880d_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_2/sim/bd_880d_arinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_3/sim/bd_880d_rinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_4/sim/bd_880d_awinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_5/sim/bd_880d_winsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_6/sim/bd_880d_binsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_7/sim/bd_880d_aroutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_8/sim/bd_880d_routsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_9/sim/bd_880d_awoutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_10/sim/bd_880d_woutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_11/sim/bd_880d_boutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_12/sim/bd_880d_arni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_13/sim/bd_880d_rni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_14/sim/bd_880d_awni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_15/sim/bd_880d_wni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_16/sim/bd_880d_bni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_17/sim/bd_880d_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_18/sim/bd_880d_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_19/sim/bd_880d_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_20/sim/bd_880d_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_21/sim/bd_880d_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_22/sim/bd_880d_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_23/sim/bd_880d_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_24/sim/bd_880d_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_25/sim/bd_880d_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_26/sim/bd_880d_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_27/sim/bd_880d_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_28/sim/bd_880d_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_29/sim/bd_880d_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_30/sim/bd_880d_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_31/sim/bd_880d_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_32/sim/bd_880d_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_33/sim/bd_880d_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_34/sim/bd_880d_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_35/sim/bd_880d_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_36/sim/bd_880d_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_37/sim/bd_880d_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_38/sim/bd_880d_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_39/sim/bd_880d_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_40/sim/bd_880d_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_41/sim/bd_880d_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_42/sim/bd_880d_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_43/sim/bd_880d_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_44/sim/bd_880d_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_45/sim/bd_880d_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_46/sim/bd_880d_m02e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_47/sim/bd_880d_m03s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_48/sim/bd_880d_m03arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_49/sim/bd_880d_m03rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_50/sim/bd_880d_m03awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_51/sim/bd_880d_m03wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_52/sim/bd_880d_m03bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/bd_0/ip/ip_53/sim/bd_880d_m03e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/49a3/vmod/include" \
"../../../bd/design_1/ip/design_1_smartconnect_2_0/sim/design_1_smartconnect_2_0.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/HLS_cdp_icvt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/HLS_cdp_ocvt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/MUX2D4.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/MUX2HDD2.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/NV_BLKBOX_SRC0.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/NV_CLK_gate_power.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_lut.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_dual.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_single.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_dp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/NV_NVDLA_HLS_saturate.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_cq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_ig.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_cq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_eg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_ig.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_NOCIF_dram.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_unit1d.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_dual.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_single.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_dual.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_single.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_core.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_nan.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_rdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_slcg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_cq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_lat_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x2_int.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_cq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_cq.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_gate.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_lat_fifo.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_nrdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cacc/NV_NVDLA_cacc.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdma/NV_NVDLA_cdma.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/NV_NVDLA_cdp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/NV_NVDLA_cmac.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/car/NV_NVDLA_core_reset.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/csc/NV_NVDLA_csc.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/glb/NV_NVDLA_glb.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/top/NV_NVDLA_partition_a.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/top/NV_NVDLA_partition_c.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/top/NV_NVDLA_partition_m.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/top/NV_NVDLA_partition_o.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/top/NV_NVDLA_partition_p.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/pdp/NV_NVDLA_pdp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/car/NV_NVDLA_reset.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/sdp/NV_NVDLA_sdp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/car/NV_NVDLA_sync3d.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/car/NV_NVDLA_sync3d_c.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/car/NV_NVDLA_sync3d_s.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/top/NV_nvdla.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/OR2D1.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cmac/fault_injection_mux.v" \
"../../../bd/design_1/ipshared/49a3/vmod/nvdla/cdp/int_sum_block_tp1.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rws_128x18.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rws_16x256.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rws_16x272.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rws_16x64.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rws_256x3.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rws_256x64.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rws_256x7.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_128x11.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_128x6.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_160x16.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_160x65.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_61x65.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_80x14.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_80x65.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsp_8x65.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwst_256x8.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsthp_19x4.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsthp_60x21.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsthp_80x15.v" \
"../../../bd/design_1/ipshared/49a3/vmod/rams/fpga/small_rams/nv_ram_rwsthp_80x9.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/oneHotClk_async_read_clock.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/oneHotClk_async_write_clock.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/p_SSYNC2DO_C_PP.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/p_SSYNC3DO.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/p_SSYNC3DO_C_PPP.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/p_SSYNC3DO_S_PPP.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/sync3d.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/sync3d_c_ppp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/sync3d_s_ppp.v" \
"../../../bd/design_1/ipshared/49a3/vmod/vlibs/sync_reset.v" \
"../../../bd/design_1/ipshared/49a3/RTL/NV_nvdla_wrapper.v" \
"../../../bd/design_1/ip/design_1_NV_nvdla_wrapper_0_0/sim/design_1_NV_nvdla_wrapper_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
