
EX_PLL_H743IIT6_Hollies.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000123b4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c40  08012658  08012658  00022658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08013298  08013298  00023298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0801329c  0801329c  0002329c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000002cc  24000000  080132a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001f58  240002cc  0801356c  000302cc  2**2
                  ALLOC
  7 ._user_heap_stack 00000504  24002224  0801356c  00032224  2**0
                  ALLOC
  8 ._D3_Area     00000002  38000000  38000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ARM.attributes 0000002e  00000000  00000000  00040002  2**0
                  CONTENTS, READONLY
 10 .comment      000000b8  00000000  00000000  00040030  2**0
                  CONTENTS, READONLY
 11 .debug_info   000298bf  00000000  00000000  000400e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000059fa  00000000  00000000  000699a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001c68  00000000  00000000  0006f3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001546  00000000  00000000  00071010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003ebab  00000000  00000000  00072556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00029b9f  00000000  00000000  000b1101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001797a2  00000000  00000000  000daca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  000084cc  00000000  00000000  00254444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000060  00000000  00000000  0025c910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    000001f4  00000000  00000000  0025c970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000020  00000000  00000000  0025cb64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002cc 	.word	0x240002cc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801263c 	.word	0x0801263c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002d0 	.word	0x240002d0
 80002dc:	0801263c 	.word	0x0801263c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b08a      	sub	sp, #40	; 0x28
 8000394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000396:	f107 031c 	add.w	r3, r7, #28
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003a2:	463b      	mov	r3, r7
 80003a4:	2200      	movs	r2, #0
 80003a6:	601a      	str	r2, [r3, #0]
 80003a8:	605a      	str	r2, [r3, #4]
 80003aa:	609a      	str	r2, [r3, #8]
 80003ac:	60da      	str	r2, [r3, #12]
 80003ae:	611a      	str	r2, [r3, #16]
 80003b0:	615a      	str	r2, [r3, #20]
 80003b2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80003b4:	4b30      	ldr	r3, [pc, #192]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003b6:	4a31      	ldr	r2, [pc, #196]	; (800047c <MX_ADC1_Init+0xec>)
 80003b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80003ba:	4b2f      	ldr	r3, [pc, #188]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003bc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80003c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80003c2:	4b2d      	ldr	r3, [pc, #180]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003c8:	4b2b      	ldr	r3, [pc, #172]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003ce:	4b2a      	ldr	r3, [pc, #168]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003d0:	2204      	movs	r2, #4
 80003d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003d4:	4b28      	ldr	r3, [pc, #160]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80003da:	4b27      	ldr	r3, [pc, #156]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003dc:	2201      	movs	r2, #1
 80003de:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80003e0:	4b25      	ldr	r3, [pc, #148]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003e2:	2201      	movs	r2, #1
 80003e4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003e6:	4b24      	ldr	r3, [pc, #144]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003ec:	4b22      	ldr	r3, [pc, #136]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003f2:	4b21      	ldr	r3, [pc, #132]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80003f8:	4b1f      	ldr	r3, [pc, #124]	; (8000478 <MX_ADC1_Init+0xe8>)
 80003fa:	2203      	movs	r2, #3
 80003fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80003fe:	4b1e      	ldr	r3, [pc, #120]	; (8000478 <MX_ADC1_Init+0xe8>)
 8000400:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000404:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000406:	4b1c      	ldr	r3, [pc, #112]	; (8000478 <MX_ADC1_Init+0xe8>)
 8000408:	2200      	movs	r2, #0
 800040a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800040c:	4b1a      	ldr	r3, [pc, #104]	; (8000478 <MX_ADC1_Init+0xe8>)
 800040e:	2200      	movs	r2, #0
 8000410:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000414:	4818      	ldr	r0, [pc, #96]	; (8000478 <MX_ADC1_Init+0xe8>)
 8000416:	f001 fa31 	bl	800187c <HAL_ADC_Init>
 800041a:	4603      	mov	r3, r0
 800041c:	2b00      	cmp	r3, #0
 800041e:	d001      	beq.n	8000424 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000420:	f000 fc76 	bl	8000d10 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000424:	2300      	movs	r3, #0
 8000426:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000428:	f107 031c 	add.w	r3, r7, #28
 800042c:	4619      	mov	r1, r3
 800042e:	4812      	ldr	r0, [pc, #72]	; (8000478 <MX_ADC1_Init+0xe8>)
 8000430:	f002 fa48 	bl	80028c4 <HAL_ADCEx_MultiModeConfigChannel>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800043a:	f000 fc69 	bl	8000d10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800043e:	4b10      	ldr	r3, [pc, #64]	; (8000480 <MX_ADC1_Init+0xf0>)
 8000440:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000442:	2306      	movs	r3, #6
 8000444:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8000446:	2306      	movs	r3, #6
 8000448:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800044a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800044e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000450:	2304      	movs	r3, #4
 8000452:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000454:	2300      	movs	r3, #0
 8000456:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000458:	2300      	movs	r3, #0
 800045a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800045c:	463b      	mov	r3, r7
 800045e:	4619      	mov	r1, r3
 8000460:	4805      	ldr	r0, [pc, #20]	; (8000478 <MX_ADC1_Init+0xe8>)
 8000462:	f001 fc8f 	bl	8001d84 <HAL_ADC_ConfigChannel>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 800046c:	f000 fc50 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000470:	bf00      	nop
 8000472:	3728      	adds	r7, #40	; 0x28
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	240002e8 	.word	0x240002e8
 800047c:	40022000 	.word	0x40022000
 8000480:	0c900008 	.word	0x0c900008

08000484 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b0ba      	sub	sp, #232	; 0xe8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
 8000494:	605a      	str	r2, [r3, #4]
 8000496:	609a      	str	r2, [r3, #8]
 8000498:	60da      	str	r2, [r3, #12]
 800049a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800049c:	f107 0310 	add.w	r3, r7, #16
 80004a0:	22c0      	movs	r2, #192	; 0xc0
 80004a2:	2100      	movs	r1, #0
 80004a4:	4618      	mov	r0, r3
 80004a6:	f00f ffd6 	bl	8010456 <memset>
  if(adcHandle->Instance==ADC1)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4a45      	ldr	r2, [pc, #276]	; (80005c4 <HAL_ADC_MspInit+0x140>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	f040 8082 	bne.w	80005ba <HAL_ADC_MspInit+0x136>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80004ba:	f04f 0300 	mov.w	r3, #0
 80004be:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 25;
 80004c2:	2319      	movs	r3, #25
 80004c4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 504;
 80004c6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80004ca:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 7;
 80004cc:	2307      	movs	r3, #7
 80004ce:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80004d0:	2302      	movs	r3, #2
 80004d2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80004d4:	2302      	movs	r3, #2
 80004d6:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80004d8:	2300      	movs	r3, #0
 80004da:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80004dc:	2300      	movs	r3, #0
 80004de:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80004e4:	2300      	movs	r3, #0
 80004e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80004ea:	f107 0310 	add.w	r3, r7, #16
 80004ee:	4618      	mov	r0, r3
 80004f0:	f007 fc38 	bl	8007d64 <HAL_RCCEx_PeriphCLKConfig>
 80004f4:	4603      	mov	r3, r0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d001      	beq.n	80004fe <HAL_ADC_MspInit+0x7a>
    {
      Error_Handler();
 80004fa:	f000 fc09 	bl	8000d10 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80004fe:	4b32      	ldr	r3, [pc, #200]	; (80005c8 <HAL_ADC_MspInit+0x144>)
 8000500:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000504:	4a30      	ldr	r2, [pc, #192]	; (80005c8 <HAL_ADC_MspInit+0x144>)
 8000506:	f043 0320 	orr.w	r3, r3, #32
 800050a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800050e:	4b2e      	ldr	r3, [pc, #184]	; (80005c8 <HAL_ADC_MspInit+0x144>)
 8000510:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000514:	f003 0320 	and.w	r3, r3, #32
 8000518:	60fb      	str	r3, [r7, #12]
 800051a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800051c:	4b2a      	ldr	r3, [pc, #168]	; (80005c8 <HAL_ADC_MspInit+0x144>)
 800051e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000522:	4a29      	ldr	r2, [pc, #164]	; (80005c8 <HAL_ADC_MspInit+0x144>)
 8000524:	f043 0301 	orr.w	r3, r3, #1
 8000528:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800052c:	4b26      	ldr	r3, [pc, #152]	; (80005c8 <HAL_ADC_MspInit+0x144>)
 800052e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800053a:	2340      	movs	r3, #64	; 0x40
 800053c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000540:	2303      	movs	r3, #3
 8000542:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000550:	4619      	mov	r1, r3
 8000552:	481e      	ldr	r0, [pc, #120]	; (80005cc <HAL_ADC_MspInit+0x148>)
 8000554:	f004 ff0e 	bl	8005374 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream1;
 8000558:	4b1d      	ldr	r3, [pc, #116]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 800055a:	4a1e      	ldr	r2, [pc, #120]	; (80005d4 <HAL_ADC_MspInit+0x150>)
 800055c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800055e:	4b1c      	ldr	r3, [pc, #112]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 8000560:	2209      	movs	r2, #9
 8000562:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000564:	4b1a      	ldr	r3, [pc, #104]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 8000566:	2200      	movs	r2, #0
 8000568:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800056a:	4b19      	ldr	r3, [pc, #100]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 800056c:	2200      	movs	r2, #0
 800056e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000570:	4b17      	ldr	r3, [pc, #92]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 8000572:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000576:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000578:	4b15      	ldr	r3, [pc, #84]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 800057a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800057e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000580:	4b13      	ldr	r3, [pc, #76]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 8000582:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000586:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000588:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 800058a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800058e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 8000592:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000596:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000598:	4b0d      	ldr	r3, [pc, #52]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 800059a:	2200      	movs	r2, #0
 800059c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800059e:	480c      	ldr	r0, [pc, #48]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 80005a0:	f002 fe10 	bl	80031c4 <HAL_DMA_Init>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <HAL_ADC_MspInit+0x12a>
    {
      Error_Handler();
 80005aa:	f000 fbb1 	bl	8000d10 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 80005b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80005b4:	4a06      	ldr	r2, [pc, #24]	; (80005d0 <HAL_ADC_MspInit+0x14c>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005ba:	bf00      	nop
 80005bc:	37e8      	adds	r7, #232	; 0xe8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40022000 	.word	0x40022000
 80005c8:	58024400 	.word	0x58024400
 80005cc:	58020000 	.word	0x58020000
 80005d0:	2400034c 	.word	0x2400034c
 80005d4:	40020028 	.word	0x40020028

080005d8 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b08a      	sub	sp, #40	; 0x28
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2224      	movs	r2, #36	; 0x24
 80005e2:	2100      	movs	r1, #0
 80005e4:	4618      	mov	r0, r3
 80005e6:	f00f ff36 	bl	8010456 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80005ea:	4b12      	ldr	r3, [pc, #72]	; (8000634 <MX_DAC1_Init+0x5c>)
 80005ec:	4a12      	ldr	r2, [pc, #72]	; (8000638 <MX_DAC1_Init+0x60>)
 80005ee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80005f0:	4810      	ldr	r0, [pc, #64]	; (8000634 <MX_DAC1_Init+0x5c>)
 80005f2:	f002 fba1 	bl	8002d38 <HAL_DAC_Init>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80005fc:	f000 fb88 	bl	8000d10 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000600:	2300      	movs	r3, #0
 8000602:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000604:	2300      	movs	r3, #0
 8000606:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000608:	2300      	movs	r3, #0
 800060a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800060c:	2301      	movs	r3, #1
 800060e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000610:	2300      	movs	r3, #0
 8000612:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	2200      	movs	r2, #0
 8000618:	4619      	mov	r1, r3
 800061a:	4806      	ldr	r0, [pc, #24]	; (8000634 <MX_DAC1_Init+0x5c>)
 800061c:	f002 fc8a 	bl	8002f34 <HAL_DAC_ConfigChannel>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000626:	f000 fb73 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800062a:	bf00      	nop
 800062c:	3728      	adds	r7, #40	; 0x28
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	240003c4 	.word	0x240003c4
 8000638:	40007400 	.word	0x40007400

0800063c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	; 0x28
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000644:	f107 0314 	add.w	r3, r7, #20
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a1c      	ldr	r2, [pc, #112]	; (80006cc <HAL_DAC_MspInit+0x90>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d131      	bne.n	80006c2 <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800065e:	4b1c      	ldr	r3, [pc, #112]	; (80006d0 <HAL_DAC_MspInit+0x94>)
 8000660:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000664:	4a1a      	ldr	r2, [pc, #104]	; (80006d0 <HAL_DAC_MspInit+0x94>)
 8000666:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800066a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800066e:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <HAL_DAC_MspInit+0x94>)
 8000670:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000674:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000678:	613b      	str	r3, [r7, #16]
 800067a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067c:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <HAL_DAC_MspInit+0x94>)
 800067e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000682:	4a13      	ldr	r2, [pc, #76]	; (80006d0 <HAL_DAC_MspInit+0x94>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800068c:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <HAL_DAC_MspInit+0x94>)
 800068e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800069a:	2310      	movs	r3, #16
 800069c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800069e:	2303      	movs	r3, #3
 80006a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	4619      	mov	r1, r3
 80006ac:	4809      	ldr	r0, [pc, #36]	; (80006d4 <HAL_DAC_MspInit+0x98>)
 80006ae:	f004 fe61 	bl	8005374 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80006b2:	2200      	movs	r2, #0
 80006b4:	210f      	movs	r1, #15
 80006b6:	2036      	movs	r0, #54	; 0x36
 80006b8:	f002 fa9a 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80006bc:	2036      	movs	r0, #54	; 0x36
 80006be:	f002 fab1 	bl	8002c24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80006c2:	bf00      	nop
 80006c4:	3728      	adds	r7, #40	; 0x28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40007400 	.word	0x40007400
 80006d0:	58024400 	.word	0x58024400
 80006d4:	58020000 	.word	0x58020000

080006d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006de:	4b0d      	ldr	r3, [pc, #52]	; (8000714 <MX_DMA_Init+0x3c>)
 80006e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80006e4:	4a0b      	ldr	r2, [pc, #44]	; (8000714 <MX_DMA_Init+0x3c>)
 80006e6:	f043 0301 	orr.w	r3, r3, #1
 80006ea:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80006ee:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_DMA_Init+0x3c>)
 80006f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80006f4:	f003 0301 	and.w	r3, r3, #1
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2100      	movs	r1, #0
 8000700:	200c      	movs	r0, #12
 8000702:	f002 fa75 	bl	8002bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000706:	200c      	movs	r0, #12
 8000708:	f002 fa8c 	bl	8002c24 <HAL_NVIC_EnableIRQ>

}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	58024400 	.word	0x58024400

08000718 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	; 0x28
 800071c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	4b29      	ldr	r3, [pc, #164]	; (80007d4 <MX_GPIO_Init+0xbc>)
 8000730:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000734:	4a27      	ldr	r2, [pc, #156]	; (80007d4 <MX_GPIO_Init+0xbc>)
 8000736:	f043 0304 	orr.w	r3, r3, #4
 800073a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800073e:	4b25      	ldr	r3, [pc, #148]	; (80007d4 <MX_GPIO_Init+0xbc>)
 8000740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000744:	f003 0304 	and.w	r3, r3, #4
 8000748:	613b      	str	r3, [r7, #16]
 800074a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074c:	4b21      	ldr	r3, [pc, #132]	; (80007d4 <MX_GPIO_Init+0xbc>)
 800074e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000752:	4a20      	ldr	r2, [pc, #128]	; (80007d4 <MX_GPIO_Init+0xbc>)
 8000754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000758:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800075c:	4b1d      	ldr	r3, [pc, #116]	; (80007d4 <MX_GPIO_Init+0xbc>)
 800075e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	4b1a      	ldr	r3, [pc, #104]	; (80007d4 <MX_GPIO_Init+0xbc>)
 800076c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000770:	4a18      	ldr	r2, [pc, #96]	; (80007d4 <MX_GPIO_Init+0xbc>)
 8000772:	f043 0301 	orr.w	r3, r3, #1
 8000776:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800077a:	4b16      	ldr	r3, [pc, #88]	; (80007d4 <MX_GPIO_Init+0xbc>)
 800077c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000780:	f003 0301 	and.w	r3, r3, #1
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000788:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <MX_GPIO_Init+0xbc>)
 800078a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800078e:	4a11      	ldr	r2, [pc, #68]	; (80007d4 <MX_GPIO_Init+0xbc>)
 8000790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000794:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000798:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <MX_GPIO_Init+0xbc>)
 800079a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800079e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2101      	movs	r1, #1
 80007aa:	480b      	ldr	r0, [pc, #44]	; (80007d8 <MX_GPIO_Init+0xc0>)
 80007ac:	f004 ff92 	bl	80056d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007b0:	2301      	movs	r3, #1
 80007b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b4:	2301      	movs	r3, #1
 80007b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007bc:	2300      	movs	r3, #0
 80007be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80007c0:	f107 0314 	add.w	r3, r7, #20
 80007c4:	4619      	mov	r1, r3
 80007c6:	4804      	ldr	r0, [pc, #16]	; (80007d8 <MX_GPIO_Init+0xc0>)
 80007c8:	f004 fdd4 	bl	8005374 <HAL_GPIO_Init>

}
 80007cc:	bf00      	nop
 80007ce:	3728      	adds	r7, #40	; 0x28
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	58024400 	.word	0x58024400
 80007d8:	58022000 	.word	0x58022000

080007dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b0ae      	sub	sp, #184	; 0xb8
 80007e0:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80007e2:	f000 f9c3 	bl	8000b6c <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80007e6:	4b7f      	ldr	r3, [pc, #508]	; (80009e4 <main+0x208>)
 80007e8:	695b      	ldr	r3, [r3, #20]
 80007ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d11b      	bne.n	800082a <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007f2:	f3bf 8f4f 	dsb	sy
}
 80007f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80007f8:	f3bf 8f6f 	isb	sy
}
 80007fc:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80007fe:	4b79      	ldr	r3, [pc, #484]	; (80009e4 <main+0x208>)
 8000800:	2200      	movs	r2, #0
 8000802:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000806:	f3bf 8f4f 	dsb	sy
}
 800080a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800080c:	f3bf 8f6f 	isb	sy
}
 8000810:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000812:	4b74      	ldr	r3, [pc, #464]	; (80009e4 <main+0x208>)
 8000814:	695b      	ldr	r3, [r3, #20]
 8000816:	4a73      	ldr	r2, [pc, #460]	; (80009e4 <main+0x208>)
 8000818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800081c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800081e:	f3bf 8f4f 	dsb	sy
}
 8000822:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000824:	f3bf 8f6f 	isb	sy
}
 8000828:	e000      	b.n	800082c <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800082a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800082c:	4b6d      	ldr	r3, [pc, #436]	; (80009e4 <main+0x208>)
 800082e:	695b      	ldr	r3, [r3, #20]
 8000830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000834:	2b00      	cmp	r3, #0
 8000836:	d143      	bne.n	80008c0 <main+0xe4>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000838:	4b6a      	ldr	r3, [pc, #424]	; (80009e4 <main+0x208>)
 800083a:	2200      	movs	r2, #0
 800083c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000840:	f3bf 8f4f 	dsb	sy
}
 8000844:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000846:	4b67      	ldr	r3, [pc, #412]	; (80009e4 <main+0x208>)
 8000848:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800084c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000850:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000854:	0b5b      	lsrs	r3, r3, #13
 8000856:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800085a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800085e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000862:	08db      	lsrs	r3, r3, #3
 8000864:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000868:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800086c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000870:	015a      	lsls	r2, r3, #5
 8000872:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000876:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000878:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800087c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800087e:	4959      	ldr	r1, [pc, #356]	; (80009e4 <main+0x208>)
 8000880:	4313      	orrs	r3, r2
 8000882:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000886:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800088a:	1e5a      	subs	r2, r3, #1
 800088c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8000890:	2b00      	cmp	r3, #0
 8000892:	d1eb      	bne.n	800086c <main+0x90>
    } while(sets-- != 0U);
 8000894:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000898:	1e5a      	subs	r2, r3, #1
 800089a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d1dd      	bne.n	800085e <main+0x82>
  __ASM volatile ("dsb 0xF":::"memory");
 80008a2:	f3bf 8f4f 	dsb	sy
}
 80008a6:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80008a8:	4b4e      	ldr	r3, [pc, #312]	; (80009e4 <main+0x208>)
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	4a4d      	ldr	r2, [pc, #308]	; (80009e4 <main+0x208>)
 80008ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008b2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80008b4:	f3bf 8f4f 	dsb	sy
}
 80008b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008ba:	f3bf 8f6f 	isb	sy
}
 80008be:	e000      	b.n	80008c2 <main+0xe6>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80008c0:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c2:	f000 fd67 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c6:	f000 f8a3 	bl	8000a10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ca:	f7ff ff25 	bl	8000718 <MX_GPIO_Init>
  MX_DMA_Init();
 80008ce:	f7ff ff03 	bl	80006d8 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 80008d2:	f00e f9db 	bl	800ec8c <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 80008d6:	f7ff fd5b 	bl	8000390 <MX_ADC1_Init>
  MX_DAC1_Init();
 80008da:	f7ff fe7d 	bl	80005d8 <MX_DAC1_Init>
  MX_TIM1_Init();
 80008de:	f000 fc4f 	bl	8001180 <MX_TIM1_Init>
  MX_TIM2_Init();
 80008e2:	f000 fca1 	bl	8001228 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
//    float sinVol                = 0;
    signal_1        = (pll_Signal *)malloc(sizeof(pll_Signal));
 80008e6:	2054      	movs	r0, #84	; 0x54
 80008e8:	f00e ffa0 	bl	800f82c <malloc>
 80008ec:	4603      	mov	r3, r0
 80008ee:	461a      	mov	r2, r3
 80008f0:	4b3d      	ldr	r3, [pc, #244]	; (80009e8 <main+0x20c>)
 80008f2:	601a      	str	r2, [r3, #0]
    signal_config_1 = (pll_Config *)malloc(sizeof(pll_Config));
 80008f4:	2020      	movs	r0, #32
 80008f6:	f00e ff99 	bl	800f82c <malloc>
 80008fa:	4603      	mov	r3, r0
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b3b      	ldr	r3, [pc, #236]	; (80009ec <main+0x210>)
 8000900:	601a      	str	r2, [r3, #0]
    uint8_t buf[128] = {0};
 8000902:	2300      	movs	r3, #0
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	f107 0308 	add.w	r3, r7, #8
 800090a:	227c      	movs	r2, #124	; 0x7c
 800090c:	2100      	movs	r1, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f00f fda1 	bl	8010456 <memset>
    pll_Init(signal_1, signal_config_1, 50, 20000);
 8000914:	4b34      	ldr	r3, [pc, #208]	; (80009e8 <main+0x20c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a34      	ldr	r2, [pc, #208]	; (80009ec <main+0x210>)
 800091a:	6811      	ldr	r1, [r2, #0]
 800091c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000920:	ed9f 0a33 	vldr	s0, [pc, #204]	; 80009f0 <main+0x214>
 8000924:	4618      	mov	r0, r3
 8000926:	f00d ff57 	bl	800e7d8 <pll_Init>
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
 800092a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800092e:	2200      	movs	r2, #0
 8000930:	2100      	movs	r1, #0
 8000932:	4830      	ldr	r0, [pc, #192]	; (80009f4 <main+0x218>)
 8000934:	f002 face 	bl	8002ed4 <HAL_DAC_SetValue>
  	HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);
 8000938:	2100      	movs	r1, #0
 800093a:	482e      	ldr	r0, [pc, #184]	; (80009f4 <main+0x218>)
 800093c:	f002 fa1e 	bl	8002d7c <HAL_DAC_Start>

//  	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
//  	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
  	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuf, 1);
 8000940:	2201      	movs	r2, #1
 8000942:	492d      	ldr	r1, [pc, #180]	; (80009f8 <main+0x21c>)
 8000944:	482d      	ldr	r0, [pc, #180]	; (80009fc <main+0x220>)
 8000946:	f001 f93b 	bl	8001bc0 <HAL_ADC_Start_DMA>

    HAL_Delay(2000);
 800094a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800094e:	f000 fd7d 	bl	800144c <HAL_Delay>

    HAL_TIM_Base_Start_IT(&htim2);
 8000952:	482b      	ldr	r0, [pc, #172]	; (8000a00 <main+0x224>)
 8000954:	f009 ff5c 	bl	800a810 <HAL_TIM_Base_Start_IT>
//            sinVol += 50.0f * signal_config_1->Ts * 2 * PI;
//        signal_1->u_0 = 6.28 * arm_sin_f32(sinVol);
//        // 锁相控制
//        pll_Control(signal_1, signal_config_1, &x);
//        // 虚拟串口输出日志
        sprintf((char *)buf, "x1=0,theta= %f,u0= %.3f, sogi_d= %.3f, sogi_q= %.3f, park_q= %.3f, park_d= %.3f, \n", signal_1->theta, signal_1->u_0, signal_1->sogi_d_0, signal_1->sogi_q_0 / 382 * 3, signal_1->park_q, signal_1->park_d); //
 8000958:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <main+0x20c>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000960:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 8000964:	4b20      	ldr	r3, [pc, #128]	; (80009e8 <main+0x20c>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	edd3 7a00 	vldr	s15, [r3]
 800096c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000970:	4b1d      	ldr	r3, [pc, #116]	; (80009e8 <main+0x20c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	edd3 6a03 	vldr	s13, [r3, #12]
 8000978:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800097c:	4b1a      	ldr	r3, [pc, #104]	; (80009e8 <main+0x20c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	ed93 5a06 	vldr	s10, [r3, #24]
 8000984:	eddf 4a1f 	vldr	s9, [pc, #124]	; 8000a04 <main+0x228>
 8000988:	eec5 5a24 	vdiv.f32	s11, s10, s9
 800098c:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8000990:	ee65 5a85 	vmul.f32	s11, s11, s10
 8000994:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000998:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <main+0x20c>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	edd3 4a0a 	vldr	s9, [r3, #40]	; 0x28
 80009a0:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 80009a4:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <main+0x20c>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	edd3 3a09 	vldr	s7, [r3, #36]	; 0x24
 80009ac:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 80009b0:	1d38      	adds	r0, r7, #4
 80009b2:	ed8d 3b08 	vstr	d3, [sp, #32]
 80009b6:	ed8d 4b06 	vstr	d4, [sp, #24]
 80009ba:	ed8d 5b04 	vstr	d5, [sp, #16]
 80009be:	ed8d 6b02 	vstr	d6, [sp, #8]
 80009c2:	ed8d 7b00 	vstr	d7, [sp]
 80009c6:	ec53 2b12 	vmov	r2, r3, d2
 80009ca:	490f      	ldr	r1, [pc, #60]	; (8000a08 <main+0x22c>)
 80009cc:	f00f fce0 	bl	8010390 <siprintf>
        CDC_Transmit_FS((uint8_t *)buf, sizeof(buf));
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	2180      	movs	r1, #128	; 0x80
 80009d4:	4618      	mov	r0, r3
 80009d6:	f00e fa19 	bl	800ee0c <CDC_Transmit_FS>
        HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 80009da:	2101      	movs	r1, #1
 80009dc:	480b      	ldr	r0, [pc, #44]	; (8000a0c <main+0x230>)
 80009de:	f004 fe92 	bl	8005706 <HAL_GPIO_TogglePin>
        sprintf((char *)buf, "x1=0,theta= %f,u0= %.3f, sogi_d= %.3f, sogi_q= %.3f, park_q= %.3f, park_d= %.3f, \n", signal_1->theta, signal_1->u_0, signal_1->sogi_d_0, signal_1->sogi_q_0 / 382 * 3, signal_1->park_q, signal_1->park_d); //
 80009e2:	e7b9      	b.n	8000958 <main+0x17c>
 80009e4:	e000ed00 	.word	0xe000ed00
 80009e8:	240003d8 	.word	0x240003d8
 80009ec:	240003dc 	.word	0x240003dc
 80009f0:	42480000 	.word	0x42480000
 80009f4:	240003c4 	.word	0x240003c4
 80009f8:	38000000 	.word	0x38000000
 80009fc:	240002e8 	.word	0x240002e8
 8000a00:	2400047c 	.word	0x2400047c
 8000a04:	43bf0000 	.word	0x43bf0000
 8000a08:	08012658 	.word	0x08012658
 8000a0c:	58022000 	.word	0x58022000

08000a10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b09e      	sub	sp, #120	; 0x78
 8000a14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a1a:	224c      	movs	r2, #76	; 0x4c
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f00f fd19 	bl	8010456 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a24:	f107 030c 	add.w	r3, r7, #12
 8000a28:	2220      	movs	r2, #32
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f00f fd12 	bl	8010456 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a32:	2002      	movs	r0, #2
 8000a34:	f006 f93a 	bl	8006cac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	4b48      	ldr	r3, [pc, #288]	; (8000b60 <SystemClock_Config+0x150>)
 8000a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a40:	4a47      	ldr	r2, [pc, #284]	; (8000b60 <SystemClock_Config+0x150>)
 8000a42:	f023 0301 	bic.w	r3, r3, #1
 8000a46:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000a48:	4b45      	ldr	r3, [pc, #276]	; (8000b60 <SystemClock_Config+0x150>)
 8000a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	4b44      	ldr	r3, [pc, #272]	; (8000b64 <SystemClock_Config+0x154>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	4a43      	ldr	r2, [pc, #268]	; (8000b64 <SystemClock_Config+0x154>)
 8000a58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a5c:	6193      	str	r3, [r2, #24]
 8000a5e:	4b41      	ldr	r3, [pc, #260]	; (8000b64 <SystemClock_Config+0x154>)
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a6a:	bf00      	nop
 8000a6c:	4b3d      	ldr	r3, [pc, #244]	; (8000b64 <SystemClock_Config+0x154>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a78:	d1f8      	bne.n	8000a6c <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7a:	4b3b      	ldr	r3, [pc, #236]	; (8000b68 <SystemClock_Config+0x158>)
 8000a7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000a80:	4a39      	ldr	r2, [pc, #228]	; (8000b68 <SystemClock_Config+0x158>)
 8000a82:	f043 0302 	orr.w	r3, r3, #2
 8000a86:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000a8a:	4b37      	ldr	r3, [pc, #220]	; (8000b68 <SystemClock_Config+0x158>)
 8000a8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000a90:	f003 0302 	and.w	r3, r3, #2
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a98:	2300      	movs	r3, #0
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	4b31      	ldr	r3, [pc, #196]	; (8000b64 <SystemClock_Config+0x154>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a30      	ldr	r2, [pc, #192]	; (8000b64 <SystemClock_Config+0x154>)
 8000aa2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b2e      	ldr	r3, [pc, #184]	; (8000b64 <SystemClock_Config+0x154>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	4b2b      	ldr	r3, [pc, #172]	; (8000b60 <SystemClock_Config+0x150>)
 8000ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ab6:	4a2a      	ldr	r2, [pc, #168]	; (8000b60 <SystemClock_Config+0x150>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000abe:	4b28      	ldr	r3, [pc, #160]	; (8000b60 <SystemClock_Config+0x150>)
 8000ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000aca:	bf00      	nop
 8000acc:	4b25      	ldr	r3, [pc, #148]	; (8000b64 <SystemClock_Config+0x154>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ad8:	d1f8      	bne.n	8000acc <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ada:	2301      	movs	r3, #1
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ade:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ae2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000aec:	2305      	movs	r3, #5
 8000aee:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000af0:	23c0      	movs	r3, #192	; 0xc0
 8000af2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000af4:	2302      	movs	r3, #2
 8000af6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000af8:	2314      	movs	r3, #20
 8000afa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000afc:	2302      	movs	r3, #2
 8000afe:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000b00:	2308      	movs	r3, #8
 8000b02:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b04:	2300      	movs	r3, #0
 8000b06:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b10:	4618      	mov	r0, r3
 8000b12:	f006 f915 	bl	8006d40 <HAL_RCC_OscConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000b1c:	f000 f8f8 	bl	8000d10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b20:	233f      	movs	r3, #63	; 0x3f
 8000b22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b24:	2303      	movs	r3, #3
 8000b26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b2c:	2308      	movs	r3, #8
 8000b2e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b30:	2340      	movs	r3, #64	; 0x40
 8000b32:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b34:	2340      	movs	r3, #64	; 0x40
 8000b36:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b3e:	2340      	movs	r3, #64	; 0x40
 8000b40:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b42:	f107 030c 	add.w	r3, r7, #12
 8000b46:	2104      	movs	r1, #4
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f006 fd53 	bl	80075f4 <HAL_RCC_ClockConfig>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <SystemClock_Config+0x148>
  {
    Error_Handler();
 8000b54:	f000 f8dc 	bl	8000d10 <Error_Handler>
  }
}
 8000b58:	bf00      	nop
 8000b5a:	3778      	adds	r7, #120	; 0x78
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	58000400 	.word	0x58000400
 8000b64:	58024800 	.word	0x58024800
 8000b68:	58024400 	.word	0x58024400

08000b6c <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b72:	463b      	mov	r3, r7
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b7e:	f002 f85f 	bl	8002c40 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b82:	2301      	movs	r3, #1
 8000b84:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8000b8a:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 8000b8e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8000b90:	2312      	movs	r3, #18
 8000b92:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000bac:	2301      	movs	r3, #1
 8000bae:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bb0:	463b      	mov	r3, r7
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f002 f87c 	bl	8002cb0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x38000000;
 8000bbc:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 8000bc0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000bc2:	230f      	movs	r3, #15
 8000bc4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bce:	463b      	mov	r3, r7
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f002 f86d 	bl	8002cb0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000bd6:	2004      	movs	r0, #4
 8000bd8:	f002 f84a 	bl	8002c70 <HAL_MPU_Enable>

}
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	0000      	movs	r0, r0
	...

08000be8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a3c      	ldr	r2, [pc, #240]	; (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d101      	bne.n	8000bfe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000bfa:	f000 fc07 	bl	800140c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c06:	d166      	bne.n	8000cd6 <HAL_TIM_PeriodElapsedCallback+0xee>
 8000c08:	4b38      	ldr	r3, [pc, #224]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	613b      	str	r3, [r7, #16]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	dd1d      	ble.n	8000c52 <HAL_TIM_PeriodElapsedCallback+0x6a>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	f003 021f 	and.w	r2, r3, #31
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	4413      	add	r3, r2
 8000c20:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c26:	f3bf 8f4f 	dsb	sy
}
 8000c2a:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000c2c:	4a30      	ldr	r2, [pc, #192]	; (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	3320      	adds	r3, #32
 8000c38:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3b20      	subs	r3, #32
 8000c3e:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	dcf2      	bgt.n	8000c2c <HAL_TIM_PeriodElapsedCallback+0x44>
  __ASM volatile ("dsb 0xF":::"memory");
 8000c46:	f3bf 8f4f 	dsb	sy
}
 8000c4a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c4c:	f3bf 8f6f 	isb	sy
}
 8000c50:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000c52:	bf00      	nop
  {
	SCB_InvalidateDCache_by_Addr((uint32_t*)adcBuf, sizeof(adcBuf));
	 signal_1->u_0 = adcBuf[0] * 3.3f / 65536.0f - 1.4;
 8000c54:	4b25      	ldr	r3, [pc, #148]	; (8000cec <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	ee07 3a90 	vmov	s15, r3
 8000c5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c60:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8000cf4 <HAL_TIM_PeriodElapsedCallback+0x10c>
 8000c64:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c68:	eddf 6a23 	vldr	s13, [pc, #140]	; 8000cf8 <HAL_TIM_PeriodElapsedCallback+0x110>
 8000c6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c70:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c74:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 8000ce0 <HAL_TIM_PeriodElapsedCallback+0xf8>
 8000c78:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000c7c:	4b1f      	ldr	r3, [pc, #124]	; (8000cfc <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c84:	edc3 7a00 	vstr	s15, [r3]
	// 锁相控制
	pll_Control(signal_1, signal_config_1);
 8000c88:	4b1c      	ldr	r3, [pc, #112]	; (8000cfc <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a1c      	ldr	r2, [pc, #112]	; (8000d00 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000c8e:	6812      	ldr	r2, [r2, #0]
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f00d fe88 	bl	800e9a8 <pll_Control>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048*arm_sin_f32(signal_1->theta + PI / 2)+2048);
 8000c98:	4b18      	ldr	r3, [pc, #96]	; (8000cfc <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000ca0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8000d04 <HAL_TIM_PeriodElapsedCallback+0x11c>
 8000ca4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ca8:	eeb0 0a67 	vmov.f32	s0, s15
 8000cac:	f00e fd2e 	bl	800f70c <arm_sin_f32>
 8000cb0:	eef0 7a40 	vmov.f32	s15, s0
 8000cb4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000d08 <HAL_TIM_PeriodElapsedCallback+0x120>
 8000cb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cbc:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000d08 <HAL_TIM_PeriodElapsedCallback+0x120>
 8000cc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cc8:	ee17 3a90 	vmov	r3, s15
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2100      	movs	r1, #0
 8000cd0:	480e      	ldr	r0, [pc, #56]	; (8000d0c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000cd2:	f002 f8ff 	bl	8002ed4 <HAL_DAC_SetValue>

  }
  /* USER CODE END Callback 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	66666666 	.word	0x66666666
 8000ce4:	3ff66666 	.word	0x3ff66666
 8000ce8:	40001000 	.word	0x40001000
 8000cec:	38000000 	.word	0x38000000
 8000cf0:	e000ed00 	.word	0xe000ed00
 8000cf4:	40533333 	.word	0x40533333
 8000cf8:	47800000 	.word	0x47800000
 8000cfc:	240003d8 	.word	0x240003d8
 8000d00:	240003dc 	.word	0x240003dc
 8000d04:	3fc90fdb 	.word	0x3fc90fdb
 8000d08:	45000000 	.word	0x45000000
 8000d0c:	240003c4 	.word	0x240003c4

08000d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d14:	b672      	cpsid	i
}
 8000d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8000d18:	e7fe      	b.n	8000d18 <Error_Handler+0x8>
	...

08000d1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d22:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <HAL_MspInit+0x30>)
 8000d24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d28:	4a08      	ldr	r2, [pc, #32]	; (8000d4c <HAL_MspInit+0x30>)
 8000d2a:	f043 0302 	orr.w	r3, r3, #2
 8000d2e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d32:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <HAL_MspInit+0x30>)
 8000d34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d38:	f003 0302 	and.w	r3, r3, #2
 8000d3c:	607b      	str	r3, [r7, #4]
 8000d3e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	58024400 	.word	0x58024400

08000d50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b090      	sub	sp, #64	; 0x40
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b0f      	cmp	r3, #15
 8000d5c:	d827      	bhi.n	8000dae <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	2036      	movs	r0, #54	; 0x36
 8000d64:	f001 ff44 	bl	8002bf0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d68:	2036      	movs	r0, #54	; 0x36
 8000d6a:	f001 ff5b 	bl	8002c24 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000d6e:	4a29      	ldr	r2, [pc, #164]	; (8000e14 <HAL_InitTick+0xc4>)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d74:	4b28      	ldr	r3, [pc, #160]	; (8000e18 <HAL_InitTick+0xc8>)
 8000d76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000d7a:	4a27      	ldr	r2, [pc, #156]	; (8000e18 <HAL_InitTick+0xc8>)
 8000d7c:	f043 0310 	orr.w	r3, r3, #16
 8000d80:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000d84:	4b24      	ldr	r3, [pc, #144]	; (8000e18 <HAL_InitTick+0xc8>)
 8000d86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000d8a:	f003 0310 	and.w	r3, r3, #16
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d92:	f107 0210 	add.w	r2, r7, #16
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	4611      	mov	r1, r2
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f006 ff9f 	bl	8007ce0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000da4:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d106      	bne.n	8000dba <HAL_InitTick+0x6a>
 8000dac:	e001      	b.n	8000db2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	e02b      	b.n	8000e0a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000db2:	f006 ff7f 	bl	8007cb4 <HAL_RCC_GetPCLK1Freq>
 8000db6:	63f8      	str	r0, [r7, #60]	; 0x3c
 8000db8:	e004      	b.n	8000dc4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000dba:	f006 ff7b 	bl	8007cb4 <HAL_RCC_GetPCLK1Freq>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dc6:	4a15      	ldr	r2, [pc, #84]	; (8000e1c <HAL_InitTick+0xcc>)
 8000dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dcc:	0c9b      	lsrs	r3, r3, #18
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000dd2:	4b13      	ldr	r3, [pc, #76]	; (8000e20 <HAL_InitTick+0xd0>)
 8000dd4:	4a13      	ldr	r2, [pc, #76]	; (8000e24 <HAL_InitTick+0xd4>)
 8000dd6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <HAL_InitTick+0xd0>)
 8000dda:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dde:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000de0:	4a0f      	ldr	r2, [pc, #60]	; (8000e20 <HAL_InitTick+0xd0>)
 8000de2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000de4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <HAL_InitTick+0xd0>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dec:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <HAL_InitTick+0xd0>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000df2:	480b      	ldr	r0, [pc, #44]	; (8000e20 <HAL_InitTick+0xd0>)
 8000df4:	f009 fcb4 	bl	800a760 <HAL_TIM_Base_Init>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d104      	bne.n	8000e08 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000dfe:	4808      	ldr	r0, [pc, #32]	; (8000e20 <HAL_InitTick+0xd0>)
 8000e00:	f009 fd06 	bl	800a810 <HAL_TIM_Base_Start_IT>
 8000e04:	4603      	mov	r3, r0
 8000e06:	e000      	b.n	8000e0a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3740      	adds	r7, #64	; 0x40
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	24000008 	.word	0x24000008
 8000e18:	58024400 	.word	0x58024400
 8000e1c:	431bde83 	.word	0x431bde83
 8000e20:	240003e0 	.word	0x240003e0
 8000e24:	40001000 	.word	0x40001000

08000e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e2c:	e7fe      	b.n	8000e2c <NMI_Handler+0x4>

08000e2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e32:	e7fe      	b.n	8000e32 <HardFault_Handler+0x4>

08000e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e38:	e7fe      	b.n	8000e38 <MemManage_Handler+0x4>

08000e3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e3e:	e7fe      	b.n	8000e3e <BusFault_Handler+0x4>

08000e40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <UsageFault_Handler+0x4>

08000e46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
	...

08000e80 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e84:	4802      	ldr	r0, [pc, #8]	; (8000e90 <DMA1_Stream1_IRQHandler+0x10>)
 8000e86:	f002 ff63 	bl	8003d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	2400034c 	.word	0x2400034c

08000e94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <TIM2_IRQHandler+0x10>)
 8000e9a:	f009 fd31 	bl	800a900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	2400047c 	.word	0x2400047c

08000ea8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <TIM6_DAC_IRQHandler+0x20>)
 8000eae:	791b      	ldrb	r3, [r3, #4]
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 8000eb6:	4804      	ldr	r0, [pc, #16]	; (8000ec8 <TIM6_DAC_IRQHandler+0x20>)
 8000eb8:	f001 ffb2 	bl	8002e20 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8000ebc:	4803      	ldr	r0, [pc, #12]	; (8000ecc <TIM6_DAC_IRQHandler+0x24>)
 8000ebe:	f009 fd1f 	bl	800a900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	240003c4 	.word	0x240003c4
 8000ecc:	240003e0 	.word	0x240003e0

08000ed0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000ed4:	4802      	ldr	r0, [pc, #8]	; (8000ee0 <OTG_FS_IRQHandler+0x10>)
 8000ed6:	f004 fd89 	bl	80059ec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	240019ac 	.word	0x240019ac

08000ee4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return 1;
 8000ee8:	2301      	movs	r3, #1
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <_kill>:

int _kill(int pid, int sig)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000efe:	f00f fb0d 	bl	801051c <__errno>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2216      	movs	r2, #22
 8000f06:	601a      	str	r2, [r3, #0]
  return -1;
 8000f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <_exit>:

void _exit (int status)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff ffe7 	bl	8000ef4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f26:	e7fe      	b.n	8000f26 <_exit+0x12>

08000f28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	e00a      	b.n	8000f50 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f3a:	f3af 8000 	nop.w
 8000f3e:	4601      	mov	r1, r0
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	1c5a      	adds	r2, r3, #1
 8000f44:	60ba      	str	r2, [r7, #8]
 8000f46:	b2ca      	uxtb	r2, r1
 8000f48:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	617b      	str	r3, [r7, #20]
 8000f50:	697a      	ldr	r2, [r7, #20]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	dbf0      	blt.n	8000f3a <_read+0x12>
  }

  return len;
 8000f58:	687b      	ldr	r3, [r7, #4]
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3718      	adds	r7, #24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b086      	sub	sp, #24
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	60f8      	str	r0, [r7, #12]
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
 8000f72:	e009      	b.n	8000f88 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	60ba      	str	r2, [r7, #8]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	3301      	adds	r3, #1
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	697a      	ldr	r2, [r7, #20]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	dbf1      	blt.n	8000f74 <_write+0x12>
  }
  return len;
 8000f90:	687b      	ldr	r3, [r7, #4]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <_close>:

int _close(int file)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	b083      	sub	sp, #12
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
 8000fba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fc2:	605a      	str	r2, [r3, #4]
  return 0;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <_isatty>:

int _isatty(int file)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b083      	sub	sp, #12
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fda:	2301      	movs	r3, #1
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800100c:	4a14      	ldr	r2, [pc, #80]	; (8001060 <_sbrk+0x5c>)
 800100e:	4b15      	ldr	r3, [pc, #84]	; (8001064 <_sbrk+0x60>)
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001018:	4b13      	ldr	r3, [pc, #76]	; (8001068 <_sbrk+0x64>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d102      	bne.n	8001026 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001020:	4b11      	ldr	r3, [pc, #68]	; (8001068 <_sbrk+0x64>)
 8001022:	4a12      	ldr	r2, [pc, #72]	; (800106c <_sbrk+0x68>)
 8001024:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001026:	4b10      	ldr	r3, [pc, #64]	; (8001068 <_sbrk+0x64>)
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4413      	add	r3, r2
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	429a      	cmp	r2, r3
 8001032:	d207      	bcs.n	8001044 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001034:	f00f fa72 	bl	801051c <__errno>
 8001038:	4603      	mov	r3, r0
 800103a:	220c      	movs	r2, #12
 800103c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	e009      	b.n	8001058 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001044:	4b08      	ldr	r3, [pc, #32]	; (8001068 <_sbrk+0x64>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800104a:	4b07      	ldr	r3, [pc, #28]	; (8001068 <_sbrk+0x64>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4413      	add	r3, r2
 8001052:	4a05      	ldr	r2, [pc, #20]	; (8001068 <_sbrk+0x64>)
 8001054:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001056:	68fb      	ldr	r3, [r7, #12]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	24080000 	.word	0x24080000
 8001064:	00000400 	.word	0x00000400
 8001068:	2400042c 	.word	0x2400042c
 800106c:	24002228 	.word	0x24002228

08001070 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001074:	4b37      	ldr	r3, [pc, #220]	; (8001154 <SystemInit+0xe4>)
 8001076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800107a:	4a36      	ldr	r2, [pc, #216]	; (8001154 <SystemInit+0xe4>)
 800107c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001080:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001084:	4b34      	ldr	r3, [pc, #208]	; (8001158 <SystemInit+0xe8>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 030f 	and.w	r3, r3, #15
 800108c:	2b06      	cmp	r3, #6
 800108e:	d807      	bhi.n	80010a0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001090:	4b31      	ldr	r3, [pc, #196]	; (8001158 <SystemInit+0xe8>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f023 030f 	bic.w	r3, r3, #15
 8001098:	4a2f      	ldr	r2, [pc, #188]	; (8001158 <SystemInit+0xe8>)
 800109a:	f043 0307 	orr.w	r3, r3, #7
 800109e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010a0:	4b2e      	ldr	r3, [pc, #184]	; (800115c <SystemInit+0xec>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a2d      	ldr	r2, [pc, #180]	; (800115c <SystemInit+0xec>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010ac:	4b2b      	ldr	r3, [pc, #172]	; (800115c <SystemInit+0xec>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010b2:	4b2a      	ldr	r3, [pc, #168]	; (800115c <SystemInit+0xec>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	4929      	ldr	r1, [pc, #164]	; (800115c <SystemInit+0xec>)
 80010b8:	4b29      	ldr	r3, [pc, #164]	; (8001160 <SystemInit+0xf0>)
 80010ba:	4013      	ands	r3, r2
 80010bc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010be:	4b26      	ldr	r3, [pc, #152]	; (8001158 <SystemInit+0xe8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d007      	beq.n	80010da <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010ca:	4b23      	ldr	r3, [pc, #140]	; (8001158 <SystemInit+0xe8>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f023 030f 	bic.w	r3, r3, #15
 80010d2:	4a21      	ldr	r2, [pc, #132]	; (8001158 <SystemInit+0xe8>)
 80010d4:	f043 0307 	orr.w	r3, r3, #7
 80010d8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010da:	4b20      	ldr	r3, [pc, #128]	; (800115c <SystemInit+0xec>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010e0:	4b1e      	ldr	r3, [pc, #120]	; (800115c <SystemInit+0xec>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010e6:	4b1d      	ldr	r3, [pc, #116]	; (800115c <SystemInit+0xec>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	; (800115c <SystemInit+0xec>)
 80010ee:	4a1d      	ldr	r2, [pc, #116]	; (8001164 <SystemInit+0xf4>)
 80010f0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010f2:	4b1a      	ldr	r3, [pc, #104]	; (800115c <SystemInit+0xec>)
 80010f4:	4a1c      	ldr	r2, [pc, #112]	; (8001168 <SystemInit+0xf8>)
 80010f6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010f8:	4b18      	ldr	r3, [pc, #96]	; (800115c <SystemInit+0xec>)
 80010fa:	4a1c      	ldr	r2, [pc, #112]	; (800116c <SystemInit+0xfc>)
 80010fc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010fe:	4b17      	ldr	r3, [pc, #92]	; (800115c <SystemInit+0xec>)
 8001100:	2200      	movs	r2, #0
 8001102:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001104:	4b15      	ldr	r3, [pc, #84]	; (800115c <SystemInit+0xec>)
 8001106:	4a19      	ldr	r2, [pc, #100]	; (800116c <SystemInit+0xfc>)
 8001108:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800110a:	4b14      	ldr	r3, [pc, #80]	; (800115c <SystemInit+0xec>)
 800110c:	2200      	movs	r2, #0
 800110e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <SystemInit+0xec>)
 8001112:	4a16      	ldr	r2, [pc, #88]	; (800116c <SystemInit+0xfc>)
 8001114:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001116:	4b11      	ldr	r3, [pc, #68]	; (800115c <SystemInit+0xec>)
 8001118:	2200      	movs	r2, #0
 800111a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800111c:	4b0f      	ldr	r3, [pc, #60]	; (800115c <SystemInit+0xec>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a0e      	ldr	r2, [pc, #56]	; (800115c <SystemInit+0xec>)
 8001122:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001126:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <SystemInit+0xec>)
 800112a:	2200      	movs	r2, #0
 800112c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <SystemInit+0x100>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	4b10      	ldr	r3, [pc, #64]	; (8001174 <SystemInit+0x104>)
 8001134:	4013      	ands	r3, r2
 8001136:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800113a:	d202      	bcs.n	8001142 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800113c:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <SystemInit+0x108>)
 800113e:	2201      	movs	r2, #1
 8001140:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <SystemInit+0x10c>)
 8001144:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001148:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800114a:	bf00      	nop
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	e000ed00 	.word	0xe000ed00
 8001158:	52002000 	.word	0x52002000
 800115c:	58024400 	.word	0x58024400
 8001160:	eaf6ed7f 	.word	0xeaf6ed7f
 8001164:	02020200 	.word	0x02020200
 8001168:	01ff0000 	.word	0x01ff0000
 800116c:	01010280 	.word	0x01010280
 8001170:	5c001000 	.word	0x5c001000
 8001174:	ffff0000 	.word	0xffff0000
 8001178:	51008108 	.word	0x51008108
 800117c:	52004000 	.word	0x52004000

08001180 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001186:	f107 0310 	add.w	r3, r7, #16
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800119e:	4b20      	ldr	r3, [pc, #128]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011a0:	4a20      	ldr	r2, [pc, #128]	; (8001224 <MX_TIM1_Init+0xa4>)
 80011a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80011a4:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011aa:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011be:	4b18      	ldr	r3, [pc, #96]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c4:	4b16      	ldr	r3, [pc, #88]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011ca:	4815      	ldr	r0, [pc, #84]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011cc:	f009 fac8 	bl	800a760 <HAL_TIM_Base_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80011d6:	f7ff fd9b 	bl	8000d10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011e0:	f107 0310 	add.w	r3, r7, #16
 80011e4:	4619      	mov	r1, r3
 80011e6:	480e      	ldr	r0, [pc, #56]	; (8001220 <MX_TIM1_Init+0xa0>)
 80011e8:	f009 fcaa 	bl	800ab40 <HAL_TIM_ConfigClockSource>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80011f2:	f7ff fd8d 	bl	8000d10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	4619      	mov	r1, r3
 8001206:	4806      	ldr	r0, [pc, #24]	; (8001220 <MX_TIM1_Init+0xa0>)
 8001208:	f009 fef2 	bl	800aff0 <HAL_TIMEx_MasterConfigSynchronization>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001212:	f7ff fd7d 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	3720      	adds	r7, #32
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	24000430 	.word	0x24000430
 8001224:	40010000 	.word	0x40010000

08001228 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122e:	f107 0310 	add.w	r3, r7, #16
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001246:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <MX_TIM2_Init+0x98>)
 8001248:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800124c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800124e:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <MX_TIM2_Init+0x98>)
 8001250:	2200      	movs	r2, #0
 8001252:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001254:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <MX_TIM2_Init+0x98>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000-1;
 800125a:	4b19      	ldr	r3, [pc, #100]	; (80012c0 <MX_TIM2_Init+0x98>)
 800125c:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001260:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001262:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <MX_TIM2_Init+0x98>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001268:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <MX_TIM2_Init+0x98>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800126e:	4814      	ldr	r0, [pc, #80]	; (80012c0 <MX_TIM2_Init+0x98>)
 8001270:	f009 fa76 	bl	800a760 <HAL_TIM_Base_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800127a:	f7ff fd49 	bl	8000d10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001282:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001284:	f107 0310 	add.w	r3, r7, #16
 8001288:	4619      	mov	r1, r3
 800128a:	480d      	ldr	r0, [pc, #52]	; (80012c0 <MX_TIM2_Init+0x98>)
 800128c:	f009 fc58 	bl	800ab40 <HAL_TIM_ConfigClockSource>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001296:	f7ff fd3b 	bl	8000d10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800129a:	2300      	movs	r3, #0
 800129c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	4619      	mov	r1, r3
 80012a6:	4806      	ldr	r0, [pc, #24]	; (80012c0 <MX_TIM2_Init+0x98>)
 80012a8:	f009 fea2 	bl	800aff0 <HAL_TIMEx_MasterConfigSynchronization>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80012b2:	f7ff fd2d 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	3720      	adds	r7, #32
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2400047c 	.word	0x2400047c

080012c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a19      	ldr	r2, [pc, #100]	; (8001338 <HAL_TIM_Base_MspInit+0x74>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d10f      	bne.n	80012f6 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012d6:	4b19      	ldr	r3, [pc, #100]	; (800133c <HAL_TIM_Base_MspInit+0x78>)
 80012d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80012dc:	4a17      	ldr	r2, [pc, #92]	; (800133c <HAL_TIM_Base_MspInit+0x78>)
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <HAL_TIM_Base_MspInit+0x78>)
 80012e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80012f4:	e01b      	b.n	800132e <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM2)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012fe:	d116      	bne.n	800132e <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001300:	4b0e      	ldr	r3, [pc, #56]	; (800133c <HAL_TIM_Base_MspInit+0x78>)
 8001302:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001306:	4a0d      	ldr	r2, [pc, #52]	; (800133c <HAL_TIM_Base_MspInit+0x78>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001310:	4b0a      	ldr	r3, [pc, #40]	; (800133c <HAL_TIM_Base_MspInit+0x78>)
 8001312:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2101      	movs	r1, #1
 8001322:	201c      	movs	r0, #28
 8001324:	f001 fc64 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001328:	201c      	movs	r0, #28
 800132a:	f001 fc7b 	bl	8002c24 <HAL_NVIC_EnableIRQ>
}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40010000 	.word	0x40010000
 800133c:	58024400 	.word	0x58024400

08001340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001340:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001378 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001344:	f7ff fe94 	bl	8001070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480c      	ldr	r0, [pc, #48]	; (800137c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800134a:	490d      	ldr	r1, [pc, #52]	; (8001380 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800134c:	4a0d      	ldr	r2, [pc, #52]	; (8001384 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0a      	ldr	r2, [pc, #40]	; (8001388 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001360:	4c0a      	ldr	r4, [pc, #40]	; (800138c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136e:	f00f f8db 	bl	8010528 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001372:	f7ff fa33 	bl	80007dc <main>
  bx  lr
 8001376:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001378:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800137c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001380:	240002cc 	.word	0x240002cc
  ldr r2, =_sidata
 8001384:	080132a0 	.word	0x080132a0
  ldr r2, =_sbss
 8001388:	240002cc 	.word	0x240002cc
  ldr r4, =_ebss
 800138c:	24002224 	.word	0x24002224

08001390 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC3_IRQHandler>
	...

08001394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800139a:	2003      	movs	r0, #3
 800139c:	f001 fc1d 	bl	8002bda <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80013a0:	f006 fade 	bl	8007960 <HAL_RCC_GetSysClockFreq>
 80013a4:	4602      	mov	r2, r0
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <HAL_Init+0x68>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	0a1b      	lsrs	r3, r3, #8
 80013ac:	f003 030f 	and.w	r3, r3, #15
 80013b0:	4913      	ldr	r1, [pc, #76]	; (8001400 <HAL_Init+0x6c>)
 80013b2:	5ccb      	ldrb	r3, [r1, r3]
 80013b4:	f003 031f 	and.w	r3, r3, #31
 80013b8:	fa22 f303 	lsr.w	r3, r2, r3
 80013bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <HAL_Init+0x68>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	4a0e      	ldr	r2, [pc, #56]	; (8001400 <HAL_Init+0x6c>)
 80013c8:	5cd3      	ldrb	r3, [r2, r3]
 80013ca:	f003 031f 	and.w	r3, r3, #31
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	fa22 f303 	lsr.w	r3, r2, r3
 80013d4:	4a0b      	ldr	r2, [pc, #44]	; (8001404 <HAL_Init+0x70>)
 80013d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013d8:	4a0b      	ldr	r2, [pc, #44]	; (8001408 <HAL_Init+0x74>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013de:	200f      	movs	r0, #15
 80013e0:	f7ff fcb6 	bl	8000d50 <HAL_InitTick>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e002      	b.n	80013f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013ee:	f7ff fc95 	bl	8000d1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	58024400 	.word	0x58024400
 8001400:	080126f4 	.word	0x080126f4
 8001404:	24000004 	.word	0x24000004
 8001408:	24000000 	.word	0x24000000

0800140c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <HAL_IncTick+0x20>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	461a      	mov	r2, r3
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <HAL_IncTick+0x24>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4413      	add	r3, r2
 800141c:	4a04      	ldr	r2, [pc, #16]	; (8001430 <HAL_IncTick+0x24>)
 800141e:	6013      	str	r3, [r2, #0]
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	2400000c 	.word	0x2400000c
 8001430:	240004c8 	.word	0x240004c8

08001434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  return uwTick;
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <HAL_GetTick+0x14>)
 800143a:	681b      	ldr	r3, [r3, #0]
}
 800143c:	4618      	mov	r0, r3
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	240004c8 	.word	0x240004c8

0800144c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001454:	f7ff ffee 	bl	8001434 <HAL_GetTick>
 8001458:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001464:	d005      	beq.n	8001472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <HAL_Delay+0x44>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	461a      	mov	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4413      	add	r3, r2
 8001470:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001472:	bf00      	nop
 8001474:	f7ff ffde 	bl	8001434 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	429a      	cmp	r2, r3
 8001482:	d8f7      	bhi.n	8001474 <HAL_Delay+0x28>
  {
  }
}
 8001484:	bf00      	nop
 8001486:	bf00      	nop
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	2400000c 	.word	0x2400000c

08001494 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001498:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <HAL_GetREVID+0x14>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	0c1b      	lsrs	r3, r3, #16
}
 800149e:	4618      	mov	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	5c001000 	.word	0x5c001000

080014ac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	431a      	orrs	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	609a      	str	r2, [r3, #8]
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	431a      	orrs	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	609a      	str	r2, [r3, #8]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
 8001520:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	3360      	adds	r3, #96	; 0x60
 8001526:	461a      	mov	r2, r3
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	430b      	orrs	r3, r1
 8001542:	431a      	orrs	r2, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001548:	bf00      	nop
 800154a:	371c      	adds	r7, #28
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	f003 031f 	and.w	r3, r3, #31
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	fa01 f303 	lsl.w	r3, r1, r3
 8001574:	431a      	orrs	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	611a      	str	r2, [r3, #16]
}
 800157a:	bf00      	nop
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001586:	b480      	push	{r7}
 8001588:	b087      	sub	sp, #28
 800158a:	af00      	add	r7, sp, #0
 800158c:	60f8      	str	r0, [r7, #12]
 800158e:	60b9      	str	r1, [r7, #8]
 8001590:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	3360      	adds	r3, #96	; 0x60
 8001596:	461a      	mov	r2, r3
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	431a      	orrs	r2, r3
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	601a      	str	r2, [r3, #0]
  }
}
 80015b0:	bf00      	nop
 80015b2:	371c      	adds	r7, #28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015d0:	2301      	movs	r3, #1
 80015d2:	e000      	b.n	80015d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b087      	sub	sp, #28
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	3330      	adds	r3, #48	; 0x30
 80015f2:	461a      	mov	r2, r3
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	0a1b      	lsrs	r3, r3, #8
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	4413      	add	r3, r2
 8001600:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	f003 031f 	and.w	r3, r3, #31
 800160c:	211f      	movs	r1, #31
 800160e:	fa01 f303 	lsl.w	r3, r1, r3
 8001612:	43db      	mvns	r3, r3
 8001614:	401a      	ands	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	0e9b      	lsrs	r3, r3, #26
 800161a:	f003 011f 	and.w	r1, r3, #31
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	f003 031f 	and.w	r3, r3, #31
 8001624:	fa01 f303 	lsl.w	r3, r1, r3
 8001628:	431a      	orrs	r2, r3
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800162e:	bf00      	nop
 8001630:	371c      	adds	r7, #28
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800163a:	b480      	push	{r7}
 800163c:	b083      	sub	sp, #12
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	f023 0203 	bic.w	r2, r3, #3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	431a      	orrs	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	60da      	str	r2, [r3, #12]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001660:	b480      	push	{r7}
 8001662:	b087      	sub	sp, #28
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	3314      	adds	r3, #20
 8001670:	461a      	mov	r2, r3
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	0e5b      	lsrs	r3, r3, #25
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	f003 0304 	and.w	r3, r3, #4
 800167c:	4413      	add	r3, r2
 800167e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	0d1b      	lsrs	r3, r3, #20
 8001688:	f003 031f 	and.w	r3, r3, #31
 800168c:	2107      	movs	r1, #7
 800168e:	fa01 f303 	lsl.w	r3, r1, r3
 8001692:	43db      	mvns	r3, r3
 8001694:	401a      	ands	r2, r3
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	0d1b      	lsrs	r3, r3, #20
 800169a:	f003 031f 	and.w	r3, r3, #31
 800169e:	6879      	ldr	r1, [r7, #4]
 80016a0:	fa01 f303 	lsl.w	r3, r1, r3
 80016a4:	431a      	orrs	r2, r3
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80016aa:	bf00      	nop
 80016ac:	371c      	adds	r7, #28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016d0:	43db      	mvns	r3, r3
 80016d2:	401a      	ands	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f003 0318 	and.w	r3, r3, #24
 80016da:	4908      	ldr	r1, [pc, #32]	; (80016fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80016dc:	40d9      	lsrs	r1, r3
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	400b      	ands	r3, r1
 80016e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016e6:	431a      	orrs	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80016ee:	bf00      	nop
 80016f0:	3714      	adds	r7, #20
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	000fffff 	.word	0x000fffff

08001700 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f003 031f 	and.w	r3, r3, #31
}
 8001710:	4618      	mov	r0, r3
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	4b04      	ldr	r3, [pc, #16]	; (800173c <LL_ADC_DisableDeepPowerDown+0x20>)
 800172a:	4013      	ands	r3, r2
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6093      	str	r3, [r2, #8]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	5fffffc0 	.word	0x5fffffc0

08001740 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001750:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001754:	d101      	bne.n	800175a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <LL_ADC_EnableInternalRegulator+0x24>)
 8001776:	4013      	ands	r3, r2
 8001778:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	6fffffc0 	.word	0x6fffffc0

08001790 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80017a4:	d101      	bne.n	80017aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80017a6:	2301      	movs	r3, #1
 80017a8:	e000      	b.n	80017ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	4b05      	ldr	r3, [pc, #20]	; (80017dc <LL_ADC_Enable+0x24>)
 80017c6:	4013      	ands	r3, r2
 80017c8:	f043 0201 	orr.w	r2, r3, #1
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	7fffffc0 	.word	0x7fffffc0

080017e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f003 0301 	and.w	r3, r3, #1
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d101      	bne.n	80017f8 <LL_ADC_IsEnabled+0x18>
 80017f4:	2301      	movs	r3, #1
 80017f6:	e000      	b.n	80017fa <LL_ADC_IsEnabled+0x1a>
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
	...

08001808 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <LL_ADC_REG_StartConversion+0x24>)
 8001816:	4013      	ands	r3, r2
 8001818:	f043 0204 	orr.w	r2, r3, #4
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	7fffffc0 	.word	0x7fffffc0

08001830 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f003 0304 	and.w	r3, r3, #4
 8001840:	2b04      	cmp	r3, #4
 8001842:	d101      	bne.n	8001848 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b08      	cmp	r3, #8
 8001868:	d101      	bne.n	800186e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b089      	sub	sp, #36	; 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001888:	2300      	movs	r3, #0
 800188a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e18f      	b.n	8001bb6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d109      	bne.n	80018b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7fe fded 	bl	8000484 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff ff3f 	bl	8001740 <LL_ADC_IsDeepPowerDownEnabled>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d004      	beq.n	80018d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff25 	bl	800171c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff ff5a 	bl	8001790 <LL_ADC_IsInternalRegulatorEnabled>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d114      	bne.n	800190c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff ff3e 	bl	8001768 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80018ec:	4b87      	ldr	r3, [pc, #540]	; (8001b0c <HAL_ADC_Init+0x290>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	099b      	lsrs	r3, r3, #6
 80018f2:	4a87      	ldr	r2, [pc, #540]	; (8001b10 <HAL_ADC_Init+0x294>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	099b      	lsrs	r3, r3, #6
 80018fa:	3301      	adds	r3, #1
 80018fc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80018fe:	e002      	b.n	8001906 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	3b01      	subs	r3, #1
 8001904:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1f9      	bne.n	8001900 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff3d 	bl	8001790 <LL_ADC_IsInternalRegulatorEnabled>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d10d      	bne.n	8001938 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001920:	f043 0210 	orr.w	r2, r3, #16
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192c:	f043 0201 	orr.w	r2, r3, #1
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ff77 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001942:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001948:	f003 0310 	and.w	r3, r3, #16
 800194c:	2b00      	cmp	r3, #0
 800194e:	f040 8129 	bne.w	8001ba4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	2b00      	cmp	r3, #0
 8001956:	f040 8125 	bne.w	8001ba4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800195e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001962:	f043 0202 	orr.w	r2, r3, #2
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff ff36 	bl	80017e0 <LL_ADC_IsEnabled>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d136      	bne.n	80019e8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a65      	ldr	r2, [pc, #404]	; (8001b14 <HAL_ADC_Init+0x298>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d004      	beq.n	800198e <HAL_ADC_Init+0x112>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a63      	ldr	r2, [pc, #396]	; (8001b18 <HAL_ADC_Init+0x29c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d10e      	bne.n	80019ac <HAL_ADC_Init+0x130>
 800198e:	4861      	ldr	r0, [pc, #388]	; (8001b14 <HAL_ADC_Init+0x298>)
 8001990:	f7ff ff26 	bl	80017e0 <LL_ADC_IsEnabled>
 8001994:	4604      	mov	r4, r0
 8001996:	4860      	ldr	r0, [pc, #384]	; (8001b18 <HAL_ADC_Init+0x29c>)
 8001998:	f7ff ff22 	bl	80017e0 <LL_ADC_IsEnabled>
 800199c:	4603      	mov	r3, r0
 800199e:	4323      	orrs	r3, r4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	bf0c      	ite	eq
 80019a4:	2301      	moveq	r3, #1
 80019a6:	2300      	movne	r3, #0
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	e008      	b.n	80019be <HAL_ADC_Init+0x142>
 80019ac:	485b      	ldr	r0, [pc, #364]	; (8001b1c <HAL_ADC_Init+0x2a0>)
 80019ae:	f7ff ff17 	bl	80017e0 <LL_ADC_IsEnabled>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	bf0c      	ite	eq
 80019b8:	2301      	moveq	r3, #1
 80019ba:	2300      	movne	r3, #0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d012      	beq.n	80019e8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a53      	ldr	r2, [pc, #332]	; (8001b14 <HAL_ADC_Init+0x298>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d004      	beq.n	80019d6 <HAL_ADC_Init+0x15a>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a51      	ldr	r2, [pc, #324]	; (8001b18 <HAL_ADC_Init+0x29c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d101      	bne.n	80019da <HAL_ADC_Init+0x15e>
 80019d6:	4a52      	ldr	r2, [pc, #328]	; (8001b20 <HAL_ADC_Init+0x2a4>)
 80019d8:	e000      	b.n	80019dc <HAL_ADC_Init+0x160>
 80019da:	4a52      	ldr	r2, [pc, #328]	; (8001b24 <HAL_ADC_Init+0x2a8>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	4619      	mov	r1, r3
 80019e2:	4610      	mov	r0, r2
 80019e4:	f7ff fd62 	bl	80014ac <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80019e8:	f7ff fd54 	bl	8001494 <HAL_GetREVID>
 80019ec:	4603      	mov	r3, r0
 80019ee:	f241 0203 	movw	r2, #4099	; 0x1003
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d914      	bls.n	8001a20 <HAL_ADC_Init+0x1a4>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	2b10      	cmp	r3, #16
 80019fc:	d110      	bne.n	8001a20 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	7d5b      	ldrb	r3, [r3, #21]
 8001a02:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a08:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001a0e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	7f1b      	ldrb	r3, [r3, #28]
 8001a14:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a16:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a18:	f043 030c 	orr.w	r3, r3, #12
 8001a1c:	61bb      	str	r3, [r7, #24]
 8001a1e:	e00d      	b.n	8001a3c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7d5b      	ldrb	r3, [r3, #21]
 8001a24:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a2a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001a30:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	7f1b      	ldrb	r3, [r3, #28]
 8001a36:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	7f1b      	ldrb	r3, [r3, #28]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d106      	bne.n	8001a52 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a1b      	ldr	r3, [r3, #32]
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	045b      	lsls	r3, r3, #17
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d009      	beq.n	8001a6e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a66:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	4b2c      	ldr	r3, [pc, #176]	; (8001b28 <HAL_ADC_Init+0x2ac>)
 8001a76:	4013      	ands	r3, r2
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	6812      	ldr	r2, [r2, #0]
 8001a7c:	69b9      	ldr	r1, [r7, #24]
 8001a7e:	430b      	orrs	r3, r1
 8001a80:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fed2 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001a8c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fedf 	bl	8001856 <LL_ADC_INJ_IsConversionOngoing>
 8001a98:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d15f      	bne.n	8001b60 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d15c      	bne.n	8001b60 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	7d1b      	ldrb	r3, [r3, #20]
 8001aaa:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <HAL_ADC_Init+0x2b0>)
 8001abc:	4013      	ands	r3, r2
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	6812      	ldr	r2, [r2, #0]
 8001ac2:	69b9      	ldr	r1, [r7, #24]
 8001ac4:	430b      	orrs	r3, r1
 8001ac6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d130      	bne.n	8001b34 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	691a      	ldr	r2, [r3, #16]
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <HAL_ADC_Init+0x2b4>)
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ae6:	3a01      	subs	r2, #1
 8001ae8:	0411      	lsls	r1, r2, #16
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001aee:	4311      	orrs	r1, r2
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001af4:	4311      	orrs	r1, r2
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001afa:	430a      	orrs	r2, r1
 8001afc:	431a      	orrs	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f042 0201 	orr.w	r2, r2, #1
 8001b06:	611a      	str	r2, [r3, #16]
 8001b08:	e01c      	b.n	8001b44 <HAL_ADC_Init+0x2c8>
 8001b0a:	bf00      	nop
 8001b0c:	24000000 	.word	0x24000000
 8001b10:	053e2d63 	.word	0x053e2d63
 8001b14:	40022000 	.word	0x40022000
 8001b18:	40022100 	.word	0x40022100
 8001b1c:	58026000 	.word	0x58026000
 8001b20:	40022300 	.word	0x40022300
 8001b24:	58026300 	.word	0x58026300
 8001b28:	fff0c003 	.word	0xfff0c003
 8001b2c:	ffffbffc 	.word	0xffffbffc
 8001b30:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	691a      	ldr	r2, [r3, #16]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f022 0201 	bic.w	r2, r2, #1
 8001b42:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	430a      	orrs	r2, r1
 8001b58:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 fd80 	bl	8002660 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d10c      	bne.n	8001b82 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f023 010f 	bic.w	r1, r3, #15
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	1e5a      	subs	r2, r3, #1
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	631a      	str	r2, [r3, #48]	; 0x30
 8001b80:	e007      	b.n	8001b92 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 020f 	bic.w	r2, r2, #15
 8001b90:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b96:	f023 0303 	bic.w	r3, r3, #3
 8001b9a:	f043 0201 	orr.w	r2, r3, #1
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	655a      	str	r2, [r3, #84]	; 0x54
 8001ba2:	e007      	b.n	8001bb4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba8:	f043 0210 	orr.w	r2, r3, #16
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3724      	adds	r7, #36	; 0x24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd90      	pop	{r4, r7, pc}
 8001bbe:	bf00      	nop

08001bc0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a55      	ldr	r2, [pc, #340]	; (8001d28 <HAL_ADC_Start_DMA+0x168>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d004      	beq.n	8001be0 <HAL_ADC_Start_DMA+0x20>
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a54      	ldr	r2, [pc, #336]	; (8001d2c <HAL_ADC_Start_DMA+0x16c>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d101      	bne.n	8001be4 <HAL_ADC_Start_DMA+0x24>
 8001be0:	4b53      	ldr	r3, [pc, #332]	; (8001d30 <HAL_ADC_Start_DMA+0x170>)
 8001be2:	e000      	b.n	8001be6 <HAL_ADC_Start_DMA+0x26>
 8001be4:	4b53      	ldr	r3, [pc, #332]	; (8001d34 <HAL_ADC_Start_DMA+0x174>)
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fd8a 	bl	8001700 <LL_ADC_GetMultimode>
 8001bec:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fe1c 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f040 808c 	bne.w	8001d18 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d101      	bne.n	8001c0e <HAL_ADC_Start_DMA+0x4e>
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	e087      	b.n	8001d1e <HAL_ADC_Start_DMA+0x15e>
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2201      	movs	r2, #1
 8001c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	2b05      	cmp	r3, #5
 8001c20:	d002      	beq.n	8001c28 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	2b09      	cmp	r3, #9
 8001c26:	d170      	bne.n	8001d0a <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f000 fbfb 	bl	8002424 <ADC_Enable>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001c32:	7dfb      	ldrb	r3, [r7, #23]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d163      	bne.n	8001d00 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c3c:	4b3e      	ldr	r3, [pc, #248]	; (8001d38 <HAL_ADC_Start_DMA+0x178>)
 8001c3e:	4013      	ands	r3, r2
 8001c40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a37      	ldr	r2, [pc, #220]	; (8001d2c <HAL_ADC_Start_DMA+0x16c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d002      	beq.n	8001c58 <HAL_ADC_Start_DMA+0x98>
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	e000      	b.n	8001c5a <HAL_ADC_Start_DMA+0x9a>
 8001c58:	4b33      	ldr	r3, [pc, #204]	; (8001d28 <HAL_ADC_Start_DMA+0x168>)
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	6812      	ldr	r2, [r2, #0]
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d002      	beq.n	8001c68 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d105      	bne.n	8001c74 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c6c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d006      	beq.n	8001c8e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c84:	f023 0206 	bic.w	r2, r3, #6
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	659a      	str	r2, [r3, #88]	; 0x58
 8001c8c:	e002      	b.n	8001c94 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c98:	4a28      	ldr	r2, [pc, #160]	; (8001d3c <HAL_ADC_Start_DMA+0x17c>)
 8001c9a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca0:	4a27      	ldr	r2, [pc, #156]	; (8001d40 <HAL_ADC_Start_DMA+0x180>)
 8001ca2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca8:	4a26      	ldr	r2, [pc, #152]	; (8001d44 <HAL_ADC_Start_DMA+0x184>)
 8001caa:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	221c      	movs	r2, #28
 8001cb2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f042 0210 	orr.w	r2, r2, #16
 8001cca:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	f7ff fcaf 	bl	800163a <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	3340      	adds	r3, #64	; 0x40
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f001 fdc6 	bl	800387c <HAL_DMA_Start_IT>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff fd85 	bl	8001808 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001cfe:	e00d      	b.n	8001d1c <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001d08:	e008      	b.n	8001d1c <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001d16:	e001      	b.n	8001d1c <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40022000 	.word	0x40022000
 8001d2c:	40022100 	.word	0x40022100
 8001d30:	40022300 	.word	0x40022300
 8001d34:	58026300 	.word	0x58026300
 8001d38:	fffff0fe 	.word	0xfffff0fe
 8001d3c:	08002539 	.word	0x08002539
 8001d40:	08002611 	.word	0x08002611
 8001d44:	0800262d 	.word	0x0800262d

08001d48 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d84:	b590      	push	{r4, r7, lr}
 8001d86:	b0a1      	sub	sp, #132	; 0x84
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	4a9d      	ldr	r2, [pc, #628]	; (8002014 <HAL_ADC_ConfigChannel+0x290>)
 8001d9e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_ConfigChannel+0x2a>
 8001daa:	2302      	movs	r3, #2
 8001dac:	e321      	b.n	80023f2 <HAL_ADC_ConfigChannel+0x66e>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff fd38 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f040 8306 	bne.w	80023d4 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d108      	bne.n	8001de6 <HAL_ADC_ConfigChannel+0x62>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	0e9b      	lsrs	r3, r3, #26
 8001dda:	f003 031f 	and.w	r3, r3, #31
 8001dde:	2201      	movs	r2, #1
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	e016      	b.n	8001e14 <HAL_ADC_ConfigChannel+0x90>
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001df4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001df6:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001df8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8001dfe:	2320      	movs	r3, #32
 8001e00:	e003      	b.n	8001e0a <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8001e02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	f003 031f 	and.w	r3, r3, #31
 8001e0e:	2201      	movs	r2, #1
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	69d1      	ldr	r1, [r2, #28]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	430b      	orrs	r3, r1
 8001e20:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6818      	ldr	r0, [r3, #0]
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	6859      	ldr	r1, [r3, #4]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	f7ff fbd7 	bl	80015e2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff fcf9 	bl	8001830 <LL_ADC_REG_IsConversionOngoing>
 8001e3e:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fd06 	bl	8001856 <LL_ADC_INJ_IsConversionOngoing>
 8001e4a:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f040 80b3 	bne.w	8001fba <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f040 80af 	bne.w	8001fba <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6818      	ldr	r0, [r3, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	6819      	ldr	r1, [r3, #0]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	f7ff fbf9 	bl	8001660 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e6e:	4b6a      	ldr	r3, [pc, #424]	; (8002018 <HAL_ADC_ConfigChannel+0x294>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001e76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e7a:	d10b      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x110>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	695a      	ldr	r2, [r3, #20]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	089b      	lsrs	r3, r3, #2
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	e01d      	b.n	8001ed0 <HAL_ADC_ConfigChannel+0x14c>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	f003 0310 	and.w	r3, r3, #16
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10b      	bne.n	8001eba <HAL_ADC_ConfigChannel+0x136>
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	695a      	ldr	r2, [r3, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	089b      	lsrs	r3, r3, #2
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	e00a      	b.n	8001ed0 <HAL_ADC_ConfigChannel+0x14c>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	695a      	ldr	r2, [r3, #20]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	089b      	lsrs	r3, r3, #2
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	d027      	beq.n	8001f2a <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6818      	ldr	r0, [r3, #0]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	6919      	ldr	r1, [r3, #16]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ee8:	f7ff fb14 	bl	8001514 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6818      	ldr	r0, [r3, #0]
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	6919      	ldr	r1, [r3, #16]
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	7e5b      	ldrb	r3, [r3, #25]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d102      	bne.n	8001f02 <HAL_ADC_ConfigChannel+0x17e>
 8001efc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001f00:	e000      	b.n	8001f04 <HAL_ADC_ConfigChannel+0x180>
 8001f02:	2300      	movs	r3, #0
 8001f04:	461a      	mov	r2, r3
 8001f06:	f7ff fb3e 	bl	8001586 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6818      	ldr	r0, [r3, #0]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	6919      	ldr	r1, [r3, #16]
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	7e1b      	ldrb	r3, [r3, #24]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d102      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x19c>
 8001f1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f1e:	e000      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x19e>
 8001f20:	2300      	movs	r3, #0
 8001f22:	461a      	mov	r2, r3
 8001f24:	f7ff fb16 	bl	8001554 <LL_ADC_SetDataRightShift>
 8001f28:	e047      	b.n	8001fba <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f30:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	069b      	lsls	r3, r3, #26
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d107      	bne.n	8001f4e <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f4c:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f54:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	069b      	lsls	r3, r3, #26
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d107      	bne.n	8001f72 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f70:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	069b      	lsls	r3, r3, #26
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d107      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f94:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f9c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	069b      	lsls	r3, r3, #26
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d107      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001fb8:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fc0e 	bl	80017e0 <LL_ADC_IsEnabled>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f040 820d 	bne.w	80023e6 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6818      	ldr	r0, [r3, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	6819      	ldr	r1, [r3, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	f7ff fb6d 	bl	80016b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	4a0c      	ldr	r2, [pc, #48]	; (8002014 <HAL_ADC_ConfigChannel+0x290>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	f040 8133 	bne.w	8002250 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d110      	bne.n	800201c <HAL_ADC_ConfigChannel+0x298>
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	0e9b      	lsrs	r3, r3, #26
 8002000:	3301      	adds	r3, #1
 8002002:	f003 031f 	and.w	r3, r3, #31
 8002006:	2b09      	cmp	r3, #9
 8002008:	bf94      	ite	ls
 800200a:	2301      	movls	r3, #1
 800200c:	2300      	movhi	r3, #0
 800200e:	b2db      	uxtb	r3, r3
 8002010:	e01e      	b.n	8002050 <HAL_ADC_ConfigChannel+0x2cc>
 8002012:	bf00      	nop
 8002014:	47ff0000 	.word	0x47ff0000
 8002018:	5c001000 	.word	0x5c001000
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002022:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002024:	fa93 f3a3 	rbit	r3, r3
 8002028:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800202a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800202c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800202e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8002034:	2320      	movs	r3, #32
 8002036:	e003      	b.n	8002040 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002038:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800203a:	fab3 f383 	clz	r3, r3
 800203e:	b2db      	uxtb	r3, r3
 8002040:	3301      	adds	r3, #1
 8002042:	f003 031f 	and.w	r3, r3, #31
 8002046:	2b09      	cmp	r3, #9
 8002048:	bf94      	ite	ls
 800204a:	2301      	movls	r3, #1
 800204c:	2300      	movhi	r3, #0
 800204e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002050:	2b00      	cmp	r3, #0
 8002052:	d079      	beq.n	8002148 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800205c:	2b00      	cmp	r3, #0
 800205e:	d107      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x2ec>
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	0e9b      	lsrs	r3, r3, #26
 8002066:	3301      	adds	r3, #1
 8002068:	069b      	lsls	r3, r3, #26
 800206a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800206e:	e015      	b.n	800209c <HAL_ADC_ConfigChannel+0x318>
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002076:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002078:	fa93 f3a3 	rbit	r3, r3
 800207c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800207e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002080:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002082:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002084:	2b00      	cmp	r3, #0
 8002086:	d101      	bne.n	800208c <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8002088:	2320      	movs	r3, #32
 800208a:	e003      	b.n	8002094 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800208c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800208e:	fab3 f383 	clz	r3, r3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	3301      	adds	r3, #1
 8002096:	069b      	lsls	r3, r3, #26
 8002098:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d109      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x338>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	0e9b      	lsrs	r3, r3, #26
 80020ae:	3301      	adds	r3, #1
 80020b0:	f003 031f 	and.w	r3, r3, #31
 80020b4:	2101      	movs	r1, #1
 80020b6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ba:	e017      	b.n	80020ec <HAL_ADC_ConfigChannel+0x368>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80020ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80020ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80020d4:	2320      	movs	r3, #32
 80020d6:	e003      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 80020d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	3301      	adds	r3, #1
 80020e2:	f003 031f 	and.w	r3, r3, #31
 80020e6:	2101      	movs	r1, #1
 80020e8:	fa01 f303 	lsl.w	r3, r1, r3
 80020ec:	ea42 0103 	orr.w	r1, r2, r3
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d10a      	bne.n	8002112 <HAL_ADC_ConfigChannel+0x38e>
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	0e9b      	lsrs	r3, r3, #26
 8002102:	3301      	adds	r3, #1
 8002104:	f003 021f 	and.w	r2, r3, #31
 8002108:	4613      	mov	r3, r2
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	4413      	add	r3, r2
 800210e:	051b      	lsls	r3, r3, #20
 8002110:	e018      	b.n	8002144 <HAL_ADC_ConfigChannel+0x3c0>
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800211a:	fa93 f3a3 	rbit	r3, r3
 800211e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002122:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 800212a:	2320      	movs	r3, #32
 800212c:	e003      	b.n	8002136 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 800212e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002130:	fab3 f383 	clz	r3, r3
 8002134:	b2db      	uxtb	r3, r3
 8002136:	3301      	adds	r3, #1
 8002138:	f003 021f 	and.w	r2, r3, #31
 800213c:	4613      	mov	r3, r2
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	4413      	add	r3, r2
 8002142:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002144:	430b      	orrs	r3, r1
 8002146:	e07e      	b.n	8002246 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002150:	2b00      	cmp	r3, #0
 8002152:	d107      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x3e0>
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	0e9b      	lsrs	r3, r3, #26
 800215a:	3301      	adds	r3, #1
 800215c:	069b      	lsls	r3, r3, #26
 800215e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002162:	e015      	b.n	8002190 <HAL_ADC_ConfigChannel+0x40c>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216c:	fa93 f3a3 	rbit	r3, r3
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002174:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800217c:	2320      	movs	r3, #32
 800217e:	e003      	b.n	8002188 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002182:	fab3 f383 	clz	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	3301      	adds	r3, #1
 800218a:	069b      	lsls	r3, r3, #26
 800218c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002198:	2b00      	cmp	r3, #0
 800219a:	d109      	bne.n	80021b0 <HAL_ADC_ConfigChannel+0x42c>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	0e9b      	lsrs	r3, r3, #26
 80021a2:	3301      	adds	r3, #1
 80021a4:	f003 031f 	and.w	r3, r3, #31
 80021a8:	2101      	movs	r1, #1
 80021aa:	fa01 f303 	lsl.w	r3, r1, r3
 80021ae:	e017      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x45c>
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	fa93 f3a3 	rbit	r3, r3
 80021bc:	61bb      	str	r3, [r7, #24]
  return result;
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80021c2:	6a3b      	ldr	r3, [r7, #32]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80021c8:	2320      	movs	r3, #32
 80021ca:	e003      	b.n	80021d4 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80021cc:	6a3b      	ldr	r3, [r7, #32]
 80021ce:	fab3 f383 	clz	r3, r3
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	3301      	adds	r3, #1
 80021d6:	f003 031f 	and.w	r3, r3, #31
 80021da:	2101      	movs	r1, #1
 80021dc:	fa01 f303 	lsl.w	r3, r1, r3
 80021e0:	ea42 0103 	orr.w	r1, r2, r3
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10d      	bne.n	800220c <HAL_ADC_ConfigChannel+0x488>
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	0e9b      	lsrs	r3, r3, #26
 80021f6:	3301      	adds	r3, #1
 80021f8:	f003 021f 	and.w	r2, r3, #31
 80021fc:	4613      	mov	r3, r2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4413      	add	r3, r2
 8002202:	3b1e      	subs	r3, #30
 8002204:	051b      	lsls	r3, r3, #20
 8002206:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800220a:	e01b      	b.n	8002244 <HAL_ADC_ConfigChannel+0x4c0>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	fa93 f3a3 	rbit	r3, r3
 8002218:	60fb      	str	r3, [r7, #12]
  return result;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8002224:	2320      	movs	r3, #32
 8002226:	e003      	b.n	8002230 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	fab3 f383 	clz	r3, r3
 800222e:	b2db      	uxtb	r3, r3
 8002230:	3301      	adds	r3, #1
 8002232:	f003 021f 	and.w	r2, r3, #31
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	3b1e      	subs	r3, #30
 800223e:	051b      	lsls	r3, r3, #20
 8002240:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002244:	430b      	orrs	r3, r1
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	6892      	ldr	r2, [r2, #8]
 800224a:	4619      	mov	r1, r3
 800224c:	f7ff fa08 	bl	8001660 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	f280 80c6 	bge.w	80023e6 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a67      	ldr	r2, [pc, #412]	; (80023fc <HAL_ADC_ConfigChannel+0x678>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d004      	beq.n	800226e <HAL_ADC_ConfigChannel+0x4ea>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a65      	ldr	r2, [pc, #404]	; (8002400 <HAL_ADC_ConfigChannel+0x67c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d101      	bne.n	8002272 <HAL_ADC_ConfigChannel+0x4ee>
 800226e:	4b65      	ldr	r3, [pc, #404]	; (8002404 <HAL_ADC_ConfigChannel+0x680>)
 8002270:	e000      	b.n	8002274 <HAL_ADC_ConfigChannel+0x4f0>
 8002272:	4b65      	ldr	r3, [pc, #404]	; (8002408 <HAL_ADC_ConfigChannel+0x684>)
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff f93f 	bl	80014f8 <LL_ADC_GetCommonPathInternalCh>
 800227a:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a5e      	ldr	r2, [pc, #376]	; (80023fc <HAL_ADC_ConfigChannel+0x678>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d004      	beq.n	8002290 <HAL_ADC_ConfigChannel+0x50c>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a5d      	ldr	r2, [pc, #372]	; (8002400 <HAL_ADC_ConfigChannel+0x67c>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d10e      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x52a>
 8002290:	485a      	ldr	r0, [pc, #360]	; (80023fc <HAL_ADC_ConfigChannel+0x678>)
 8002292:	f7ff faa5 	bl	80017e0 <LL_ADC_IsEnabled>
 8002296:	4604      	mov	r4, r0
 8002298:	4859      	ldr	r0, [pc, #356]	; (8002400 <HAL_ADC_ConfigChannel+0x67c>)
 800229a:	f7ff faa1 	bl	80017e0 <LL_ADC_IsEnabled>
 800229e:	4603      	mov	r3, r0
 80022a0:	4323      	orrs	r3, r4
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bf0c      	ite	eq
 80022a6:	2301      	moveq	r3, #1
 80022a8:	2300      	movne	r3, #0
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	e008      	b.n	80022c0 <HAL_ADC_ConfigChannel+0x53c>
 80022ae:	4857      	ldr	r0, [pc, #348]	; (800240c <HAL_ADC_ConfigChannel+0x688>)
 80022b0:	f7ff fa96 	bl	80017e0 <LL_ADC_IsEnabled>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	bf0c      	ite	eq
 80022ba:	2301      	moveq	r3, #1
 80022bc:	2300      	movne	r3, #0
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d07d      	beq.n	80023c0 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a51      	ldr	r2, [pc, #324]	; (8002410 <HAL_ADC_ConfigChannel+0x68c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d130      	bne.n	8002330 <HAL_ADC_ConfigChannel+0x5ac>
 80022ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d12b      	bne.n	8002330 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a4b      	ldr	r2, [pc, #300]	; (800240c <HAL_ADC_ConfigChannel+0x688>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	f040 8081 	bne.w	80023e6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a44      	ldr	r2, [pc, #272]	; (80023fc <HAL_ADC_ConfigChannel+0x678>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d004      	beq.n	80022f8 <HAL_ADC_ConfigChannel+0x574>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a43      	ldr	r2, [pc, #268]	; (8002400 <HAL_ADC_ConfigChannel+0x67c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d101      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x578>
 80022f8:	4a42      	ldr	r2, [pc, #264]	; (8002404 <HAL_ADC_ConfigChannel+0x680>)
 80022fa:	e000      	b.n	80022fe <HAL_ADC_ConfigChannel+0x57a>
 80022fc:	4a42      	ldr	r2, [pc, #264]	; (8002408 <HAL_ADC_ConfigChannel+0x684>)
 80022fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002300:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002304:	4619      	mov	r1, r3
 8002306:	4610      	mov	r0, r2
 8002308:	f7ff f8e3 	bl	80014d2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800230c:	4b41      	ldr	r3, [pc, #260]	; (8002414 <HAL_ADC_ConfigChannel+0x690>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	099b      	lsrs	r3, r3, #6
 8002312:	4a41      	ldr	r2, [pc, #260]	; (8002418 <HAL_ADC_ConfigChannel+0x694>)
 8002314:	fba2 2303 	umull	r2, r3, r2, r3
 8002318:	099b      	lsrs	r3, r3, #6
 800231a:	3301      	adds	r3, #1
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002320:	e002      	b.n	8002328 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	3b01      	subs	r3, #1
 8002326:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1f9      	bne.n	8002322 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800232e:	e05a      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a39      	ldr	r2, [pc, #228]	; (800241c <HAL_ADC_ConfigChannel+0x698>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d11e      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x5f4>
 800233a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800233c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d119      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a30      	ldr	r2, [pc, #192]	; (800240c <HAL_ADC_ConfigChannel+0x688>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d14b      	bne.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a2a      	ldr	r2, [pc, #168]	; (80023fc <HAL_ADC_ConfigChannel+0x678>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d004      	beq.n	8002362 <HAL_ADC_ConfigChannel+0x5de>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a28      	ldr	r2, [pc, #160]	; (8002400 <HAL_ADC_ConfigChannel+0x67c>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d101      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x5e2>
 8002362:	4a28      	ldr	r2, [pc, #160]	; (8002404 <HAL_ADC_ConfigChannel+0x680>)
 8002364:	e000      	b.n	8002368 <HAL_ADC_ConfigChannel+0x5e4>
 8002366:	4a28      	ldr	r2, [pc, #160]	; (8002408 <HAL_ADC_ConfigChannel+0x684>)
 8002368:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800236a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800236e:	4619      	mov	r1, r3
 8002370:	4610      	mov	r0, r2
 8002372:	f7ff f8ae 	bl	80014d2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002376:	e036      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a28      	ldr	r2, [pc, #160]	; (8002420 <HAL_ADC_ConfigChannel+0x69c>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d131      	bne.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
 8002382:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002384:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d12c      	bne.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a1e      	ldr	r2, [pc, #120]	; (800240c <HAL_ADC_ConfigChannel+0x688>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d127      	bne.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a18      	ldr	r2, [pc, #96]	; (80023fc <HAL_ADC_ConfigChannel+0x678>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d004      	beq.n	80023aa <HAL_ADC_ConfigChannel+0x626>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a16      	ldr	r2, [pc, #88]	; (8002400 <HAL_ADC_ConfigChannel+0x67c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d101      	bne.n	80023ae <HAL_ADC_ConfigChannel+0x62a>
 80023aa:	4a16      	ldr	r2, [pc, #88]	; (8002404 <HAL_ADC_ConfigChannel+0x680>)
 80023ac:	e000      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x62c>
 80023ae:	4a16      	ldr	r2, [pc, #88]	; (8002408 <HAL_ADC_ConfigChannel+0x684>)
 80023b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023b6:	4619      	mov	r1, r3
 80023b8:	4610      	mov	r0, r2
 80023ba:	f7ff f88a 	bl	80014d2 <LL_ADC_SetCommonPathInternalCh>
 80023be:	e012      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c4:	f043 0220 	orr.w	r2, r3, #32
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80023d2:	e008      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d8:	f043 0220 	orr.w	r2, r3, #32
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80023ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3784      	adds	r7, #132	; 0x84
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd90      	pop	{r4, r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40022000 	.word	0x40022000
 8002400:	40022100 	.word	0x40022100
 8002404:	40022300 	.word	0x40022300
 8002408:	58026300 	.word	0x58026300
 800240c:	58026000 	.word	0x58026000
 8002410:	cb840000 	.word	0xcb840000
 8002414:	24000000 	.word	0x24000000
 8002418:	053e2d63 	.word	0x053e2d63
 800241c:	c7520000 	.word	0xc7520000
 8002420:	cfb80000 	.word	0xcfb80000

08002424 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff f9d5 	bl	80017e0 <LL_ADC_IsEnabled>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d16e      	bne.n	800251a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	4b38      	ldr	r3, [pc, #224]	; (8002524 <ADC_Enable+0x100>)
 8002444:	4013      	ands	r3, r2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00d      	beq.n	8002466 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800244e:	f043 0210 	orr.w	r2, r3, #16
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800245a:	f043 0201 	orr.w	r2, r3, #1
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e05a      	b.n	800251c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff f9a4 	bl	80017b8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002470:	f7fe ffe0 	bl	8001434 <HAL_GetTick>
 8002474:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a2b      	ldr	r2, [pc, #172]	; (8002528 <ADC_Enable+0x104>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d004      	beq.n	800248a <ADC_Enable+0x66>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a29      	ldr	r2, [pc, #164]	; (800252c <ADC_Enable+0x108>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d101      	bne.n	800248e <ADC_Enable+0x6a>
 800248a:	4b29      	ldr	r3, [pc, #164]	; (8002530 <ADC_Enable+0x10c>)
 800248c:	e000      	b.n	8002490 <ADC_Enable+0x6c>
 800248e:	4b29      	ldr	r3, [pc, #164]	; (8002534 <ADC_Enable+0x110>)
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff f935 	bl	8001700 <LL_ADC_GetMultimode>
 8002496:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a23      	ldr	r2, [pc, #140]	; (800252c <ADC_Enable+0x108>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d002      	beq.n	80024a8 <ADC_Enable+0x84>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	e000      	b.n	80024aa <ADC_Enable+0x86>
 80024a8:	4b1f      	ldr	r3, [pc, #124]	; (8002528 <ADC_Enable+0x104>)
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d02c      	beq.n	800250c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d130      	bne.n	800251a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024b8:	e028      	b.n	800250c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff f98e 	bl	80017e0 <LL_ADC_IsEnabled>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d104      	bne.n	80024d4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff f972 	bl	80017b8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024d4:	f7fe ffae 	bl	8001434 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d914      	bls.n	800250c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0301 	and.w	r3, r3, #1
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d00d      	beq.n	800250c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f4:	f043 0210 	orr.w	r2, r3, #16
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002500:	f043 0201 	orr.w	r2, r3, #1
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e007      	b.n	800251c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b01      	cmp	r3, #1
 8002518:	d1cf      	bne.n	80024ba <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	8000003f 	.word	0x8000003f
 8002528:	40022000 	.word	0x40022000
 800252c:	40022100 	.word	0x40022100
 8002530:	40022300 	.word	0x40022300
 8002534:	58026300 	.word	0x58026300

08002538 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002544:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800254e:	2b00      	cmp	r3, #0
 8002550:	d14b      	bne.n	80025ea <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002556:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	2b00      	cmp	r3, #0
 800256a:	d021      	beq.n	80025b0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff f823 	bl	80015bc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d032      	beq.n	80025e2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d12b      	bne.n	80025e2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800258e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d11f      	bne.n	80025e2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a6:	f043 0201 	orr.w	r2, r3, #1
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	655a      	str	r2, [r3, #84]	; 0x54
 80025ae:	e018      	b.n	80025e2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d111      	bne.n	80025e2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d105      	bne.n	80025e2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025da:	f043 0201 	orr.w	r2, r3, #1
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f7ff fbb0 	bl	8001d48 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80025e8:	e00e      	b.n	8002608 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ee:	f003 0310 	and.w	r3, r3, #16
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f7ff fbba 	bl	8001d70 <HAL_ADC_ErrorCallback>
}
 80025fc:	e004      	b.n	8002608 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002602:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	4798      	blx	r3
}
 8002608:	bf00      	nop
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800261c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f7ff fb9c 	bl	8001d5c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002624:	bf00      	nop
 8002626:	3710      	adds	r7, #16
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002638:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800264a:	f043 0204 	orr.w	r2, r3, #4
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f7ff fb8c 	bl	8001d70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a7a      	ldr	r2, [pc, #488]	; (8002858 <ADC_ConfigureBoostMode+0x1f8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d004      	beq.n	800267c <ADC_ConfigureBoostMode+0x1c>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a79      	ldr	r2, [pc, #484]	; (800285c <ADC_ConfigureBoostMode+0x1fc>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d109      	bne.n	8002690 <ADC_ConfigureBoostMode+0x30>
 800267c:	4b78      	ldr	r3, [pc, #480]	; (8002860 <ADC_ConfigureBoostMode+0x200>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002684:	2b00      	cmp	r3, #0
 8002686:	bf14      	ite	ne
 8002688:	2301      	movne	r3, #1
 800268a:	2300      	moveq	r3, #0
 800268c:	b2db      	uxtb	r3, r3
 800268e:	e008      	b.n	80026a2 <ADC_ConfigureBoostMode+0x42>
 8002690:	4b74      	ldr	r3, [pc, #464]	; (8002864 <ADC_ConfigureBoostMode+0x204>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002698:	2b00      	cmp	r3, #0
 800269a:	bf14      	ite	ne
 800269c:	2301      	movne	r3, #1
 800269e:	2300      	moveq	r3, #0
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d01c      	beq.n	80026e0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80026a6:	f005 fad5 	bl	8007c54 <HAL_RCC_GetHCLKFreq>
 80026aa:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026b4:	d010      	beq.n	80026d8 <ADC_ConfigureBoostMode+0x78>
 80026b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026ba:	d873      	bhi.n	80027a4 <ADC_ConfigureBoostMode+0x144>
 80026bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026c0:	d002      	beq.n	80026c8 <ADC_ConfigureBoostMode+0x68>
 80026c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026c6:	d16d      	bne.n	80027a4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	0c1b      	lsrs	r3, r3, #16
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d4:	60fb      	str	r3, [r7, #12]
        break;
 80026d6:	e068      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	089b      	lsrs	r3, r3, #2
 80026dc:	60fb      	str	r3, [r7, #12]
        break;
 80026de:	e064      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80026e0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80026e4:	f04f 0100 	mov.w	r1, #0
 80026e8:	f006 fd46 	bl	8009178 <HAL_RCCEx_GetPeriphCLKFreq>
 80026ec:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80026f6:	d051      	beq.n	800279c <ADC_ConfigureBoostMode+0x13c>
 80026f8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80026fc:	d854      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 80026fe:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002702:	d047      	beq.n	8002794 <ADC_ConfigureBoostMode+0x134>
 8002704:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002708:	d84e      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 800270a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800270e:	d03d      	beq.n	800278c <ADC_ConfigureBoostMode+0x12c>
 8002710:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002714:	d848      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 8002716:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800271a:	d033      	beq.n	8002784 <ADC_ConfigureBoostMode+0x124>
 800271c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002720:	d842      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 8002722:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002726:	d029      	beq.n	800277c <ADC_ConfigureBoostMode+0x11c>
 8002728:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800272c:	d83c      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 800272e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002732:	d01a      	beq.n	800276a <ADC_ConfigureBoostMode+0x10a>
 8002734:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002738:	d836      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 800273a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800273e:	d014      	beq.n	800276a <ADC_ConfigureBoostMode+0x10a>
 8002740:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002744:	d830      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 8002746:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800274a:	d00e      	beq.n	800276a <ADC_ConfigureBoostMode+0x10a>
 800274c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002750:	d82a      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 8002752:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002756:	d008      	beq.n	800276a <ADC_ConfigureBoostMode+0x10a>
 8002758:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800275c:	d824      	bhi.n	80027a8 <ADC_ConfigureBoostMode+0x148>
 800275e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002762:	d002      	beq.n	800276a <ADC_ConfigureBoostMode+0x10a>
 8002764:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002768:	d11e      	bne.n	80027a8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	0c9b      	lsrs	r3, r3, #18
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	fbb2 f3f3 	udiv	r3, r2, r3
 8002778:	60fb      	str	r3, [r7, #12]
        break;
 800277a:	e016      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	091b      	lsrs	r3, r3, #4
 8002780:	60fb      	str	r3, [r7, #12]
        break;
 8002782:	e012      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	095b      	lsrs	r3, r3, #5
 8002788:	60fb      	str	r3, [r7, #12]
        break;
 800278a:	e00e      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	099b      	lsrs	r3, r3, #6
 8002790:	60fb      	str	r3, [r7, #12]
        break;
 8002792:	e00a      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	09db      	lsrs	r3, r3, #7
 8002798:	60fb      	str	r3, [r7, #12]
        break;
 800279a:	e006      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	0a1b      	lsrs	r3, r3, #8
 80027a0:	60fb      	str	r3, [r7, #12]
        break;
 80027a2:	e002      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
        break;
 80027a4:	bf00      	nop
 80027a6:	e000      	b.n	80027aa <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80027a8:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80027aa:	f7fe fe73 	bl	8001494 <HAL_GetREVID>
 80027ae:	4603      	mov	r3, r0
 80027b0:	f241 0203 	movw	r2, #4099	; 0x1003
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d815      	bhi.n	80027e4 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	4a2b      	ldr	r2, [pc, #172]	; (8002868 <ADC_ConfigureBoostMode+0x208>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d908      	bls.n	80027d2 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689a      	ldr	r2, [r3, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027ce:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80027d0:	e03e      	b.n	8002850 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027e0:	609a      	str	r2, [r3, #8]
}
 80027e2:	e035      	b.n	8002850 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	085b      	lsrs	r3, r3, #1
 80027e8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	4a1f      	ldr	r2, [pc, #124]	; (800286c <ADC_ConfigureBoostMode+0x20c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d808      	bhi.n	8002804 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689a      	ldr	r2, [r3, #8]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002800:	609a      	str	r2, [r3, #8]
}
 8002802:	e025      	b.n	8002850 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4a1a      	ldr	r2, [pc, #104]	; (8002870 <ADC_ConfigureBoostMode+0x210>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d80a      	bhi.n	8002822 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800281e:	609a      	str	r2, [r3, #8]
}
 8002820:	e016      	b.n	8002850 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	4a13      	ldr	r2, [pc, #76]	; (8002874 <ADC_ConfigureBoostMode+0x214>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d80a      	bhi.n	8002840 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800283c:	609a      	str	r2, [r3, #8]
}
 800283e:	e007      	b.n	8002850 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800284e:	609a      	str	r2, [r3, #8]
}
 8002850:	bf00      	nop
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40022000 	.word	0x40022000
 800285c:	40022100 	.word	0x40022100
 8002860:	40022300 	.word	0x40022300
 8002864:	58026300 	.word	0x58026300
 8002868:	01312d00 	.word	0x01312d00
 800286c:	005f5e10 	.word	0x005f5e10
 8002870:	00bebc20 	.word	0x00bebc20
 8002874:	017d7840 	.word	0x017d7840

08002878 <LL_ADC_IsEnabled>:
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b01      	cmp	r3, #1
 800288a:	d101      	bne.n	8002890 <LL_ADC_IsEnabled+0x18>
 800288c:	2301      	movs	r3, #1
 800288e:	e000      	b.n	8002892 <LL_ADC_IsEnabled+0x1a>
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <LL_ADC_REG_IsConversionOngoing>:
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	d101      	bne.n	80028b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028b2:	2301      	movs	r3, #1
 80028b4:	e000      	b.n	80028b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80028c4:	b590      	push	{r4, r7, lr}
 80028c6:	b09f      	sub	sp, #124	; 0x7c
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d101      	bne.n	80028e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028de:	2302      	movs	r3, #2
 80028e0:	e0be      	b.n	8002a60 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80028ee:	2300      	movs	r3, #0
 80028f0:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a5c      	ldr	r2, [pc, #368]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d102      	bne.n	8002902 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80028fc:	4b5b      	ldr	r3, [pc, #364]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80028fe:	60bb      	str	r3, [r7, #8]
 8002900:	e001      	b.n	8002906 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002902:	2300      	movs	r3, #0
 8002904:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10b      	bne.n	8002924 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002910:	f043 0220 	orr.w	r2, r3, #32
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e09d      	b.n	8002a60 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff ffb9 	bl	800289e <LL_ADC_REG_IsConversionOngoing>
 800292c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff ffb3 	bl	800289e <LL_ADC_REG_IsConversionOngoing>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d17f      	bne.n	8002a3e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800293e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002940:	2b00      	cmp	r3, #0
 8002942:	d17c      	bne.n	8002a3e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a47      	ldr	r2, [pc, #284]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d004      	beq.n	8002958 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a46      	ldr	r2, [pc, #280]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d101      	bne.n	800295c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002958:	4b45      	ldr	r3, [pc, #276]	; (8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800295a:	e000      	b.n	800295e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800295c:	4b45      	ldr	r3, [pc, #276]	; (8002a74 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800295e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d039      	beq.n	80029dc <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	431a      	orrs	r2, r3
 8002976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002978:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a3a      	ldr	r2, [pc, #232]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d004      	beq.n	800298e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a38      	ldr	r2, [pc, #224]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d10e      	bne.n	80029ac <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800298e:	4836      	ldr	r0, [pc, #216]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002990:	f7ff ff72 	bl	8002878 <LL_ADC_IsEnabled>
 8002994:	4604      	mov	r4, r0
 8002996:	4835      	ldr	r0, [pc, #212]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002998:	f7ff ff6e 	bl	8002878 <LL_ADC_IsEnabled>
 800299c:	4603      	mov	r3, r0
 800299e:	4323      	orrs	r3, r4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	bf0c      	ite	eq
 80029a4:	2301      	moveq	r3, #1
 80029a6:	2300      	movne	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	e008      	b.n	80029be <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80029ac:	4832      	ldr	r0, [pc, #200]	; (8002a78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80029ae:	f7ff ff63 	bl	8002878 <LL_ADC_IsEnabled>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	bf0c      	ite	eq
 80029b8:	2301      	moveq	r3, #1
 80029ba:	2300      	movne	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d047      	beq.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029c4:	689a      	ldr	r2, [r3, #8]
 80029c6:	4b2d      	ldr	r3, [pc, #180]	; (8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80029c8:	4013      	ands	r3, r2
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	6811      	ldr	r1, [r2, #0]
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	6892      	ldr	r2, [r2, #8]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	431a      	orrs	r2, r3
 80029d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029da:	e03a      	b.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80029dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a1e      	ldr	r2, [pc, #120]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d004      	beq.n	80029fc <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a1d      	ldr	r2, [pc, #116]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d10e      	bne.n	8002a1a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80029fc:	481a      	ldr	r0, [pc, #104]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80029fe:	f7ff ff3b 	bl	8002878 <LL_ADC_IsEnabled>
 8002a02:	4604      	mov	r4, r0
 8002a04:	4819      	ldr	r0, [pc, #100]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002a06:	f7ff ff37 	bl	8002878 <LL_ADC_IsEnabled>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	4323      	orrs	r3, r4
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	bf0c      	ite	eq
 8002a12:	2301      	moveq	r3, #1
 8002a14:	2300      	movne	r3, #0
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	e008      	b.n	8002a2c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002a1a:	4817      	ldr	r0, [pc, #92]	; (8002a78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002a1c:	f7ff ff2c 	bl	8002878 <LL_ADC_IsEnabled>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	bf0c      	ite	eq
 8002a26:	2301      	moveq	r3, #1
 8002a28:	2300      	movne	r3, #0
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d010      	beq.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a32:	689a      	ldr	r2, [r3, #8]
 8002a34:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002a36:	4013      	ands	r3, r2
 8002a38:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a3a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a3c:	e009      	b.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a42:	f043 0220 	orr.w	r2, r3, #32
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002a50:	e000      	b.n	8002a54 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a52:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a5c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	377c      	adds	r7, #124	; 0x7c
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd90      	pop	{r4, r7, pc}
 8002a68:	40022000 	.word	0x40022000
 8002a6c:	40022100 	.word	0x40022100
 8002a70:	40022300 	.word	0x40022300
 8002a74:	58026300 	.word	0x58026300
 8002a78:	58026000 	.word	0x58026000
 8002a7c:	fffff0e0 	.word	0xfffff0e0

08002a80 <__NVIC_SetPriorityGrouping>:
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a90:	4b0b      	ldr	r3, [pc, #44]	; (8002ac0 <__NVIC_SetPriorityGrouping+0x40>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002aa8:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aae:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <__NVIC_SetPriorityGrouping+0x40>)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	60d3      	str	r3, [r2, #12]
}
 8002ab4:	bf00      	nop
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	e000ed00 	.word	0xe000ed00
 8002ac4:	05fa0000 	.word	0x05fa0000

08002ac8 <__NVIC_GetPriorityGrouping>:
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002acc:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	f003 0307 	and.w	r3, r3, #7
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_EnableIRQ>:
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002aee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db0b      	blt.n	8002b0e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af6:	88fb      	ldrh	r3, [r7, #6]
 8002af8:	f003 021f 	and.w	r2, r3, #31
 8002afc:	4907      	ldr	r1, [pc, #28]	; (8002b1c <__NVIC_EnableIRQ+0x38>)
 8002afe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2001      	movs	r0, #1
 8002b06:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <__NVIC_SetPriority>:
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	6039      	str	r1, [r7, #0]
 8002b2a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002b2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	db0a      	blt.n	8002b4a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	490c      	ldr	r1, [pc, #48]	; (8002b6c <__NVIC_SetPriority+0x4c>)
 8002b3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b3e:	0112      	lsls	r2, r2, #4
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	440b      	add	r3, r1
 8002b44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002b48:	e00a      	b.n	8002b60 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4908      	ldr	r1, [pc, #32]	; (8002b70 <__NVIC_SetPriority+0x50>)
 8002b50:	88fb      	ldrh	r3, [r7, #6]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	3b04      	subs	r3, #4
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	761a      	strb	r2, [r3, #24]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	e000e100 	.word	0xe000e100
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <NVIC_EncodePriority>:
{
 8002b74:	b480      	push	{r7}
 8002b76:	b089      	sub	sp, #36	; 0x24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f1c3 0307 	rsb	r3, r3, #7
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	bf28      	it	cs
 8002b92:	2304      	movcs	r3, #4
 8002b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d902      	bls.n	8002ba4 <NVIC_EncodePriority+0x30>
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3b03      	subs	r3, #3
 8002ba2:	e000      	b.n	8002ba6 <NVIC_EncodePriority+0x32>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc6:	43d9      	mvns	r1, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	4313      	orrs	r3, r2
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	; 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff ff4c 	bl	8002a80 <__NVIC_SetPriorityGrouping>
}
 8002be8:	bf00      	nop
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
 8002bfc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bfe:	f7ff ff63 	bl	8002ac8 <__NVIC_GetPriorityGrouping>
 8002c02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	6978      	ldr	r0, [r7, #20]
 8002c0a:	f7ff ffb3 	bl	8002b74 <NVIC_EncodePriority>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c14:	4611      	mov	r1, r2
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ff82 	bl	8002b20 <__NVIC_SetPriority>
}
 8002c1c:	bf00      	nop
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff ff56 	bl	8002ae4 <__NVIC_EnableIRQ>
}
 8002c38:	bf00      	nop
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002c44:	f3bf 8f5f 	dmb	sy
}
 8002c48:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <HAL_MPU_Disable+0x28>)
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	4a06      	ldr	r2, [pc, #24]	; (8002c68 <HAL_MPU_Disable+0x28>)
 8002c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c54:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002c56:	4b05      	ldr	r3, [pc, #20]	; (8002c6c <HAL_MPU_Disable+0x2c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	605a      	str	r2, [r3, #4]
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	e000ed00 	.word	0xe000ed00
 8002c6c:	e000ed90 	.word	0xe000ed90

08002c70 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002c78:	4a0b      	ldr	r2, [pc, #44]	; (8002ca8 <HAL_MPU_Enable+0x38>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002c82:	4b0a      	ldr	r3, [pc, #40]	; (8002cac <HAL_MPU_Enable+0x3c>)
 8002c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c86:	4a09      	ldr	r2, [pc, #36]	; (8002cac <HAL_MPU_Enable+0x3c>)
 8002c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c8c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002c8e:	f3bf 8f4f 	dsb	sy
}
 8002c92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c94:	f3bf 8f6f 	isb	sy
}
 8002c98:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	e000ed90 	.word	0xe000ed90
 8002cac:	e000ed00 	.word	0xe000ed00

08002cb0 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	785a      	ldrb	r2, [r3, #1]
 8002cbc:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_MPU_ConfigRegion+0x84>)
 8002cbe:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d029      	beq.n	8002d1c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8002cc8:	4a1a      	ldr	r2, [pc, #104]	; (8002d34 <HAL_MPU_ConfigRegion+0x84>)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	7b1b      	ldrb	r3, [r3, #12]
 8002cd4:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	7adb      	ldrb	r3, [r3, #11]
 8002cda:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cdc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	7a9b      	ldrb	r3, [r3, #10]
 8002ce2:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ce4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	7b5b      	ldrb	r3, [r3, #13]
 8002cea:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cec:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	7b9b      	ldrb	r3, [r3, #14]
 8002cf2:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002cf4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	7bdb      	ldrb	r3, [r3, #15]
 8002cfa:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002cfc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	7a5b      	ldrb	r3, [r3, #9]
 8002d02:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002d04:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	7a1b      	ldrb	r3, [r3, #8]
 8002d0a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002d0c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	7812      	ldrb	r2, [r2, #0]
 8002d12:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d14:	4a07      	ldr	r2, [pc, #28]	; (8002d34 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d16:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d18:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002d1a:	e005      	b.n	8002d28 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8002d1c:	4b05      	ldr	r3, [pc, #20]	; (8002d34 <HAL_MPU_ConfigRegion+0x84>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8002d22:	4b04      	ldr	r3, [pc, #16]	; (8002d34 <HAL_MPU_ConfigRegion+0x84>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	611a      	str	r2, [r3, #16]
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	e000ed90 	.word	0xe000ed90

08002d38 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e014      	b.n	8002d74 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	791b      	ldrb	r3, [r3, #4]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d105      	bne.n	8002d60 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7fd fc6e 	bl	800063c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	795b      	ldrb	r3, [r3, #5]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_DAC_Start+0x16>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e040      	b.n	8002e14 <HAL_DAC_Start+0x98>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2202      	movs	r2, #2
 8002d9c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6819      	ldr	r1, [r3, #0]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	f003 0310 	and.w	r3, r3, #16
 8002daa:	2201      	movs	r2, #1
 8002dac:	409a      	lsls	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10f      	bne.n	8002ddc <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d11d      	bne.n	8002e06 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f042 0201 	orr.w	r2, r2, #1
 8002dd8:	605a      	str	r2, [r3, #4]
 8002dda:	e014      	b.n	8002e06 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	f003 0310 	and.w	r3, r3, #16
 8002dec:	2102      	movs	r1, #2
 8002dee:	fa01 f303 	lsl.w	r3, r1, r3
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d107      	bne.n	8002e06 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f042 0202 	orr.w	r2, r2, #2
 8002e04:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e36:	d120      	bne.n	8002e7a <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e46:	d118      	bne.n	8002e7a <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2204      	movs	r2, #4
 8002e4c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	f043 0201 	orr.w	r2, r3, #1
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e72:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 f852 	bl	8002f1e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e88:	d120      	bne.n	8002ecc <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e98:	d118      	bne.n	8002ecc <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2204      	movs	r2, #4
 8002e9e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	f043 0202 	orr.w	r2, r3, #2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002eb4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002ec4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f972 	bl	80031b0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8002ecc:	bf00      	nop
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b087      	sub	sp, #28
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d105      	bne.n	8002efe <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3308      	adds	r3, #8
 8002efa:	617b      	str	r3, [r7, #20]
 8002efc:	e004      	b.n	8002f08 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4413      	add	r3, r2
 8002f04:	3314      	adds	r3, #20
 8002f06:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
	...

08002f34 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	795b      	ldrb	r3, [r3, #5]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d101      	bne.n	8002f4c <HAL_DAC_ConfigChannel+0x18>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	e12a      	b.n	80031a2 <HAL_DAC_ConfigChannel+0x26e>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2202      	movs	r2, #2
 8002f56:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	f040 8081 	bne.w	8003064 <HAL_DAC_ConfigChannel+0x130>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002f62:	f7fe fa67 	bl	8001434 <HAL_GetTick>
 8002f66:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d140      	bne.n	8002ff0 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002f6e:	e018      	b.n	8002fa2 <HAL_DAC_ConfigChannel+0x6e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002f70:	f7fe fa60 	bl	8001434 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d911      	bls.n	8002fa2 <HAL_DAC_ConfigChannel+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f84:	4b89      	ldr	r3, [pc, #548]	; (80031ac <HAL_DAC_ConfigChannel+0x278>)
 8002f86:	4013      	ands	r3, r2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00a      	beq.n	8002fa2 <HAL_DAC_ConfigChannel+0x6e>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	f043 0208 	orr.w	r2, r3, #8
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e0ff      	b.n	80031a2 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fa8:	4b80      	ldr	r3, [pc, #512]	; (80031ac <HAL_DAC_ConfigChannel+0x278>)
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1df      	bne.n	8002f70 <HAL_DAC_ConfigChannel+0x3c>
          }
        }
      }
      HAL_Delay(1);
 8002fb0:	2001      	movs	r0, #1
 8002fb2:	f7fe fa4b 	bl	800144c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	6992      	ldr	r2, [r2, #24]
 8002fbe:	641a      	str	r2, [r3, #64]	; 0x40
 8002fc0:	e023      	b.n	800300a <HAL_DAC_ConfigChannel+0xd6>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002fc2:	f7fe fa37 	bl	8001434 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d90f      	bls.n	8002ff0 <HAL_DAC_ConfigChannel+0xbc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	da0a      	bge.n	8002ff0 <HAL_DAC_ConfigChannel+0xbc>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f043 0208 	orr.w	r2, r3, #8
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2203      	movs	r2, #3
 8002fea:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e0d8      	b.n	80031a2 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	dbe3      	blt.n	8002fc2 <HAL_DAC_ConfigChannel+0x8e>
          }
        }
      }
      HAL_Delay(1U);
 8002ffa:	2001      	movs	r0, #1
 8002ffc:	f7fe fa26 	bl	800144c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	6992      	ldr	r2, [r2, #24]
 8003008:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f003 0310 	and.w	r3, r3, #16
 8003016:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800301a:	fa01 f303 	lsl.w	r3, r1, r3
 800301e:	43db      	mvns	r3, r3
 8003020:	ea02 0103 	and.w	r1, r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	69da      	ldr	r2, [r3, #28]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	409a      	lsls	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	430a      	orrs	r2, r1
 8003036:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f003 0310 	and.w	r3, r3, #16
 8003044:	21ff      	movs	r1, #255	; 0xff
 8003046:	fa01 f303 	lsl.w	r3, r1, r3
 800304a:	43db      	mvns	r3, r3
 800304c:	ea02 0103 	and.w	r1, r2, r3
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	6a1a      	ldr	r2, [r3, #32]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f003 0310 	and.w	r3, r3, #16
 800305a:	409a      	lsls	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d11d      	bne.n	80030a8 <HAL_DAC_ConfigChannel+0x174>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003072:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0310 	and.w	r3, r3, #16
 800307a:	221f      	movs	r2, #31
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	43db      	mvns	r3, r3
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	4013      	ands	r3, r2
 8003086:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	4313      	orrs	r3, r2
 800309e:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ae:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f003 0310 	and.w	r3, r3, #16
 80030b6:	2207      	movs	r2, #7
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	43db      	mvns	r3, r3
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	4013      	ands	r3, r2
 80030c2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d102      	bne.n	80030d2 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = 0x00000000UL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61fb      	str	r3, [r7, #28]
 80030d0:	e00f      	b.n	80030f2 <HAL_DAC_ConfigChannel+0x1be>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d102      	bne.n	80030e0 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80030da:	2301      	movs	r3, #1
 80030dc:	61fb      	str	r3, [r7, #28]
 80030de:	e008      	b.n	80030f2 <HAL_DAC_ConfigChannel+0x1be>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d102      	bne.n	80030ee <HAL_DAC_ConfigChannel+0x1ba>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80030e8:	2301      	movs	r3, #1
 80030ea:	61fb      	str	r3, [r7, #28]
 80030ec:	e001      	b.n	80030f2 <HAL_DAC_ConfigChannel+0x1be>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	69fa      	ldr	r2, [r7, #28]
 80030fe:	4313      	orrs	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f003 0310 	and.w	r3, r3, #16
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	4313      	orrs	r3, r2
 8003112:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6819      	ldr	r1, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43da      	mvns	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	400a      	ands	r2, r1
 8003138:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	f640 72fe 	movw	r2, #4094	; 0xffe
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	4013      	ands	r3, r2
 8003156:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f003 0310 	and.w	r3, r3, #16
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	4313      	orrs	r3, r2
 800316e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	697a      	ldr	r2, [r7, #20]
 8003176:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6819      	ldr	r1, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f003 0310 	and.w	r3, r3, #16
 8003184:	22c0      	movs	r2, #192	; 0xc0
 8003186:	fa02 f303 	lsl.w	r3, r2, r3
 800318a:	43da      	mvns	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	400a      	ands	r2, r1
 8003192:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2201      	movs	r2, #1
 8003198:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3720      	adds	r7, #32
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	20008000 	.word	0x20008000

080031b0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80031cc:	f7fe f932 	bl	8001434 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e316      	b.n	800380a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a66      	ldr	r2, [pc, #408]	; (800337c <HAL_DMA_Init+0x1b8>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d04a      	beq.n	800327c <HAL_DMA_Init+0xb8>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a65      	ldr	r2, [pc, #404]	; (8003380 <HAL_DMA_Init+0x1bc>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d045      	beq.n	800327c <HAL_DMA_Init+0xb8>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a63      	ldr	r2, [pc, #396]	; (8003384 <HAL_DMA_Init+0x1c0>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d040      	beq.n	800327c <HAL_DMA_Init+0xb8>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a62      	ldr	r2, [pc, #392]	; (8003388 <HAL_DMA_Init+0x1c4>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d03b      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a60      	ldr	r2, [pc, #384]	; (800338c <HAL_DMA_Init+0x1c8>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d036      	beq.n	800327c <HAL_DMA_Init+0xb8>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a5f      	ldr	r2, [pc, #380]	; (8003390 <HAL_DMA_Init+0x1cc>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d031      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a5d      	ldr	r2, [pc, #372]	; (8003394 <HAL_DMA_Init+0x1d0>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d02c      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a5c      	ldr	r2, [pc, #368]	; (8003398 <HAL_DMA_Init+0x1d4>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d027      	beq.n	800327c <HAL_DMA_Init+0xb8>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a5a      	ldr	r2, [pc, #360]	; (800339c <HAL_DMA_Init+0x1d8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d022      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a59      	ldr	r2, [pc, #356]	; (80033a0 <HAL_DMA_Init+0x1dc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d01d      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a57      	ldr	r2, [pc, #348]	; (80033a4 <HAL_DMA_Init+0x1e0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d018      	beq.n	800327c <HAL_DMA_Init+0xb8>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a56      	ldr	r2, [pc, #344]	; (80033a8 <HAL_DMA_Init+0x1e4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d013      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a54      	ldr	r2, [pc, #336]	; (80033ac <HAL_DMA_Init+0x1e8>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00e      	beq.n	800327c <HAL_DMA_Init+0xb8>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a53      	ldr	r2, [pc, #332]	; (80033b0 <HAL_DMA_Init+0x1ec>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d009      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a51      	ldr	r2, [pc, #324]	; (80033b4 <HAL_DMA_Init+0x1f0>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d004      	beq.n	800327c <HAL_DMA_Init+0xb8>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a50      	ldr	r2, [pc, #320]	; (80033b8 <HAL_DMA_Init+0x1f4>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d101      	bne.n	8003280 <HAL_DMA_Init+0xbc>
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <HAL_DMA_Init+0xbe>
 8003280:	2300      	movs	r3, #0
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 813b 	beq.w	80034fe <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2202      	movs	r2, #2
 800328c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a37      	ldr	r2, [pc, #220]	; (800337c <HAL_DMA_Init+0x1b8>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d04a      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a36      	ldr	r2, [pc, #216]	; (8003380 <HAL_DMA_Init+0x1bc>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d045      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a34      	ldr	r2, [pc, #208]	; (8003384 <HAL_DMA_Init+0x1c0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d040      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a33      	ldr	r2, [pc, #204]	; (8003388 <HAL_DMA_Init+0x1c4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d03b      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a31      	ldr	r2, [pc, #196]	; (800338c <HAL_DMA_Init+0x1c8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d036      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a30      	ldr	r2, [pc, #192]	; (8003390 <HAL_DMA_Init+0x1cc>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d031      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a2e      	ldr	r2, [pc, #184]	; (8003394 <HAL_DMA_Init+0x1d0>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d02c      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a2d      	ldr	r2, [pc, #180]	; (8003398 <HAL_DMA_Init+0x1d4>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d027      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a2b      	ldr	r2, [pc, #172]	; (800339c <HAL_DMA_Init+0x1d8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d022      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a2a      	ldr	r2, [pc, #168]	; (80033a0 <HAL_DMA_Init+0x1dc>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d01d      	beq.n	8003338 <HAL_DMA_Init+0x174>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a28      	ldr	r2, [pc, #160]	; (80033a4 <HAL_DMA_Init+0x1e0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d018      	beq.n	8003338 <HAL_DMA_Init+0x174>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a27      	ldr	r2, [pc, #156]	; (80033a8 <HAL_DMA_Init+0x1e4>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d013      	beq.n	8003338 <HAL_DMA_Init+0x174>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a25      	ldr	r2, [pc, #148]	; (80033ac <HAL_DMA_Init+0x1e8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d00e      	beq.n	8003338 <HAL_DMA_Init+0x174>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a24      	ldr	r2, [pc, #144]	; (80033b0 <HAL_DMA_Init+0x1ec>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d009      	beq.n	8003338 <HAL_DMA_Init+0x174>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a22      	ldr	r2, [pc, #136]	; (80033b4 <HAL_DMA_Init+0x1f0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d004      	beq.n	8003338 <HAL_DMA_Init+0x174>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a21      	ldr	r2, [pc, #132]	; (80033b8 <HAL_DMA_Init+0x1f4>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d108      	bne.n	800334a <HAL_DMA_Init+0x186>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0201 	bic.w	r2, r2, #1
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	e007      	b.n	800335a <HAL_DMA_Init+0x196>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0201 	bic.w	r2, r2, #1
 8003358:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800335a:	e02f      	b.n	80033bc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800335c:	f7fe f86a 	bl	8001434 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b05      	cmp	r3, #5
 8003368:	d928      	bls.n	80033bc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2220      	movs	r2, #32
 800336e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2203      	movs	r2, #3
 8003374:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e246      	b.n	800380a <HAL_DMA_Init+0x646>
 800337c:	40020010 	.word	0x40020010
 8003380:	40020028 	.word	0x40020028
 8003384:	40020040 	.word	0x40020040
 8003388:	40020058 	.word	0x40020058
 800338c:	40020070 	.word	0x40020070
 8003390:	40020088 	.word	0x40020088
 8003394:	400200a0 	.word	0x400200a0
 8003398:	400200b8 	.word	0x400200b8
 800339c:	40020410 	.word	0x40020410
 80033a0:	40020428 	.word	0x40020428
 80033a4:	40020440 	.word	0x40020440
 80033a8:	40020458 	.word	0x40020458
 80033ac:	40020470 	.word	0x40020470
 80033b0:	40020488 	.word	0x40020488
 80033b4:	400204a0 	.word	0x400204a0
 80033b8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1c8      	bne.n	800335c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	4b83      	ldr	r3, [pc, #524]	; (80035e4 <HAL_DMA_Init+0x420>)
 80033d6:	4013      	ands	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80033e2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ee:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033fa:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	4313      	orrs	r3, r2
 8003406:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340c:	2b04      	cmp	r3, #4
 800340e:	d107      	bne.n	8003420 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003418:	4313      	orrs	r3, r2
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4313      	orrs	r3, r2
 800341e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003420:	4b71      	ldr	r3, [pc, #452]	; (80035e8 <HAL_DMA_Init+0x424>)
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	4b71      	ldr	r3, [pc, #452]	; (80035ec <HAL_DMA_Init+0x428>)
 8003426:	4013      	ands	r3, r2
 8003428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800342c:	d328      	bcc.n	8003480 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b28      	cmp	r3, #40	; 0x28
 8003434:	d903      	bls.n	800343e <HAL_DMA_Init+0x27a>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b2e      	cmp	r3, #46	; 0x2e
 800343c:	d917      	bls.n	800346e <HAL_DMA_Init+0x2aa>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	2b3e      	cmp	r3, #62	; 0x3e
 8003444:	d903      	bls.n	800344e <HAL_DMA_Init+0x28a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b42      	cmp	r3, #66	; 0x42
 800344c:	d90f      	bls.n	800346e <HAL_DMA_Init+0x2aa>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b46      	cmp	r3, #70	; 0x46
 8003454:	d903      	bls.n	800345e <HAL_DMA_Init+0x29a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b48      	cmp	r3, #72	; 0x48
 800345c:	d907      	bls.n	800346e <HAL_DMA_Init+0x2aa>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b4e      	cmp	r3, #78	; 0x4e
 8003464:	d905      	bls.n	8003472 <HAL_DMA_Init+0x2ae>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b52      	cmp	r3, #82	; 0x52
 800346c:	d801      	bhi.n	8003472 <HAL_DMA_Init+0x2ae>
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <HAL_DMA_Init+0x2b0>
 8003472:	2300      	movs	r3, #0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d003      	beq.n	8003480 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800347e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f023 0307 	bic.w	r3, r3, #7
 8003496:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	4313      	orrs	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d117      	bne.n	80034da <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00e      	beq.n	80034da <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f001 fdcf 	bl	8005060 <DMA_CheckFifoParam>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d008      	beq.n	80034da <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2240      	movs	r2, #64	; 0x40
 80034cc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e197      	b.n	800380a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f001 fd0a 	bl	8004efc <DMA_CalcBaseAndBitshift>
 80034e8:	4603      	mov	r3, r0
 80034ea:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	223f      	movs	r2, #63	; 0x3f
 80034f6:	409a      	lsls	r2, r3
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	e0cd      	b.n	800369a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a3b      	ldr	r2, [pc, #236]	; (80035f0 <HAL_DMA_Init+0x42c>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d022      	beq.n	800354e <HAL_DMA_Init+0x38a>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a39      	ldr	r2, [pc, #228]	; (80035f4 <HAL_DMA_Init+0x430>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d01d      	beq.n	800354e <HAL_DMA_Init+0x38a>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a38      	ldr	r2, [pc, #224]	; (80035f8 <HAL_DMA_Init+0x434>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d018      	beq.n	800354e <HAL_DMA_Init+0x38a>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a36      	ldr	r2, [pc, #216]	; (80035fc <HAL_DMA_Init+0x438>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d013      	beq.n	800354e <HAL_DMA_Init+0x38a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a35      	ldr	r2, [pc, #212]	; (8003600 <HAL_DMA_Init+0x43c>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d00e      	beq.n	800354e <HAL_DMA_Init+0x38a>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a33      	ldr	r2, [pc, #204]	; (8003604 <HAL_DMA_Init+0x440>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d009      	beq.n	800354e <HAL_DMA_Init+0x38a>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a32      	ldr	r2, [pc, #200]	; (8003608 <HAL_DMA_Init+0x444>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d004      	beq.n	800354e <HAL_DMA_Init+0x38a>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a30      	ldr	r2, [pc, #192]	; (800360c <HAL_DMA_Init+0x448>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d101      	bne.n	8003552 <HAL_DMA_Init+0x38e>
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <HAL_DMA_Init+0x390>
 8003552:	2300      	movs	r3, #0
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 8097 	beq.w	8003688 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a24      	ldr	r2, [pc, #144]	; (80035f0 <HAL_DMA_Init+0x42c>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d021      	beq.n	80035a8 <HAL_DMA_Init+0x3e4>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a22      	ldr	r2, [pc, #136]	; (80035f4 <HAL_DMA_Init+0x430>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d01c      	beq.n	80035a8 <HAL_DMA_Init+0x3e4>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a21      	ldr	r2, [pc, #132]	; (80035f8 <HAL_DMA_Init+0x434>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d017      	beq.n	80035a8 <HAL_DMA_Init+0x3e4>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a1f      	ldr	r2, [pc, #124]	; (80035fc <HAL_DMA_Init+0x438>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d012      	beq.n	80035a8 <HAL_DMA_Init+0x3e4>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a1e      	ldr	r2, [pc, #120]	; (8003600 <HAL_DMA_Init+0x43c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d00d      	beq.n	80035a8 <HAL_DMA_Init+0x3e4>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a1c      	ldr	r2, [pc, #112]	; (8003604 <HAL_DMA_Init+0x440>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d008      	beq.n	80035a8 <HAL_DMA_Init+0x3e4>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a1b      	ldr	r2, [pc, #108]	; (8003608 <HAL_DMA_Init+0x444>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d003      	beq.n	80035a8 <HAL_DMA_Init+0x3e4>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a19      	ldr	r2, [pc, #100]	; (800360c <HAL_DMA_Init+0x448>)
 80035a6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	4b13      	ldr	r3, [pc, #76]	; (8003610 <HAL_DMA_Init+0x44c>)
 80035c4:	4013      	ands	r3, r2
 80035c6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	2b40      	cmp	r3, #64	; 0x40
 80035ce:	d021      	beq.n	8003614 <HAL_DMA_Init+0x450>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	2b80      	cmp	r3, #128	; 0x80
 80035d6:	d102      	bne.n	80035de <HAL_DMA_Init+0x41a>
 80035d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80035dc:	e01b      	b.n	8003616 <HAL_DMA_Init+0x452>
 80035de:	2300      	movs	r3, #0
 80035e0:	e019      	b.n	8003616 <HAL_DMA_Init+0x452>
 80035e2:	bf00      	nop
 80035e4:	fe10803f 	.word	0xfe10803f
 80035e8:	5c001000 	.word	0x5c001000
 80035ec:	ffff0000 	.word	0xffff0000
 80035f0:	58025408 	.word	0x58025408
 80035f4:	5802541c 	.word	0x5802541c
 80035f8:	58025430 	.word	0x58025430
 80035fc:	58025444 	.word	0x58025444
 8003600:	58025458 	.word	0x58025458
 8003604:	5802546c 	.word	0x5802546c
 8003608:	58025480 	.word	0x58025480
 800360c:	58025494 	.word	0x58025494
 8003610:	fffe000f 	.word	0xfffe000f
 8003614:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	68d2      	ldr	r2, [r2, #12]
 800361a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800361c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003624:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800362c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003634:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800363c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003644:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	4313      	orrs	r3, r2
 800364a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	461a      	mov	r2, r3
 800365a:	4b6e      	ldr	r3, [pc, #440]	; (8003814 <HAL_DMA_Init+0x650>)
 800365c:	4413      	add	r3, r2
 800365e:	4a6e      	ldr	r2, [pc, #440]	; (8003818 <HAL_DMA_Init+0x654>)
 8003660:	fba2 2303 	umull	r2, r3, r2, r3
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	009a      	lsls	r2, r3, #2
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f001 fc45 	bl	8004efc <DMA_CalcBaseAndBitshift>
 8003672:	4603      	mov	r3, r0
 8003674:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367a:	f003 031f 	and.w	r3, r3, #31
 800367e:	2201      	movs	r2, #1
 8003680:	409a      	lsls	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	605a      	str	r2, [r3, #4]
 8003686:	e008      	b.n	800369a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2240      	movs	r2, #64	; 0x40
 800368c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2203      	movs	r2, #3
 8003692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e0b7      	b.n	800380a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a5f      	ldr	r2, [pc, #380]	; (800381c <HAL_DMA_Init+0x658>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d072      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a5d      	ldr	r2, [pc, #372]	; (8003820 <HAL_DMA_Init+0x65c>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d06d      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a5c      	ldr	r2, [pc, #368]	; (8003824 <HAL_DMA_Init+0x660>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d068      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a5a      	ldr	r2, [pc, #360]	; (8003828 <HAL_DMA_Init+0x664>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d063      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a59      	ldr	r2, [pc, #356]	; (800382c <HAL_DMA_Init+0x668>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d05e      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a57      	ldr	r2, [pc, #348]	; (8003830 <HAL_DMA_Init+0x66c>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d059      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a56      	ldr	r2, [pc, #344]	; (8003834 <HAL_DMA_Init+0x670>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d054      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a54      	ldr	r2, [pc, #336]	; (8003838 <HAL_DMA_Init+0x674>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d04f      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a53      	ldr	r2, [pc, #332]	; (800383c <HAL_DMA_Init+0x678>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d04a      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a51      	ldr	r2, [pc, #324]	; (8003840 <HAL_DMA_Init+0x67c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d045      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a50      	ldr	r2, [pc, #320]	; (8003844 <HAL_DMA_Init+0x680>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d040      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a4e      	ldr	r2, [pc, #312]	; (8003848 <HAL_DMA_Init+0x684>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d03b      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a4d      	ldr	r2, [pc, #308]	; (800384c <HAL_DMA_Init+0x688>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d036      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a4b      	ldr	r2, [pc, #300]	; (8003850 <HAL_DMA_Init+0x68c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d031      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a4a      	ldr	r2, [pc, #296]	; (8003854 <HAL_DMA_Init+0x690>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d02c      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a48      	ldr	r2, [pc, #288]	; (8003858 <HAL_DMA_Init+0x694>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d027      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a47      	ldr	r2, [pc, #284]	; (800385c <HAL_DMA_Init+0x698>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d022      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a45      	ldr	r2, [pc, #276]	; (8003860 <HAL_DMA_Init+0x69c>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d01d      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a44      	ldr	r2, [pc, #272]	; (8003864 <HAL_DMA_Init+0x6a0>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d018      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a42      	ldr	r2, [pc, #264]	; (8003868 <HAL_DMA_Init+0x6a4>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d013      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a41      	ldr	r2, [pc, #260]	; (800386c <HAL_DMA_Init+0x6a8>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d00e      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a3f      	ldr	r2, [pc, #252]	; (8003870 <HAL_DMA_Init+0x6ac>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d009      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a3e      	ldr	r2, [pc, #248]	; (8003874 <HAL_DMA_Init+0x6b0>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d004      	beq.n	800378a <HAL_DMA_Init+0x5c6>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a3c      	ldr	r2, [pc, #240]	; (8003878 <HAL_DMA_Init+0x6b4>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d101      	bne.n	800378e <HAL_DMA_Init+0x5ca>
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <HAL_DMA_Init+0x5cc>
 800378e:	2300      	movs	r3, #0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d032      	beq.n	80037fa <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f001 fcdf 	bl	8005158 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	2b80      	cmp	r3, #128	; 0x80
 80037a0:	d102      	bne.n	80037a8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685a      	ldr	r2, [r3, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037b0:	b2d2      	uxtb	r2, r2
 80037b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80037bc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d010      	beq.n	80037e8 <HAL_DMA_Init+0x624>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d80c      	bhi.n	80037e8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f001 fd5c 	bl	800528c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80037e4:	605a      	str	r2, [r3, #4]
 80037e6:	e008      	b.n	80037fa <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3718      	adds	r7, #24
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	a7fdabf8 	.word	0xa7fdabf8
 8003818:	cccccccd 	.word	0xcccccccd
 800381c:	40020010 	.word	0x40020010
 8003820:	40020028 	.word	0x40020028
 8003824:	40020040 	.word	0x40020040
 8003828:	40020058 	.word	0x40020058
 800382c:	40020070 	.word	0x40020070
 8003830:	40020088 	.word	0x40020088
 8003834:	400200a0 	.word	0x400200a0
 8003838:	400200b8 	.word	0x400200b8
 800383c:	40020410 	.word	0x40020410
 8003840:	40020428 	.word	0x40020428
 8003844:	40020440 	.word	0x40020440
 8003848:	40020458 	.word	0x40020458
 800384c:	40020470 	.word	0x40020470
 8003850:	40020488 	.word	0x40020488
 8003854:	400204a0 	.word	0x400204a0
 8003858:	400204b8 	.word	0x400204b8
 800385c:	58025408 	.word	0x58025408
 8003860:	5802541c 	.word	0x5802541c
 8003864:	58025430 	.word	0x58025430
 8003868:	58025444 	.word	0x58025444
 800386c:	58025458 	.word	0x58025458
 8003870:	5802546c 	.word	0x5802546c
 8003874:	58025480 	.word	0x58025480
 8003878:	58025494 	.word	0x58025494

0800387c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
 8003888:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e226      	b.n	8003ce6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d101      	bne.n	80038a6 <HAL_DMA_Start_IT+0x2a>
 80038a2:	2302      	movs	r3, #2
 80038a4:	e21f      	b.n	8003ce6 <HAL_DMA_Start_IT+0x46a>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	f040 820a 	bne.w	8003cd0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a68      	ldr	r2, [pc, #416]	; (8003a70 <HAL_DMA_Start_IT+0x1f4>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d04a      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a66      	ldr	r2, [pc, #408]	; (8003a74 <HAL_DMA_Start_IT+0x1f8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d045      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a65      	ldr	r2, [pc, #404]	; (8003a78 <HAL_DMA_Start_IT+0x1fc>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d040      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a63      	ldr	r2, [pc, #396]	; (8003a7c <HAL_DMA_Start_IT+0x200>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d03b      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a62      	ldr	r2, [pc, #392]	; (8003a80 <HAL_DMA_Start_IT+0x204>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d036      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a60      	ldr	r2, [pc, #384]	; (8003a84 <HAL_DMA_Start_IT+0x208>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d031      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a5f      	ldr	r2, [pc, #380]	; (8003a88 <HAL_DMA_Start_IT+0x20c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d02c      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a5d      	ldr	r2, [pc, #372]	; (8003a8c <HAL_DMA_Start_IT+0x210>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d027      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a5c      	ldr	r2, [pc, #368]	; (8003a90 <HAL_DMA_Start_IT+0x214>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d022      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a5a      	ldr	r2, [pc, #360]	; (8003a94 <HAL_DMA_Start_IT+0x218>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d01d      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a59      	ldr	r2, [pc, #356]	; (8003a98 <HAL_DMA_Start_IT+0x21c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d018      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a57      	ldr	r2, [pc, #348]	; (8003a9c <HAL_DMA_Start_IT+0x220>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d013      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a56      	ldr	r2, [pc, #344]	; (8003aa0 <HAL_DMA_Start_IT+0x224>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d00e      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a54      	ldr	r2, [pc, #336]	; (8003aa4 <HAL_DMA_Start_IT+0x228>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d009      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a53      	ldr	r2, [pc, #332]	; (8003aa8 <HAL_DMA_Start_IT+0x22c>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d004      	beq.n	800396a <HAL_DMA_Start_IT+0xee>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a51      	ldr	r2, [pc, #324]	; (8003aac <HAL_DMA_Start_IT+0x230>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d108      	bne.n	800397c <HAL_DMA_Start_IT+0x100>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0201 	bic.w	r2, r2, #1
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	e007      	b.n	800398c <HAL_DMA_Start_IT+0x110>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0201 	bic.w	r2, r2, #1
 800398a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	68b9      	ldr	r1, [r7, #8]
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f001 f906 	bl	8004ba4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a34      	ldr	r2, [pc, #208]	; (8003a70 <HAL_DMA_Start_IT+0x1f4>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d04a      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a33      	ldr	r2, [pc, #204]	; (8003a74 <HAL_DMA_Start_IT+0x1f8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d045      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a31      	ldr	r2, [pc, #196]	; (8003a78 <HAL_DMA_Start_IT+0x1fc>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d040      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a30      	ldr	r2, [pc, #192]	; (8003a7c <HAL_DMA_Start_IT+0x200>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d03b      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a2e      	ldr	r2, [pc, #184]	; (8003a80 <HAL_DMA_Start_IT+0x204>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d036      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a2d      	ldr	r2, [pc, #180]	; (8003a84 <HAL_DMA_Start_IT+0x208>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d031      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a2b      	ldr	r2, [pc, #172]	; (8003a88 <HAL_DMA_Start_IT+0x20c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d02c      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a2a      	ldr	r2, [pc, #168]	; (8003a8c <HAL_DMA_Start_IT+0x210>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d027      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a28      	ldr	r2, [pc, #160]	; (8003a90 <HAL_DMA_Start_IT+0x214>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d022      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a27      	ldr	r2, [pc, #156]	; (8003a94 <HAL_DMA_Start_IT+0x218>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d01d      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a25      	ldr	r2, [pc, #148]	; (8003a98 <HAL_DMA_Start_IT+0x21c>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d018      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a24      	ldr	r2, [pc, #144]	; (8003a9c <HAL_DMA_Start_IT+0x220>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d013      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a22      	ldr	r2, [pc, #136]	; (8003aa0 <HAL_DMA_Start_IT+0x224>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d00e      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a21      	ldr	r2, [pc, #132]	; (8003aa4 <HAL_DMA_Start_IT+0x228>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d009      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a1f      	ldr	r2, [pc, #124]	; (8003aa8 <HAL_DMA_Start_IT+0x22c>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d004      	beq.n	8003a38 <HAL_DMA_Start_IT+0x1bc>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a1e      	ldr	r2, [pc, #120]	; (8003aac <HAL_DMA_Start_IT+0x230>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d101      	bne.n	8003a3c <HAL_DMA_Start_IT+0x1c0>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e000      	b.n	8003a3e <HAL_DMA_Start_IT+0x1c2>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d036      	beq.n	8003ab0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f023 021e 	bic.w	r2, r3, #30
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f042 0216 	orr.w	r2, r2, #22
 8003a54:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d03e      	beq.n	8003adc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f042 0208 	orr.w	r2, r2, #8
 8003a6c:	601a      	str	r2, [r3, #0]
 8003a6e:	e035      	b.n	8003adc <HAL_DMA_Start_IT+0x260>
 8003a70:	40020010 	.word	0x40020010
 8003a74:	40020028 	.word	0x40020028
 8003a78:	40020040 	.word	0x40020040
 8003a7c:	40020058 	.word	0x40020058
 8003a80:	40020070 	.word	0x40020070
 8003a84:	40020088 	.word	0x40020088
 8003a88:	400200a0 	.word	0x400200a0
 8003a8c:	400200b8 	.word	0x400200b8
 8003a90:	40020410 	.word	0x40020410
 8003a94:	40020428 	.word	0x40020428
 8003a98:	40020440 	.word	0x40020440
 8003a9c:	40020458 	.word	0x40020458
 8003aa0:	40020470 	.word	0x40020470
 8003aa4:	40020488 	.word	0x40020488
 8003aa8:	400204a0 	.word	0x400204a0
 8003aac:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 020e 	bic.w	r2, r3, #14
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f042 020a 	orr.w	r2, r2, #10
 8003ac2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d007      	beq.n	8003adc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 0204 	orr.w	r2, r2, #4
 8003ada:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a83      	ldr	r2, [pc, #524]	; (8003cf0 <HAL_DMA_Start_IT+0x474>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d072      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a82      	ldr	r2, [pc, #520]	; (8003cf4 <HAL_DMA_Start_IT+0x478>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d06d      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a80      	ldr	r2, [pc, #512]	; (8003cf8 <HAL_DMA_Start_IT+0x47c>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d068      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a7f      	ldr	r2, [pc, #508]	; (8003cfc <HAL_DMA_Start_IT+0x480>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d063      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a7d      	ldr	r2, [pc, #500]	; (8003d00 <HAL_DMA_Start_IT+0x484>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d05e      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a7c      	ldr	r2, [pc, #496]	; (8003d04 <HAL_DMA_Start_IT+0x488>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d059      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a7a      	ldr	r2, [pc, #488]	; (8003d08 <HAL_DMA_Start_IT+0x48c>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d054      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a79      	ldr	r2, [pc, #484]	; (8003d0c <HAL_DMA_Start_IT+0x490>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d04f      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a77      	ldr	r2, [pc, #476]	; (8003d10 <HAL_DMA_Start_IT+0x494>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d04a      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a76      	ldr	r2, [pc, #472]	; (8003d14 <HAL_DMA_Start_IT+0x498>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d045      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a74      	ldr	r2, [pc, #464]	; (8003d18 <HAL_DMA_Start_IT+0x49c>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d040      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a73      	ldr	r2, [pc, #460]	; (8003d1c <HAL_DMA_Start_IT+0x4a0>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d03b      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a71      	ldr	r2, [pc, #452]	; (8003d20 <HAL_DMA_Start_IT+0x4a4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d036      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a70      	ldr	r2, [pc, #448]	; (8003d24 <HAL_DMA_Start_IT+0x4a8>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d031      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a6e      	ldr	r2, [pc, #440]	; (8003d28 <HAL_DMA_Start_IT+0x4ac>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d02c      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a6d      	ldr	r2, [pc, #436]	; (8003d2c <HAL_DMA_Start_IT+0x4b0>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d027      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a6b      	ldr	r2, [pc, #428]	; (8003d30 <HAL_DMA_Start_IT+0x4b4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d022      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a6a      	ldr	r2, [pc, #424]	; (8003d34 <HAL_DMA_Start_IT+0x4b8>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d01d      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a68      	ldr	r2, [pc, #416]	; (8003d38 <HAL_DMA_Start_IT+0x4bc>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d018      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a67      	ldr	r2, [pc, #412]	; (8003d3c <HAL_DMA_Start_IT+0x4c0>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d013      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a65      	ldr	r2, [pc, #404]	; (8003d40 <HAL_DMA_Start_IT+0x4c4>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d00e      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a64      	ldr	r2, [pc, #400]	; (8003d44 <HAL_DMA_Start_IT+0x4c8>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d009      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a62      	ldr	r2, [pc, #392]	; (8003d48 <HAL_DMA_Start_IT+0x4cc>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d004      	beq.n	8003bcc <HAL_DMA_Start_IT+0x350>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a61      	ldr	r2, [pc, #388]	; (8003d4c <HAL_DMA_Start_IT+0x4d0>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d101      	bne.n	8003bd0 <HAL_DMA_Start_IT+0x354>
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e000      	b.n	8003bd2 <HAL_DMA_Start_IT+0x356>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d01a      	beq.n	8003c0c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d007      	beq.n	8003bf4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bf2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d007      	beq.n	8003c0c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c0a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a37      	ldr	r2, [pc, #220]	; (8003cf0 <HAL_DMA_Start_IT+0x474>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d04a      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a36      	ldr	r2, [pc, #216]	; (8003cf4 <HAL_DMA_Start_IT+0x478>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d045      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a34      	ldr	r2, [pc, #208]	; (8003cf8 <HAL_DMA_Start_IT+0x47c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d040      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a33      	ldr	r2, [pc, #204]	; (8003cfc <HAL_DMA_Start_IT+0x480>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d03b      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a31      	ldr	r2, [pc, #196]	; (8003d00 <HAL_DMA_Start_IT+0x484>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d036      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a30      	ldr	r2, [pc, #192]	; (8003d04 <HAL_DMA_Start_IT+0x488>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d031      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a2e      	ldr	r2, [pc, #184]	; (8003d08 <HAL_DMA_Start_IT+0x48c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d02c      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a2d      	ldr	r2, [pc, #180]	; (8003d0c <HAL_DMA_Start_IT+0x490>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d027      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a2b      	ldr	r2, [pc, #172]	; (8003d10 <HAL_DMA_Start_IT+0x494>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d022      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a2a      	ldr	r2, [pc, #168]	; (8003d14 <HAL_DMA_Start_IT+0x498>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d01d      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a28      	ldr	r2, [pc, #160]	; (8003d18 <HAL_DMA_Start_IT+0x49c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d018      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a27      	ldr	r2, [pc, #156]	; (8003d1c <HAL_DMA_Start_IT+0x4a0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d013      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a25      	ldr	r2, [pc, #148]	; (8003d20 <HAL_DMA_Start_IT+0x4a4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d00e      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a24      	ldr	r2, [pc, #144]	; (8003d24 <HAL_DMA_Start_IT+0x4a8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d009      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a22      	ldr	r2, [pc, #136]	; (8003d28 <HAL_DMA_Start_IT+0x4ac>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d004      	beq.n	8003cac <HAL_DMA_Start_IT+0x430>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a21      	ldr	r2, [pc, #132]	; (8003d2c <HAL_DMA_Start_IT+0x4b0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d108      	bne.n	8003cbe <HAL_DMA_Start_IT+0x442>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	e012      	b.n	8003ce4 <HAL_DMA_Start_IT+0x468>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0201 	orr.w	r2, r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e009      	b.n	8003ce4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cd6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	40020010 	.word	0x40020010
 8003cf4:	40020028 	.word	0x40020028
 8003cf8:	40020040 	.word	0x40020040
 8003cfc:	40020058 	.word	0x40020058
 8003d00:	40020070 	.word	0x40020070
 8003d04:	40020088 	.word	0x40020088
 8003d08:	400200a0 	.word	0x400200a0
 8003d0c:	400200b8 	.word	0x400200b8
 8003d10:	40020410 	.word	0x40020410
 8003d14:	40020428 	.word	0x40020428
 8003d18:	40020440 	.word	0x40020440
 8003d1c:	40020458 	.word	0x40020458
 8003d20:	40020470 	.word	0x40020470
 8003d24:	40020488 	.word	0x40020488
 8003d28:	400204a0 	.word	0x400204a0
 8003d2c:	400204b8 	.word	0x400204b8
 8003d30:	58025408 	.word	0x58025408
 8003d34:	5802541c 	.word	0x5802541c
 8003d38:	58025430 	.word	0x58025430
 8003d3c:	58025444 	.word	0x58025444
 8003d40:	58025458 	.word	0x58025458
 8003d44:	5802546c 	.word	0x5802546c
 8003d48:	58025480 	.word	0x58025480
 8003d4c:	58025494 	.word	0x58025494

08003d50 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b08a      	sub	sp, #40	; 0x28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d5c:	4b67      	ldr	r3, [pc, #412]	; (8003efc <HAL_DMA_IRQHandler+0x1ac>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a67      	ldr	r2, [pc, #412]	; (8003f00 <HAL_DMA_IRQHandler+0x1b0>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	0a9b      	lsrs	r3, r3, #10
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d74:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003d76:	6a3b      	ldr	r3, [r7, #32]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a5f      	ldr	r2, [pc, #380]	; (8003f04 <HAL_DMA_IRQHandler+0x1b4>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d04a      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a5d      	ldr	r2, [pc, #372]	; (8003f08 <HAL_DMA_IRQHandler+0x1b8>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d045      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a5c      	ldr	r2, [pc, #368]	; (8003f0c <HAL_DMA_IRQHandler+0x1bc>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d040      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a5a      	ldr	r2, [pc, #360]	; (8003f10 <HAL_DMA_IRQHandler+0x1c0>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d03b      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a59      	ldr	r2, [pc, #356]	; (8003f14 <HAL_DMA_IRQHandler+0x1c4>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d036      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a57      	ldr	r2, [pc, #348]	; (8003f18 <HAL_DMA_IRQHandler+0x1c8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d031      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a56      	ldr	r2, [pc, #344]	; (8003f1c <HAL_DMA_IRQHandler+0x1cc>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d02c      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a54      	ldr	r2, [pc, #336]	; (8003f20 <HAL_DMA_IRQHandler+0x1d0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d027      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a53      	ldr	r2, [pc, #332]	; (8003f24 <HAL_DMA_IRQHandler+0x1d4>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d022      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a51      	ldr	r2, [pc, #324]	; (8003f28 <HAL_DMA_IRQHandler+0x1d8>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01d      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a50      	ldr	r2, [pc, #320]	; (8003f2c <HAL_DMA_IRQHandler+0x1dc>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d018      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a4e      	ldr	r2, [pc, #312]	; (8003f30 <HAL_DMA_IRQHandler+0x1e0>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d013      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a4d      	ldr	r2, [pc, #308]	; (8003f34 <HAL_DMA_IRQHandler+0x1e4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d00e      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a4b      	ldr	r2, [pc, #300]	; (8003f38 <HAL_DMA_IRQHandler+0x1e8>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d009      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a4a      	ldr	r2, [pc, #296]	; (8003f3c <HAL_DMA_IRQHandler+0x1ec>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d004      	beq.n	8003e22 <HAL_DMA_IRQHandler+0xd2>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a48      	ldr	r2, [pc, #288]	; (8003f40 <HAL_DMA_IRQHandler+0x1f0>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d101      	bne.n	8003e26 <HAL_DMA_IRQHandler+0xd6>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <HAL_DMA_IRQHandler+0xd8>
 8003e26:	2300      	movs	r3, #0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 842b 	beq.w	8004684 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e32:	f003 031f 	and.w	r3, r3, #31
 8003e36:	2208      	movs	r2, #8
 8003e38:	409a      	lsls	r2, r3
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f000 80a2 	beq.w	8003f88 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a2e      	ldr	r2, [pc, #184]	; (8003f04 <HAL_DMA_IRQHandler+0x1b4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d04a      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a2d      	ldr	r2, [pc, #180]	; (8003f08 <HAL_DMA_IRQHandler+0x1b8>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d045      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a2b      	ldr	r2, [pc, #172]	; (8003f0c <HAL_DMA_IRQHandler+0x1bc>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d040      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a2a      	ldr	r2, [pc, #168]	; (8003f10 <HAL_DMA_IRQHandler+0x1c0>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d03b      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a28      	ldr	r2, [pc, #160]	; (8003f14 <HAL_DMA_IRQHandler+0x1c4>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d036      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a27      	ldr	r2, [pc, #156]	; (8003f18 <HAL_DMA_IRQHandler+0x1c8>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d031      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a25      	ldr	r2, [pc, #148]	; (8003f1c <HAL_DMA_IRQHandler+0x1cc>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d02c      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a24      	ldr	r2, [pc, #144]	; (8003f20 <HAL_DMA_IRQHandler+0x1d0>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d027      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a22      	ldr	r2, [pc, #136]	; (8003f24 <HAL_DMA_IRQHandler+0x1d4>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d022      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a21      	ldr	r2, [pc, #132]	; (8003f28 <HAL_DMA_IRQHandler+0x1d8>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d01d      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a1f      	ldr	r2, [pc, #124]	; (8003f2c <HAL_DMA_IRQHandler+0x1dc>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d018      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a1e      	ldr	r2, [pc, #120]	; (8003f30 <HAL_DMA_IRQHandler+0x1e0>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d013      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a1c      	ldr	r2, [pc, #112]	; (8003f34 <HAL_DMA_IRQHandler+0x1e4>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d00e      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a1b      	ldr	r2, [pc, #108]	; (8003f38 <HAL_DMA_IRQHandler+0x1e8>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d009      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a19      	ldr	r2, [pc, #100]	; (8003f3c <HAL_DMA_IRQHandler+0x1ec>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d004      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x194>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a18      	ldr	r2, [pc, #96]	; (8003f40 <HAL_DMA_IRQHandler+0x1f0>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d12f      	bne.n	8003f44 <HAL_DMA_IRQHandler+0x1f4>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0304 	and.w	r3, r3, #4
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	bf14      	ite	ne
 8003ef2:	2301      	movne	r3, #1
 8003ef4:	2300      	moveq	r3, #0
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	e02e      	b.n	8003f58 <HAL_DMA_IRQHandler+0x208>
 8003efa:	bf00      	nop
 8003efc:	24000000 	.word	0x24000000
 8003f00:	1b4e81b5 	.word	0x1b4e81b5
 8003f04:	40020010 	.word	0x40020010
 8003f08:	40020028 	.word	0x40020028
 8003f0c:	40020040 	.word	0x40020040
 8003f10:	40020058 	.word	0x40020058
 8003f14:	40020070 	.word	0x40020070
 8003f18:	40020088 	.word	0x40020088
 8003f1c:	400200a0 	.word	0x400200a0
 8003f20:	400200b8 	.word	0x400200b8
 8003f24:	40020410 	.word	0x40020410
 8003f28:	40020428 	.word	0x40020428
 8003f2c:	40020440 	.word	0x40020440
 8003f30:	40020458 	.word	0x40020458
 8003f34:	40020470 	.word	0x40020470
 8003f38:	40020488 	.word	0x40020488
 8003f3c:	400204a0 	.word	0x400204a0
 8003f40:	400204b8 	.word	0x400204b8
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	bf14      	ite	ne
 8003f52:	2301      	movne	r3, #1
 8003f54:	2300      	moveq	r3, #0
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d015      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0204 	bic.w	r2, r2, #4
 8003f6a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f70:	f003 031f 	and.w	r3, r3, #31
 8003f74:	2208      	movs	r2, #8
 8003f76:	409a      	lsls	r2, r3
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f80:	f043 0201 	orr.w	r2, r3, #1
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f8c:	f003 031f 	and.w	r3, r3, #31
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	fa22 f303 	lsr.w	r3, r2, r3
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d06e      	beq.n	800407c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a69      	ldr	r2, [pc, #420]	; (8004148 <HAL_DMA_IRQHandler+0x3f8>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d04a      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a67      	ldr	r2, [pc, #412]	; (800414c <HAL_DMA_IRQHandler+0x3fc>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d045      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a66      	ldr	r2, [pc, #408]	; (8004150 <HAL_DMA_IRQHandler+0x400>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d040      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a64      	ldr	r2, [pc, #400]	; (8004154 <HAL_DMA_IRQHandler+0x404>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d03b      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a63      	ldr	r2, [pc, #396]	; (8004158 <HAL_DMA_IRQHandler+0x408>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d036      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a61      	ldr	r2, [pc, #388]	; (800415c <HAL_DMA_IRQHandler+0x40c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d031      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a60      	ldr	r2, [pc, #384]	; (8004160 <HAL_DMA_IRQHandler+0x410>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d02c      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a5e      	ldr	r2, [pc, #376]	; (8004164 <HAL_DMA_IRQHandler+0x414>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d027      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a5d      	ldr	r2, [pc, #372]	; (8004168 <HAL_DMA_IRQHandler+0x418>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d022      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a5b      	ldr	r2, [pc, #364]	; (800416c <HAL_DMA_IRQHandler+0x41c>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d01d      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a5a      	ldr	r2, [pc, #360]	; (8004170 <HAL_DMA_IRQHandler+0x420>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d018      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a58      	ldr	r2, [pc, #352]	; (8004174 <HAL_DMA_IRQHandler+0x424>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d013      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a57      	ldr	r2, [pc, #348]	; (8004178 <HAL_DMA_IRQHandler+0x428>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d00e      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a55      	ldr	r2, [pc, #340]	; (800417c <HAL_DMA_IRQHandler+0x42c>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d009      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a54      	ldr	r2, [pc, #336]	; (8004180 <HAL_DMA_IRQHandler+0x430>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d004      	beq.n	800403e <HAL_DMA_IRQHandler+0x2ee>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a52      	ldr	r2, [pc, #328]	; (8004184 <HAL_DMA_IRQHandler+0x434>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d10a      	bne.n	8004054 <HAL_DMA_IRQHandler+0x304>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004048:	2b00      	cmp	r3, #0
 800404a:	bf14      	ite	ne
 800404c:	2301      	movne	r3, #1
 800404e:	2300      	moveq	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	e003      	b.n	800405c <HAL_DMA_IRQHandler+0x30c>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2300      	movs	r3, #0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00d      	beq.n	800407c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	2201      	movs	r2, #1
 800406a:	409a      	lsls	r2, r3
 800406c:	6a3b      	ldr	r3, [r7, #32]
 800406e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004074:	f043 0202 	orr.w	r2, r3, #2
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004080:	f003 031f 	and.w	r3, r3, #31
 8004084:	2204      	movs	r2, #4
 8004086:	409a      	lsls	r2, r3
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	4013      	ands	r3, r2
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 808f 	beq.w	80041b0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a2c      	ldr	r2, [pc, #176]	; (8004148 <HAL_DMA_IRQHandler+0x3f8>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d04a      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a2a      	ldr	r2, [pc, #168]	; (800414c <HAL_DMA_IRQHandler+0x3fc>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d045      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a29      	ldr	r2, [pc, #164]	; (8004150 <HAL_DMA_IRQHandler+0x400>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d040      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a27      	ldr	r2, [pc, #156]	; (8004154 <HAL_DMA_IRQHandler+0x404>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d03b      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a26      	ldr	r2, [pc, #152]	; (8004158 <HAL_DMA_IRQHandler+0x408>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d036      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a24      	ldr	r2, [pc, #144]	; (800415c <HAL_DMA_IRQHandler+0x40c>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d031      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a23      	ldr	r2, [pc, #140]	; (8004160 <HAL_DMA_IRQHandler+0x410>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d02c      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a21      	ldr	r2, [pc, #132]	; (8004164 <HAL_DMA_IRQHandler+0x414>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d027      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a20      	ldr	r2, [pc, #128]	; (8004168 <HAL_DMA_IRQHandler+0x418>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d022      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a1e      	ldr	r2, [pc, #120]	; (800416c <HAL_DMA_IRQHandler+0x41c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d01d      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a1d      	ldr	r2, [pc, #116]	; (8004170 <HAL_DMA_IRQHandler+0x420>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d018      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a1b      	ldr	r2, [pc, #108]	; (8004174 <HAL_DMA_IRQHandler+0x424>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d013      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a1a      	ldr	r2, [pc, #104]	; (8004178 <HAL_DMA_IRQHandler+0x428>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d00e      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a18      	ldr	r2, [pc, #96]	; (800417c <HAL_DMA_IRQHandler+0x42c>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d009      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a17      	ldr	r2, [pc, #92]	; (8004180 <HAL_DMA_IRQHandler+0x430>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d004      	beq.n	8004132 <HAL_DMA_IRQHandler+0x3e2>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a15      	ldr	r2, [pc, #84]	; (8004184 <HAL_DMA_IRQHandler+0x434>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d12a      	bne.n	8004188 <HAL_DMA_IRQHandler+0x438>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf14      	ite	ne
 8004140:	2301      	movne	r3, #1
 8004142:	2300      	moveq	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	e023      	b.n	8004190 <HAL_DMA_IRQHandler+0x440>
 8004148:	40020010 	.word	0x40020010
 800414c:	40020028 	.word	0x40020028
 8004150:	40020040 	.word	0x40020040
 8004154:	40020058 	.word	0x40020058
 8004158:	40020070 	.word	0x40020070
 800415c:	40020088 	.word	0x40020088
 8004160:	400200a0 	.word	0x400200a0
 8004164:	400200b8 	.word	0x400200b8
 8004168:	40020410 	.word	0x40020410
 800416c:	40020428 	.word	0x40020428
 8004170:	40020440 	.word	0x40020440
 8004174:	40020458 	.word	0x40020458
 8004178:	40020470 	.word	0x40020470
 800417c:	40020488 	.word	0x40020488
 8004180:	400204a0 	.word	0x400204a0
 8004184:	400204b8 	.word	0x400204b8
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2300      	movs	r3, #0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00d      	beq.n	80041b0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004198:	f003 031f 	and.w	r3, r3, #31
 800419c:	2204      	movs	r2, #4
 800419e:	409a      	lsls	r2, r3
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a8:	f043 0204 	orr.w	r2, r3, #4
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b4:	f003 031f 	and.w	r3, r3, #31
 80041b8:	2210      	movs	r2, #16
 80041ba:	409a      	lsls	r2, r3
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	4013      	ands	r3, r2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 80a6 	beq.w	8004312 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a85      	ldr	r2, [pc, #532]	; (80043e0 <HAL_DMA_IRQHandler+0x690>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d04a      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a83      	ldr	r2, [pc, #524]	; (80043e4 <HAL_DMA_IRQHandler+0x694>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d045      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a82      	ldr	r2, [pc, #520]	; (80043e8 <HAL_DMA_IRQHandler+0x698>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d040      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a80      	ldr	r2, [pc, #512]	; (80043ec <HAL_DMA_IRQHandler+0x69c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d03b      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a7f      	ldr	r2, [pc, #508]	; (80043f0 <HAL_DMA_IRQHandler+0x6a0>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d036      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a7d      	ldr	r2, [pc, #500]	; (80043f4 <HAL_DMA_IRQHandler+0x6a4>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d031      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a7c      	ldr	r2, [pc, #496]	; (80043f8 <HAL_DMA_IRQHandler+0x6a8>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d02c      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a7a      	ldr	r2, [pc, #488]	; (80043fc <HAL_DMA_IRQHandler+0x6ac>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d027      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a79      	ldr	r2, [pc, #484]	; (8004400 <HAL_DMA_IRQHandler+0x6b0>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d022      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a77      	ldr	r2, [pc, #476]	; (8004404 <HAL_DMA_IRQHandler+0x6b4>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d01d      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a76      	ldr	r2, [pc, #472]	; (8004408 <HAL_DMA_IRQHandler+0x6b8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d018      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a74      	ldr	r2, [pc, #464]	; (800440c <HAL_DMA_IRQHandler+0x6bc>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d013      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a73      	ldr	r2, [pc, #460]	; (8004410 <HAL_DMA_IRQHandler+0x6c0>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d00e      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a71      	ldr	r2, [pc, #452]	; (8004414 <HAL_DMA_IRQHandler+0x6c4>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d009      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a70      	ldr	r2, [pc, #448]	; (8004418 <HAL_DMA_IRQHandler+0x6c8>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d004      	beq.n	8004266 <HAL_DMA_IRQHandler+0x516>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a6e      	ldr	r2, [pc, #440]	; (800441c <HAL_DMA_IRQHandler+0x6cc>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d10a      	bne.n	800427c <HAL_DMA_IRQHandler+0x52c>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b00      	cmp	r3, #0
 8004272:	bf14      	ite	ne
 8004274:	2301      	movne	r3, #1
 8004276:	2300      	moveq	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	e009      	b.n	8004290 <HAL_DMA_IRQHandler+0x540>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0304 	and.w	r3, r3, #4
 8004286:	2b00      	cmp	r3, #0
 8004288:	bf14      	ite	ne
 800428a:	2301      	movne	r3, #1
 800428c:	2300      	moveq	r3, #0
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	d03e      	beq.n	8004312 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004298:	f003 031f 	and.w	r3, r3, #31
 800429c:	2210      	movs	r2, #16
 800429e:	409a      	lsls	r2, r3
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d018      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d108      	bne.n	80042d2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d024      	beq.n	8004312 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	4798      	blx	r3
 80042d0:	e01f      	b.n	8004312 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d01b      	beq.n	8004312 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	4798      	blx	r3
 80042e2:	e016      	b.n	8004312 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d107      	bne.n	8004302 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0208 	bic.w	r2, r2, #8
 8004300:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004316:	f003 031f 	and.w	r3, r3, #31
 800431a:	2220      	movs	r2, #32
 800431c:	409a      	lsls	r2, r3
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	4013      	ands	r3, r2
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 8110 	beq.w	8004548 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a2c      	ldr	r2, [pc, #176]	; (80043e0 <HAL_DMA_IRQHandler+0x690>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d04a      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a2b      	ldr	r2, [pc, #172]	; (80043e4 <HAL_DMA_IRQHandler+0x694>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d045      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a29      	ldr	r2, [pc, #164]	; (80043e8 <HAL_DMA_IRQHandler+0x698>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d040      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a28      	ldr	r2, [pc, #160]	; (80043ec <HAL_DMA_IRQHandler+0x69c>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d03b      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a26      	ldr	r2, [pc, #152]	; (80043f0 <HAL_DMA_IRQHandler+0x6a0>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d036      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a25      	ldr	r2, [pc, #148]	; (80043f4 <HAL_DMA_IRQHandler+0x6a4>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d031      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a23      	ldr	r2, [pc, #140]	; (80043f8 <HAL_DMA_IRQHandler+0x6a8>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d02c      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a22      	ldr	r2, [pc, #136]	; (80043fc <HAL_DMA_IRQHandler+0x6ac>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d027      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a20      	ldr	r2, [pc, #128]	; (8004400 <HAL_DMA_IRQHandler+0x6b0>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d022      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a1f      	ldr	r2, [pc, #124]	; (8004404 <HAL_DMA_IRQHandler+0x6b4>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d01d      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a1d      	ldr	r2, [pc, #116]	; (8004408 <HAL_DMA_IRQHandler+0x6b8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d018      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a1c      	ldr	r2, [pc, #112]	; (800440c <HAL_DMA_IRQHandler+0x6bc>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d013      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a1a      	ldr	r2, [pc, #104]	; (8004410 <HAL_DMA_IRQHandler+0x6c0>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d00e      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a19      	ldr	r2, [pc, #100]	; (8004414 <HAL_DMA_IRQHandler+0x6c4>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d009      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a17      	ldr	r2, [pc, #92]	; (8004418 <HAL_DMA_IRQHandler+0x6c8>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d004      	beq.n	80043c8 <HAL_DMA_IRQHandler+0x678>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a16      	ldr	r2, [pc, #88]	; (800441c <HAL_DMA_IRQHandler+0x6cc>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d12b      	bne.n	8004420 <HAL_DMA_IRQHandler+0x6d0>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0310 	and.w	r3, r3, #16
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	bf14      	ite	ne
 80043d6:	2301      	movne	r3, #1
 80043d8:	2300      	moveq	r3, #0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	e02a      	b.n	8004434 <HAL_DMA_IRQHandler+0x6e4>
 80043de:	bf00      	nop
 80043e0:	40020010 	.word	0x40020010
 80043e4:	40020028 	.word	0x40020028
 80043e8:	40020040 	.word	0x40020040
 80043ec:	40020058 	.word	0x40020058
 80043f0:	40020070 	.word	0x40020070
 80043f4:	40020088 	.word	0x40020088
 80043f8:	400200a0 	.word	0x400200a0
 80043fc:	400200b8 	.word	0x400200b8
 8004400:	40020410 	.word	0x40020410
 8004404:	40020428 	.word	0x40020428
 8004408:	40020440 	.word	0x40020440
 800440c:	40020458 	.word	0x40020458
 8004410:	40020470 	.word	0x40020470
 8004414:	40020488 	.word	0x40020488
 8004418:	400204a0 	.word	0x400204a0
 800441c:	400204b8 	.word	0x400204b8
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	2b00      	cmp	r3, #0
 800442c:	bf14      	ite	ne
 800442e:	2301      	movne	r3, #1
 8004430:	2300      	moveq	r3, #0
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 8087 	beq.w	8004548 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800443e:	f003 031f 	and.w	r3, r3, #31
 8004442:	2220      	movs	r2, #32
 8004444:	409a      	lsls	r2, r3
 8004446:	6a3b      	ldr	r3, [r7, #32]
 8004448:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b04      	cmp	r3, #4
 8004454:	d139      	bne.n	80044ca <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0216 	bic.w	r2, r2, #22
 8004464:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	695a      	ldr	r2, [r3, #20]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004474:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	2b00      	cmp	r3, #0
 800447c:	d103      	bne.n	8004486 <HAL_DMA_IRQHandler+0x736>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004482:	2b00      	cmp	r3, #0
 8004484:	d007      	beq.n	8004496 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0208 	bic.w	r2, r2, #8
 8004494:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800449a:	f003 031f 	and.w	r3, r3, #31
 800449e:	223f      	movs	r2, #63	; 0x3f
 80044a0:	409a      	lsls	r2, r3
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f000 834a 	beq.w	8004b54 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	4798      	blx	r3
          }
          return;
 80044c8:	e344      	b.n	8004b54 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d018      	beq.n	800450a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d108      	bne.n	80044f8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d02c      	beq.n	8004548 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	4798      	blx	r3
 80044f6:	e027      	b.n	8004548 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d023      	beq.n	8004548 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	4798      	blx	r3
 8004508:	e01e      	b.n	8004548 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10f      	bne.n	8004538 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0210 	bic.w	r2, r2, #16
 8004526:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 8306 	beq.w	8004b5e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	f000 8088 	beq.w	8004670 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2204      	movs	r2, #4
 8004564:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a7a      	ldr	r2, [pc, #488]	; (8004758 <HAL_DMA_IRQHandler+0xa08>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d04a      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a79      	ldr	r2, [pc, #484]	; (800475c <HAL_DMA_IRQHandler+0xa0c>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d045      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a77      	ldr	r2, [pc, #476]	; (8004760 <HAL_DMA_IRQHandler+0xa10>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d040      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a76      	ldr	r2, [pc, #472]	; (8004764 <HAL_DMA_IRQHandler+0xa14>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d03b      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a74      	ldr	r2, [pc, #464]	; (8004768 <HAL_DMA_IRQHandler+0xa18>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d036      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a73      	ldr	r2, [pc, #460]	; (800476c <HAL_DMA_IRQHandler+0xa1c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d031      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a71      	ldr	r2, [pc, #452]	; (8004770 <HAL_DMA_IRQHandler+0xa20>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d02c      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a70      	ldr	r2, [pc, #448]	; (8004774 <HAL_DMA_IRQHandler+0xa24>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d027      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a6e      	ldr	r2, [pc, #440]	; (8004778 <HAL_DMA_IRQHandler+0xa28>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d022      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a6d      	ldr	r2, [pc, #436]	; (800477c <HAL_DMA_IRQHandler+0xa2c>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d01d      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a6b      	ldr	r2, [pc, #428]	; (8004780 <HAL_DMA_IRQHandler+0xa30>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d018      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a6a      	ldr	r2, [pc, #424]	; (8004784 <HAL_DMA_IRQHandler+0xa34>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d013      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a68      	ldr	r2, [pc, #416]	; (8004788 <HAL_DMA_IRQHandler+0xa38>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00e      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a67      	ldr	r2, [pc, #412]	; (800478c <HAL_DMA_IRQHandler+0xa3c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d009      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a65      	ldr	r2, [pc, #404]	; (8004790 <HAL_DMA_IRQHandler+0xa40>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d004      	beq.n	8004608 <HAL_DMA_IRQHandler+0x8b8>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a64      	ldr	r2, [pc, #400]	; (8004794 <HAL_DMA_IRQHandler+0xa44>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d108      	bne.n	800461a <HAL_DMA_IRQHandler+0x8ca>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0201 	bic.w	r2, r2, #1
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	e007      	b.n	800462a <HAL_DMA_IRQHandler+0x8da>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f022 0201 	bic.w	r2, r2, #1
 8004628:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	3301      	adds	r3, #1
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004632:	429a      	cmp	r2, r3
 8004634:	d307      	bcc.n	8004646 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0301 	and.w	r3, r3, #1
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1f2      	bne.n	800462a <HAL_DMA_IRQHandler+0x8da>
 8004644:	e000      	b.n	8004648 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004646:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d004      	beq.n	8004660 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2203      	movs	r2, #3
 800465a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800465e:	e003      	b.n	8004668 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 8272 	beq.w	8004b5e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	4798      	blx	r3
 8004682:	e26c      	b.n	8004b5e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a43      	ldr	r2, [pc, #268]	; (8004798 <HAL_DMA_IRQHandler+0xa48>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d022      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x984>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a42      	ldr	r2, [pc, #264]	; (800479c <HAL_DMA_IRQHandler+0xa4c>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d01d      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x984>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a40      	ldr	r2, [pc, #256]	; (80047a0 <HAL_DMA_IRQHandler+0xa50>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d018      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x984>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a3f      	ldr	r2, [pc, #252]	; (80047a4 <HAL_DMA_IRQHandler+0xa54>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d013      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x984>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a3d      	ldr	r2, [pc, #244]	; (80047a8 <HAL_DMA_IRQHandler+0xa58>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d00e      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x984>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a3c      	ldr	r2, [pc, #240]	; (80047ac <HAL_DMA_IRQHandler+0xa5c>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d009      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x984>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a3a      	ldr	r2, [pc, #232]	; (80047b0 <HAL_DMA_IRQHandler+0xa60>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d004      	beq.n	80046d4 <HAL_DMA_IRQHandler+0x984>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a39      	ldr	r2, [pc, #228]	; (80047b4 <HAL_DMA_IRQHandler+0xa64>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d101      	bne.n	80046d8 <HAL_DMA_IRQHandler+0x988>
 80046d4:	2301      	movs	r3, #1
 80046d6:	e000      	b.n	80046da <HAL_DMA_IRQHandler+0x98a>
 80046d8:	2300      	movs	r3, #0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 823f 	beq.w	8004b5e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ec:	f003 031f 	and.w	r3, r3, #31
 80046f0:	2204      	movs	r2, #4
 80046f2:	409a      	lsls	r2, r3
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80cd 	beq.w	8004898 <HAL_DMA_IRQHandler+0xb48>
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	f003 0304 	and.w	r3, r3, #4
 8004704:	2b00      	cmp	r3, #0
 8004706:	f000 80c7 	beq.w	8004898 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800470e:	f003 031f 	and.w	r3, r3, #31
 8004712:	2204      	movs	r2, #4
 8004714:	409a      	lsls	r2, r3
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d049      	beq.n	80047b8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d109      	bne.n	8004742 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004732:	2b00      	cmp	r3, #0
 8004734:	f000 8210 	beq.w	8004b58 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004740:	e20a      	b.n	8004b58 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004746:	2b00      	cmp	r3, #0
 8004748:	f000 8206 	beq.w	8004b58 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004754:	e200      	b.n	8004b58 <HAL_DMA_IRQHandler+0xe08>
 8004756:	bf00      	nop
 8004758:	40020010 	.word	0x40020010
 800475c:	40020028 	.word	0x40020028
 8004760:	40020040 	.word	0x40020040
 8004764:	40020058 	.word	0x40020058
 8004768:	40020070 	.word	0x40020070
 800476c:	40020088 	.word	0x40020088
 8004770:	400200a0 	.word	0x400200a0
 8004774:	400200b8 	.word	0x400200b8
 8004778:	40020410 	.word	0x40020410
 800477c:	40020428 	.word	0x40020428
 8004780:	40020440 	.word	0x40020440
 8004784:	40020458 	.word	0x40020458
 8004788:	40020470 	.word	0x40020470
 800478c:	40020488 	.word	0x40020488
 8004790:	400204a0 	.word	0x400204a0
 8004794:	400204b8 	.word	0x400204b8
 8004798:	58025408 	.word	0x58025408
 800479c:	5802541c 	.word	0x5802541c
 80047a0:	58025430 	.word	0x58025430
 80047a4:	58025444 	.word	0x58025444
 80047a8:	58025458 	.word	0x58025458
 80047ac:	5802546c 	.word	0x5802546c
 80047b0:	58025480 	.word	0x58025480
 80047b4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f003 0320 	and.w	r3, r3, #32
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d160      	bne.n	8004884 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a7f      	ldr	r2, [pc, #508]	; (80049c4 <HAL_DMA_IRQHandler+0xc74>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d04a      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a7d      	ldr	r2, [pc, #500]	; (80049c8 <HAL_DMA_IRQHandler+0xc78>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d045      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a7c      	ldr	r2, [pc, #496]	; (80049cc <HAL_DMA_IRQHandler+0xc7c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d040      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a7a      	ldr	r2, [pc, #488]	; (80049d0 <HAL_DMA_IRQHandler+0xc80>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d03b      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a79      	ldr	r2, [pc, #484]	; (80049d4 <HAL_DMA_IRQHandler+0xc84>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d036      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a77      	ldr	r2, [pc, #476]	; (80049d8 <HAL_DMA_IRQHandler+0xc88>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d031      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a76      	ldr	r2, [pc, #472]	; (80049dc <HAL_DMA_IRQHandler+0xc8c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d02c      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a74      	ldr	r2, [pc, #464]	; (80049e0 <HAL_DMA_IRQHandler+0xc90>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d027      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a73      	ldr	r2, [pc, #460]	; (80049e4 <HAL_DMA_IRQHandler+0xc94>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d022      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a71      	ldr	r2, [pc, #452]	; (80049e8 <HAL_DMA_IRQHandler+0xc98>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d01d      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a70      	ldr	r2, [pc, #448]	; (80049ec <HAL_DMA_IRQHandler+0xc9c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d018      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a6e      	ldr	r2, [pc, #440]	; (80049f0 <HAL_DMA_IRQHandler+0xca0>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d013      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a6d      	ldr	r2, [pc, #436]	; (80049f4 <HAL_DMA_IRQHandler+0xca4>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d00e      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a6b      	ldr	r2, [pc, #428]	; (80049f8 <HAL_DMA_IRQHandler+0xca8>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d009      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a6a      	ldr	r2, [pc, #424]	; (80049fc <HAL_DMA_IRQHandler+0xcac>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d004      	beq.n	8004862 <HAL_DMA_IRQHandler+0xb12>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a68      	ldr	r2, [pc, #416]	; (8004a00 <HAL_DMA_IRQHandler+0xcb0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d108      	bne.n	8004874 <HAL_DMA_IRQHandler+0xb24>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0208 	bic.w	r2, r2, #8
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	e007      	b.n	8004884 <HAL_DMA_IRQHandler+0xb34>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0204 	bic.w	r2, r2, #4
 8004882:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8165 	beq.w	8004b58 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004896:	e15f      	b.n	8004b58 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	2202      	movs	r2, #2
 80048a2:	409a      	lsls	r2, r3
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 80c5 	beq.w	8004a38 <HAL_DMA_IRQHandler+0xce8>
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f003 0302 	and.w	r3, r3, #2
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 80bf 	beq.w	8004a38 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048be:	f003 031f 	and.w	r3, r3, #31
 80048c2:	2202      	movs	r2, #2
 80048c4:	409a      	lsls	r2, r3
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d018      	beq.n	8004906 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d109      	bne.n	80048f2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f000 813a 	beq.w	8004b5c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048f0:	e134      	b.n	8004b5c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f000 8130 	beq.w	8004b5c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004904:	e12a      	b.n	8004b5c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f003 0320 	and.w	r3, r3, #32
 800490c:	2b00      	cmp	r3, #0
 800490e:	f040 8089 	bne.w	8004a24 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a2b      	ldr	r2, [pc, #172]	; (80049c4 <HAL_DMA_IRQHandler+0xc74>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d04a      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a29      	ldr	r2, [pc, #164]	; (80049c8 <HAL_DMA_IRQHandler+0xc78>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d045      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a28      	ldr	r2, [pc, #160]	; (80049cc <HAL_DMA_IRQHandler+0xc7c>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d040      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a26      	ldr	r2, [pc, #152]	; (80049d0 <HAL_DMA_IRQHandler+0xc80>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d03b      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a25      	ldr	r2, [pc, #148]	; (80049d4 <HAL_DMA_IRQHandler+0xc84>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d036      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a23      	ldr	r2, [pc, #140]	; (80049d8 <HAL_DMA_IRQHandler+0xc88>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d031      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a22      	ldr	r2, [pc, #136]	; (80049dc <HAL_DMA_IRQHandler+0xc8c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d02c      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a20      	ldr	r2, [pc, #128]	; (80049e0 <HAL_DMA_IRQHandler+0xc90>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d027      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a1f      	ldr	r2, [pc, #124]	; (80049e4 <HAL_DMA_IRQHandler+0xc94>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d022      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1d      	ldr	r2, [pc, #116]	; (80049e8 <HAL_DMA_IRQHandler+0xc98>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d01d      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a1c      	ldr	r2, [pc, #112]	; (80049ec <HAL_DMA_IRQHandler+0xc9c>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d018      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a1a      	ldr	r2, [pc, #104]	; (80049f0 <HAL_DMA_IRQHandler+0xca0>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d013      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a19      	ldr	r2, [pc, #100]	; (80049f4 <HAL_DMA_IRQHandler+0xca4>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00e      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a17      	ldr	r2, [pc, #92]	; (80049f8 <HAL_DMA_IRQHandler+0xca8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d009      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a16      	ldr	r2, [pc, #88]	; (80049fc <HAL_DMA_IRQHandler+0xcac>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d004      	beq.n	80049b2 <HAL_DMA_IRQHandler+0xc62>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a14      	ldr	r2, [pc, #80]	; (8004a00 <HAL_DMA_IRQHandler+0xcb0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d128      	bne.n	8004a04 <HAL_DMA_IRQHandler+0xcb4>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 0214 	bic.w	r2, r2, #20
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	e027      	b.n	8004a14 <HAL_DMA_IRQHandler+0xcc4>
 80049c4:	40020010 	.word	0x40020010
 80049c8:	40020028 	.word	0x40020028
 80049cc:	40020040 	.word	0x40020040
 80049d0:	40020058 	.word	0x40020058
 80049d4:	40020070 	.word	0x40020070
 80049d8:	40020088 	.word	0x40020088
 80049dc:	400200a0 	.word	0x400200a0
 80049e0:	400200b8 	.word	0x400200b8
 80049e4:	40020410 	.word	0x40020410
 80049e8:	40020428 	.word	0x40020428
 80049ec:	40020440 	.word	0x40020440
 80049f0:	40020458 	.word	0x40020458
 80049f4:	40020470 	.word	0x40020470
 80049f8:	40020488 	.word	0x40020488
 80049fc:	400204a0 	.word	0x400204a0
 8004a00:	400204b8 	.word	0x400204b8
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 020a 	bic.w	r2, r2, #10
 8004a12:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f000 8097 	beq.w	8004b5c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a36:	e091      	b.n	8004b5c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	2208      	movs	r2, #8
 8004a42:	409a      	lsls	r2, r3
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	4013      	ands	r3, r2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 8088 	beq.w	8004b5e <HAL_DMA_IRQHandler+0xe0e>
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f003 0308 	and.w	r3, r3, #8
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 8082 	beq.w	8004b5e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a41      	ldr	r2, [pc, #260]	; (8004b64 <HAL_DMA_IRQHandler+0xe14>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d04a      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a3f      	ldr	r2, [pc, #252]	; (8004b68 <HAL_DMA_IRQHandler+0xe18>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d045      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a3e      	ldr	r2, [pc, #248]	; (8004b6c <HAL_DMA_IRQHandler+0xe1c>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d040      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a3c      	ldr	r2, [pc, #240]	; (8004b70 <HAL_DMA_IRQHandler+0xe20>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d03b      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a3b      	ldr	r2, [pc, #236]	; (8004b74 <HAL_DMA_IRQHandler+0xe24>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d036      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a39      	ldr	r2, [pc, #228]	; (8004b78 <HAL_DMA_IRQHandler+0xe28>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d031      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a38      	ldr	r2, [pc, #224]	; (8004b7c <HAL_DMA_IRQHandler+0xe2c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d02c      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a36      	ldr	r2, [pc, #216]	; (8004b80 <HAL_DMA_IRQHandler+0xe30>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d027      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a35      	ldr	r2, [pc, #212]	; (8004b84 <HAL_DMA_IRQHandler+0xe34>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d022      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a33      	ldr	r2, [pc, #204]	; (8004b88 <HAL_DMA_IRQHandler+0xe38>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d01d      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a32      	ldr	r2, [pc, #200]	; (8004b8c <HAL_DMA_IRQHandler+0xe3c>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d018      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a30      	ldr	r2, [pc, #192]	; (8004b90 <HAL_DMA_IRQHandler+0xe40>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d013      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a2f      	ldr	r2, [pc, #188]	; (8004b94 <HAL_DMA_IRQHandler+0xe44>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00e      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a2d      	ldr	r2, [pc, #180]	; (8004b98 <HAL_DMA_IRQHandler+0xe48>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d009      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a2c      	ldr	r2, [pc, #176]	; (8004b9c <HAL_DMA_IRQHandler+0xe4c>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d004      	beq.n	8004afa <HAL_DMA_IRQHandler+0xdaa>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a2a      	ldr	r2, [pc, #168]	; (8004ba0 <HAL_DMA_IRQHandler+0xe50>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d108      	bne.n	8004b0c <HAL_DMA_IRQHandler+0xdbc>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 021c 	bic.w	r2, r2, #28
 8004b08:	601a      	str	r2, [r3, #0]
 8004b0a:	e007      	b.n	8004b1c <HAL_DMA_IRQHandler+0xdcc>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 020e 	bic.w	r2, r2, #14
 8004b1a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b20:	f003 031f 	and.w	r3, r3, #31
 8004b24:	2201      	movs	r2, #1
 8004b26:	409a      	lsls	r2, r3
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d009      	beq.n	8004b5e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	4798      	blx	r3
 8004b52:	e004      	b.n	8004b5e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004b54:	bf00      	nop
 8004b56:	e002      	b.n	8004b5e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b58:	bf00      	nop
 8004b5a:	e000      	b.n	8004b5e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b5c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004b5e:	3728      	adds	r7, #40	; 0x28
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40020010 	.word	0x40020010
 8004b68:	40020028 	.word	0x40020028
 8004b6c:	40020040 	.word	0x40020040
 8004b70:	40020058 	.word	0x40020058
 8004b74:	40020070 	.word	0x40020070
 8004b78:	40020088 	.word	0x40020088
 8004b7c:	400200a0 	.word	0x400200a0
 8004b80:	400200b8 	.word	0x400200b8
 8004b84:	40020410 	.word	0x40020410
 8004b88:	40020428 	.word	0x40020428
 8004b8c:	40020440 	.word	0x40020440
 8004b90:	40020458 	.word	0x40020458
 8004b94:	40020470 	.word	0x40020470
 8004b98:	40020488 	.word	0x40020488
 8004b9c:	400204a0 	.word	0x400204a0
 8004ba0:	400204b8 	.word	0x400204b8

08004ba4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b087      	sub	sp, #28
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bbc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a7f      	ldr	r2, [pc, #508]	; (8004dc0 <DMA_SetConfig+0x21c>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d072      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a7d      	ldr	r2, [pc, #500]	; (8004dc4 <DMA_SetConfig+0x220>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d06d      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a7c      	ldr	r2, [pc, #496]	; (8004dc8 <DMA_SetConfig+0x224>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d068      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a7a      	ldr	r2, [pc, #488]	; (8004dcc <DMA_SetConfig+0x228>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d063      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a79      	ldr	r2, [pc, #484]	; (8004dd0 <DMA_SetConfig+0x22c>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d05e      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a77      	ldr	r2, [pc, #476]	; (8004dd4 <DMA_SetConfig+0x230>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d059      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a76      	ldr	r2, [pc, #472]	; (8004dd8 <DMA_SetConfig+0x234>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d054      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a74      	ldr	r2, [pc, #464]	; (8004ddc <DMA_SetConfig+0x238>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d04f      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a73      	ldr	r2, [pc, #460]	; (8004de0 <DMA_SetConfig+0x23c>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d04a      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a71      	ldr	r2, [pc, #452]	; (8004de4 <DMA_SetConfig+0x240>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d045      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a70      	ldr	r2, [pc, #448]	; (8004de8 <DMA_SetConfig+0x244>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d040      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a6e      	ldr	r2, [pc, #440]	; (8004dec <DMA_SetConfig+0x248>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d03b      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a6d      	ldr	r2, [pc, #436]	; (8004df0 <DMA_SetConfig+0x24c>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d036      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a6b      	ldr	r2, [pc, #428]	; (8004df4 <DMA_SetConfig+0x250>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d031      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a6a      	ldr	r2, [pc, #424]	; (8004df8 <DMA_SetConfig+0x254>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d02c      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a68      	ldr	r2, [pc, #416]	; (8004dfc <DMA_SetConfig+0x258>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d027      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a67      	ldr	r2, [pc, #412]	; (8004e00 <DMA_SetConfig+0x25c>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d022      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a65      	ldr	r2, [pc, #404]	; (8004e04 <DMA_SetConfig+0x260>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d01d      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a64      	ldr	r2, [pc, #400]	; (8004e08 <DMA_SetConfig+0x264>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d018      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a62      	ldr	r2, [pc, #392]	; (8004e0c <DMA_SetConfig+0x268>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d013      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a61      	ldr	r2, [pc, #388]	; (8004e10 <DMA_SetConfig+0x26c>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d00e      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a5f      	ldr	r2, [pc, #380]	; (8004e14 <DMA_SetConfig+0x270>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d009      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a5e      	ldr	r2, [pc, #376]	; (8004e18 <DMA_SetConfig+0x274>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d004      	beq.n	8004cae <DMA_SetConfig+0x10a>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a5c      	ldr	r2, [pc, #368]	; (8004e1c <DMA_SetConfig+0x278>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d101      	bne.n	8004cb2 <DMA_SetConfig+0x10e>
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e000      	b.n	8004cb4 <DMA_SetConfig+0x110>
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00d      	beq.n	8004cd4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004cc0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d004      	beq.n	8004cd4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004cd2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a39      	ldr	r2, [pc, #228]	; (8004dc0 <DMA_SetConfig+0x21c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d04a      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a38      	ldr	r2, [pc, #224]	; (8004dc4 <DMA_SetConfig+0x220>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d045      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a36      	ldr	r2, [pc, #216]	; (8004dc8 <DMA_SetConfig+0x224>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d040      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a35      	ldr	r2, [pc, #212]	; (8004dcc <DMA_SetConfig+0x228>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d03b      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a33      	ldr	r2, [pc, #204]	; (8004dd0 <DMA_SetConfig+0x22c>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d036      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a32      	ldr	r2, [pc, #200]	; (8004dd4 <DMA_SetConfig+0x230>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d031      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a30      	ldr	r2, [pc, #192]	; (8004dd8 <DMA_SetConfig+0x234>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d02c      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a2f      	ldr	r2, [pc, #188]	; (8004ddc <DMA_SetConfig+0x238>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d027      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a2d      	ldr	r2, [pc, #180]	; (8004de0 <DMA_SetConfig+0x23c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d022      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a2c      	ldr	r2, [pc, #176]	; (8004de4 <DMA_SetConfig+0x240>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d01d      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a2a      	ldr	r2, [pc, #168]	; (8004de8 <DMA_SetConfig+0x244>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d018      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a29      	ldr	r2, [pc, #164]	; (8004dec <DMA_SetConfig+0x248>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d013      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a27      	ldr	r2, [pc, #156]	; (8004df0 <DMA_SetConfig+0x24c>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00e      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a26      	ldr	r2, [pc, #152]	; (8004df4 <DMA_SetConfig+0x250>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d009      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a24      	ldr	r2, [pc, #144]	; (8004df8 <DMA_SetConfig+0x254>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d004      	beq.n	8004d74 <DMA_SetConfig+0x1d0>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a23      	ldr	r2, [pc, #140]	; (8004dfc <DMA_SetConfig+0x258>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d101      	bne.n	8004d78 <DMA_SetConfig+0x1d4>
 8004d74:	2301      	movs	r3, #1
 8004d76:	e000      	b.n	8004d7a <DMA_SetConfig+0x1d6>
 8004d78:	2300      	movs	r3, #0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d059      	beq.n	8004e32 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d82:	f003 031f 	and.w	r3, r3, #31
 8004d86:	223f      	movs	r2, #63	; 0x3f
 8004d88:	409a      	lsls	r2, r3
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d9c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	2b40      	cmp	r3, #64	; 0x40
 8004dac:	d138      	bne.n	8004e20 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004dbe:	e086      	b.n	8004ece <DMA_SetConfig+0x32a>
 8004dc0:	40020010 	.word	0x40020010
 8004dc4:	40020028 	.word	0x40020028
 8004dc8:	40020040 	.word	0x40020040
 8004dcc:	40020058 	.word	0x40020058
 8004dd0:	40020070 	.word	0x40020070
 8004dd4:	40020088 	.word	0x40020088
 8004dd8:	400200a0 	.word	0x400200a0
 8004ddc:	400200b8 	.word	0x400200b8
 8004de0:	40020410 	.word	0x40020410
 8004de4:	40020428 	.word	0x40020428
 8004de8:	40020440 	.word	0x40020440
 8004dec:	40020458 	.word	0x40020458
 8004df0:	40020470 	.word	0x40020470
 8004df4:	40020488 	.word	0x40020488
 8004df8:	400204a0 	.word	0x400204a0
 8004dfc:	400204b8 	.word	0x400204b8
 8004e00:	58025408 	.word	0x58025408
 8004e04:	5802541c 	.word	0x5802541c
 8004e08:	58025430 	.word	0x58025430
 8004e0c:	58025444 	.word	0x58025444
 8004e10:	58025458 	.word	0x58025458
 8004e14:	5802546c 	.word	0x5802546c
 8004e18:	58025480 	.word	0x58025480
 8004e1c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	60da      	str	r2, [r3, #12]
}
 8004e30:	e04d      	b.n	8004ece <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a29      	ldr	r2, [pc, #164]	; (8004edc <DMA_SetConfig+0x338>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d022      	beq.n	8004e82 <DMA_SetConfig+0x2de>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a27      	ldr	r2, [pc, #156]	; (8004ee0 <DMA_SetConfig+0x33c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d01d      	beq.n	8004e82 <DMA_SetConfig+0x2de>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a26      	ldr	r2, [pc, #152]	; (8004ee4 <DMA_SetConfig+0x340>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d018      	beq.n	8004e82 <DMA_SetConfig+0x2de>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a24      	ldr	r2, [pc, #144]	; (8004ee8 <DMA_SetConfig+0x344>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d013      	beq.n	8004e82 <DMA_SetConfig+0x2de>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a23      	ldr	r2, [pc, #140]	; (8004eec <DMA_SetConfig+0x348>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d00e      	beq.n	8004e82 <DMA_SetConfig+0x2de>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a21      	ldr	r2, [pc, #132]	; (8004ef0 <DMA_SetConfig+0x34c>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d009      	beq.n	8004e82 <DMA_SetConfig+0x2de>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a20      	ldr	r2, [pc, #128]	; (8004ef4 <DMA_SetConfig+0x350>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d004      	beq.n	8004e82 <DMA_SetConfig+0x2de>
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a1e      	ldr	r2, [pc, #120]	; (8004ef8 <DMA_SetConfig+0x354>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d101      	bne.n	8004e86 <DMA_SetConfig+0x2e2>
 8004e82:	2301      	movs	r3, #1
 8004e84:	e000      	b.n	8004e88 <DMA_SetConfig+0x2e4>
 8004e86:	2300      	movs	r3, #0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d020      	beq.n	8004ece <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e90:	f003 031f 	and.w	r3, r3, #31
 8004e94:	2201      	movs	r2, #1
 8004e96:	409a      	lsls	r2, r3
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	2b40      	cmp	r3, #64	; 0x40
 8004eaa:	d108      	bne.n	8004ebe <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	60da      	str	r2, [r3, #12]
}
 8004ebc:	e007      	b.n	8004ece <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	60da      	str	r2, [r3, #12]
}
 8004ece:	bf00      	nop
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	58025408 	.word	0x58025408
 8004ee0:	5802541c 	.word	0x5802541c
 8004ee4:	58025430 	.word	0x58025430
 8004ee8:	58025444 	.word	0x58025444
 8004eec:	58025458 	.word	0x58025458
 8004ef0:	5802546c 	.word	0x5802546c
 8004ef4:	58025480 	.word	0x58025480
 8004ef8:	58025494 	.word	0x58025494

08004efc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a42      	ldr	r2, [pc, #264]	; (8005014 <DMA_CalcBaseAndBitshift+0x118>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d04a      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a41      	ldr	r2, [pc, #260]	; (8005018 <DMA_CalcBaseAndBitshift+0x11c>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d045      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a3f      	ldr	r2, [pc, #252]	; (800501c <DMA_CalcBaseAndBitshift+0x120>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d040      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a3e      	ldr	r2, [pc, #248]	; (8005020 <DMA_CalcBaseAndBitshift+0x124>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d03b      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a3c      	ldr	r2, [pc, #240]	; (8005024 <DMA_CalcBaseAndBitshift+0x128>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d036      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a3b      	ldr	r2, [pc, #236]	; (8005028 <DMA_CalcBaseAndBitshift+0x12c>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d031      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a39      	ldr	r2, [pc, #228]	; (800502c <DMA_CalcBaseAndBitshift+0x130>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d02c      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a38      	ldr	r2, [pc, #224]	; (8005030 <DMA_CalcBaseAndBitshift+0x134>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d027      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a36      	ldr	r2, [pc, #216]	; (8005034 <DMA_CalcBaseAndBitshift+0x138>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d022      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a35      	ldr	r2, [pc, #212]	; (8005038 <DMA_CalcBaseAndBitshift+0x13c>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d01d      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a33      	ldr	r2, [pc, #204]	; (800503c <DMA_CalcBaseAndBitshift+0x140>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d018      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a32      	ldr	r2, [pc, #200]	; (8005040 <DMA_CalcBaseAndBitshift+0x144>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d013      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a30      	ldr	r2, [pc, #192]	; (8005044 <DMA_CalcBaseAndBitshift+0x148>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00e      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a2f      	ldr	r2, [pc, #188]	; (8005048 <DMA_CalcBaseAndBitshift+0x14c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d009      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a2d      	ldr	r2, [pc, #180]	; (800504c <DMA_CalcBaseAndBitshift+0x150>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d004      	beq.n	8004fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a2c      	ldr	r2, [pc, #176]	; (8005050 <DMA_CalcBaseAndBitshift+0x154>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d101      	bne.n	8004fa8 <DMA_CalcBaseAndBitshift+0xac>
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e000      	b.n	8004faa <DMA_CalcBaseAndBitshift+0xae>
 8004fa8:	2300      	movs	r3, #0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d024      	beq.n	8004ff8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	3b10      	subs	r3, #16
 8004fb6:	4a27      	ldr	r2, [pc, #156]	; (8005054 <DMA_CalcBaseAndBitshift+0x158>)
 8004fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fbc:	091b      	lsrs	r3, r3, #4
 8004fbe:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	4a24      	ldr	r2, [pc, #144]	; (8005058 <DMA_CalcBaseAndBitshift+0x15c>)
 8004fc8:	5cd3      	ldrb	r3, [r2, r3]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d908      	bls.n	8004fe8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	461a      	mov	r2, r3
 8004fdc:	4b1f      	ldr	r3, [pc, #124]	; (800505c <DMA_CalcBaseAndBitshift+0x160>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	1d1a      	adds	r2, r3, #4
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	659a      	str	r2, [r3, #88]	; 0x58
 8004fe6:	e00d      	b.n	8005004 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	461a      	mov	r2, r3
 8004fee:	4b1b      	ldr	r3, [pc, #108]	; (800505c <DMA_CalcBaseAndBitshift+0x160>)
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	6593      	str	r3, [r2, #88]	; 0x58
 8004ff6:	e005      	b.n	8005004 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005008:	4618      	mov	r0, r3
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	40020010 	.word	0x40020010
 8005018:	40020028 	.word	0x40020028
 800501c:	40020040 	.word	0x40020040
 8005020:	40020058 	.word	0x40020058
 8005024:	40020070 	.word	0x40020070
 8005028:	40020088 	.word	0x40020088
 800502c:	400200a0 	.word	0x400200a0
 8005030:	400200b8 	.word	0x400200b8
 8005034:	40020410 	.word	0x40020410
 8005038:	40020428 	.word	0x40020428
 800503c:	40020440 	.word	0x40020440
 8005040:	40020458 	.word	0x40020458
 8005044:	40020470 	.word	0x40020470
 8005048:	40020488 	.word	0x40020488
 800504c:	400204a0 	.word	0x400204a0
 8005050:	400204b8 	.word	0x400204b8
 8005054:	aaaaaaab 	.word	0xaaaaaaab
 8005058:	08012704 	.word	0x08012704
 800505c:	fffffc00 	.word	0xfffffc00

08005060 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005068:	2300      	movs	r3, #0
 800506a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d120      	bne.n	80050b6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005078:	2b03      	cmp	r3, #3
 800507a:	d858      	bhi.n	800512e <DMA_CheckFifoParam+0xce>
 800507c:	a201      	add	r2, pc, #4	; (adr r2, 8005084 <DMA_CheckFifoParam+0x24>)
 800507e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005082:	bf00      	nop
 8005084:	08005095 	.word	0x08005095
 8005088:	080050a7 	.word	0x080050a7
 800508c:	08005095 	.word	0x08005095
 8005090:	0800512f 	.word	0x0800512f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005098:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d048      	beq.n	8005132 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80050a4:	e045      	b.n	8005132 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80050ae:	d142      	bne.n	8005136 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80050b4:	e03f      	b.n	8005136 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050be:	d123      	bne.n	8005108 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c4:	2b03      	cmp	r3, #3
 80050c6:	d838      	bhi.n	800513a <DMA_CheckFifoParam+0xda>
 80050c8:	a201      	add	r2, pc, #4	; (adr r2, 80050d0 <DMA_CheckFifoParam+0x70>)
 80050ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ce:	bf00      	nop
 80050d0:	080050e1 	.word	0x080050e1
 80050d4:	080050e7 	.word	0x080050e7
 80050d8:	080050e1 	.word	0x080050e1
 80050dc:	080050f9 	.word	0x080050f9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	73fb      	strb	r3, [r7, #15]
        break;
 80050e4:	e030      	b.n	8005148 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d025      	beq.n	800513e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80050f6:	e022      	b.n	800513e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005100:	d11f      	bne.n	8005142 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005106:	e01c      	b.n	8005142 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800510c:	2b02      	cmp	r3, #2
 800510e:	d902      	bls.n	8005116 <DMA_CheckFifoParam+0xb6>
 8005110:	2b03      	cmp	r3, #3
 8005112:	d003      	beq.n	800511c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005114:	e018      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	73fb      	strb	r3, [r7, #15]
        break;
 800511a:	e015      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005120:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00e      	beq.n	8005146 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	73fb      	strb	r3, [r7, #15]
    break;
 800512c:	e00b      	b.n	8005146 <DMA_CheckFifoParam+0xe6>
        break;
 800512e:	bf00      	nop
 8005130:	e00a      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
        break;
 8005132:	bf00      	nop
 8005134:	e008      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
        break;
 8005136:	bf00      	nop
 8005138:	e006      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
        break;
 800513a:	bf00      	nop
 800513c:	e004      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
        break;
 800513e:	bf00      	nop
 8005140:	e002      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
        break;
 8005142:	bf00      	nop
 8005144:	e000      	b.n	8005148 <DMA_CheckFifoParam+0xe8>
    break;
 8005146:	bf00      	nop
    }
  }

  return status;
 8005148:	7bfb      	ldrb	r3, [r7, #15]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop

08005158 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a38      	ldr	r2, [pc, #224]	; (800524c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d022      	beq.n	80051b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a36      	ldr	r2, [pc, #216]	; (8005250 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d01d      	beq.n	80051b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a35      	ldr	r2, [pc, #212]	; (8005254 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d018      	beq.n	80051b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a33      	ldr	r2, [pc, #204]	; (8005258 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d013      	beq.n	80051b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a32      	ldr	r2, [pc, #200]	; (800525c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d00e      	beq.n	80051b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a30      	ldr	r2, [pc, #192]	; (8005260 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d009      	beq.n	80051b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a2f      	ldr	r2, [pc, #188]	; (8005264 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d004      	beq.n	80051b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a2d      	ldr	r2, [pc, #180]	; (8005268 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d101      	bne.n	80051ba <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80051ba:	2300      	movs	r3, #0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d01a      	beq.n	80051f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	3b08      	subs	r3, #8
 80051c8:	4a28      	ldr	r2, [pc, #160]	; (800526c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80051ca:	fba2 2303 	umull	r2, r3, r2, r3
 80051ce:	091b      	lsrs	r3, r3, #4
 80051d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4b26      	ldr	r3, [pc, #152]	; (8005270 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80051d6:	4413      	add	r3, r2
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	461a      	mov	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a24      	ldr	r2, [pc, #144]	; (8005274 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80051e4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f003 031f 	and.w	r3, r3, #31
 80051ec:	2201      	movs	r2, #1
 80051ee:	409a      	lsls	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80051f4:	e024      	b.n	8005240 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	3b10      	subs	r3, #16
 80051fe:	4a1e      	ldr	r2, [pc, #120]	; (8005278 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005200:	fba2 2303 	umull	r2, r3, r2, r3
 8005204:	091b      	lsrs	r3, r3, #4
 8005206:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	4a1c      	ldr	r2, [pc, #112]	; (800527c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d806      	bhi.n	800521e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	4a1b      	ldr	r2, [pc, #108]	; (8005280 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d902      	bls.n	800521e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	3308      	adds	r3, #8
 800521c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	4b18      	ldr	r3, [pc, #96]	; (8005284 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005222:	4413      	add	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	461a      	mov	r2, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a16      	ldr	r2, [pc, #88]	; (8005288 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005230:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f003 031f 	and.w	r3, r3, #31
 8005238:	2201      	movs	r2, #1
 800523a:	409a      	lsls	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005240:	bf00      	nop
 8005242:	3714      	adds	r7, #20
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	58025408 	.word	0x58025408
 8005250:	5802541c 	.word	0x5802541c
 8005254:	58025430 	.word	0x58025430
 8005258:	58025444 	.word	0x58025444
 800525c:	58025458 	.word	0x58025458
 8005260:	5802546c 	.word	0x5802546c
 8005264:	58025480 	.word	0x58025480
 8005268:	58025494 	.word	0x58025494
 800526c:	cccccccd 	.word	0xcccccccd
 8005270:	16009600 	.word	0x16009600
 8005274:	58025880 	.word	0x58025880
 8005278:	aaaaaaab 	.word	0xaaaaaaab
 800527c:	400204b8 	.word	0x400204b8
 8005280:	4002040f 	.word	0x4002040f
 8005284:	10008200 	.word	0x10008200
 8005288:	40020880 	.word	0x40020880

0800528c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d04a      	beq.n	8005338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d847      	bhi.n	8005338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a25      	ldr	r2, [pc, #148]	; (8005344 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d022      	beq.n	80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a24      	ldr	r2, [pc, #144]	; (8005348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d01d      	beq.n	80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a22      	ldr	r2, [pc, #136]	; (800534c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d018      	beq.n	80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a21      	ldr	r2, [pc, #132]	; (8005350 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d013      	beq.n	80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a1f      	ldr	r2, [pc, #124]	; (8005354 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d00e      	beq.n	80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a1e      	ldr	r2, [pc, #120]	; (8005358 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d009      	beq.n	80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a1c      	ldr	r2, [pc, #112]	; (800535c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d004      	beq.n	80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a1b      	ldr	r2, [pc, #108]	; (8005360 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d101      	bne.n	80052fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80052f8:	2301      	movs	r3, #1
 80052fa:	e000      	b.n	80052fe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80052fc:	2300      	movs	r3, #0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00a      	beq.n	8005318 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	4b17      	ldr	r3, [pc, #92]	; (8005364 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005306:	4413      	add	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	461a      	mov	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a15      	ldr	r2, [pc, #84]	; (8005368 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005314:	671a      	str	r2, [r3, #112]	; 0x70
 8005316:	e009      	b.n	800532c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	4b14      	ldr	r3, [pc, #80]	; (800536c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800531c:	4413      	add	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	461a      	mov	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a11      	ldr	r2, [pc, #68]	; (8005370 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800532a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	3b01      	subs	r3, #1
 8005330:	2201      	movs	r2, #1
 8005332:	409a      	lsls	r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005338:	bf00      	nop
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr
 8005344:	58025408 	.word	0x58025408
 8005348:	5802541c 	.word	0x5802541c
 800534c:	58025430 	.word	0x58025430
 8005350:	58025444 	.word	0x58025444
 8005354:	58025458 	.word	0x58025458
 8005358:	5802546c 	.word	0x5802546c
 800535c:	58025480 	.word	0x58025480
 8005360:	58025494 	.word	0x58025494
 8005364:	1600963f 	.word	0x1600963f
 8005368:	58025940 	.word	0x58025940
 800536c:	1000823f 	.word	0x1000823f
 8005370:	40020940 	.word	0x40020940

08005374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005374:	b480      	push	{r7}
 8005376:	b089      	sub	sp, #36	; 0x24
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800537e:	2300      	movs	r3, #0
 8005380:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005382:	4b89      	ldr	r3, [pc, #548]	; (80055a8 <HAL_GPIO_Init+0x234>)
 8005384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005386:	e194      	b.n	80056b2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	2101      	movs	r1, #1
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	fa01 f303 	lsl.w	r3, r1, r3
 8005394:	4013      	ands	r3, r2
 8005396:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 8186 	beq.w	80056ac <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f003 0303 	and.w	r3, r3, #3
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d005      	beq.n	80053b8 <HAL_GPIO_Init+0x44>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f003 0303 	and.w	r3, r3, #3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d130      	bne.n	800541a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	005b      	lsls	r3, r3, #1
 80053c2:	2203      	movs	r2, #3
 80053c4:	fa02 f303 	lsl.w	r3, r2, r3
 80053c8:	43db      	mvns	r3, r3
 80053ca:	69ba      	ldr	r2, [r7, #24]
 80053cc:	4013      	ands	r3, r2
 80053ce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68da      	ldr	r2, [r3, #12]
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	fa02 f303 	lsl.w	r3, r2, r3
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	4313      	orrs	r3, r2
 80053e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80053ee:	2201      	movs	r2, #1
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	fa02 f303 	lsl.w	r3, r2, r3
 80053f6:	43db      	mvns	r3, r3
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	4013      	ands	r3, r2
 80053fc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	091b      	lsrs	r3, r3, #4
 8005404:	f003 0201 	and.w	r2, r3, #1
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	fa02 f303 	lsl.w	r3, r2, r3
 800540e:	69ba      	ldr	r2, [r7, #24]
 8005410:	4313      	orrs	r3, r2
 8005412:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f003 0303 	and.w	r3, r3, #3
 8005422:	2b03      	cmp	r3, #3
 8005424:	d017      	beq.n	8005456 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	005b      	lsls	r3, r3, #1
 8005430:	2203      	movs	r2, #3
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	43db      	mvns	r3, r3
 8005438:	69ba      	ldr	r2, [r7, #24]
 800543a:	4013      	ands	r3, r2
 800543c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	689a      	ldr	r2, [r3, #8]
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	fa02 f303 	lsl.w	r3, r2, r3
 800544a:	69ba      	ldr	r2, [r7, #24]
 800544c:	4313      	orrs	r3, r2
 800544e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	69ba      	ldr	r2, [r7, #24]
 8005454:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f003 0303 	and.w	r3, r3, #3
 800545e:	2b02      	cmp	r3, #2
 8005460:	d123      	bne.n	80054aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	08da      	lsrs	r2, r3, #3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3208      	adds	r2, #8
 800546a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800546e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	f003 0307 	and.w	r3, r3, #7
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	220f      	movs	r2, #15
 800547a:	fa02 f303 	lsl.w	r3, r2, r3
 800547e:	43db      	mvns	r3, r3
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	4013      	ands	r3, r2
 8005484:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	691a      	ldr	r2, [r3, #16]
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	fa02 f303 	lsl.w	r3, r2, r3
 8005496:	69ba      	ldr	r2, [r7, #24]
 8005498:	4313      	orrs	r3, r2
 800549a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	08da      	lsrs	r2, r3, #3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	3208      	adds	r2, #8
 80054a4:	69b9      	ldr	r1, [r7, #24]
 80054a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	2203      	movs	r2, #3
 80054b6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ba:	43db      	mvns	r3, r3
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	4013      	ands	r3, r2
 80054c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f003 0203 	and.w	r2, r3, #3
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	005b      	lsls	r3, r3, #1
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 80e0 	beq.w	80056ac <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054ec:	4b2f      	ldr	r3, [pc, #188]	; (80055ac <HAL_GPIO_Init+0x238>)
 80054ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80054f2:	4a2e      	ldr	r2, [pc, #184]	; (80055ac <HAL_GPIO_Init+0x238>)
 80054f4:	f043 0302 	orr.w	r3, r3, #2
 80054f8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80054fc:	4b2b      	ldr	r3, [pc, #172]	; (80055ac <HAL_GPIO_Init+0x238>)
 80054fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800550a:	4a29      	ldr	r2, [pc, #164]	; (80055b0 <HAL_GPIO_Init+0x23c>)
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	089b      	lsrs	r3, r3, #2
 8005510:	3302      	adds	r3, #2
 8005512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	f003 0303 	and.w	r3, r3, #3
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	220f      	movs	r2, #15
 8005522:	fa02 f303 	lsl.w	r3, r2, r3
 8005526:	43db      	mvns	r3, r3
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	4013      	ands	r3, r2
 800552c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a20      	ldr	r2, [pc, #128]	; (80055b4 <HAL_GPIO_Init+0x240>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d052      	beq.n	80055dc <HAL_GPIO_Init+0x268>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a1f      	ldr	r2, [pc, #124]	; (80055b8 <HAL_GPIO_Init+0x244>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d031      	beq.n	80055a2 <HAL_GPIO_Init+0x22e>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a1e      	ldr	r2, [pc, #120]	; (80055bc <HAL_GPIO_Init+0x248>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d02b      	beq.n	800559e <HAL_GPIO_Init+0x22a>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a1d      	ldr	r2, [pc, #116]	; (80055c0 <HAL_GPIO_Init+0x24c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d025      	beq.n	800559a <HAL_GPIO_Init+0x226>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a1c      	ldr	r2, [pc, #112]	; (80055c4 <HAL_GPIO_Init+0x250>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d01f      	beq.n	8005596 <HAL_GPIO_Init+0x222>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a1b      	ldr	r2, [pc, #108]	; (80055c8 <HAL_GPIO_Init+0x254>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d019      	beq.n	8005592 <HAL_GPIO_Init+0x21e>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a1a      	ldr	r2, [pc, #104]	; (80055cc <HAL_GPIO_Init+0x258>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d013      	beq.n	800558e <HAL_GPIO_Init+0x21a>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a19      	ldr	r2, [pc, #100]	; (80055d0 <HAL_GPIO_Init+0x25c>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00d      	beq.n	800558a <HAL_GPIO_Init+0x216>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a18      	ldr	r2, [pc, #96]	; (80055d4 <HAL_GPIO_Init+0x260>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d007      	beq.n	8005586 <HAL_GPIO_Init+0x212>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a17      	ldr	r2, [pc, #92]	; (80055d8 <HAL_GPIO_Init+0x264>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d101      	bne.n	8005582 <HAL_GPIO_Init+0x20e>
 800557e:	2309      	movs	r3, #9
 8005580:	e02d      	b.n	80055de <HAL_GPIO_Init+0x26a>
 8005582:	230a      	movs	r3, #10
 8005584:	e02b      	b.n	80055de <HAL_GPIO_Init+0x26a>
 8005586:	2308      	movs	r3, #8
 8005588:	e029      	b.n	80055de <HAL_GPIO_Init+0x26a>
 800558a:	2307      	movs	r3, #7
 800558c:	e027      	b.n	80055de <HAL_GPIO_Init+0x26a>
 800558e:	2306      	movs	r3, #6
 8005590:	e025      	b.n	80055de <HAL_GPIO_Init+0x26a>
 8005592:	2305      	movs	r3, #5
 8005594:	e023      	b.n	80055de <HAL_GPIO_Init+0x26a>
 8005596:	2304      	movs	r3, #4
 8005598:	e021      	b.n	80055de <HAL_GPIO_Init+0x26a>
 800559a:	2303      	movs	r3, #3
 800559c:	e01f      	b.n	80055de <HAL_GPIO_Init+0x26a>
 800559e:	2302      	movs	r3, #2
 80055a0:	e01d      	b.n	80055de <HAL_GPIO_Init+0x26a>
 80055a2:	2301      	movs	r3, #1
 80055a4:	e01b      	b.n	80055de <HAL_GPIO_Init+0x26a>
 80055a6:	bf00      	nop
 80055a8:	58000080 	.word	0x58000080
 80055ac:	58024400 	.word	0x58024400
 80055b0:	58000400 	.word	0x58000400
 80055b4:	58020000 	.word	0x58020000
 80055b8:	58020400 	.word	0x58020400
 80055bc:	58020800 	.word	0x58020800
 80055c0:	58020c00 	.word	0x58020c00
 80055c4:	58021000 	.word	0x58021000
 80055c8:	58021400 	.word	0x58021400
 80055cc:	58021800 	.word	0x58021800
 80055d0:	58021c00 	.word	0x58021c00
 80055d4:	58022000 	.word	0x58022000
 80055d8:	58022400 	.word	0x58022400
 80055dc:	2300      	movs	r3, #0
 80055de:	69fa      	ldr	r2, [r7, #28]
 80055e0:	f002 0203 	and.w	r2, r2, #3
 80055e4:	0092      	lsls	r2, r2, #2
 80055e6:	4093      	lsls	r3, r2
 80055e8:	69ba      	ldr	r2, [r7, #24]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055ee:	4938      	ldr	r1, [pc, #224]	; (80056d0 <HAL_GPIO_Init+0x35c>)
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	089b      	lsrs	r3, r3, #2
 80055f4:	3302      	adds	r3, #2
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80055fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	43db      	mvns	r3, r3
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	4013      	ands	r3, r2
 800560c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d003      	beq.n	8005622 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	4313      	orrs	r3, r2
 8005620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005622:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800562a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	43db      	mvns	r3, r3
 8005636:	69ba      	ldr	r2, [r7, #24]
 8005638:	4013      	ands	r3, r2
 800563a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	4313      	orrs	r3, r2
 800564e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005650:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	43db      	mvns	r3, r3
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	4013      	ands	r3, r2
 8005666:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	69ba      	ldr	r2, [r7, #24]
 8005680:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	43db      	mvns	r3, r3
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	4013      	ands	r3, r2
 8005690:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d003      	beq.n	80056a6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	3301      	adds	r3, #1
 80056b0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f47f ae63 	bne.w	8005388 <HAL_GPIO_Init+0x14>
  }
}
 80056c2:	bf00      	nop
 80056c4:	bf00      	nop
 80056c6:	3724      	adds	r7, #36	; 0x24
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	58000400 	.word	0x58000400

080056d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	460b      	mov	r3, r1
 80056de:	807b      	strh	r3, [r7, #2]
 80056e0:	4613      	mov	r3, r2
 80056e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056e4:	787b      	ldrb	r3, [r7, #1]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d003      	beq.n	80056f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056ea:	887a      	ldrh	r2, [r7, #2]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80056f0:	e003      	b.n	80056fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80056f2:	887b      	ldrh	r3, [r7, #2]
 80056f4:	041a      	lsls	r2, r3, #16
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	619a      	str	r2, [r3, #24]
}
 80056fa:	bf00      	nop
 80056fc:	370c      	adds	r7, #12
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr

08005706 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005706:	b480      	push	{r7}
 8005708:	b085      	sub	sp, #20
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
 800570e:	460b      	mov	r3, r1
 8005710:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005718:	887a      	ldrh	r2, [r7, #2]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	4013      	ands	r3, r2
 800571e:	041a      	lsls	r2, r3, #16
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	43d9      	mvns	r1, r3
 8005724:	887b      	ldrh	r3, [r7, #2]
 8005726:	400b      	ands	r3, r1
 8005728:	431a      	orrs	r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	619a      	str	r2, [r3, #24]
}
 800572e:	bf00      	nop
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr

0800573a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800573a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800573c:	b08f      	sub	sp, #60	; 0x3c
 800573e:	af0a      	add	r7, sp, #40	; 0x28
 8005740:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e116      	b.n	800597a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f009 fc98 	bl	800f09c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2203      	movs	r2, #3
 8005770:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800577c:	2b00      	cmp	r3, #0
 800577e:	d102      	bne.n	8005786 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4618      	mov	r0, r3
 800578c:	f005 fdfd 	bl	800b38a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	603b      	str	r3, [r7, #0]
 8005796:	687e      	ldr	r6, [r7, #4]
 8005798:	466d      	mov	r5, sp
 800579a:	f106 0410 	add.w	r4, r6, #16
 800579e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80057a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80057a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80057a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80057a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80057aa:	e885 0003 	stmia.w	r5, {r0, r1}
 80057ae:	1d33      	adds	r3, r6, #4
 80057b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80057b2:	6838      	ldr	r0, [r7, #0]
 80057b4:	f005 fcc8 	bl	800b148 <USB_CoreInit>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d005      	beq.n	80057ca <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2202      	movs	r2, #2
 80057c2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e0d7      	b.n	800597a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2100      	movs	r1, #0
 80057d0:	4618      	mov	r0, r3
 80057d2:	f005 fdeb 	bl	800b3ac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057d6:	2300      	movs	r3, #0
 80057d8:	73fb      	strb	r3, [r7, #15]
 80057da:	e04a      	b.n	8005872 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80057dc:	7bfa      	ldrb	r2, [r7, #15]
 80057de:	6879      	ldr	r1, [r7, #4]
 80057e0:	4613      	mov	r3, r2
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	4413      	add	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	440b      	add	r3, r1
 80057ea:	333d      	adds	r3, #61	; 0x3d
 80057ec:	2201      	movs	r2, #1
 80057ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80057f0:	7bfa      	ldrb	r2, [r7, #15]
 80057f2:	6879      	ldr	r1, [r7, #4]
 80057f4:	4613      	mov	r3, r2
 80057f6:	00db      	lsls	r3, r3, #3
 80057f8:	4413      	add	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	440b      	add	r3, r1
 80057fe:	333c      	adds	r3, #60	; 0x3c
 8005800:	7bfa      	ldrb	r2, [r7, #15]
 8005802:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005804:	7bfa      	ldrb	r2, [r7, #15]
 8005806:	7bfb      	ldrb	r3, [r7, #15]
 8005808:	b298      	uxth	r0, r3
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	4613      	mov	r3, r2
 800580e:	00db      	lsls	r3, r3, #3
 8005810:	4413      	add	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	440b      	add	r3, r1
 8005816:	3356      	adds	r3, #86	; 0x56
 8005818:	4602      	mov	r2, r0
 800581a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800581c:	7bfa      	ldrb	r2, [r7, #15]
 800581e:	6879      	ldr	r1, [r7, #4]
 8005820:	4613      	mov	r3, r2
 8005822:	00db      	lsls	r3, r3, #3
 8005824:	4413      	add	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	440b      	add	r3, r1
 800582a:	3340      	adds	r3, #64	; 0x40
 800582c:	2200      	movs	r2, #0
 800582e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005830:	7bfa      	ldrb	r2, [r7, #15]
 8005832:	6879      	ldr	r1, [r7, #4]
 8005834:	4613      	mov	r3, r2
 8005836:	00db      	lsls	r3, r3, #3
 8005838:	4413      	add	r3, r2
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	440b      	add	r3, r1
 800583e:	3344      	adds	r3, #68	; 0x44
 8005840:	2200      	movs	r2, #0
 8005842:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005844:	7bfa      	ldrb	r2, [r7, #15]
 8005846:	6879      	ldr	r1, [r7, #4]
 8005848:	4613      	mov	r3, r2
 800584a:	00db      	lsls	r3, r3, #3
 800584c:	4413      	add	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	440b      	add	r3, r1
 8005852:	3348      	adds	r3, #72	; 0x48
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005858:	7bfa      	ldrb	r2, [r7, #15]
 800585a:	6879      	ldr	r1, [r7, #4]
 800585c:	4613      	mov	r3, r2
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	4413      	add	r3, r2
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	440b      	add	r3, r1
 8005866:	334c      	adds	r3, #76	; 0x4c
 8005868:	2200      	movs	r2, #0
 800586a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800586c:	7bfb      	ldrb	r3, [r7, #15]
 800586e:	3301      	adds	r3, #1
 8005870:	73fb      	strb	r3, [r7, #15]
 8005872:	7bfa      	ldrb	r2, [r7, #15]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	429a      	cmp	r2, r3
 800587a:	d3af      	bcc.n	80057dc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800587c:	2300      	movs	r3, #0
 800587e:	73fb      	strb	r3, [r7, #15]
 8005880:	e044      	b.n	800590c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005882:	7bfa      	ldrb	r2, [r7, #15]
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	4613      	mov	r3, r2
 8005888:	00db      	lsls	r3, r3, #3
 800588a:	4413      	add	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	440b      	add	r3, r1
 8005890:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005894:	2200      	movs	r2, #0
 8005896:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005898:	7bfa      	ldrb	r2, [r7, #15]
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	4613      	mov	r3, r2
 800589e:	00db      	lsls	r3, r3, #3
 80058a0:	4413      	add	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80058aa:	7bfa      	ldrb	r2, [r7, #15]
 80058ac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80058ae:	7bfa      	ldrb	r2, [r7, #15]
 80058b0:	6879      	ldr	r1, [r7, #4]
 80058b2:	4613      	mov	r3, r2
 80058b4:	00db      	lsls	r3, r3, #3
 80058b6:	4413      	add	r3, r2
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	440b      	add	r3, r1
 80058bc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80058c0:	2200      	movs	r2, #0
 80058c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80058c4:	7bfa      	ldrb	r2, [r7, #15]
 80058c6:	6879      	ldr	r1, [r7, #4]
 80058c8:	4613      	mov	r3, r2
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	4413      	add	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80058d6:	2200      	movs	r2, #0
 80058d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80058da:	7bfa      	ldrb	r2, [r7, #15]
 80058dc:	6879      	ldr	r1, [r7, #4]
 80058de:	4613      	mov	r3, r2
 80058e0:	00db      	lsls	r3, r3, #3
 80058e2:	4413      	add	r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	440b      	add	r3, r1
 80058e8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80058ec:	2200      	movs	r2, #0
 80058ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80058f0:	7bfa      	ldrb	r2, [r7, #15]
 80058f2:	6879      	ldr	r1, [r7, #4]
 80058f4:	4613      	mov	r3, r2
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	4413      	add	r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	440b      	add	r3, r1
 80058fe:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005902:	2200      	movs	r2, #0
 8005904:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005906:	7bfb      	ldrb	r3, [r7, #15]
 8005908:	3301      	adds	r3, #1
 800590a:	73fb      	strb	r3, [r7, #15]
 800590c:	7bfa      	ldrb	r2, [r7, #15]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	429a      	cmp	r2, r3
 8005914:	d3b5      	bcc.n	8005882 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	603b      	str	r3, [r7, #0]
 800591c:	687e      	ldr	r6, [r7, #4]
 800591e:	466d      	mov	r5, sp
 8005920:	f106 0410 	add.w	r4, r6, #16
 8005924:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005926:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005928:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800592a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800592c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005930:	e885 0003 	stmia.w	r5, {r0, r1}
 8005934:	1d33      	adds	r3, r6, #4
 8005936:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005938:	6838      	ldr	r0, [r7, #0]
 800593a:	f005 fd83 	bl	800b444 <USB_DevInit>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d005      	beq.n	8005950 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e014      	b.n	800597a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005964:	2b01      	cmp	r3, #1
 8005966:	d102      	bne.n	800596e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f001 f96f 	bl	8006c4c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4618      	mov	r0, r3
 8005974:	f006 fdc5 	bl	800c502 <USB_DevDisconnect>

  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3714      	adds	r7, #20
 800597e:	46bd      	mov	sp, r7
 8005980:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005982 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005982:	b580      	push	{r7, lr}
 8005984:	b084      	sub	sp, #16
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005996:	2b01      	cmp	r3, #1
 8005998:	d101      	bne.n	800599e <HAL_PCD_Start+0x1c>
 800599a:	2302      	movs	r3, #2
 800599c:	e022      	b.n	80059e4 <HAL_PCD_Start+0x62>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d109      	bne.n	80059c6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d105      	bne.n	80059c6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f005 fccc 	bl	800b368 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4618      	mov	r0, r3
 80059d6:	f006 fd73 	bl	800c4c0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3710      	adds	r7, #16
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80059ec:	b590      	push	{r4, r7, lr}
 80059ee:	b08d      	sub	sp, #52	; 0x34
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f006 fe31 	bl	800c66a <USB_GetMode>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f040 84b7 	bne.w	800637e <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f006 fd95 	bl	800c544 <USB_ReadInterrupts>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f000 84ad 	beq.w	800637c <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	0a1b      	lsrs	r3, r3, #8
 8005a2c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f006 fd82 	bl	800c544 <USB_ReadInterrupts>
 8005a40:	4603      	mov	r3, r0
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d107      	bne.n	8005a5a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	695a      	ldr	r2, [r3, #20]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f002 0202 	and.w	r2, r2, #2
 8005a58:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f006 fd70 	bl	800c544 <USB_ReadInterrupts>
 8005a64:	4603      	mov	r3, r0
 8005a66:	f003 0310 	and.w	r3, r3, #16
 8005a6a:	2b10      	cmp	r3, #16
 8005a6c:	d161      	bne.n	8005b32 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	699a      	ldr	r2, [r3, #24]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f022 0210 	bic.w	r2, r2, #16
 8005a7c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	f003 020f 	and.w	r2, r3, #15
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	00db      	lsls	r3, r3, #3
 8005a8e:	4413      	add	r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	4413      	add	r3, r2
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	0c5b      	lsrs	r3, r3, #17
 8005aa2:	f003 030f 	and.w	r3, r3, #15
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d124      	bne.n	8005af4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005aaa:	69ba      	ldr	r2, [r7, #24]
 8005aac:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d035      	beq.n	8005b22 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	091b      	lsrs	r3, r3, #4
 8005abe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005ac0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	6a38      	ldr	r0, [r7, #32]
 8005aca:	f006 fba7 	bl	800c21c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	68da      	ldr	r2, [r3, #12]
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	091b      	lsrs	r3, r3, #4
 8005ad6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ada:	441a      	add	r2, r3
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	695a      	ldr	r2, [r3, #20]
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	091b      	lsrs	r3, r3, #4
 8005ae8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005aec:	441a      	add	r2, r3
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	615a      	str	r2, [r3, #20]
 8005af2:	e016      	b.n	8005b22 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	0c5b      	lsrs	r3, r3, #17
 8005af8:	f003 030f 	and.w	r3, r3, #15
 8005afc:	2b06      	cmp	r3, #6
 8005afe:	d110      	bne.n	8005b22 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005b06:	2208      	movs	r2, #8
 8005b08:	4619      	mov	r1, r3
 8005b0a:	6a38      	ldr	r0, [r7, #32]
 8005b0c:	f006 fb86 	bl	800c21c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	695a      	ldr	r2, [r3, #20]
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	091b      	lsrs	r3, r3, #4
 8005b18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b1c:	441a      	add	r2, r3
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	699a      	ldr	r2, [r3, #24]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f042 0210 	orr.w	r2, r2, #16
 8005b30:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4618      	mov	r0, r3
 8005b38:	f006 fd04 	bl	800c544 <USB_ReadInterrupts>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b42:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005b46:	f040 80a7 	bne.w	8005c98 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4618      	mov	r0, r3
 8005b54:	f006 fd09 	bl	800c56a <USB_ReadDevAllOutEpInterrupt>
 8005b58:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005b5a:	e099      	b.n	8005c90 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	f000 808e 	beq.w	8005c84 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b6e:	b2d2      	uxtb	r2, r2
 8005b70:	4611      	mov	r1, r2
 8005b72:	4618      	mov	r0, r3
 8005b74:	f006 fd2d 	bl	800c5d2 <USB_ReadDevOutEPInterrupt>
 8005b78:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f003 0301 	and.w	r3, r3, #1
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00c      	beq.n	8005b9e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b86:	015a      	lsls	r2, r3, #5
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b90:	461a      	mov	r2, r3
 8005b92:	2301      	movs	r3, #1
 8005b94:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005b96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 fed1 	bl	8006940 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	f003 0308 	and.w	r3, r3, #8
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00c      	beq.n	8005bc2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005baa:	015a      	lsls	r2, r3, #5
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	4413      	add	r3, r2
 8005bb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	2308      	movs	r3, #8
 8005bb8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005bba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 ffa7 	bl	8006b10 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	f003 0310 	and.w	r3, r3, #16
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d008      	beq.n	8005bde <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bd8:	461a      	mov	r2, r3
 8005bda:	2310      	movs	r3, #16
 8005bdc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d030      	beq.n	8005c4a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005be8:	6a3b      	ldr	r3, [r7, #32]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bf0:	2b80      	cmp	r3, #128	; 0x80
 8005bf2:	d109      	bne.n	8005c08 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	69fa      	ldr	r2, [r7, #28]
 8005bfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005c06:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	00db      	lsls	r3, r3, #3
 8005c0e:	4413      	add	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	4413      	add	r3, r2
 8005c1a:	3304      	adds	r3, #4
 8005c1c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	78db      	ldrb	r3, [r3, #3]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d108      	bne.n	8005c38 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	4619      	mov	r1, r3
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f009 fb58 	bl	800f2e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3a:	015a      	lsls	r2, r3, #5
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	4413      	add	r3, r2
 8005c40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c44:	461a      	mov	r2, r3
 8005c46:	2302      	movs	r3, #2
 8005c48:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	f003 0320 	and.w	r3, r3, #32
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d008      	beq.n	8005c66 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c60:	461a      	mov	r2, r3
 8005c62:	2320      	movs	r3, #32
 8005c64:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d009      	beq.n	8005c84 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c72:	015a      	lsls	r2, r3, #5
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	4413      	add	r3, r2
 8005c78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c82:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c86:	3301      	adds	r3, #1
 8005c88:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c8c:	085b      	lsrs	r3, r3, #1
 8005c8e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f47f af62 	bne.w	8005b5c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f006 fc51 	bl	800c544 <USB_ReadInterrupts>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ca8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005cac:	f040 80db 	bne.w	8005e66 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f006 fc72 	bl	800c59e <USB_ReadDevAllInEpInterrupt>
 8005cba:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005cc0:	e0cd      	b.n	8005e5e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	f000 80c2 	beq.w	8005e52 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cd4:	b2d2      	uxtb	r2, r2
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f006 fc98 	bl	800c60e <USB_ReadDevInEPInterrupt>
 8005cde:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d057      	beq.n	8005d9a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cec:	f003 030f 	and.w	r3, r3, #15
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	43db      	mvns	r3, r3
 8005d04:	69f9      	ldr	r1, [r7, #28]
 8005d06:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d10:	015a      	lsls	r2, r3, #5
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	4413      	add	r3, r2
 8005d16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d132      	bne.n	8005d8e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005d28:	6879      	ldr	r1, [r7, #4]
 8005d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	4413      	add	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	440b      	add	r3, r1
 8005d36:	3348      	adds	r3, #72	; 0x48
 8005d38:	6819      	ldr	r1, [r3, #0]
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d3e:	4613      	mov	r3, r2
 8005d40:	00db      	lsls	r3, r3, #3
 8005d42:	4413      	add	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4403      	add	r3, r0
 8005d48:	3344      	adds	r3, #68	; 0x44
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4419      	add	r1, r3
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d52:	4613      	mov	r3, r2
 8005d54:	00db      	lsls	r3, r3, #3
 8005d56:	4413      	add	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4403      	add	r3, r0
 8005d5c:	3348      	adds	r3, #72	; 0x48
 8005d5e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d113      	bne.n	8005d8e <HAL_PCD_IRQHandler+0x3a2>
 8005d66:	6879      	ldr	r1, [r7, #4]
 8005d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	00db      	lsls	r3, r3, #3
 8005d6e:	4413      	add	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	440b      	add	r3, r1
 8005d74:	334c      	adds	r3, #76	; 0x4c
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d108      	bne.n	8005d8e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6818      	ldr	r0, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005d86:	461a      	mov	r2, r3
 8005d88:	2101      	movs	r1, #1
 8005d8a:	f006 fca1 	bl	800c6d0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	4619      	mov	r1, r3
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f009 fa22 	bl	800f1de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	f003 0308 	and.w	r3, r3, #8
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d008      	beq.n	8005db6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005db0:	461a      	mov	r2, r3
 8005db2:	2308      	movs	r3, #8
 8005db4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f003 0310 	and.w	r3, r3, #16
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d008      	beq.n	8005dd2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dcc:	461a      	mov	r2, r3
 8005dce:	2310      	movs	r3, #16
 8005dd0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d008      	beq.n	8005dee <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005de8:	461a      	mov	r2, r3
 8005dea:	2340      	movs	r3, #64	; 0x40
 8005dec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	f003 0302 	and.w	r3, r3, #2
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d023      	beq.n	8005e40 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005df8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005dfa:	6a38      	ldr	r0, [r7, #32]
 8005dfc:	f005 fc80 	bl	800b700 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e02:	4613      	mov	r3, r2
 8005e04:	00db      	lsls	r3, r3, #3
 8005e06:	4413      	add	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	3338      	adds	r3, #56	; 0x38
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	4413      	add	r3, r2
 8005e10:	3304      	adds	r3, #4
 8005e12:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	78db      	ldrb	r3, [r3, #3]
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d108      	bne.n	8005e2e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	4619      	mov	r1, r3
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f009 fa6f 	bl	800f30c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e30:	015a      	lsls	r2, r3, #5
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	4413      	add	r3, r2
 8005e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d003      	beq.n	8005e52 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005e4a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 fcea 	bl	8006826 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	3301      	adds	r3, #1
 8005e56:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e5a:	085b      	lsrs	r3, r3, #1
 8005e5c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f47f af2e 	bne.w	8005cc2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f006 fb6a 	bl	800c544 <USB_ReadInterrupts>
 8005e70:	4603      	mov	r3, r0
 8005e72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e7a:	d122      	bne.n	8005ec2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	69fa      	ldr	r2, [r7, #28]
 8005e86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e8a:	f023 0301 	bic.w	r3, r3, #1
 8005e8e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d108      	bne.n	8005eac <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005ea2:	2100      	movs	r1, #0
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fef5 	bl	8006c94 <HAL_PCDEx_LPM_Callback>
 8005eaa:	e002      	b.n	8005eb2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f009 fa0d 	bl	800f2cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	695a      	ldr	r2, [r3, #20]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005ec0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f006 fb3c 	bl	800c544 <USB_ReadInterrupts>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ed2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ed6:	d112      	bne.n	8005efe <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d102      	bne.n	8005eee <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f009 f9c9 	bl	800f280 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	695a      	ldr	r2, [r3, #20]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005efc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4618      	mov	r0, r3
 8005f04:	f006 fb1e 	bl	800c544 <USB_ReadInterrupts>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f12:	d121      	bne.n	8005f58 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	695a      	ldr	r2, [r3, #20]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005f22:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d111      	bne.n	8005f52 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f3c:	089b      	lsrs	r3, r3, #2
 8005f3e:	f003 020f 	and.w	r2, r3, #15
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005f48:	2101      	movs	r1, #1
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fea2 	bl	8006c94 <HAL_PCDEx_LPM_Callback>
 8005f50:	e002      	b.n	8005f58 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f009 f994 	bl	800f280 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f006 faf1 	bl	800c544 <USB_ReadInterrupts>
 8005f62:	4603      	mov	r3, r0
 8005f64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f6c:	f040 80b7 	bne.w	80060de <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	69fa      	ldr	r2, [r7, #28]
 8005f7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f7e:	f023 0301 	bic.w	r3, r3, #1
 8005f82:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2110      	movs	r1, #16
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f005 fbb8 	bl	800b700 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f90:	2300      	movs	r3, #0
 8005f92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f94:	e046      	b.n	8006024 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005fa8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fac:	015a      	lsls	r2, r3, #5
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fba:	0151      	lsls	r1, r2, #5
 8005fbc:	69fa      	ldr	r2, [r7, #28]
 8005fbe:	440a      	add	r2, r1
 8005fc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fc4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005fc8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fcc:	015a      	lsls	r2, r3, #5
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005fdc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe0:	015a      	lsls	r2, r3, #5
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fee:	0151      	lsls	r1, r2, #5
 8005ff0:	69fa      	ldr	r2, [r7, #28]
 8005ff2:	440a      	add	r2, r1
 8005ff4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ff8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ffc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	4413      	add	r3, r2
 8006006:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800600e:	0151      	lsls	r1, r2, #5
 8006010:	69fa      	ldr	r2, [r7, #28]
 8006012:	440a      	add	r2, r1
 8006014:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006018:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800601c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800601e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006020:	3301      	adds	r3, #1
 8006022:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800602a:	429a      	cmp	r2, r3
 800602c:	d3b3      	bcc.n	8005f96 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800603c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006040:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006046:	2b00      	cmp	r3, #0
 8006048:	d016      	beq.n	8006078 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006050:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006054:	69fa      	ldr	r2, [r7, #28]
 8006056:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800605a:	f043 030b 	orr.w	r3, r3, #11
 800605e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800606a:	69fa      	ldr	r2, [r7, #28]
 800606c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006070:	f043 030b 	orr.w	r3, r3, #11
 8006074:	6453      	str	r3, [r2, #68]	; 0x44
 8006076:	e015      	b.n	80060a4 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800607e:	695a      	ldr	r2, [r3, #20]
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006086:	4619      	mov	r1, r3
 8006088:	f242 032b 	movw	r3, #8235	; 0x202b
 800608c:	4313      	orrs	r3, r2
 800608e:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	69fa      	ldr	r2, [r7, #28]
 800609a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800609e:	f043 030b 	orr.w	r3, r3, #11
 80060a2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	69fa      	ldr	r2, [r7, #28]
 80060ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80060b2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80060b6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80060c8:	461a      	mov	r2, r3
 80060ca:	f006 fb01 	bl	800c6d0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	695a      	ldr	r2, [r3, #20]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80060dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f006 fa2e 	bl	800c544 <USB_ReadInterrupts>
 80060e8:	4603      	mov	r3, r0
 80060ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060f2:	d124      	bne.n	800613e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f006 fac5 	bl	800c688 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4618      	mov	r0, r3
 8006104:	f005 fb79 	bl	800b7fa <USB_GetDevSpeed>
 8006108:	4603      	mov	r3, r0
 800610a:	461a      	mov	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681c      	ldr	r4, [r3, #0]
 8006114:	f001 fd9e 	bl	8007c54 <HAL_RCC_GetHCLKFreq>
 8006118:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800611e:	b2db      	uxtb	r3, r3
 8006120:	461a      	mov	r2, r3
 8006122:	4620      	mov	r0, r4
 8006124:	f005 f87e 	bl	800b224 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f009 f880 	bl	800f22e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	695a      	ldr	r2, [r3, #20]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800613c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4618      	mov	r0, r3
 8006144:	f006 f9fe 	bl	800c544 <USB_ReadInterrupts>
 8006148:	4603      	mov	r3, r0
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b08      	cmp	r3, #8
 8006150:	d10a      	bne.n	8006168 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f009 f85d 	bl	800f212 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	695a      	ldr	r2, [r3, #20]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f002 0208 	and.w	r2, r2, #8
 8006166:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4618      	mov	r0, r3
 800616e:	f006 f9e9 	bl	800c544 <USB_ReadInterrupts>
 8006172:	4603      	mov	r3, r0
 8006174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006178:	2b80      	cmp	r3, #128	; 0x80
 800617a:	d122      	bne.n	80061c2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800617c:	6a3b      	ldr	r3, [r7, #32]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006188:	2301      	movs	r3, #1
 800618a:	627b      	str	r3, [r7, #36]	; 0x24
 800618c:	e014      	b.n	80061b8 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800618e:	6879      	ldr	r1, [r7, #4]
 8006190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006192:	4613      	mov	r3, r2
 8006194:	00db      	lsls	r3, r3, #3
 8006196:	4413      	add	r3, r2
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	440b      	add	r3, r1
 800619c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d105      	bne.n	80061b2 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	4619      	mov	r1, r3
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 fb09 	bl	80067c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b4:	3301      	adds	r3, #1
 80061b6:	627b      	str	r3, [r7, #36]	; 0x24
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061be:	429a      	cmp	r2, r3
 80061c0:	d3e5      	bcc.n	800618e <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f006 f9bc 	bl	800c544 <USB_ReadInterrupts>
 80061cc:	4603      	mov	r3, r0
 80061ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061d6:	d13b      	bne.n	8006250 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061d8:	2301      	movs	r3, #1
 80061da:	627b      	str	r3, [r7, #36]	; 0x24
 80061dc:	e02b      	b.n	8006236 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80061de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e0:	015a      	lsls	r2, r3, #5
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	4413      	add	r3, r2
 80061e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80061ee:	6879      	ldr	r1, [r7, #4]
 80061f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f2:	4613      	mov	r3, r2
 80061f4:	00db      	lsls	r3, r3, #3
 80061f6:	4413      	add	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	440b      	add	r3, r1
 80061fc:	3340      	adds	r3, #64	; 0x40
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d115      	bne.n	8006230 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006204:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006206:	2b00      	cmp	r3, #0
 8006208:	da12      	bge.n	8006230 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800620a:	6879      	ldr	r1, [r7, #4]
 800620c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800620e:	4613      	mov	r3, r2
 8006210:	00db      	lsls	r3, r3, #3
 8006212:	4413      	add	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	440b      	add	r3, r1
 8006218:	333f      	adds	r3, #63	; 0x3f
 800621a:	2201      	movs	r2, #1
 800621c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800621e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006220:	b2db      	uxtb	r3, r3
 8006222:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006226:	b2db      	uxtb	r3, r3
 8006228:	4619      	mov	r1, r3
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 faca 	bl	80067c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006232:	3301      	adds	r3, #1
 8006234:	627b      	str	r3, [r7, #36]	; 0x24
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800623c:	429a      	cmp	r2, r3
 800623e:	d3ce      	bcc.n	80061de <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	695a      	ldr	r2, [r3, #20]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800624e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4618      	mov	r0, r3
 8006256:	f006 f975 	bl	800c544 <USB_ReadInterrupts>
 800625a:	4603      	mov	r3, r0
 800625c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006260:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006264:	d155      	bne.n	8006312 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006266:	2301      	movs	r3, #1
 8006268:	627b      	str	r3, [r7, #36]	; 0x24
 800626a:	e045      	b.n	80062f8 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626e:	015a      	lsls	r2, r3, #5
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	4413      	add	r3, r2
 8006274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800627c:	6879      	ldr	r1, [r7, #4]
 800627e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006280:	4613      	mov	r3, r2
 8006282:	00db      	lsls	r3, r3, #3
 8006284:	4413      	add	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	440b      	add	r3, r1
 800628a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	2b01      	cmp	r3, #1
 8006292:	d12e      	bne.n	80062f2 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006294:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006296:	2b00      	cmp	r3, #0
 8006298:	da2b      	bge.n	80062f2 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80062a6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d121      	bne.n	80062f2 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80062ae:	6879      	ldr	r1, [r7, #4]
 80062b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062b2:	4613      	mov	r3, r2
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	4413      	add	r3, r2
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	440b      	add	r3, r1
 80062bc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80062c0:	2201      	movs	r2, #1
 80062c2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80062cc:	6a3b      	ldr	r3, [r7, #32]
 80062ce:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80062d0:	6a3b      	ldr	r3, [r7, #32]
 80062d2:	695b      	ldr	r3, [r3, #20]
 80062d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	69fa      	ldr	r2, [r7, #28]
 80062e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80062ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062ee:	6053      	str	r3, [r2, #4]
            break;
 80062f0:	e007      	b.n	8006302 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f4:	3301      	adds	r3, #1
 80062f6:	627b      	str	r3, [r7, #36]	; 0x24
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062fe:	429a      	cmp	r2, r3
 8006300:	d3b4      	bcc.n	800626c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	695a      	ldr	r2, [r3, #20]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006310:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4618      	mov	r0, r3
 8006318:	f006 f914 	bl	800c544 <USB_ReadInterrupts>
 800631c:	4603      	mov	r3, r0
 800631e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006326:	d10a      	bne.n	800633e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f009 f801 	bl	800f330 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	695a      	ldr	r2, [r3, #20]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800633c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4618      	mov	r0, r3
 8006344:	f006 f8fe 	bl	800c544 <USB_ReadInterrupts>
 8006348:	4603      	mov	r3, r0
 800634a:	f003 0304 	and.w	r3, r3, #4
 800634e:	2b04      	cmp	r3, #4
 8006350:	d115      	bne.n	800637e <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800635a:	69bb      	ldr	r3, [r7, #24]
 800635c:	f003 0304 	and.w	r3, r3, #4
 8006360:	2b00      	cmp	r3, #0
 8006362:	d002      	beq.n	800636a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f008 fff1 	bl	800f34c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6859      	ldr	r1, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	69ba      	ldr	r2, [r7, #24]
 8006376:	430a      	orrs	r2, r1
 8006378:	605a      	str	r2, [r3, #4]
 800637a:	e000      	b.n	800637e <HAL_PCD_IRQHandler+0x992>
      return;
 800637c:	bf00      	nop
    }
  }
}
 800637e:	3734      	adds	r7, #52	; 0x34
 8006380:	46bd      	mov	sp, r7
 8006382:	bd90      	pop	{r4, r7, pc}

08006384 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	460b      	mov	r3, r1
 800638e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006396:	2b01      	cmp	r3, #1
 8006398:	d101      	bne.n	800639e <HAL_PCD_SetAddress+0x1a>
 800639a:	2302      	movs	r3, #2
 800639c:	e013      	b.n	80063c6 <HAL_PCD_SetAddress+0x42>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	78fa      	ldrb	r2, [r7, #3]
 80063aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	78fa      	ldrb	r2, [r7, #3]
 80063b4:	4611      	mov	r1, r2
 80063b6:	4618      	mov	r0, r3
 80063b8:	f006 f85c 	bl	800c474 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3708      	adds	r7, #8
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b084      	sub	sp, #16
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
 80063d6:	4608      	mov	r0, r1
 80063d8:	4611      	mov	r1, r2
 80063da:	461a      	mov	r2, r3
 80063dc:	4603      	mov	r3, r0
 80063de:	70fb      	strb	r3, [r7, #3]
 80063e0:	460b      	mov	r3, r1
 80063e2:	803b      	strh	r3, [r7, #0]
 80063e4:	4613      	mov	r3, r2
 80063e6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80063e8:	2300      	movs	r3, #0
 80063ea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80063ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	da0f      	bge.n	8006414 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063f4:	78fb      	ldrb	r3, [r7, #3]
 80063f6:	f003 020f 	and.w	r2, r3, #15
 80063fa:	4613      	mov	r3, r2
 80063fc:	00db      	lsls	r3, r3, #3
 80063fe:	4413      	add	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	3338      	adds	r3, #56	; 0x38
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	4413      	add	r3, r2
 8006408:	3304      	adds	r3, #4
 800640a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2201      	movs	r2, #1
 8006410:	705a      	strb	r2, [r3, #1]
 8006412:	e00f      	b.n	8006434 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006414:	78fb      	ldrb	r3, [r7, #3]
 8006416:	f003 020f 	and.w	r2, r3, #15
 800641a:	4613      	mov	r3, r2
 800641c:	00db      	lsls	r3, r3, #3
 800641e:	4413      	add	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	4413      	add	r3, r2
 800642a:	3304      	adds	r3, #4
 800642c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006434:	78fb      	ldrb	r3, [r7, #3]
 8006436:	f003 030f 	and.w	r3, r3, #15
 800643a:	b2da      	uxtb	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006440:	883a      	ldrh	r2, [r7, #0]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	78ba      	ldrb	r2, [r7, #2]
 800644a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	785b      	ldrb	r3, [r3, #1]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d004      	beq.n	800645e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	b29a      	uxth	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800645e:	78bb      	ldrb	r3, [r7, #2]
 8006460:	2b02      	cmp	r3, #2
 8006462:	d102      	bne.n	800646a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006470:	2b01      	cmp	r3, #1
 8006472:	d101      	bne.n	8006478 <HAL_PCD_EP_Open+0xaa>
 8006474:	2302      	movs	r3, #2
 8006476:	e00e      	b.n	8006496 <HAL_PCD_EP_Open+0xc8>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68f9      	ldr	r1, [r7, #12]
 8006486:	4618      	mov	r0, r3
 8006488:	f005 f9dc 	bl	800b844 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8006494:	7afb      	ldrb	r3, [r7, #11]
}
 8006496:	4618      	mov	r0, r3
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b084      	sub	sp, #16
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
 80064a6:	460b      	mov	r3, r1
 80064a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80064aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	da0f      	bge.n	80064d2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064b2:	78fb      	ldrb	r3, [r7, #3]
 80064b4:	f003 020f 	and.w	r2, r3, #15
 80064b8:	4613      	mov	r3, r2
 80064ba:	00db      	lsls	r3, r3, #3
 80064bc:	4413      	add	r3, r2
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	3338      	adds	r3, #56	; 0x38
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	4413      	add	r3, r2
 80064c6:	3304      	adds	r3, #4
 80064c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2201      	movs	r2, #1
 80064ce:	705a      	strb	r2, [r3, #1]
 80064d0:	e00f      	b.n	80064f2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064d2:	78fb      	ldrb	r3, [r7, #3]
 80064d4:	f003 020f 	and.w	r2, r3, #15
 80064d8:	4613      	mov	r3, r2
 80064da:	00db      	lsls	r3, r3, #3
 80064dc:	4413      	add	r3, r2
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	4413      	add	r3, r2
 80064e8:	3304      	adds	r3, #4
 80064ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2200      	movs	r2, #0
 80064f0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80064f2:	78fb      	ldrb	r3, [r7, #3]
 80064f4:	f003 030f 	and.w	r3, r3, #15
 80064f8:	b2da      	uxtb	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006504:	2b01      	cmp	r3, #1
 8006506:	d101      	bne.n	800650c <HAL_PCD_EP_Close+0x6e>
 8006508:	2302      	movs	r3, #2
 800650a:	e00e      	b.n	800652a <HAL_PCD_EP_Close+0x8c>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68f9      	ldr	r1, [r7, #12]
 800651a:	4618      	mov	r0, r3
 800651c:	f005 fa1a 	bl	800b954 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006532:	b580      	push	{r7, lr}
 8006534:	b086      	sub	sp, #24
 8006536:	af00      	add	r7, sp, #0
 8006538:	60f8      	str	r0, [r7, #12]
 800653a:	607a      	str	r2, [r7, #4]
 800653c:	603b      	str	r3, [r7, #0]
 800653e:	460b      	mov	r3, r1
 8006540:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006542:	7afb      	ldrb	r3, [r7, #11]
 8006544:	f003 020f 	and.w	r2, r3, #15
 8006548:	4613      	mov	r3, r2
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	4413      	add	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4413      	add	r3, r2
 8006558:	3304      	adds	r3, #4
 800655a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	2200      	movs	r2, #0
 800656c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2200      	movs	r2, #0
 8006572:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006574:	7afb      	ldrb	r3, [r7, #11]
 8006576:	f003 030f 	and.w	r3, r3, #15
 800657a:	b2da      	uxtb	r2, r3
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	2b01      	cmp	r3, #1
 8006586:	d102      	bne.n	800658e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6818      	ldr	r0, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	b2db      	uxtb	r3, r3
 8006598:	461a      	mov	r2, r3
 800659a:	6979      	ldr	r1, [r7, #20]
 800659c:	f005 fab6 	bl	800bb0c <USB_EPStartXfer>

  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3718      	adds	r7, #24
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b083      	sub	sp, #12
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
 80065b2:	460b      	mov	r3, r1
 80065b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80065b6:	78fb      	ldrb	r3, [r7, #3]
 80065b8:	f003 020f 	and.w	r2, r3, #15
 80065bc:	6879      	ldr	r1, [r7, #4]
 80065be:	4613      	mov	r3, r2
 80065c0:	00db      	lsls	r3, r3, #3
 80065c2:	4413      	add	r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	440b      	add	r3, r1
 80065c8:	f503 7324 	add.w	r3, r3, #656	; 0x290
 80065cc:	681b      	ldr	r3, [r3, #0]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b086      	sub	sp, #24
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	607a      	str	r2, [r7, #4]
 80065e4:	603b      	str	r3, [r7, #0]
 80065e6:	460b      	mov	r3, r1
 80065e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065ea:	7afb      	ldrb	r3, [r7, #11]
 80065ec:	f003 020f 	and.w	r2, r3, #15
 80065f0:	4613      	mov	r3, r2
 80065f2:	00db      	lsls	r3, r3, #3
 80065f4:	4413      	add	r3, r2
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	3338      	adds	r3, #56	; 0x38
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	4413      	add	r3, r2
 80065fe:	3304      	adds	r3, #4
 8006600:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	2200      	movs	r2, #0
 8006612:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	2201      	movs	r2, #1
 8006618:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800661a:	7afb      	ldrb	r3, [r7, #11]
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	b2da      	uxtb	r2, r3
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d102      	bne.n	8006634 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6818      	ldr	r0, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	b2db      	uxtb	r3, r3
 800663e:	461a      	mov	r2, r3
 8006640:	6979      	ldr	r1, [r7, #20]
 8006642:	f005 fa63 	bl	800bb0c <USB_EPStartXfer>

  return HAL_OK;
 8006646:	2300      	movs	r3, #0
}
 8006648:	4618      	mov	r0, r3
 800664a:	3718      	adds	r7, #24
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800665c:	78fb      	ldrb	r3, [r7, #3]
 800665e:	f003 020f 	and.w	r2, r3, #15
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	429a      	cmp	r2, r3
 8006668:	d901      	bls.n	800666e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e050      	b.n	8006710 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800666e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006672:	2b00      	cmp	r3, #0
 8006674:	da0f      	bge.n	8006696 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006676:	78fb      	ldrb	r3, [r7, #3]
 8006678:	f003 020f 	and.w	r2, r3, #15
 800667c:	4613      	mov	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	4413      	add	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	3338      	adds	r3, #56	; 0x38
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	4413      	add	r3, r2
 800668a:	3304      	adds	r3, #4
 800668c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2201      	movs	r2, #1
 8006692:	705a      	strb	r2, [r3, #1]
 8006694:	e00d      	b.n	80066b2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006696:	78fa      	ldrb	r2, [r7, #3]
 8006698:	4613      	mov	r3, r2
 800669a:	00db      	lsls	r3, r3, #3
 800669c:	4413      	add	r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	4413      	add	r3, r2
 80066a8:	3304      	adds	r3, #4
 80066aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2200      	movs	r2, #0
 80066b0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2201      	movs	r2, #1
 80066b6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066b8:	78fb      	ldrb	r3, [r7, #3]
 80066ba:	f003 030f 	and.w	r3, r3, #15
 80066be:	b2da      	uxtb	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d101      	bne.n	80066d2 <HAL_PCD_EP_SetStall+0x82>
 80066ce:	2302      	movs	r3, #2
 80066d0:	e01e      	b.n	8006710 <HAL_PCD_EP_SetStall+0xc0>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68f9      	ldr	r1, [r7, #12]
 80066e0:	4618      	mov	r0, r3
 80066e2:	f005 fdf3 	bl	800c2cc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80066e6:	78fb      	ldrb	r3, [r7, #3]
 80066e8:	f003 030f 	and.w	r3, r3, #15
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10a      	bne.n	8006706 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6818      	ldr	r0, [r3, #0]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	b2d9      	uxtb	r1, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006700:	461a      	mov	r2, r3
 8006702:	f005 ffe5 	bl	800c6d0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	460b      	mov	r3, r1
 8006722:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006724:	78fb      	ldrb	r3, [r7, #3]
 8006726:	f003 020f 	and.w	r2, r3, #15
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	429a      	cmp	r2, r3
 8006730:	d901      	bls.n	8006736 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e042      	b.n	80067bc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006736:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800673a:	2b00      	cmp	r3, #0
 800673c:	da0f      	bge.n	800675e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800673e:	78fb      	ldrb	r3, [r7, #3]
 8006740:	f003 020f 	and.w	r2, r3, #15
 8006744:	4613      	mov	r3, r2
 8006746:	00db      	lsls	r3, r3, #3
 8006748:	4413      	add	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	3338      	adds	r3, #56	; 0x38
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	4413      	add	r3, r2
 8006752:	3304      	adds	r3, #4
 8006754:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2201      	movs	r2, #1
 800675a:	705a      	strb	r2, [r3, #1]
 800675c:	e00f      	b.n	800677e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800675e:	78fb      	ldrb	r3, [r7, #3]
 8006760:	f003 020f 	and.w	r2, r3, #15
 8006764:	4613      	mov	r3, r2
 8006766:	00db      	lsls	r3, r3, #3
 8006768:	4413      	add	r3, r2
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	4413      	add	r3, r2
 8006774:	3304      	adds	r3, #4
 8006776:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006784:	78fb      	ldrb	r3, [r7, #3]
 8006786:	f003 030f 	and.w	r3, r3, #15
 800678a:	b2da      	uxtb	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <HAL_PCD_EP_ClrStall+0x86>
 800679a:	2302      	movs	r3, #2
 800679c:	e00e      	b.n	80067bc <HAL_PCD_EP_ClrStall+0xa4>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68f9      	ldr	r1, [r7, #12]
 80067ac:	4618      	mov	r0, r3
 80067ae:	f005 fdfb 	bl	800c3a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3710      	adds	r7, #16
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	460b      	mov	r3, r1
 80067ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80067d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	da0c      	bge.n	80067f2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067d8:	78fb      	ldrb	r3, [r7, #3]
 80067da:	f003 020f 	and.w	r2, r3, #15
 80067de:	4613      	mov	r3, r2
 80067e0:	00db      	lsls	r3, r3, #3
 80067e2:	4413      	add	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	3338      	adds	r3, #56	; 0x38
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	4413      	add	r3, r2
 80067ec:	3304      	adds	r3, #4
 80067ee:	60fb      	str	r3, [r7, #12]
 80067f0:	e00c      	b.n	800680c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067f2:	78fb      	ldrb	r3, [r7, #3]
 80067f4:	f003 020f 	and.w	r2, r3, #15
 80067f8:	4613      	mov	r3, r2
 80067fa:	00db      	lsls	r3, r3, #3
 80067fc:	4413      	add	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	4413      	add	r3, r2
 8006808:	3304      	adds	r3, #4
 800680a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68f9      	ldr	r1, [r7, #12]
 8006812:	4618      	mov	r0, r3
 8006814:	f005 fc1a 	bl	800c04c <USB_EPStopXfer>
 8006818:	4603      	mov	r3, r0
 800681a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800681c:	7afb      	ldrb	r3, [r7, #11]
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b08a      	sub	sp, #40	; 0x28
 800682a:	af02      	add	r7, sp, #8
 800682c:	6078      	str	r0, [r7, #4]
 800682e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	4613      	mov	r3, r2
 800683e:	00db      	lsls	r3, r3, #3
 8006840:	4413      	add	r3, r2
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	3338      	adds	r3, #56	; 0x38
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	4413      	add	r3, r2
 800684a:	3304      	adds	r3, #4
 800684c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	695a      	ldr	r2, [r3, #20]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	429a      	cmp	r2, r3
 8006858:	d901      	bls.n	800685e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e06c      	b.n	8006938 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	691a      	ldr	r2, [r3, #16]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	695b      	ldr	r3, [r3, #20]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	429a      	cmp	r2, r3
 8006872:	d902      	bls.n	800687a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	3303      	adds	r3, #3
 800687e:	089b      	lsrs	r3, r3, #2
 8006880:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006882:	e02b      	b.n	80068dc <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	691a      	ldr	r2, [r3, #16]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	695b      	ldr	r3, [r3, #20]
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	69fa      	ldr	r2, [r7, #28]
 8006896:	429a      	cmp	r2, r3
 8006898:	d902      	bls.n	80068a0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	3303      	adds	r3, #3
 80068a4:	089b      	lsrs	r3, r3, #2
 80068a6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	68d9      	ldr	r1, [r3, #12]
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	b2da      	uxtb	r2, r3
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	4603      	mov	r3, r0
 80068be:	6978      	ldr	r0, [r7, #20]
 80068c0:	f005 fc6e 	bl	800c1a0 <USB_WritePacket>

    ep->xfer_buff  += len;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	68da      	ldr	r2, [r3, #12]
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	441a      	add	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	695a      	ldr	r2, [r3, #20]
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	441a      	add	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	015a      	lsls	r2, r3, #5
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	4413      	add	r3, r2
 80068e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d809      	bhi.n	8006906 <PCD_WriteEmptyTxFifo+0xe0>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	695a      	ldr	r2, [r3, #20]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d203      	bcs.n	8006906 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1be      	bne.n	8006884 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	691a      	ldr	r2, [r3, #16]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	429a      	cmp	r2, r3
 8006910:	d811      	bhi.n	8006936 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	f003 030f 	and.w	r3, r3, #15
 8006918:	2201      	movs	r2, #1
 800691a:	fa02 f303 	lsl.w	r3, r2, r3
 800691e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006926:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	43db      	mvns	r3, r3
 800692c:	6939      	ldr	r1, [r7, #16]
 800692e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006932:	4013      	ands	r3, r2
 8006934:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3720      	adds	r7, #32
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b088      	sub	sp, #32
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	333c      	adds	r3, #60	; 0x3c
 8006958:	3304      	adds	r3, #4
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	015a      	lsls	r2, r3, #5
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	4413      	add	r3, r2
 8006966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	2b01      	cmp	r3, #1
 8006974:	d17b      	bne.n	8006a6e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	f003 0308 	and.w	r3, r3, #8
 800697c:	2b00      	cmp	r3, #0
 800697e:	d015      	beq.n	80069ac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	4a61      	ldr	r2, [pc, #388]	; (8006b08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006984:	4293      	cmp	r3, r2
 8006986:	f240 80b9 	bls.w	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 80b3 	beq.w	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	015a      	lsls	r2, r3, #5
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	4413      	add	r3, r2
 800699e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069a2:	461a      	mov	r2, r3
 80069a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069a8:	6093      	str	r3, [r2, #8]
 80069aa:	e0a7      	b.n	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	f003 0320 	and.w	r3, r3, #32
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d009      	beq.n	80069ca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	015a      	lsls	r2, r3, #5
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	4413      	add	r3, r2
 80069be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069c2:	461a      	mov	r2, r3
 80069c4:	2320      	movs	r3, #32
 80069c6:	6093      	str	r3, [r2, #8]
 80069c8:	e098      	b.n	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f040 8093 	bne.w	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	4a4b      	ldr	r2, [pc, #300]	; (8006b08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d90f      	bls.n	80069fe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00a      	beq.n	80069fe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	015a      	lsls	r2, r3, #5
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	4413      	add	r3, r2
 80069f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069f4:	461a      	mov	r2, r3
 80069f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069fa:	6093      	str	r3, [r2, #8]
 80069fc:	e07e      	b.n	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	4613      	mov	r3, r2
 8006a02:	00db      	lsls	r3, r3, #3
 8006a04:	4413      	add	r3, r2
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	4413      	add	r3, r2
 8006a10:	3304      	adds	r3, #4
 8006a12:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6a1a      	ldr	r2, [r3, #32]
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	0159      	lsls	r1, r3, #5
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	440b      	add	r3, r1
 8006a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a2a:	1ad2      	subs	r2, r2, r3
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d114      	bne.n	8006a60 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d109      	bne.n	8006a52 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6818      	ldr	r0, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006a48:	461a      	mov	r2, r3
 8006a4a:	2101      	movs	r1, #1
 8006a4c:	f005 fe40 	bl	800c6d0 <USB_EP0_OutStart>
 8006a50:	e006      	b.n	8006a60 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	68da      	ldr	r2, [r3, #12]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	695b      	ldr	r3, [r3, #20]
 8006a5a:	441a      	add	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	4619      	mov	r1, r3
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f008 fb9e 	bl	800f1a8 <HAL_PCD_DataOutStageCallback>
 8006a6c:	e046      	b.n	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	4a26      	ldr	r2, [pc, #152]	; (8006b0c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d124      	bne.n	8006ac0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00a      	beq.n	8006a96 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	015a      	lsls	r2, r3, #5
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	4413      	add	r3, r2
 8006a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a92:	6093      	str	r3, [r2, #8]
 8006a94:	e032      	b.n	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	f003 0320 	and.w	r3, r3, #32
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d008      	beq.n	8006ab2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	015a      	lsls	r2, r3, #5
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aac:	461a      	mov	r2, r3
 8006aae:	2320      	movs	r3, #32
 8006ab0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f008 fb75 	bl	800f1a8 <HAL_PCD_DataOutStageCallback>
 8006abe:	e01d      	b.n	8006afc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d114      	bne.n	8006af0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006ac6:	6879      	ldr	r1, [r7, #4]
 8006ac8:	683a      	ldr	r2, [r7, #0]
 8006aca:	4613      	mov	r3, r2
 8006acc:	00db      	lsls	r3, r3, #3
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	440b      	add	r3, r1
 8006ad4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d108      	bne.n	8006af0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6818      	ldr	r0, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006ae8:	461a      	mov	r2, r3
 8006aea:	2100      	movs	r1, #0
 8006aec:	f005 fdf0 	bl	800c6d0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f008 fb56 	bl	800f1a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3720      	adds	r7, #32
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	4f54300a 	.word	0x4f54300a
 8006b0c:	4f54310a 	.word	0x4f54310a

08006b10 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	333c      	adds	r3, #60	; 0x3c
 8006b28:	3304      	adds	r3, #4
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	015a      	lsls	r2, r3, #5
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	4413      	add	r3, r2
 8006b36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	4a15      	ldr	r2, [pc, #84]	; (8006b98 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d90e      	bls.n	8006b64 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d009      	beq.n	8006b64 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	015a      	lsls	r2, r3, #5
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	4413      	add	r3, r2
 8006b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b62:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f008 fb0d 	bl	800f184 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	4a0a      	ldr	r2, [pc, #40]	; (8006b98 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d90c      	bls.n	8006b8c <PCD_EP_OutSetupPacket_int+0x7c>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d108      	bne.n	8006b8c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6818      	ldr	r0, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006b84:	461a      	mov	r2, r3
 8006b86:	2101      	movs	r1, #1
 8006b88:	f005 fda2 	bl	800c6d0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3718      	adds	r7, #24
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	4f54300a 	.word	0x4f54300a

08006b9c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	70fb      	strb	r3, [r7, #3]
 8006ba8:	4613      	mov	r3, r2
 8006baa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006bb4:	78fb      	ldrb	r3, [r7, #3]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d107      	bne.n	8006bca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006bba:	883b      	ldrh	r3, [r7, #0]
 8006bbc:	0419      	lsls	r1, r3, #16
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	629a      	str	r2, [r3, #40]	; 0x28
 8006bc8:	e028      	b.n	8006c1c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd0:	0c1b      	lsrs	r3, r3, #16
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006bd8:	2300      	movs	r3, #0
 8006bda:	73fb      	strb	r3, [r7, #15]
 8006bdc:	e00d      	b.n	8006bfa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	7bfb      	ldrb	r3, [r7, #15]
 8006be4:	3340      	adds	r3, #64	; 0x40
 8006be6:	009b      	lsls	r3, r3, #2
 8006be8:	4413      	add	r3, r2
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	0c1b      	lsrs	r3, r3, #16
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006bf4:	7bfb      	ldrb	r3, [r7, #15]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	73fb      	strb	r3, [r7, #15]
 8006bfa:	7bfa      	ldrb	r2, [r7, #15]
 8006bfc:	78fb      	ldrb	r3, [r7, #3]
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d3ec      	bcc.n	8006bde <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006c04:	883b      	ldrh	r3, [r7, #0]
 8006c06:	0418      	lsls	r0, r3, #16
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6819      	ldr	r1, [r3, #0]
 8006c0c:	78fb      	ldrb	r3, [r7, #3]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	4302      	orrs	r2, r0
 8006c14:	3340      	adds	r3, #64	; 0x40
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	440b      	add	r3, r1
 8006c1a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr

08006c2a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006c2a:	b480      	push	{r7}
 8006c2c:	b083      	sub	sp, #12
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
 8006c32:	460b      	mov	r3, r1
 8006c34:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	887a      	ldrh	r2, [r7, #2]
 8006c3c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b085      	sub	sp, #20
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c7a:	4b05      	ldr	r3, [pc, #20]	; (8006c90 <HAL_PCDEx_ActivateLPM+0x44>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3714      	adds	r7, #20
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr
 8006c90:	10000003 	.word	0x10000003

08006c94 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006cb4:	4b19      	ldr	r3, [pc, #100]	; (8006d1c <HAL_PWREx_ConfigSupply+0x70>)
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f003 0304 	and.w	r3, r3, #4
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	d00a      	beq.n	8006cd6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006cc0:	4b16      	ldr	r3, [pc, #88]	; (8006d1c <HAL_PWREx_ConfigSupply+0x70>)
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f003 0307 	and.w	r3, r3, #7
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d001      	beq.n	8006cd2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e01f      	b.n	8006d12 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	e01d      	b.n	8006d12 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006cd6:	4b11      	ldr	r3, [pc, #68]	; (8006d1c <HAL_PWREx_ConfigSupply+0x70>)
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	f023 0207 	bic.w	r2, r3, #7
 8006cde:	490f      	ldr	r1, [pc, #60]	; (8006d1c <HAL_PWREx_ConfigSupply+0x70>)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006ce6:	f7fa fba5 	bl	8001434 <HAL_GetTick>
 8006cea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006cec:	e009      	b.n	8006d02 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006cee:	f7fa fba1 	bl	8001434 <HAL_GetTick>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006cfc:	d901      	bls.n	8006d02 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e007      	b.n	8006d12 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006d02:	4b06      	ldr	r3, [pc, #24]	; (8006d1c <HAL_PWREx_ConfigSupply+0x70>)
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d0e:	d1ee      	bne.n	8006cee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	58024800 	.word	0x58024800

08006d20 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006d20:	b480      	push	{r7}
 8006d22:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006d24:	4b05      	ldr	r3, [pc, #20]	; (8006d3c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	4a04      	ldr	r2, [pc, #16]	; (8006d3c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006d2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d2e:	60d3      	str	r3, [r2, #12]
}
 8006d30:	bf00      	nop
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	58024800 	.word	0x58024800

08006d40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b08c      	sub	sp, #48	; 0x30
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d102      	bne.n	8006d54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	f000 bc48 	b.w	80075e4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f000 8088 	beq.w	8006e72 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d62:	4b99      	ldr	r3, [pc, #612]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006d6c:	4b96      	ldr	r3, [pc, #600]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d70:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d74:	2b10      	cmp	r3, #16
 8006d76:	d007      	beq.n	8006d88 <HAL_RCC_OscConfig+0x48>
 8006d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d7a:	2b18      	cmp	r3, #24
 8006d7c:	d111      	bne.n	8006da2 <HAL_RCC_OscConfig+0x62>
 8006d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d80:	f003 0303 	and.w	r3, r3, #3
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d10c      	bne.n	8006da2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d88:	4b8f      	ldr	r3, [pc, #572]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d06d      	beq.n	8006e70 <HAL_RCC_OscConfig+0x130>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d169      	bne.n	8006e70 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	f000 bc21 	b.w	80075e4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006daa:	d106      	bne.n	8006dba <HAL_RCC_OscConfig+0x7a>
 8006dac:	4b86      	ldr	r3, [pc, #536]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a85      	ldr	r2, [pc, #532]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006db2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006db6:	6013      	str	r3, [r2, #0]
 8006db8:	e02e      	b.n	8006e18 <HAL_RCC_OscConfig+0xd8>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10c      	bne.n	8006ddc <HAL_RCC_OscConfig+0x9c>
 8006dc2:	4b81      	ldr	r3, [pc, #516]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a80      	ldr	r2, [pc, #512]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dcc:	6013      	str	r3, [r2, #0]
 8006dce:	4b7e      	ldr	r3, [pc, #504]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a7d      	ldr	r2, [pc, #500]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006dd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dd8:	6013      	str	r3, [r2, #0]
 8006dda:	e01d      	b.n	8006e18 <HAL_RCC_OscConfig+0xd8>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006de4:	d10c      	bne.n	8006e00 <HAL_RCC_OscConfig+0xc0>
 8006de6:	4b78      	ldr	r3, [pc, #480]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a77      	ldr	r2, [pc, #476]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006df0:	6013      	str	r3, [r2, #0]
 8006df2:	4b75      	ldr	r3, [pc, #468]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a74      	ldr	r2, [pc, #464]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	e00b      	b.n	8006e18 <HAL_RCC_OscConfig+0xd8>
 8006e00:	4b71      	ldr	r3, [pc, #452]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a70      	ldr	r2, [pc, #448]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e0a:	6013      	str	r3, [r2, #0]
 8006e0c:	4b6e      	ldr	r3, [pc, #440]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a6d      	ldr	r2, [pc, #436]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d013      	beq.n	8006e48 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e20:	f7fa fb08 	bl	8001434 <HAL_GetTick>
 8006e24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e26:	e008      	b.n	8006e3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e28:	f7fa fb04 	bl	8001434 <HAL_GetTick>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	2b64      	cmp	r3, #100	; 0x64
 8006e34:	d901      	bls.n	8006e3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e36:	2303      	movs	r3, #3
 8006e38:	e3d4      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e3a:	4b63      	ldr	r3, [pc, #396]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d0f0      	beq.n	8006e28 <HAL_RCC_OscConfig+0xe8>
 8006e46:	e014      	b.n	8006e72 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e48:	f7fa faf4 	bl	8001434 <HAL_GetTick>
 8006e4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e50:	f7fa faf0 	bl	8001434 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b64      	cmp	r3, #100	; 0x64
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e3c0      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006e62:	4b59      	ldr	r3, [pc, #356]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1f0      	bne.n	8006e50 <HAL_RCC_OscConfig+0x110>
 8006e6e:	e000      	b.n	8006e72 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	f000 80ca 	beq.w	8007014 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e80:	4b51      	ldr	r3, [pc, #324]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e88:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006e8a:	4b4f      	ldr	r3, [pc, #316]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006e90:	6a3b      	ldr	r3, [r7, #32]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d007      	beq.n	8006ea6 <HAL_RCC_OscConfig+0x166>
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	2b18      	cmp	r3, #24
 8006e9a:	d156      	bne.n	8006f4a <HAL_RCC_OscConfig+0x20a>
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	f003 0303 	and.w	r3, r3, #3
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d151      	bne.n	8006f4a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ea6:	4b48      	ldr	r3, [pc, #288]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0304 	and.w	r3, r3, #4
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d005      	beq.n	8006ebe <HAL_RCC_OscConfig+0x17e>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e392      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006ebe:	4b42      	ldr	r3, [pc, #264]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f023 0219 	bic.w	r2, r3, #25
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68db      	ldr	r3, [r3, #12]
 8006eca:	493f      	ldr	r1, [pc, #252]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed0:	f7fa fab0 	bl	8001434 <HAL_GetTick>
 8006ed4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ed6:	e008      	b.n	8006eea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ed8:	f7fa faac 	bl	8001434 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e37c      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006eea:	4b37      	ldr	r3, [pc, #220]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0304 	and.w	r3, r3, #4
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d0f0      	beq.n	8006ed8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ef6:	f7fa facd 	bl	8001494 <HAL_GetREVID>
 8006efa:	4603      	mov	r3, r0
 8006efc:	f241 0203 	movw	r2, #4099	; 0x1003
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d817      	bhi.n	8006f34 <HAL_RCC_OscConfig+0x1f4>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	2b40      	cmp	r3, #64	; 0x40
 8006f0a:	d108      	bne.n	8006f1e <HAL_RCC_OscConfig+0x1de>
 8006f0c:	4b2e      	ldr	r3, [pc, #184]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006f14:	4a2c      	ldr	r2, [pc, #176]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f1a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f1c:	e07a      	b.n	8007014 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f1e:	4b2a      	ldr	r3, [pc, #168]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	031b      	lsls	r3, r3, #12
 8006f2c:	4926      	ldr	r1, [pc, #152]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f32:	e06f      	b.n	8007014 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f34:	4b24      	ldr	r3, [pc, #144]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	061b      	lsls	r3, r3, #24
 8006f42:	4921      	ldr	r1, [pc, #132]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f44:	4313      	orrs	r3, r2
 8006f46:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f48:	e064      	b.n	8007014 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d047      	beq.n	8006fe2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006f52:	4b1d      	ldr	r3, [pc, #116]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f023 0219 	bic.w	r2, r3, #25
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	491a      	ldr	r1, [pc, #104]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f64:	f7fa fa66 	bl	8001434 <HAL_GetTick>
 8006f68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f6a:	e008      	b.n	8006f7e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f6c:	f7fa fa62 	bl	8001434 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d901      	bls.n	8006f7e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e332      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f7e:	4b12      	ldr	r3, [pc, #72]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0304 	and.w	r3, r3, #4
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d0f0      	beq.n	8006f6c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f8a:	f7fa fa83 	bl	8001494 <HAL_GetREVID>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	f241 0203 	movw	r2, #4099	; 0x1003
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d819      	bhi.n	8006fcc <HAL_RCC_OscConfig+0x28c>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	2b40      	cmp	r3, #64	; 0x40
 8006f9e:	d108      	bne.n	8006fb2 <HAL_RCC_OscConfig+0x272>
 8006fa0:	4b09      	ldr	r3, [pc, #36]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006fa8:	4a07      	ldr	r2, [pc, #28]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006faa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fae:	6053      	str	r3, [r2, #4]
 8006fb0:	e030      	b.n	8007014 <HAL_RCC_OscConfig+0x2d4>
 8006fb2:	4b05      	ldr	r3, [pc, #20]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	031b      	lsls	r3, r3, #12
 8006fc0:	4901      	ldr	r1, [pc, #4]	; (8006fc8 <HAL_RCC_OscConfig+0x288>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	604b      	str	r3, [r1, #4]
 8006fc6:	e025      	b.n	8007014 <HAL_RCC_OscConfig+0x2d4>
 8006fc8:	58024400 	.word	0x58024400
 8006fcc:	4b9a      	ldr	r3, [pc, #616]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	061b      	lsls	r3, r3, #24
 8006fda:	4997      	ldr	r1, [pc, #604]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	604b      	str	r3, [r1, #4]
 8006fe0:	e018      	b.n	8007014 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006fe2:	4b95      	ldr	r3, [pc, #596]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a94      	ldr	r2, [pc, #592]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8006fe8:	f023 0301 	bic.w	r3, r3, #1
 8006fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fee:	f7fa fa21 	bl	8001434 <HAL_GetTick>
 8006ff2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006ff4:	e008      	b.n	8007008 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ff6:	f7fa fa1d 	bl	8001434 <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	2b02      	cmp	r3, #2
 8007002:	d901      	bls.n	8007008 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e2ed      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007008:	4b8b      	ldr	r3, [pc, #556]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0304 	and.w	r3, r3, #4
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1f0      	bne.n	8006ff6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0310 	and.w	r3, r3, #16
 800701c:	2b00      	cmp	r3, #0
 800701e:	f000 80a9 	beq.w	8007174 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007022:	4b85      	ldr	r3, [pc, #532]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800702a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800702c:	4b82      	ldr	r3, [pc, #520]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800702e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007030:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	2b08      	cmp	r3, #8
 8007036:	d007      	beq.n	8007048 <HAL_RCC_OscConfig+0x308>
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	2b18      	cmp	r3, #24
 800703c:	d13a      	bne.n	80070b4 <HAL_RCC_OscConfig+0x374>
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f003 0303 	and.w	r3, r3, #3
 8007044:	2b01      	cmp	r3, #1
 8007046:	d135      	bne.n	80070b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007048:	4b7b      	ldr	r3, [pc, #492]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007050:	2b00      	cmp	r3, #0
 8007052:	d005      	beq.n	8007060 <HAL_RCC_OscConfig+0x320>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	69db      	ldr	r3, [r3, #28]
 8007058:	2b80      	cmp	r3, #128	; 0x80
 800705a:	d001      	beq.n	8007060 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	e2c1      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007060:	f7fa fa18 	bl	8001494 <HAL_GetREVID>
 8007064:	4603      	mov	r3, r0
 8007066:	f241 0203 	movw	r2, #4099	; 0x1003
 800706a:	4293      	cmp	r3, r2
 800706c:	d817      	bhi.n	800709e <HAL_RCC_OscConfig+0x35e>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	2b20      	cmp	r3, #32
 8007074:	d108      	bne.n	8007088 <HAL_RCC_OscConfig+0x348>
 8007076:	4b70      	ldr	r3, [pc, #448]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800707e:	4a6e      	ldr	r2, [pc, #440]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007080:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007084:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007086:	e075      	b.n	8007174 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007088:	4b6b      	ldr	r3, [pc, #428]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a1b      	ldr	r3, [r3, #32]
 8007094:	069b      	lsls	r3, r3, #26
 8007096:	4968      	ldr	r1, [pc, #416]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007098:	4313      	orrs	r3, r2
 800709a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800709c:	e06a      	b.n	8007174 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800709e:	4b66      	ldr	r3, [pc, #408]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	061b      	lsls	r3, r3, #24
 80070ac:	4962      	ldr	r1, [pc, #392]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80070ae:	4313      	orrs	r3, r2
 80070b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80070b2:	e05f      	b.n	8007174 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	69db      	ldr	r3, [r3, #28]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d042      	beq.n	8007142 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80070bc:	4b5e      	ldr	r3, [pc, #376]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a5d      	ldr	r2, [pc, #372]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80070c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070c8:	f7fa f9b4 	bl	8001434 <HAL_GetTick>
 80070cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80070ce:	e008      	b.n	80070e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80070d0:	f7fa f9b0 	bl	8001434 <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e280      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80070e2:	4b55      	ldr	r3, [pc, #340]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d0f0      	beq.n	80070d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80070ee:	f7fa f9d1 	bl	8001494 <HAL_GetREVID>
 80070f2:	4603      	mov	r3, r0
 80070f4:	f241 0203 	movw	r2, #4099	; 0x1003
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d817      	bhi.n	800712c <HAL_RCC_OscConfig+0x3ec>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6a1b      	ldr	r3, [r3, #32]
 8007100:	2b20      	cmp	r3, #32
 8007102:	d108      	bne.n	8007116 <HAL_RCC_OscConfig+0x3d6>
 8007104:	4b4c      	ldr	r3, [pc, #304]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800710c:	4a4a      	ldr	r2, [pc, #296]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800710e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007112:	6053      	str	r3, [r2, #4]
 8007114:	e02e      	b.n	8007174 <HAL_RCC_OscConfig+0x434>
 8007116:	4b48      	ldr	r3, [pc, #288]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	069b      	lsls	r3, r3, #26
 8007124:	4944      	ldr	r1, [pc, #272]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007126:	4313      	orrs	r3, r2
 8007128:	604b      	str	r3, [r1, #4]
 800712a:	e023      	b.n	8007174 <HAL_RCC_OscConfig+0x434>
 800712c:	4b42      	ldr	r3, [pc, #264]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a1b      	ldr	r3, [r3, #32]
 8007138:	061b      	lsls	r3, r3, #24
 800713a:	493f      	ldr	r1, [pc, #252]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800713c:	4313      	orrs	r3, r2
 800713e:	60cb      	str	r3, [r1, #12]
 8007140:	e018      	b.n	8007174 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007142:	4b3d      	ldr	r3, [pc, #244]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a3c      	ldr	r2, [pc, #240]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007148:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800714c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800714e:	f7fa f971 	bl	8001434 <HAL_GetTick>
 8007152:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007154:	e008      	b.n	8007168 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007156:	f7fa f96d 	bl	8001434 <HAL_GetTick>
 800715a:	4602      	mov	r2, r0
 800715c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	2b02      	cmp	r3, #2
 8007162:	d901      	bls.n	8007168 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e23d      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007168:	4b33      	ldr	r3, [pc, #204]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007170:	2b00      	cmp	r3, #0
 8007172:	d1f0      	bne.n	8007156 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 0308 	and.w	r3, r3, #8
 800717c:	2b00      	cmp	r3, #0
 800717e:	d036      	beq.n	80071ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	695b      	ldr	r3, [r3, #20]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d019      	beq.n	80071bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007188:	4b2b      	ldr	r3, [pc, #172]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800718a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800718c:	4a2a      	ldr	r2, [pc, #168]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800718e:	f043 0301 	orr.w	r3, r3, #1
 8007192:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007194:	f7fa f94e 	bl	8001434 <HAL_GetTick>
 8007198:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800719a:	e008      	b.n	80071ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800719c:	f7fa f94a 	bl	8001434 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	2b02      	cmp	r3, #2
 80071a8:	d901      	bls.n	80071ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e21a      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80071ae:	4b22      	ldr	r3, [pc, #136]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80071b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071b2:	f003 0302 	and.w	r3, r3, #2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d0f0      	beq.n	800719c <HAL_RCC_OscConfig+0x45c>
 80071ba:	e018      	b.n	80071ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071bc:	4b1e      	ldr	r3, [pc, #120]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80071be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071c0:	4a1d      	ldr	r2, [pc, #116]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80071c2:	f023 0301 	bic.w	r3, r3, #1
 80071c6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071c8:	f7fa f934 	bl	8001434 <HAL_GetTick>
 80071cc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80071ce:	e008      	b.n	80071e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071d0:	f7fa f930 	bl	8001434 <HAL_GetTick>
 80071d4:	4602      	mov	r2, r0
 80071d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d901      	bls.n	80071e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80071de:	2303      	movs	r3, #3
 80071e0:	e200      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80071e2:	4b15      	ldr	r3, [pc, #84]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 80071e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071e6:	f003 0302 	and.w	r3, r3, #2
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d1f0      	bne.n	80071d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 0320 	and.w	r3, r3, #32
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d039      	beq.n	800726e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01c      	beq.n	800723c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007202:	4b0d      	ldr	r3, [pc, #52]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a0c      	ldr	r2, [pc, #48]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 8007208:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800720c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800720e:	f7fa f911 	bl	8001434 <HAL_GetTick>
 8007212:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007214:	e008      	b.n	8007228 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007216:	f7fa f90d 	bl	8001434 <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d901      	bls.n	8007228 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e1dd      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007228:	4b03      	ldr	r3, [pc, #12]	; (8007238 <HAL_RCC_OscConfig+0x4f8>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0f0      	beq.n	8007216 <HAL_RCC_OscConfig+0x4d6>
 8007234:	e01b      	b.n	800726e <HAL_RCC_OscConfig+0x52e>
 8007236:	bf00      	nop
 8007238:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800723c:	4b9b      	ldr	r3, [pc, #620]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a9a      	ldr	r2, [pc, #616]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007242:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007246:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007248:	f7fa f8f4 	bl	8001434 <HAL_GetTick>
 800724c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800724e:	e008      	b.n	8007262 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007250:	f7fa f8f0 	bl	8001434 <HAL_GetTick>
 8007254:	4602      	mov	r2, r0
 8007256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	2b02      	cmp	r3, #2
 800725c:	d901      	bls.n	8007262 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	e1c0      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007262:	4b92      	ldr	r3, [pc, #584]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1f0      	bne.n	8007250 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0304 	and.w	r3, r3, #4
 8007276:	2b00      	cmp	r3, #0
 8007278:	f000 8081 	beq.w	800737e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800727c:	4b8c      	ldr	r3, [pc, #560]	; (80074b0 <HAL_RCC_OscConfig+0x770>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a8b      	ldr	r2, [pc, #556]	; (80074b0 <HAL_RCC_OscConfig+0x770>)
 8007282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007286:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007288:	f7fa f8d4 	bl	8001434 <HAL_GetTick>
 800728c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800728e:	e008      	b.n	80072a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007290:	f7fa f8d0 	bl	8001434 <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b64      	cmp	r3, #100	; 0x64
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e1a0      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072a2:	4b83      	ldr	r3, [pc, #524]	; (80074b0 <HAL_RCC_OscConfig+0x770>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0f0      	beq.n	8007290 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d106      	bne.n	80072c4 <HAL_RCC_OscConfig+0x584>
 80072b6:	4b7d      	ldr	r3, [pc, #500]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ba:	4a7c      	ldr	r2, [pc, #496]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072bc:	f043 0301 	orr.w	r3, r3, #1
 80072c0:	6713      	str	r3, [r2, #112]	; 0x70
 80072c2:	e02d      	b.n	8007320 <HAL_RCC_OscConfig+0x5e0>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d10c      	bne.n	80072e6 <HAL_RCC_OscConfig+0x5a6>
 80072cc:	4b77      	ldr	r3, [pc, #476]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d0:	4a76      	ldr	r2, [pc, #472]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072d2:	f023 0301 	bic.w	r3, r3, #1
 80072d6:	6713      	str	r3, [r2, #112]	; 0x70
 80072d8:	4b74      	ldr	r3, [pc, #464]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072dc:	4a73      	ldr	r2, [pc, #460]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072de:	f023 0304 	bic.w	r3, r3, #4
 80072e2:	6713      	str	r3, [r2, #112]	; 0x70
 80072e4:	e01c      	b.n	8007320 <HAL_RCC_OscConfig+0x5e0>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	2b05      	cmp	r3, #5
 80072ec:	d10c      	bne.n	8007308 <HAL_RCC_OscConfig+0x5c8>
 80072ee:	4b6f      	ldr	r3, [pc, #444]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072f2:	4a6e      	ldr	r2, [pc, #440]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072f4:	f043 0304 	orr.w	r3, r3, #4
 80072f8:	6713      	str	r3, [r2, #112]	; 0x70
 80072fa:	4b6c      	ldr	r3, [pc, #432]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80072fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072fe:	4a6b      	ldr	r2, [pc, #428]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007300:	f043 0301 	orr.w	r3, r3, #1
 8007304:	6713      	str	r3, [r2, #112]	; 0x70
 8007306:	e00b      	b.n	8007320 <HAL_RCC_OscConfig+0x5e0>
 8007308:	4b68      	ldr	r3, [pc, #416]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800730a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800730c:	4a67      	ldr	r2, [pc, #412]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800730e:	f023 0301 	bic.w	r3, r3, #1
 8007312:	6713      	str	r3, [r2, #112]	; 0x70
 8007314:	4b65      	ldr	r3, [pc, #404]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007318:	4a64      	ldr	r2, [pc, #400]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800731a:	f023 0304 	bic.w	r3, r3, #4
 800731e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d015      	beq.n	8007354 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007328:	f7fa f884 	bl	8001434 <HAL_GetTick>
 800732c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800732e:	e00a      	b.n	8007346 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007330:	f7fa f880 	bl	8001434 <HAL_GetTick>
 8007334:	4602      	mov	r2, r0
 8007336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007338:	1ad3      	subs	r3, r2, r3
 800733a:	f241 3288 	movw	r2, #5000	; 0x1388
 800733e:	4293      	cmp	r3, r2
 8007340:	d901      	bls.n	8007346 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e14e      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007346:	4b59      	ldr	r3, [pc, #356]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800734a:	f003 0302 	and.w	r3, r3, #2
 800734e:	2b00      	cmp	r3, #0
 8007350:	d0ee      	beq.n	8007330 <HAL_RCC_OscConfig+0x5f0>
 8007352:	e014      	b.n	800737e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007354:	f7fa f86e 	bl	8001434 <HAL_GetTick>
 8007358:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800735a:	e00a      	b.n	8007372 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800735c:	f7fa f86a 	bl	8001434 <HAL_GetTick>
 8007360:	4602      	mov	r2, r0
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	f241 3288 	movw	r2, #5000	; 0x1388
 800736a:	4293      	cmp	r3, r2
 800736c:	d901      	bls.n	8007372 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e138      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007372:	4b4e      	ldr	r3, [pc, #312]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007376:	f003 0302 	and.w	r3, r3, #2
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1ee      	bne.n	800735c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 812d 	beq.w	80075e2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007388:	4b48      	ldr	r3, [pc, #288]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007390:	2b18      	cmp	r3, #24
 8007392:	f000 80bd 	beq.w	8007510 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739a:	2b02      	cmp	r3, #2
 800739c:	f040 809e 	bne.w	80074dc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073a0:	4b42      	ldr	r3, [pc, #264]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a41      	ldr	r2, [pc, #260]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80073a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80073aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ac:	f7fa f842 	bl	8001434 <HAL_GetTick>
 80073b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80073b2:	e008      	b.n	80073c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073b4:	f7fa f83e 	bl	8001434 <HAL_GetTick>
 80073b8:	4602      	mov	r2, r0
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	1ad3      	subs	r3, r2, r3
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d901      	bls.n	80073c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80073c2:	2303      	movs	r3, #3
 80073c4:	e10e      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80073c6:	4b39      	ldr	r3, [pc, #228]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1f0      	bne.n	80073b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80073d2:	4b36      	ldr	r3, [pc, #216]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80073d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073d6:	4b37      	ldr	r3, [pc, #220]	; (80074b4 <HAL_RCC_OscConfig+0x774>)
 80073d8:	4013      	ands	r3, r2
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80073e2:	0112      	lsls	r2, r2, #4
 80073e4:	430a      	orrs	r2, r1
 80073e6:	4931      	ldr	r1, [pc, #196]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 80073e8:	4313      	orrs	r3, r2
 80073ea:	628b      	str	r3, [r1, #40]	; 0x28
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073f0:	3b01      	subs	r3, #1
 80073f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073fa:	3b01      	subs	r3, #1
 80073fc:	025b      	lsls	r3, r3, #9
 80073fe:	b29b      	uxth	r3, r3
 8007400:	431a      	orrs	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007406:	3b01      	subs	r3, #1
 8007408:	041b      	lsls	r3, r3, #16
 800740a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800740e:	431a      	orrs	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007414:	3b01      	subs	r3, #1
 8007416:	061b      	lsls	r3, r3, #24
 8007418:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800741c:	4923      	ldr	r1, [pc, #140]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800741e:	4313      	orrs	r3, r2
 8007420:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007422:	4b22      	ldr	r3, [pc, #136]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007426:	4a21      	ldr	r2, [pc, #132]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007428:	f023 0301 	bic.w	r3, r3, #1
 800742c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800742e:	4b1f      	ldr	r3, [pc, #124]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007430:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007432:	4b21      	ldr	r3, [pc, #132]	; (80074b8 <HAL_RCC_OscConfig+0x778>)
 8007434:	4013      	ands	r3, r2
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800743a:	00d2      	lsls	r2, r2, #3
 800743c:	491b      	ldr	r1, [pc, #108]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800743e:	4313      	orrs	r3, r2
 8007440:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007442:	4b1a      	ldr	r3, [pc, #104]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	f023 020c 	bic.w	r2, r3, #12
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800744e:	4917      	ldr	r1, [pc, #92]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007450:	4313      	orrs	r3, r2
 8007452:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007454:	4b15      	ldr	r3, [pc, #84]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007458:	f023 0202 	bic.w	r2, r3, #2
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007460:	4912      	ldr	r1, [pc, #72]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007462:	4313      	orrs	r3, r2
 8007464:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007466:	4b11      	ldr	r3, [pc, #68]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800746a:	4a10      	ldr	r2, [pc, #64]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800746c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007470:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007472:	4b0e      	ldr	r3, [pc, #56]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007476:	4a0d      	ldr	r2, [pc, #52]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800747c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800747e:	4b0b      	ldr	r3, [pc, #44]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007482:	4a0a      	ldr	r2, [pc, #40]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007484:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007488:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800748a:	4b08      	ldr	r3, [pc, #32]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800748c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748e:	4a07      	ldr	r2, [pc, #28]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007490:	f043 0301 	orr.w	r3, r3, #1
 8007494:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007496:	4b05      	ldr	r3, [pc, #20]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a04      	ldr	r2, [pc, #16]	; (80074ac <HAL_RCC_OscConfig+0x76c>)
 800749c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80074a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074a2:	f7f9 ffc7 	bl	8001434 <HAL_GetTick>
 80074a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80074a8:	e011      	b.n	80074ce <HAL_RCC_OscConfig+0x78e>
 80074aa:	bf00      	nop
 80074ac:	58024400 	.word	0x58024400
 80074b0:	58024800 	.word	0x58024800
 80074b4:	fffffc0c 	.word	0xfffffc0c
 80074b8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074bc:	f7f9 ffba 	bl	8001434 <HAL_GetTick>
 80074c0:	4602      	mov	r2, r0
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	1ad3      	subs	r3, r2, r3
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d901      	bls.n	80074ce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e08a      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80074ce:	4b47      	ldr	r3, [pc, #284]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d0f0      	beq.n	80074bc <HAL_RCC_OscConfig+0x77c>
 80074da:	e082      	b.n	80075e2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074dc:	4b43      	ldr	r3, [pc, #268]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a42      	ldr	r2, [pc, #264]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80074e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80074e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e8:	f7f9 ffa4 	bl	8001434 <HAL_GetTick>
 80074ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80074ee:	e008      	b.n	8007502 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074f0:	f7f9 ffa0 	bl	8001434 <HAL_GetTick>
 80074f4:	4602      	mov	r2, r0
 80074f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d901      	bls.n	8007502 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e070      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007502:	4b3a      	ldr	r3, [pc, #232]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d1f0      	bne.n	80074f0 <HAL_RCC_OscConfig+0x7b0>
 800750e:	e068      	b.n	80075e2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007510:	4b36      	ldr	r3, [pc, #216]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 8007512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007514:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007516:	4b35      	ldr	r3, [pc, #212]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 8007518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800751a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007520:	2b01      	cmp	r3, #1
 8007522:	d031      	beq.n	8007588 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	f003 0203 	and.w	r2, r3, #3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800752e:	429a      	cmp	r2, r3
 8007530:	d12a      	bne.n	8007588 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	091b      	lsrs	r3, r3, #4
 8007536:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800753e:	429a      	cmp	r2, r3
 8007540:	d122      	bne.n	8007588 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800754c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800754e:	429a      	cmp	r2, r3
 8007550:	d11a      	bne.n	8007588 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	0a5b      	lsrs	r3, r3, #9
 8007556:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800755e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007560:	429a      	cmp	r2, r3
 8007562:	d111      	bne.n	8007588 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	0c1b      	lsrs	r3, r3, #16
 8007568:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007570:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007572:	429a      	cmp	r2, r3
 8007574:	d108      	bne.n	8007588 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	0e1b      	lsrs	r3, r3, #24
 800757a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007582:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007584:	429a      	cmp	r2, r3
 8007586:	d001      	beq.n	800758c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e02b      	b.n	80075e4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800758c:	4b17      	ldr	r3, [pc, #92]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 800758e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007590:	08db      	lsrs	r3, r3, #3
 8007592:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007596:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800759c:	693a      	ldr	r2, [r7, #16]
 800759e:	429a      	cmp	r2, r3
 80075a0:	d01f      	beq.n	80075e2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80075a2:	4b12      	ldr	r3, [pc, #72]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80075a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075a6:	4a11      	ldr	r2, [pc, #68]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80075a8:	f023 0301 	bic.w	r3, r3, #1
 80075ac:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80075ae:	f7f9 ff41 	bl	8001434 <HAL_GetTick>
 80075b2:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80075b4:	bf00      	nop
 80075b6:	f7f9 ff3d 	bl	8001434 <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075be:	4293      	cmp	r3, r2
 80075c0:	d0f9      	beq.n	80075b6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80075c2:	4b0a      	ldr	r3, [pc, #40]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80075c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075c6:	4b0a      	ldr	r3, [pc, #40]	; (80075f0 <HAL_RCC_OscConfig+0x8b0>)
 80075c8:	4013      	ands	r3, r2
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80075ce:	00d2      	lsls	r2, r2, #3
 80075d0:	4906      	ldr	r1, [pc, #24]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80075d6:	4b05      	ldr	r3, [pc, #20]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80075d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075da:	4a04      	ldr	r2, [pc, #16]	; (80075ec <HAL_RCC_OscConfig+0x8ac>)
 80075dc:	f043 0301 	orr.w	r3, r3, #1
 80075e0:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80075e2:	2300      	movs	r3, #0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3730      	adds	r7, #48	; 0x30
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	58024400 	.word	0x58024400
 80075f0:	ffff0007 	.word	0xffff0007

080075f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b086      	sub	sp, #24
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d101      	bne.n	8007608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	e19c      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007608:	4b8a      	ldr	r3, [pc, #552]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 030f 	and.w	r3, r3, #15
 8007610:	683a      	ldr	r2, [r7, #0]
 8007612:	429a      	cmp	r2, r3
 8007614:	d910      	bls.n	8007638 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007616:	4b87      	ldr	r3, [pc, #540]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f023 020f 	bic.w	r2, r3, #15
 800761e:	4985      	ldr	r1, [pc, #532]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	4313      	orrs	r3, r2
 8007624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007626:	4b83      	ldr	r3, [pc, #524]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f003 030f 	and.w	r3, r3, #15
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	429a      	cmp	r2, r3
 8007632:	d001      	beq.n	8007638 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	e184      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f003 0304 	and.w	r3, r3, #4
 8007640:	2b00      	cmp	r3, #0
 8007642:	d010      	beq.n	8007666 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	691a      	ldr	r2, [r3, #16]
 8007648:	4b7b      	ldr	r3, [pc, #492]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007650:	429a      	cmp	r2, r3
 8007652:	d908      	bls.n	8007666 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007654:	4b78      	ldr	r3, [pc, #480]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	4975      	ldr	r1, [pc, #468]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007662:	4313      	orrs	r3, r2
 8007664:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 0308 	and.w	r3, r3, #8
 800766e:	2b00      	cmp	r3, #0
 8007670:	d010      	beq.n	8007694 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	695a      	ldr	r2, [r3, #20]
 8007676:	4b70      	ldr	r3, [pc, #448]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007678:	69db      	ldr	r3, [r3, #28]
 800767a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800767e:	429a      	cmp	r2, r3
 8007680:	d908      	bls.n	8007694 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007682:	4b6d      	ldr	r3, [pc, #436]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	496a      	ldr	r1, [pc, #424]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007690:	4313      	orrs	r3, r2
 8007692:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0310 	and.w	r3, r3, #16
 800769c:	2b00      	cmp	r3, #0
 800769e:	d010      	beq.n	80076c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	699a      	ldr	r2, [r3, #24]
 80076a4:	4b64      	ldr	r3, [pc, #400]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80076a6:	69db      	ldr	r3, [r3, #28]
 80076a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d908      	bls.n	80076c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80076b0:	4b61      	ldr	r3, [pc, #388]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	495e      	ldr	r1, [pc, #376]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 0320 	and.w	r3, r3, #32
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d010      	beq.n	80076f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	69da      	ldr	r2, [r3, #28]
 80076d2:	4b59      	ldr	r3, [pc, #356]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80076da:	429a      	cmp	r2, r3
 80076dc:	d908      	bls.n	80076f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80076de:	4b56      	ldr	r3, [pc, #344]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	4953      	ldr	r1, [pc, #332]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80076ec:	4313      	orrs	r3, r2
 80076ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d010      	beq.n	800771e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	68da      	ldr	r2, [r3, #12]
 8007700:	4b4d      	ldr	r3, [pc, #308]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007702:	699b      	ldr	r3, [r3, #24]
 8007704:	f003 030f 	and.w	r3, r3, #15
 8007708:	429a      	cmp	r2, r3
 800770a:	d908      	bls.n	800771e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800770c:	4b4a      	ldr	r3, [pc, #296]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	f023 020f 	bic.w	r2, r3, #15
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	4947      	ldr	r1, [pc, #284]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 800771a:	4313      	orrs	r3, r2
 800771c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	d055      	beq.n	80077d6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800772a:	4b43      	ldr	r3, [pc, #268]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	4940      	ldr	r1, [pc, #256]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007738:	4313      	orrs	r3, r2
 800773a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	2b02      	cmp	r3, #2
 8007742:	d107      	bne.n	8007754 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007744:	4b3c      	ldr	r3, [pc, #240]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800774c:	2b00      	cmp	r3, #0
 800774e:	d121      	bne.n	8007794 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e0f6      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	2b03      	cmp	r3, #3
 800775a:	d107      	bne.n	800776c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800775c:	4b36      	ldr	r3, [pc, #216]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007764:	2b00      	cmp	r3, #0
 8007766:	d115      	bne.n	8007794 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	e0ea      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d107      	bne.n	8007784 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007774:	4b30      	ldr	r3, [pc, #192]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800777c:	2b00      	cmp	r3, #0
 800777e:	d109      	bne.n	8007794 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e0de      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007784:	4b2c      	ldr	r3, [pc, #176]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0304 	and.w	r3, r3, #4
 800778c:	2b00      	cmp	r3, #0
 800778e:	d101      	bne.n	8007794 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e0d6      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007794:	4b28      	ldr	r3, [pc, #160]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	f023 0207 	bic.w	r2, r3, #7
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	4925      	ldr	r1, [pc, #148]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80077a2:	4313      	orrs	r3, r2
 80077a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077a6:	f7f9 fe45 	bl	8001434 <HAL_GetTick>
 80077aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077ac:	e00a      	b.n	80077c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077ae:	f7f9 fe41 	bl	8001434 <HAL_GetTick>
 80077b2:	4602      	mov	r2, r0
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80077bc:	4293      	cmp	r3, r2
 80077be:	d901      	bls.n	80077c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e0be      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077c4:	4b1c      	ldr	r3, [pc, #112]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	00db      	lsls	r3, r3, #3
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d1eb      	bne.n	80077ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0302 	and.w	r3, r3, #2
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d010      	beq.n	8007804 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68da      	ldr	r2, [r3, #12]
 80077e6:	4b14      	ldr	r3, [pc, #80]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	f003 030f 	and.w	r3, r3, #15
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d208      	bcs.n	8007804 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077f2:	4b11      	ldr	r3, [pc, #68]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	f023 020f 	bic.w	r2, r3, #15
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	490e      	ldr	r1, [pc, #56]	; (8007838 <HAL_RCC_ClockConfig+0x244>)
 8007800:	4313      	orrs	r3, r2
 8007802:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007804:	4b0b      	ldr	r3, [pc, #44]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 030f 	and.w	r3, r3, #15
 800780c:	683a      	ldr	r2, [r7, #0]
 800780e:	429a      	cmp	r2, r3
 8007810:	d214      	bcs.n	800783c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007812:	4b08      	ldr	r3, [pc, #32]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f023 020f 	bic.w	r2, r3, #15
 800781a:	4906      	ldr	r1, [pc, #24]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	4313      	orrs	r3, r2
 8007820:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007822:	4b04      	ldr	r3, [pc, #16]	; (8007834 <HAL_RCC_ClockConfig+0x240>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f003 030f 	and.w	r3, r3, #15
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	429a      	cmp	r2, r3
 800782e:	d005      	beq.n	800783c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e086      	b.n	8007942 <HAL_RCC_ClockConfig+0x34e>
 8007834:	52002000 	.word	0x52002000
 8007838:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 0304 	and.w	r3, r3, #4
 8007844:	2b00      	cmp	r3, #0
 8007846:	d010      	beq.n	800786a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	691a      	ldr	r2, [r3, #16]
 800784c:	4b3f      	ldr	r3, [pc, #252]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 800784e:	699b      	ldr	r3, [r3, #24]
 8007850:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007854:	429a      	cmp	r2, r3
 8007856:	d208      	bcs.n	800786a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007858:	4b3c      	ldr	r3, [pc, #240]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 800785a:	699b      	ldr	r3, [r3, #24]
 800785c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	4939      	ldr	r1, [pc, #228]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 8007866:	4313      	orrs	r3, r2
 8007868:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0308 	and.w	r3, r3, #8
 8007872:	2b00      	cmp	r3, #0
 8007874:	d010      	beq.n	8007898 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	695a      	ldr	r2, [r3, #20]
 800787a:	4b34      	ldr	r3, [pc, #208]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 800787c:	69db      	ldr	r3, [r3, #28]
 800787e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007882:	429a      	cmp	r2, r3
 8007884:	d208      	bcs.n	8007898 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007886:	4b31      	ldr	r3, [pc, #196]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	492e      	ldr	r1, [pc, #184]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 8007894:	4313      	orrs	r3, r2
 8007896:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f003 0310 	and.w	r3, r3, #16
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d010      	beq.n	80078c6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	699a      	ldr	r2, [r3, #24]
 80078a8:	4b28      	ldr	r3, [pc, #160]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 80078aa:	69db      	ldr	r3, [r3, #28]
 80078ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d208      	bcs.n	80078c6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80078b4:	4b25      	ldr	r3, [pc, #148]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	4922      	ldr	r1, [pc, #136]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 80078c2:	4313      	orrs	r3, r2
 80078c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 0320 	and.w	r3, r3, #32
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d010      	beq.n	80078f4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	69da      	ldr	r2, [r3, #28]
 80078d6:	4b1d      	ldr	r3, [pc, #116]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 80078d8:	6a1b      	ldr	r3, [r3, #32]
 80078da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80078de:	429a      	cmp	r2, r3
 80078e0:	d208      	bcs.n	80078f4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80078e2:	4b1a      	ldr	r3, [pc, #104]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	69db      	ldr	r3, [r3, #28]
 80078ee:	4917      	ldr	r1, [pc, #92]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 80078f0:	4313      	orrs	r3, r2
 80078f2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80078f4:	f000 f834 	bl	8007960 <HAL_RCC_GetSysClockFreq>
 80078f8:	4602      	mov	r2, r0
 80078fa:	4b14      	ldr	r3, [pc, #80]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 80078fc:	699b      	ldr	r3, [r3, #24]
 80078fe:	0a1b      	lsrs	r3, r3, #8
 8007900:	f003 030f 	and.w	r3, r3, #15
 8007904:	4912      	ldr	r1, [pc, #72]	; (8007950 <HAL_RCC_ClockConfig+0x35c>)
 8007906:	5ccb      	ldrb	r3, [r1, r3]
 8007908:	f003 031f 	and.w	r3, r3, #31
 800790c:	fa22 f303 	lsr.w	r3, r2, r3
 8007910:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007912:	4b0e      	ldr	r3, [pc, #56]	; (800794c <HAL_RCC_ClockConfig+0x358>)
 8007914:	699b      	ldr	r3, [r3, #24]
 8007916:	f003 030f 	and.w	r3, r3, #15
 800791a:	4a0d      	ldr	r2, [pc, #52]	; (8007950 <HAL_RCC_ClockConfig+0x35c>)
 800791c:	5cd3      	ldrb	r3, [r2, r3]
 800791e:	f003 031f 	and.w	r3, r3, #31
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	fa22 f303 	lsr.w	r3, r2, r3
 8007928:	4a0a      	ldr	r2, [pc, #40]	; (8007954 <HAL_RCC_ClockConfig+0x360>)
 800792a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800792c:	4a0a      	ldr	r2, [pc, #40]	; (8007958 <HAL_RCC_ClockConfig+0x364>)
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007932:	4b0a      	ldr	r3, [pc, #40]	; (800795c <HAL_RCC_ClockConfig+0x368>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4618      	mov	r0, r3
 8007938:	f7f9 fa0a 	bl	8000d50 <HAL_InitTick>
 800793c:	4603      	mov	r3, r0
 800793e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007940:	7bfb      	ldrb	r3, [r7, #15]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3718      	adds	r7, #24
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	58024400 	.word	0x58024400
 8007950:	080126f4 	.word	0x080126f4
 8007954:	24000004 	.word	0x24000004
 8007958:	24000000 	.word	0x24000000
 800795c:	24000008 	.word	0x24000008

08007960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007960:	b480      	push	{r7}
 8007962:	b089      	sub	sp, #36	; 0x24
 8007964:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007966:	4bb3      	ldr	r3, [pc, #716]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800796e:	2b18      	cmp	r3, #24
 8007970:	f200 8155 	bhi.w	8007c1e <HAL_RCC_GetSysClockFreq+0x2be>
 8007974:	a201      	add	r2, pc, #4	; (adr r2, 800797c <HAL_RCC_GetSysClockFreq+0x1c>)
 8007976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797a:	bf00      	nop
 800797c:	080079e1 	.word	0x080079e1
 8007980:	08007c1f 	.word	0x08007c1f
 8007984:	08007c1f 	.word	0x08007c1f
 8007988:	08007c1f 	.word	0x08007c1f
 800798c:	08007c1f 	.word	0x08007c1f
 8007990:	08007c1f 	.word	0x08007c1f
 8007994:	08007c1f 	.word	0x08007c1f
 8007998:	08007c1f 	.word	0x08007c1f
 800799c:	08007a07 	.word	0x08007a07
 80079a0:	08007c1f 	.word	0x08007c1f
 80079a4:	08007c1f 	.word	0x08007c1f
 80079a8:	08007c1f 	.word	0x08007c1f
 80079ac:	08007c1f 	.word	0x08007c1f
 80079b0:	08007c1f 	.word	0x08007c1f
 80079b4:	08007c1f 	.word	0x08007c1f
 80079b8:	08007c1f 	.word	0x08007c1f
 80079bc:	08007a0d 	.word	0x08007a0d
 80079c0:	08007c1f 	.word	0x08007c1f
 80079c4:	08007c1f 	.word	0x08007c1f
 80079c8:	08007c1f 	.word	0x08007c1f
 80079cc:	08007c1f 	.word	0x08007c1f
 80079d0:	08007c1f 	.word	0x08007c1f
 80079d4:	08007c1f 	.word	0x08007c1f
 80079d8:	08007c1f 	.word	0x08007c1f
 80079dc:	08007a13 	.word	0x08007a13
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079e0:	4b94      	ldr	r3, [pc, #592]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0320 	and.w	r3, r3, #32
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d009      	beq.n	8007a00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80079ec:	4b91      	ldr	r3, [pc, #580]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	08db      	lsrs	r3, r3, #3
 80079f2:	f003 0303 	and.w	r3, r3, #3
 80079f6:	4a90      	ldr	r2, [pc, #576]	; (8007c38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80079f8:	fa22 f303 	lsr.w	r3, r2, r3
 80079fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80079fe:	e111      	b.n	8007c24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007a00:	4b8d      	ldr	r3, [pc, #564]	; (8007c38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a02:	61bb      	str	r3, [r7, #24]
      break;
 8007a04:	e10e      	b.n	8007c24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007a06:	4b8d      	ldr	r3, [pc, #564]	; (8007c3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007a08:	61bb      	str	r3, [r7, #24]
      break;
 8007a0a:	e10b      	b.n	8007c24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007a0c:	4b8c      	ldr	r3, [pc, #560]	; (8007c40 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007a0e:	61bb      	str	r3, [r7, #24]
      break;
 8007a10:	e108      	b.n	8007c24 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a12:	4b88      	ldr	r3, [pc, #544]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a16:	f003 0303 	and.w	r3, r3, #3
 8007a1a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007a1c:	4b85      	ldr	r3, [pc, #532]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a20:	091b      	lsrs	r3, r3, #4
 8007a22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a26:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007a28:	4b82      	ldr	r3, [pc, #520]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a2c:	f003 0301 	and.w	r3, r3, #1
 8007a30:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007a32:	4b80      	ldr	r3, [pc, #512]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a36:	08db      	lsrs	r3, r3, #3
 8007a38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	fb02 f303 	mul.w	r3, r2, r3
 8007a42:	ee07 3a90 	vmov	s15, r3
 8007a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a4a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	f000 80e1 	beq.w	8007c18 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	f000 8083 	beq.w	8007b64 <HAL_RCC_GetSysClockFreq+0x204>
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	2b02      	cmp	r3, #2
 8007a62:	f200 80a1 	bhi.w	8007ba8 <HAL_RCC_GetSysClockFreq+0x248>
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d003      	beq.n	8007a74 <HAL_RCC_GetSysClockFreq+0x114>
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d056      	beq.n	8007b20 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007a72:	e099      	b.n	8007ba8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a74:	4b6f      	ldr	r3, [pc, #444]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 0320 	and.w	r3, r3, #32
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d02d      	beq.n	8007adc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a80:	4b6c      	ldr	r3, [pc, #432]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	08db      	lsrs	r3, r3, #3
 8007a86:	f003 0303 	and.w	r3, r3, #3
 8007a8a:	4a6b      	ldr	r2, [pc, #428]	; (8007c38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8007a90:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	ee07 3a90 	vmov	s15, r3
 8007a98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	ee07 3a90 	vmov	s15, r3
 8007aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aaa:	4b62      	ldr	r3, [pc, #392]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ab2:	ee07 3a90 	vmov	s15, r3
 8007ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007aba:	ed97 6a02 	vldr	s12, [r7, #8]
 8007abe:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007c44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ad6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007ada:	e087      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	ee07 3a90 	vmov	s15, r3
 8007ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ae6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8007c48 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007aea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aee:	4b51      	ldr	r3, [pc, #324]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007af6:	ee07 3a90 	vmov	s15, r3
 8007afa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007afe:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b02:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007c44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007b1e:	e065      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	ee07 3a90 	vmov	s15, r3
 8007b26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b2a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007c4c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007b2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b32:	4b40      	ldr	r3, [pc, #256]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b3a:	ee07 3a90 	vmov	s15, r3
 8007b3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b42:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b46:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007c44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007b62:	e043      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	ee07 3a90 	vmov	s15, r3
 8007b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b6e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007c50 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b76:	4b2f      	ldr	r3, [pc, #188]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b7e:	ee07 3a90 	vmov	s15, r3
 8007b82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b86:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b8a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007c44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ba2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007ba6:	e021      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	ee07 3a90 	vmov	s15, r3
 8007bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bb2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007c4c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007bb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bba:	4b1e      	ldr	r3, [pc, #120]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bc2:	ee07 3a90 	vmov	s15, r3
 8007bc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bca:	ed97 6a02 	vldr	s12, [r7, #8]
 8007bce:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007c44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007bd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007be6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007bea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007bec:	4b11      	ldr	r3, [pc, #68]	; (8007c34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf0:	0a5b      	lsrs	r3, r3, #9
 8007bf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	ee07 3a90 	vmov	s15, r3
 8007c00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007c04:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c10:	ee17 3a90 	vmov	r3, s15
 8007c14:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007c16:	e005      	b.n	8007c24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	61bb      	str	r3, [r7, #24]
      break;
 8007c1c:	e002      	b.n	8007c24 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007c1e:	4b07      	ldr	r3, [pc, #28]	; (8007c3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007c20:	61bb      	str	r3, [r7, #24]
      break;
 8007c22:	bf00      	nop
  }

  return sysclockfreq;
 8007c24:	69bb      	ldr	r3, [r7, #24]
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3724      	adds	r7, #36	; 0x24
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	58024400 	.word	0x58024400
 8007c38:	03d09000 	.word	0x03d09000
 8007c3c:	003d0900 	.word	0x003d0900
 8007c40:	017d7840 	.word	0x017d7840
 8007c44:	46000000 	.word	0x46000000
 8007c48:	4c742400 	.word	0x4c742400
 8007c4c:	4a742400 	.word	0x4a742400
 8007c50:	4bbebc20 	.word	0x4bbebc20

08007c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b082      	sub	sp, #8
 8007c58:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007c5a:	f7ff fe81 	bl	8007960 <HAL_RCC_GetSysClockFreq>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	4b10      	ldr	r3, [pc, #64]	; (8007ca4 <HAL_RCC_GetHCLKFreq+0x50>)
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	0a1b      	lsrs	r3, r3, #8
 8007c66:	f003 030f 	and.w	r3, r3, #15
 8007c6a:	490f      	ldr	r1, [pc, #60]	; (8007ca8 <HAL_RCC_GetHCLKFreq+0x54>)
 8007c6c:	5ccb      	ldrb	r3, [r1, r3]
 8007c6e:	f003 031f 	and.w	r3, r3, #31
 8007c72:	fa22 f303 	lsr.w	r3, r2, r3
 8007c76:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007c78:	4b0a      	ldr	r3, [pc, #40]	; (8007ca4 <HAL_RCC_GetHCLKFreq+0x50>)
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	f003 030f 	and.w	r3, r3, #15
 8007c80:	4a09      	ldr	r2, [pc, #36]	; (8007ca8 <HAL_RCC_GetHCLKFreq+0x54>)
 8007c82:	5cd3      	ldrb	r3, [r2, r3]
 8007c84:	f003 031f 	and.w	r3, r3, #31
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8007c8e:	4a07      	ldr	r2, [pc, #28]	; (8007cac <HAL_RCC_GetHCLKFreq+0x58>)
 8007c90:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007c92:	4a07      	ldr	r2, [pc, #28]	; (8007cb0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007c98:	4b04      	ldr	r3, [pc, #16]	; (8007cac <HAL_RCC_GetHCLKFreq+0x58>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3708      	adds	r7, #8
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	58024400 	.word	0x58024400
 8007ca8:	080126f4 	.word	0x080126f4
 8007cac:	24000004 	.word	0x24000004
 8007cb0:	24000000 	.word	0x24000000

08007cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007cb8:	f7ff ffcc 	bl	8007c54 <HAL_RCC_GetHCLKFreq>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	4b06      	ldr	r3, [pc, #24]	; (8007cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	091b      	lsrs	r3, r3, #4
 8007cc4:	f003 0307 	and.w	r3, r3, #7
 8007cc8:	4904      	ldr	r1, [pc, #16]	; (8007cdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8007cca:	5ccb      	ldrb	r3, [r1, r3]
 8007ccc:	f003 031f 	and.w	r3, r3, #31
 8007cd0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	58024400 	.word	0x58024400
 8007cdc:	080126f4 	.word	0x080126f4

08007ce0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	223f      	movs	r2, #63	; 0x3f
 8007cee:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007cf0:	4b1a      	ldr	r3, [pc, #104]	; (8007d5c <HAL_RCC_GetClockConfig+0x7c>)
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	f003 0207 	and.w	r2, r3, #7
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8007cfc:	4b17      	ldr	r3, [pc, #92]	; (8007d5c <HAL_RCC_GetClockConfig+0x7c>)
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8007d08:	4b14      	ldr	r3, [pc, #80]	; (8007d5c <HAL_RCC_GetClockConfig+0x7c>)
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	f003 020f 	and.w	r2, r3, #15
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8007d14:	4b11      	ldr	r3, [pc, #68]	; (8007d5c <HAL_RCC_GetClockConfig+0x7c>)
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007d20:	4b0e      	ldr	r3, [pc, #56]	; (8007d5c <HAL_RCC_GetClockConfig+0x7c>)
 8007d22:	69db      	ldr	r3, [r3, #28]
 8007d24:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007d2c:	4b0b      	ldr	r3, [pc, #44]	; (8007d5c <HAL_RCC_GetClockConfig+0x7c>)
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007d38:	4b08      	ldr	r3, [pc, #32]	; (8007d5c <HAL_RCC_GetClockConfig+0x7c>)
 8007d3a:	6a1b      	ldr	r3, [r3, #32]
 8007d3c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007d44:	4b06      	ldr	r3, [pc, #24]	; (8007d60 <HAL_RCC_GetClockConfig+0x80>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 020f 	and.w	r2, r3, #15
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	601a      	str	r2, [r3, #0]
}
 8007d50:	bf00      	nop
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr
 8007d5c:	58024400 	.word	0x58024400
 8007d60:	52002000 	.word	0x52002000

08007d64 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d68:	b0ca      	sub	sp, #296	; 0x128
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d70:	2300      	movs	r3, #0
 8007d72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d76:	2300      	movs	r3, #0
 8007d78:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d84:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8007d88:	2500      	movs	r5, #0
 8007d8a:	ea54 0305 	orrs.w	r3, r4, r5
 8007d8e:	d049      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d96:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007d9a:	d02f      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007d9c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007da0:	d828      	bhi.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007da2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007da6:	d01a      	beq.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007da8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007dac:	d822      	bhi.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d003      	beq.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007db2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007db6:	d007      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007db8:	e01c      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dba:	4bb8      	ldr	r3, [pc, #736]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbe:	4ab7      	ldr	r2, [pc, #732]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007dc4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007dc6:	e01a      	b.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007dcc:	3308      	adds	r3, #8
 8007dce:	2102      	movs	r1, #2
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f002 fb61 	bl	800a498 <RCCEx_PLL2_Config>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007ddc:	e00f      	b.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007de2:	3328      	adds	r3, #40	; 0x28
 8007de4:	2102      	movs	r1, #2
 8007de6:	4618      	mov	r0, r3
 8007de8:	f002 fc08 	bl	800a5fc <RCCEx_PLL3_Config>
 8007dec:	4603      	mov	r3, r0
 8007dee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007df2:	e004      	b.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007dfa:	e000      	b.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d10a      	bne.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007e06:	4ba5      	ldr	r3, [pc, #660]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e0a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8007e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e14:	4aa1      	ldr	r2, [pc, #644]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e16:	430b      	orrs	r3, r1
 8007e18:	6513      	str	r3, [r2, #80]	; 0x50
 8007e1a:	e003      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007e20:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8007e30:	f04f 0900 	mov.w	r9, #0
 8007e34:	ea58 0309 	orrs.w	r3, r8, r9
 8007e38:	d047      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e40:	2b04      	cmp	r3, #4
 8007e42:	d82a      	bhi.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007e44:	a201      	add	r2, pc, #4	; (adr r2, 8007e4c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4a:	bf00      	nop
 8007e4c:	08007e61 	.word	0x08007e61
 8007e50:	08007e6f 	.word	0x08007e6f
 8007e54:	08007e85 	.word	0x08007e85
 8007e58:	08007ea3 	.word	0x08007ea3
 8007e5c:	08007ea3 	.word	0x08007ea3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e60:	4b8e      	ldr	r3, [pc, #568]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e64:	4a8d      	ldr	r2, [pc, #564]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e6a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007e6c:	e01a      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e72:	3308      	adds	r3, #8
 8007e74:	2100      	movs	r1, #0
 8007e76:	4618      	mov	r0, r3
 8007e78:	f002 fb0e 	bl	800a498 <RCCEx_PLL2_Config>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007e82:	e00f      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e88:	3328      	adds	r3, #40	; 0x28
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f002 fbb5 	bl	800a5fc <RCCEx_PLL3_Config>
 8007e92:	4603      	mov	r3, r0
 8007e94:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007e98:	e004      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007ea0:	e000      	b.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007ea2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ea4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10a      	bne.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007eac:	4b7b      	ldr	r3, [pc, #492]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007eae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007eb0:	f023 0107 	bic.w	r1, r3, #7
 8007eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eba:	4a78      	ldr	r2, [pc, #480]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ebc:	430b      	orrs	r3, r1
 8007ebe:	6513      	str	r3, [r2, #80]	; 0x50
 8007ec0:	e003      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ec2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ec6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed2:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8007ed6:	f04f 0b00 	mov.w	fp, #0
 8007eda:	ea5a 030b 	orrs.w	r3, sl, fp
 8007ede:	d04c      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007eea:	d030      	beq.n	8007f4e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007eec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ef0:	d829      	bhi.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007ef2:	2bc0      	cmp	r3, #192	; 0xc0
 8007ef4:	d02d      	beq.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8007ef6:	2bc0      	cmp	r3, #192	; 0xc0
 8007ef8:	d825      	bhi.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007efa:	2b80      	cmp	r3, #128	; 0x80
 8007efc:	d018      	beq.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007efe:	2b80      	cmp	r3, #128	; 0x80
 8007f00:	d821      	bhi.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d002      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8007f06:	2b40      	cmp	r3, #64	; 0x40
 8007f08:	d007      	beq.n	8007f1a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007f0a:	e01c      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f0c:	4b63      	ldr	r3, [pc, #396]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f10:	4a62      	ldr	r2, [pc, #392]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007f18:	e01c      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f1e:	3308      	adds	r3, #8
 8007f20:	2100      	movs	r1, #0
 8007f22:	4618      	mov	r0, r3
 8007f24:	f002 fab8 	bl	800a498 <RCCEx_PLL2_Config>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007f2e:	e011      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f34:	3328      	adds	r3, #40	; 0x28
 8007f36:	2100      	movs	r1, #0
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f002 fb5f 	bl	800a5fc <RCCEx_PLL3_Config>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007f44:	e006      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007f4c:	e002      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007f4e:	bf00      	nop
 8007f50:	e000      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007f52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f54:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d10a      	bne.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007f5c:	4b4f      	ldr	r3, [pc, #316]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f60:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8007f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f6a:	4a4c      	ldr	r2, [pc, #304]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f6c:	430b      	orrs	r3, r1
 8007f6e:	6513      	str	r3, [r2, #80]	; 0x50
 8007f70:	e003      	b.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f72:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007f76:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f82:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8007f86:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007f90:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8007f94:	460b      	mov	r3, r1
 8007f96:	4313      	orrs	r3, r2
 8007f98:	d053      	beq.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f9e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007fa2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007fa6:	d035      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007fa8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007fac:	d82e      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007fae:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007fb2:	d031      	beq.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007fb4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007fb8:	d828      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007fba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007fbe:	d01a      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007fc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007fc4:	d822      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d003      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007fca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007fce:	d007      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007fd0:	e01c      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fd2:	4b32      	ldr	r3, [pc, #200]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd6:	4a31      	ldr	r2, [pc, #196]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fdc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007fde:	e01c      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fe4:	3308      	adds	r3, #8
 8007fe6:	2100      	movs	r1, #0
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f002 fa55 	bl	800a498 <RCCEx_PLL2_Config>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007ff4:	e011      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ffa:	3328      	adds	r3, #40	; 0x28
 8007ffc:	2100      	movs	r1, #0
 8007ffe:	4618      	mov	r0, r3
 8008000:	f002 fafc 	bl	800a5fc <RCCEx_PLL3_Config>
 8008004:	4603      	mov	r3, r0
 8008006:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800800a:	e006      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008012:	e002      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008014:	bf00      	nop
 8008016:	e000      	b.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008018:	bf00      	nop
    }

    if (ret == HAL_OK)
 800801a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10b      	bne.n	800803a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008022:	4b1e      	ldr	r3, [pc, #120]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008026:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800802a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800802e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008032:	4a1a      	ldr	r2, [pc, #104]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008034:	430b      	orrs	r3, r1
 8008036:	6593      	str	r3, [r2, #88]	; 0x58
 8008038:	e003      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800803a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800803e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008042:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804a:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800804e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008052:	2300      	movs	r3, #0
 8008054:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008058:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800805c:	460b      	mov	r3, r1
 800805e:	4313      	orrs	r3, r2
 8008060:	d056      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008062:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008066:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800806a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800806e:	d038      	beq.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008070:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008074:	d831      	bhi.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008076:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800807a:	d034      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800807c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008080:	d82b      	bhi.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008082:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008086:	d01d      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008088:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800808c:	d825      	bhi.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800808e:	2b00      	cmp	r3, #0
 8008090:	d006      	beq.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008092:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008096:	d00a      	beq.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008098:	e01f      	b.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800809a:	bf00      	nop
 800809c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080a0:	4ba2      	ldr	r3, [pc, #648]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80080a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a4:	4aa1      	ldr	r2, [pc, #644]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80080a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80080aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80080ac:	e01c      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80080ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080b2:	3308      	adds	r3, #8
 80080b4:	2100      	movs	r1, #0
 80080b6:	4618      	mov	r0, r3
 80080b8:	f002 f9ee 	bl	800a498 <RCCEx_PLL2_Config>
 80080bc:	4603      	mov	r3, r0
 80080be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80080c2:	e011      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80080c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080c8:	3328      	adds	r3, #40	; 0x28
 80080ca:	2100      	movs	r1, #0
 80080cc:	4618      	mov	r0, r3
 80080ce:	f002 fa95 	bl	800a5fc <RCCEx_PLL3_Config>
 80080d2:	4603      	mov	r3, r0
 80080d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80080d8:	e006      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80080e0:	e002      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80080e2:	bf00      	nop
 80080e4:	e000      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80080e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10b      	bne.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80080f0:	4b8e      	ldr	r3, [pc, #568]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80080f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080f4:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80080f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008100:	4a8a      	ldr	r2, [pc, #552]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008102:	430b      	orrs	r3, r1
 8008104:	6593      	str	r3, [r2, #88]	; 0x58
 8008106:	e003      	b.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008108:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800810c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008110:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008118:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800811c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008120:	2300      	movs	r3, #0
 8008122:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008126:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800812a:	460b      	mov	r3, r1
 800812c:	4313      	orrs	r3, r2
 800812e:	d03a      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8008130:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008136:	2b30      	cmp	r3, #48	; 0x30
 8008138:	d01f      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800813a:	2b30      	cmp	r3, #48	; 0x30
 800813c:	d819      	bhi.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800813e:	2b20      	cmp	r3, #32
 8008140:	d00c      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8008142:	2b20      	cmp	r3, #32
 8008144:	d815      	bhi.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008146:	2b00      	cmp	r3, #0
 8008148:	d019      	beq.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800814a:	2b10      	cmp	r3, #16
 800814c:	d111      	bne.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800814e:	4b77      	ldr	r3, [pc, #476]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008152:	4a76      	ldr	r2, [pc, #472]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008158:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800815a:	e011      	b.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800815c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008160:	3308      	adds	r3, #8
 8008162:	2102      	movs	r1, #2
 8008164:	4618      	mov	r0, r3
 8008166:	f002 f997 	bl	800a498 <RCCEx_PLL2_Config>
 800816a:	4603      	mov	r3, r0
 800816c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008170:	e006      	b.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008178:	e002      	b.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800817a:	bf00      	nop
 800817c:	e000      	b.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800817e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008180:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10a      	bne.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008188:	4b68      	ldr	r3, [pc, #416]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800818a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800818c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8008190:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008196:	4a65      	ldr	r2, [pc, #404]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008198:	430b      	orrs	r3, r1
 800819a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800819c:	e003      	b.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800819e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80081a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80081a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ae:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 80081b2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80081b6:	2300      	movs	r3, #0
 80081b8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80081bc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80081c0:	460b      	mov	r3, r1
 80081c2:	4313      	orrs	r3, r2
 80081c4:	d051      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80081c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80081d0:	d035      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80081d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80081d6:	d82e      	bhi.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80081d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80081dc:	d031      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80081de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80081e2:	d828      	bhi.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80081e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081e8:	d01a      	beq.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80081ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081ee:	d822      	bhi.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d003      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80081f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081f8:	d007      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80081fa:	e01c      	b.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081fc:	4b4b      	ldr	r3, [pc, #300]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008200:	4a4a      	ldr	r2, [pc, #296]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008202:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008206:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008208:	e01c      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800820a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800820e:	3308      	adds	r3, #8
 8008210:	2100      	movs	r1, #0
 8008212:	4618      	mov	r0, r3
 8008214:	f002 f940 	bl	800a498 <RCCEx_PLL2_Config>
 8008218:	4603      	mov	r3, r0
 800821a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800821e:	e011      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008220:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008224:	3328      	adds	r3, #40	; 0x28
 8008226:	2100      	movs	r1, #0
 8008228:	4618      	mov	r0, r3
 800822a:	f002 f9e7 	bl	800a5fc <RCCEx_PLL3_Config>
 800822e:	4603      	mov	r3, r0
 8008230:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008234:	e006      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800823c:	e002      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800823e:	bf00      	nop
 8008240:	e000      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008242:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008244:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008248:	2b00      	cmp	r3, #0
 800824a:	d10a      	bne.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800824c:	4b37      	ldr	r3, [pc, #220]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800824e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008250:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8008254:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008258:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800825a:	4a34      	ldr	r2, [pc, #208]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800825c:	430b      	orrs	r3, r1
 800825e:	6513      	str	r3, [r2, #80]	; 0x50
 8008260:	e003      	b.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008262:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008266:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800826a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800826e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008272:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8008276:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800827a:	2300      	movs	r3, #0
 800827c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008280:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8008284:	460b      	mov	r3, r1
 8008286:	4313      	orrs	r3, r2
 8008288:	d056      	beq.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800828a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800828e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008294:	d033      	beq.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008296:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800829a:	d82c      	bhi.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800829c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80082a0:	d02f      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80082a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80082a6:	d826      	bhi.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80082a8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80082ac:	d02b      	beq.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80082ae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80082b2:	d820      	bhi.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80082b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80082b8:	d012      	beq.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80082ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80082be:	d81a      	bhi.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d022      	beq.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80082c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082c8:	d115      	bne.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80082ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082ce:	3308      	adds	r3, #8
 80082d0:	2101      	movs	r1, #1
 80082d2:	4618      	mov	r0, r3
 80082d4:	f002 f8e0 	bl	800a498 <RCCEx_PLL2_Config>
 80082d8:	4603      	mov	r3, r0
 80082da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80082de:	e015      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80082e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082e4:	3328      	adds	r3, #40	; 0x28
 80082e6:	2101      	movs	r1, #1
 80082e8:	4618      	mov	r0, r3
 80082ea:	f002 f987 	bl	800a5fc <RCCEx_PLL3_Config>
 80082ee:	4603      	mov	r3, r0
 80082f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80082f4:	e00a      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80082fc:	e006      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80082fe:	bf00      	nop
 8008300:	e004      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008302:	bf00      	nop
 8008304:	e002      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008306:	bf00      	nop
 8008308:	e000      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800830a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800830c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008310:	2b00      	cmp	r3, #0
 8008312:	d10d      	bne.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008314:	4b05      	ldr	r3, [pc, #20]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008318:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800831c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008320:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008322:	4a02      	ldr	r2, [pc, #8]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008324:	430b      	orrs	r3, r1
 8008326:	6513      	str	r3, [r2, #80]	; 0x50
 8008328:	e006      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800832a:	bf00      	nop
 800832c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008330:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008334:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008338:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800833c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008340:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8008344:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008348:	2300      	movs	r3, #0
 800834a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800834e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8008352:	460b      	mov	r3, r1
 8008354:	4313      	orrs	r3, r2
 8008356:	d055      	beq.n	8008404 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008358:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800835c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008360:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008364:	d033      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8008366:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800836a:	d82c      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800836c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008370:	d02f      	beq.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8008372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008376:	d826      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008378:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800837c:	d02b      	beq.n	80083d6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800837e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008382:	d820      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008384:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008388:	d012      	beq.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800838a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800838e:	d81a      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008390:	2b00      	cmp	r3, #0
 8008392:	d022      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008394:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008398:	d115      	bne.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800839a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800839e:	3308      	adds	r3, #8
 80083a0:	2101      	movs	r1, #1
 80083a2:	4618      	mov	r0, r3
 80083a4:	f002 f878 	bl	800a498 <RCCEx_PLL2_Config>
 80083a8:	4603      	mov	r3, r0
 80083aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80083ae:	e015      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083b4:	3328      	adds	r3, #40	; 0x28
 80083b6:	2101      	movs	r1, #1
 80083b8:	4618      	mov	r0, r3
 80083ba:	f002 f91f 	bl	800a5fc <RCCEx_PLL3_Config>
 80083be:	4603      	mov	r3, r0
 80083c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80083c4:	e00a      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80083cc:	e006      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80083ce:	bf00      	nop
 80083d0:	e004      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80083d2:	bf00      	nop
 80083d4:	e002      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80083d6:	bf00      	nop
 80083d8:	e000      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80083da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10b      	bne.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80083e4:	4ba3      	ldr	r3, [pc, #652]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083e8:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80083ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80083f4:	4a9f      	ldr	r2, [pc, #636]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083f6:	430b      	orrs	r3, r1
 80083f8:	6593      	str	r3, [r2, #88]	; 0x58
 80083fa:	e003      	b.n	8008404 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008400:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008404:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840c:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8008410:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008414:	2300      	movs	r3, #0
 8008416:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800841a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800841e:	460b      	mov	r3, r1
 8008420:	4313      	orrs	r3, r2
 8008422:	d037      	beq.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008424:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800842a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800842e:	d00e      	beq.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8008430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008434:	d816      	bhi.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8008436:	2b00      	cmp	r3, #0
 8008438:	d018      	beq.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800843a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800843e:	d111      	bne.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008440:	4b8c      	ldr	r3, [pc, #560]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008444:	4a8b      	ldr	r2, [pc, #556]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800844a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800844c:	e00f      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800844e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008452:	3308      	adds	r3, #8
 8008454:	2101      	movs	r1, #1
 8008456:	4618      	mov	r0, r3
 8008458:	f002 f81e 	bl	800a498 <RCCEx_PLL2_Config>
 800845c:	4603      	mov	r3, r0
 800845e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008462:	e004      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800846a:	e000      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800846c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800846e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10a      	bne.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008476:	4b7f      	ldr	r3, [pc, #508]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800847a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800847e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008484:	4a7b      	ldr	r2, [pc, #492]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008486:	430b      	orrs	r3, r1
 8008488:	6513      	str	r3, [r2, #80]	; 0x50
 800848a:	e003      	b.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800848c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008490:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008494:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 80084a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80084a4:	2300      	movs	r3, #0
 80084a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80084aa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80084ae:	460b      	mov	r3, r1
 80084b0:	4313      	orrs	r3, r2
 80084b2:	d039      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80084b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80084b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084ba:	2b03      	cmp	r3, #3
 80084bc:	d81c      	bhi.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80084be:	a201      	add	r2, pc, #4	; (adr r2, 80084c4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80084c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c4:	08008501 	.word	0x08008501
 80084c8:	080084d5 	.word	0x080084d5
 80084cc:	080084e3 	.word	0x080084e3
 80084d0:	08008501 	.word	0x08008501
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084d4:	4b67      	ldr	r3, [pc, #412]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80084d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d8:	4a66      	ldr	r2, [pc, #408]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80084da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80084de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80084e0:	e00f      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80084e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80084e6:	3308      	adds	r3, #8
 80084e8:	2102      	movs	r1, #2
 80084ea:	4618      	mov	r0, r3
 80084ec:	f001 ffd4 	bl	800a498 <RCCEx_PLL2_Config>
 80084f0:	4603      	mov	r3, r0
 80084f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80084f6:	e004      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80084fe:	e000      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008502:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008506:	2b00      	cmp	r3, #0
 8008508:	d10a      	bne.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800850a:	4b5a      	ldr	r3, [pc, #360]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800850c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800850e:	f023 0103 	bic.w	r1, r3, #3
 8008512:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008516:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008518:	4a56      	ldr	r2, [pc, #344]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800851a:	430b      	orrs	r3, r1
 800851c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800851e:	e003      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008520:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008524:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008528:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800852c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008530:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8008534:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008538:	2300      	movs	r3, #0
 800853a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800853e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8008542:	460b      	mov	r3, r1
 8008544:	4313      	orrs	r3, r2
 8008546:	f000 809f 	beq.w	8008688 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800854a:	4b4b      	ldr	r3, [pc, #300]	; (8008678 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a4a      	ldr	r2, [pc, #296]	; (8008678 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008554:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008556:	f7f8 ff6d 	bl	8001434 <HAL_GetTick>
 800855a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800855e:	e00b      	b.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008560:	f7f8 ff68 	bl	8001434 <HAL_GetTick>
 8008564:	4602      	mov	r2, r0
 8008566:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	2b64      	cmp	r3, #100	; 0x64
 800856e:	d903      	bls.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008570:	2303      	movs	r3, #3
 8008572:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008576:	e005      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008578:	4b3f      	ldr	r3, [pc, #252]	; (8008678 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008580:	2b00      	cmp	r3, #0
 8008582:	d0ed      	beq.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8008584:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008588:	2b00      	cmp	r3, #0
 800858a:	d179      	bne.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800858c:	4b39      	ldr	r3, [pc, #228]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800858e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008590:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008594:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008598:	4053      	eors	r3, r2
 800859a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d015      	beq.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085a2:	4b34      	ldr	r3, [pc, #208]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085aa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80085ae:	4b31      	ldr	r3, [pc, #196]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085b2:	4a30      	ldr	r2, [pc, #192]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085b8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80085ba:	4b2e      	ldr	r3, [pc, #184]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085be:	4a2d      	ldr	r2, [pc, #180]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80085c4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80085c6:	4a2b      	ldr	r2, [pc, #172]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80085cc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80085ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80085d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80085d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085da:	d118      	bne.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085dc:	f7f8 ff2a 	bl	8001434 <HAL_GetTick>
 80085e0:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80085e4:	e00d      	b.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085e6:	f7f8 ff25 	bl	8001434 <HAL_GetTick>
 80085ea:	4602      	mov	r2, r0
 80085ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80085f0:	1ad2      	subs	r2, r2, r3
 80085f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d903      	bls.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8008600:	e005      	b.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008602:	4b1c      	ldr	r3, [pc, #112]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008606:	f003 0302 	and.w	r3, r3, #2
 800860a:	2b00      	cmp	r3, #0
 800860c:	d0eb      	beq.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800860e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008612:	2b00      	cmp	r3, #0
 8008614:	d129      	bne.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008616:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800861a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800861e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008622:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008626:	d10e      	bne.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008628:	4b12      	ldr	r3, [pc, #72]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8008630:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008634:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008638:	091a      	lsrs	r2, r3, #4
 800863a:	4b10      	ldr	r3, [pc, #64]	; (800867c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800863c:	4013      	ands	r3, r2
 800863e:	4a0d      	ldr	r2, [pc, #52]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008640:	430b      	orrs	r3, r1
 8008642:	6113      	str	r3, [r2, #16]
 8008644:	e005      	b.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8008646:	4b0b      	ldr	r3, [pc, #44]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	4a0a      	ldr	r2, [pc, #40]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800864c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008650:	6113      	str	r3, [r2, #16]
 8008652:	4b08      	ldr	r3, [pc, #32]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008654:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8008656:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800865a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800865e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008662:	4a04      	ldr	r2, [pc, #16]	; (8008674 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008664:	430b      	orrs	r3, r1
 8008666:	6713      	str	r3, [r2, #112]	; 0x70
 8008668:	e00e      	b.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800866a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800866e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8008672:	e009      	b.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008674:	58024400 	.word	0x58024400
 8008678:	58024800 	.word	0x58024800
 800867c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008680:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008684:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008688:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800868c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008690:	f002 0301 	and.w	r3, r2, #1
 8008694:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008698:	2300      	movs	r3, #0
 800869a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800869e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80086a2:	460b      	mov	r3, r1
 80086a4:	4313      	orrs	r3, r2
 80086a6:	f000 8089 	beq.w	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80086aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80086ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086b0:	2b28      	cmp	r3, #40	; 0x28
 80086b2:	d86b      	bhi.n	800878c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80086b4:	a201      	add	r2, pc, #4	; (adr r2, 80086bc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80086b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ba:	bf00      	nop
 80086bc:	08008795 	.word	0x08008795
 80086c0:	0800878d 	.word	0x0800878d
 80086c4:	0800878d 	.word	0x0800878d
 80086c8:	0800878d 	.word	0x0800878d
 80086cc:	0800878d 	.word	0x0800878d
 80086d0:	0800878d 	.word	0x0800878d
 80086d4:	0800878d 	.word	0x0800878d
 80086d8:	0800878d 	.word	0x0800878d
 80086dc:	08008761 	.word	0x08008761
 80086e0:	0800878d 	.word	0x0800878d
 80086e4:	0800878d 	.word	0x0800878d
 80086e8:	0800878d 	.word	0x0800878d
 80086ec:	0800878d 	.word	0x0800878d
 80086f0:	0800878d 	.word	0x0800878d
 80086f4:	0800878d 	.word	0x0800878d
 80086f8:	0800878d 	.word	0x0800878d
 80086fc:	08008777 	.word	0x08008777
 8008700:	0800878d 	.word	0x0800878d
 8008704:	0800878d 	.word	0x0800878d
 8008708:	0800878d 	.word	0x0800878d
 800870c:	0800878d 	.word	0x0800878d
 8008710:	0800878d 	.word	0x0800878d
 8008714:	0800878d 	.word	0x0800878d
 8008718:	0800878d 	.word	0x0800878d
 800871c:	08008795 	.word	0x08008795
 8008720:	0800878d 	.word	0x0800878d
 8008724:	0800878d 	.word	0x0800878d
 8008728:	0800878d 	.word	0x0800878d
 800872c:	0800878d 	.word	0x0800878d
 8008730:	0800878d 	.word	0x0800878d
 8008734:	0800878d 	.word	0x0800878d
 8008738:	0800878d 	.word	0x0800878d
 800873c:	08008795 	.word	0x08008795
 8008740:	0800878d 	.word	0x0800878d
 8008744:	0800878d 	.word	0x0800878d
 8008748:	0800878d 	.word	0x0800878d
 800874c:	0800878d 	.word	0x0800878d
 8008750:	0800878d 	.word	0x0800878d
 8008754:	0800878d 	.word	0x0800878d
 8008758:	0800878d 	.word	0x0800878d
 800875c:	08008795 	.word	0x08008795
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008760:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008764:	3308      	adds	r3, #8
 8008766:	2101      	movs	r1, #1
 8008768:	4618      	mov	r0, r3
 800876a:	f001 fe95 	bl	800a498 <RCCEx_PLL2_Config>
 800876e:	4603      	mov	r3, r0
 8008770:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008774:	e00f      	b.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008776:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800877a:	3328      	adds	r3, #40	; 0x28
 800877c:	2101      	movs	r1, #1
 800877e:	4618      	mov	r0, r3
 8008780:	f001 ff3c 	bl	800a5fc <RCCEx_PLL3_Config>
 8008784:	4603      	mov	r3, r0
 8008786:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800878a:	e004      	b.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008792:	e000      	b.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8008794:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008796:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800879a:	2b00      	cmp	r3, #0
 800879c:	d10a      	bne.n	80087b4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800879e:	4bbf      	ldr	r3, [pc, #764]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80087a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a2:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 80087a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80087aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087ac:	4abb      	ldr	r2, [pc, #748]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80087ae:	430b      	orrs	r3, r1
 80087b0:	6553      	str	r3, [r2, #84]	; 0x54
 80087b2:	e003      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80087b8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80087bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80087c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c4:	f002 0302 	and.w	r3, r2, #2
 80087c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80087cc:	2300      	movs	r3, #0
 80087ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80087d2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80087d6:	460b      	mov	r3, r1
 80087d8:	4313      	orrs	r3, r2
 80087da:	d041      	beq.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80087dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80087e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087e2:	2b05      	cmp	r3, #5
 80087e4:	d824      	bhi.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80087e6:	a201      	add	r2, pc, #4	; (adr r2, 80087ec <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80087e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ec:	08008839 	.word	0x08008839
 80087f0:	08008805 	.word	0x08008805
 80087f4:	0800881b 	.word	0x0800881b
 80087f8:	08008839 	.word	0x08008839
 80087fc:	08008839 	.word	0x08008839
 8008800:	08008839 	.word	0x08008839
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008804:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008808:	3308      	adds	r3, #8
 800880a:	2101      	movs	r1, #1
 800880c:	4618      	mov	r0, r3
 800880e:	f001 fe43 	bl	800a498 <RCCEx_PLL2_Config>
 8008812:	4603      	mov	r3, r0
 8008814:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008818:	e00f      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800881a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800881e:	3328      	adds	r3, #40	; 0x28
 8008820:	2101      	movs	r1, #1
 8008822:	4618      	mov	r0, r3
 8008824:	f001 feea 	bl	800a5fc <RCCEx_PLL3_Config>
 8008828:	4603      	mov	r3, r0
 800882a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800882e:	e004      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008836:	e000      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008838:	bf00      	nop
    }

    if (ret == HAL_OK)
 800883a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800883e:	2b00      	cmp	r3, #0
 8008840:	d10a      	bne.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008842:	4b96      	ldr	r3, [pc, #600]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008846:	f023 0107 	bic.w	r1, r3, #7
 800884a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800884e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008850:	4a92      	ldr	r2, [pc, #584]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008852:	430b      	orrs	r3, r1
 8008854:	6553      	str	r3, [r2, #84]	; 0x54
 8008856:	e003      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008858:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800885c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008860:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008868:	f002 0304 	and.w	r3, r2, #4
 800886c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008870:	2300      	movs	r3, #0
 8008872:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008876:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800887a:	460b      	mov	r3, r1
 800887c:	4313      	orrs	r3, r2
 800887e:	d044      	beq.n	800890a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008880:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008884:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008888:	2b05      	cmp	r3, #5
 800888a:	d825      	bhi.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800888c:	a201      	add	r2, pc, #4	; (adr r2, 8008894 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800888e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008892:	bf00      	nop
 8008894:	080088e1 	.word	0x080088e1
 8008898:	080088ad 	.word	0x080088ad
 800889c:	080088c3 	.word	0x080088c3
 80088a0:	080088e1 	.word	0x080088e1
 80088a4:	080088e1 	.word	0x080088e1
 80088a8:	080088e1 	.word	0x080088e1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80088ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088b0:	3308      	adds	r3, #8
 80088b2:	2101      	movs	r1, #1
 80088b4:	4618      	mov	r0, r3
 80088b6:	f001 fdef 	bl	800a498 <RCCEx_PLL2_Config>
 80088ba:	4603      	mov	r3, r0
 80088bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80088c0:	e00f      	b.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80088c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088c6:	3328      	adds	r3, #40	; 0x28
 80088c8:	2101      	movs	r1, #1
 80088ca:	4618      	mov	r0, r3
 80088cc:	f001 fe96 	bl	800a5fc <RCCEx_PLL3_Config>
 80088d0:	4603      	mov	r3, r0
 80088d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80088d6:	e004      	b.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80088de:	e000      	b.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80088e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d10b      	bne.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80088ea:	4b6c      	ldr	r3, [pc, #432]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80088ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088ee:	f023 0107 	bic.w	r1, r3, #7
 80088f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80088fa:	4a68      	ldr	r2, [pc, #416]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80088fc:	430b      	orrs	r3, r1
 80088fe:	6593      	str	r3, [r2, #88]	; 0x58
 8008900:	e003      	b.n	800890a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008902:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008906:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800890a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800890e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008912:	f002 0320 	and.w	r3, r2, #32
 8008916:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800891a:	2300      	movs	r3, #0
 800891c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008920:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008924:	460b      	mov	r3, r1
 8008926:	4313      	orrs	r3, r2
 8008928:	d055      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800892a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800892e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008932:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008936:	d033      	beq.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008938:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800893c:	d82c      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800893e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008942:	d02f      	beq.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8008944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008948:	d826      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800894a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800894e:	d02b      	beq.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008950:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008954:	d820      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008956:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800895a:	d012      	beq.n	8008982 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800895c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008960:	d81a      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008962:	2b00      	cmp	r3, #0
 8008964:	d022      	beq.n	80089ac <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008966:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800896a:	d115      	bne.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800896c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008970:	3308      	adds	r3, #8
 8008972:	2100      	movs	r1, #0
 8008974:	4618      	mov	r0, r3
 8008976:	f001 fd8f 	bl	800a498 <RCCEx_PLL2_Config>
 800897a:	4603      	mov	r3, r0
 800897c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008980:	e015      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008982:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008986:	3328      	adds	r3, #40	; 0x28
 8008988:	2102      	movs	r1, #2
 800898a:	4618      	mov	r0, r3
 800898c:	f001 fe36 	bl	800a5fc <RCCEx_PLL3_Config>
 8008990:	4603      	mov	r3, r0
 8008992:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008996:	e00a      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800899e:	e006      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089a0:	bf00      	nop
 80089a2:	e004      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089a4:	bf00      	nop
 80089a6:	e002      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089a8:	bf00      	nop
 80089aa:	e000      	b.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d10b      	bne.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80089b6:	4b39      	ldr	r3, [pc, #228]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80089b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089ba:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80089be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089c6:	4a35      	ldr	r2, [pc, #212]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80089c8:	430b      	orrs	r3, r1
 80089ca:	6553      	str	r3, [r2, #84]	; 0x54
 80089cc:	e003      	b.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80089d2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80089d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089de:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80089e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80089e6:	2300      	movs	r3, #0
 80089e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80089ec:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80089f0:	460b      	mov	r3, r1
 80089f2:	4313      	orrs	r3, r2
 80089f4:	d058      	beq.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80089f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80089fe:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008a02:	d033      	beq.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008a04:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008a08:	d82c      	bhi.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a0e:	d02f      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008a10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a14:	d826      	bhi.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a16:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a1a:	d02b      	beq.n	8008a74 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008a1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a20:	d820      	bhi.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a26:	d012      	beq.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008a28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a2c:	d81a      	bhi.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d022      	beq.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a36:	d115      	bne.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a3c:	3308      	adds	r3, #8
 8008a3e:	2100      	movs	r1, #0
 8008a40:	4618      	mov	r0, r3
 8008a42:	f001 fd29 	bl	800a498 <RCCEx_PLL2_Config>
 8008a46:	4603      	mov	r3, r0
 8008a48:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008a4c:	e015      	b.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a52:	3328      	adds	r3, #40	; 0x28
 8008a54:	2102      	movs	r1, #2
 8008a56:	4618      	mov	r0, r3
 8008a58:	f001 fdd0 	bl	800a5fc <RCCEx_PLL3_Config>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008a62:	e00a      	b.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008a6a:	e006      	b.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008a6c:	bf00      	nop
 8008a6e:	e004      	b.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008a70:	bf00      	nop
 8008a72:	e002      	b.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008a74:	bf00      	nop
 8008a76:	e000      	b.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008a78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a7a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d10e      	bne.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008a82:	4b06      	ldr	r3, [pc, #24]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a86:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8008a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008a92:	4a02      	ldr	r2, [pc, #8]	; (8008a9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a94:	430b      	orrs	r3, r1
 8008a96:	6593      	str	r3, [r2, #88]	; 0x58
 8008a98:	e006      	b.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008a9a:	bf00      	nop
 8008a9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008aa4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8008ab4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008ab8:	2300      	movs	r3, #0
 8008aba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008abe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8008ac2:	460b      	mov	r3, r1
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	d055      	beq.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008acc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008ad0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008ad4:	d033      	beq.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008ad6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008ada:	d82c      	bhi.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ae0:	d02f      	beq.n	8008b42 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ae6:	d826      	bhi.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008ae8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008aec:	d02b      	beq.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008aee:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008af2:	d820      	bhi.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008af4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008af8:	d012      	beq.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008afa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008afe:	d81a      	bhi.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d022      	beq.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008b04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008b08:	d115      	bne.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b0e:	3308      	adds	r3, #8
 8008b10:	2100      	movs	r1, #0
 8008b12:	4618      	mov	r0, r3
 8008b14:	f001 fcc0 	bl	800a498 <RCCEx_PLL2_Config>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008b1e:	e015      	b.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b24:	3328      	adds	r3, #40	; 0x28
 8008b26:	2102      	movs	r1, #2
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f001 fd67 	bl	800a5fc <RCCEx_PLL3_Config>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008b34:	e00a      	b.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008b3c:	e006      	b.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b3e:	bf00      	nop
 8008b40:	e004      	b.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b42:	bf00      	nop
 8008b44:	e002      	b.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b46:	bf00      	nop
 8008b48:	e000      	b.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d10b      	bne.n	8008b6c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008b54:	4ba1      	ldr	r3, [pc, #644]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b58:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8008b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008b64:	4a9d      	ldr	r2, [pc, #628]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008b66:	430b      	orrs	r3, r1
 8008b68:	6593      	str	r3, [r2, #88]	; 0x58
 8008b6a:	e003      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008b70:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7c:	f002 0308 	and.w	r3, r2, #8
 8008b80:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008b84:	2300      	movs	r3, #0
 8008b86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008b8a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4313      	orrs	r3, r2
 8008b92:	d01e      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ba0:	d10c      	bne.n	8008bbc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ba6:	3328      	adds	r3, #40	; 0x28
 8008ba8:	2102      	movs	r1, #2
 8008baa:	4618      	mov	r0, r3
 8008bac:	f001 fd26 	bl	800a5fc <RCCEx_PLL3_Config>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d002      	beq.n	8008bbc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008bbc:	4b87      	ldr	r3, [pc, #540]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bc0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008bc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008bcc:	4a83      	ldr	r2, [pc, #524]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008bce:	430b      	orrs	r3, r1
 8008bd0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bda:	f002 0310 	and.w	r3, r2, #16
 8008bde:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008be2:	2300      	movs	r3, #0
 8008be4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008be8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8008bec:	460b      	mov	r3, r1
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	d01e      	beq.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008bfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bfe:	d10c      	bne.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c04:	3328      	adds	r3, #40	; 0x28
 8008c06:	2102      	movs	r1, #2
 8008c08:	4618      	mov	r0, r3
 8008c0a:	f001 fcf7 	bl	800a5fc <RCCEx_PLL3_Config>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d002      	beq.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008c1a:	4b70      	ldr	r3, [pc, #448]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c1e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c2a:	4a6c      	ldr	r2, [pc, #432]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008c2c:	430b      	orrs	r3, r1
 8008c2e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c38:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8008c3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008c40:	2300      	movs	r3, #0
 8008c42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008c46:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8008c4a:	460b      	mov	r3, r1
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	d03e      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008c58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008c5c:	d022      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008c5e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008c62:	d81b      	bhi.n	8008c9c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d003      	beq.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c6c:	d00b      	beq.n	8008c86 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008c6e:	e015      	b.n	8008c9c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c74:	3308      	adds	r3, #8
 8008c76:	2100      	movs	r1, #0
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f001 fc0d 	bl	800a498 <RCCEx_PLL2_Config>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008c84:	e00f      	b.n	8008ca6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c8a:	3328      	adds	r3, #40	; 0x28
 8008c8c:	2102      	movs	r1, #2
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f001 fcb4 	bl	800a5fc <RCCEx_PLL3_Config>
 8008c94:	4603      	mov	r3, r0
 8008c96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008c9a:	e004      	b.n	8008ca6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008ca2:	e000      	b.n	8008ca6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d10b      	bne.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008cae:	4b4b      	ldr	r3, [pc, #300]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cb2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8008cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008cba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008cbe:	4a47      	ldr	r2, [pc, #284]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008cc0:	430b      	orrs	r3, r1
 8008cc2:	6593      	str	r3, [r2, #88]	; 0x58
 8008cc4:	e003      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008cca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8008cda:	67bb      	str	r3, [r7, #120]	; 0x78
 8008cdc:	2300      	movs	r3, #0
 8008cde:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008ce0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	d03b      	beq.n	8008d62 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cf2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008cf6:	d01f      	beq.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008cf8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008cfc:	d818      	bhi.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008cfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d02:	d003      	beq.n	8008d0c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008d04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d08:	d007      	beq.n	8008d1a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008d0a:	e011      	b.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d0c:	4b33      	ldr	r3, [pc, #204]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d10:	4a32      	ldr	r2, [pc, #200]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008d16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008d18:	e00f      	b.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d1e:	3328      	adds	r3, #40	; 0x28
 8008d20:	2101      	movs	r1, #1
 8008d22:	4618      	mov	r0, r3
 8008d24:	f001 fc6a 	bl	800a5fc <RCCEx_PLL3_Config>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008d2e:	e004      	b.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008d36:	e000      	b.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10b      	bne.n	8008d5a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008d42:	4b26      	ldr	r3, [pc, #152]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d46:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d52:	4a22      	ldr	r2, [pc, #136]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d54:	430b      	orrs	r3, r1
 8008d56:	6553      	str	r3, [r2, #84]	; 0x54
 8008d58:	e003      	b.n	8008d62 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008d5e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8008d6e:	673b      	str	r3, [r7, #112]	; 0x70
 8008d70:	2300      	movs	r3, #0
 8008d72:	677b      	str	r3, [r7, #116]	; 0x74
 8008d74:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8008d78:	460b      	mov	r3, r1
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	d034      	beq.n	8008de8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d003      	beq.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d8c:	d007      	beq.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008d8e:	e011      	b.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d90:	4b12      	ldr	r3, [pc, #72]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d94:	4a11      	ldr	r2, [pc, #68]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008d9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008d9c:	e00e      	b.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008da2:	3308      	adds	r3, #8
 8008da4:	2102      	movs	r1, #2
 8008da6:	4618      	mov	r0, r3
 8008da8:	f001 fb76 	bl	800a498 <RCCEx_PLL2_Config>
 8008dac:	4603      	mov	r3, r0
 8008dae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008db2:	e003      	b.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008db4:	2301      	movs	r3, #1
 8008db6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008dba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d10d      	bne.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008dc4:	4b05      	ldr	r3, [pc, #20]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dc8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008dd2:	4a02      	ldr	r2, [pc, #8]	; (8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dd4:	430b      	orrs	r3, r1
 8008dd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008dd8:	e006      	b.n	8008de8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008dda:	bf00      	nop
 8008ddc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008de0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008de4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8008df4:	66bb      	str	r3, [r7, #104]	; 0x68
 8008df6:	2300      	movs	r3, #0
 8008df8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008dfa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4313      	orrs	r3, r2
 8008e02:	d00c      	beq.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e08:	3328      	adds	r3, #40	; 0x28
 8008e0a:	2102      	movs	r1, #2
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f001 fbf5 	bl	800a5fc <RCCEx_PLL3_Config>
 8008e12:	4603      	mov	r3, r0
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d002      	beq.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e26:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8008e2a:	663b      	str	r3, [r7, #96]	; 0x60
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	667b      	str	r3, [r7, #100]	; 0x64
 8008e30:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8008e34:	460b      	mov	r3, r1
 8008e36:	4313      	orrs	r3, r2
 8008e38:	d038      	beq.n	8008eac <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e46:	d018      	beq.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008e48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e4c:	d811      	bhi.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008e4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e52:	d014      	beq.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008e54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e58:	d80b      	bhi.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d011      	beq.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e62:	d106      	bne.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e64:	4bc3      	ldr	r3, [pc, #780]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e68:	4ac2      	ldr	r2, [pc, #776]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008e6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e6e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008e70:	e008      	b.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008e78:	e004      	b.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008e7a:	bf00      	nop
 8008e7c:	e002      	b.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008e7e:	bf00      	nop
 8008e80:	e000      	b.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008e82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e84:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10b      	bne.n	8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008e8c:	4bb9      	ldr	r3, [pc, #740]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e90:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e9c:	4ab5      	ldr	r2, [pc, #724]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008e9e:	430b      	orrs	r3, r1
 8008ea0:	6553      	str	r3, [r2, #84]	; 0x54
 8008ea2:	e003      	b.n	8008eac <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ea4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008ea8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb4:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8008eb8:	65bb      	str	r3, [r7, #88]	; 0x58
 8008eba:	2300      	movs	r3, #0
 8008ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ebe:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	d009      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008ec8:	4baa      	ldr	r3, [pc, #680]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ecc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ed6:	4aa7      	ldr	r2, [pc, #668]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ed8:	430b      	orrs	r3, r1
 8008eda:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee4:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8008ee8:	653b      	str	r3, [r7, #80]	; 0x50
 8008eea:	2300      	movs	r3, #0
 8008eec:	657b      	str	r3, [r7, #84]	; 0x54
 8008eee:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	d00a      	beq.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008ef8:	4b9e      	ldr	r3, [pc, #632]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008efa:	691b      	ldr	r3, [r3, #16]
 8008efc:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8008f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f04:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008f08:	4a9a      	ldr	r2, [pc, #616]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f0a:	430b      	orrs	r3, r1
 8008f0c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f16:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8008f1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f20:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8008f24:	460b      	mov	r3, r1
 8008f26:	4313      	orrs	r3, r2
 8008f28:	d009      	beq.n	8008f3e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008f2a:	4b92      	ldr	r3, [pc, #584]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f2e:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8008f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f38:	4a8e      	ldr	r2, [pc, #568]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f3a:	430b      	orrs	r3, r1
 8008f3c:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f46:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8008f4a:	643b      	str	r3, [r7, #64]	; 0x40
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	647b      	str	r3, [r7, #68]	; 0x44
 8008f50:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8008f54:	460b      	mov	r3, r1
 8008f56:	4313      	orrs	r3, r2
 8008f58:	d00e      	beq.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008f5a:	4b86      	ldr	r3, [pc, #536]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	4a85      	ldr	r2, [pc, #532]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f64:	6113      	str	r3, [r2, #16]
 8008f66:	4b83      	ldr	r3, [pc, #524]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f68:	6919      	ldr	r1, [r3, #16]
 8008f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f6e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8008f72:	4a80      	ldr	r2, [pc, #512]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f74:	430b      	orrs	r3, r1
 8008f76:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f80:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8008f84:	63bb      	str	r3, [r7, #56]	; 0x38
 8008f86:	2300      	movs	r3, #0
 8008f88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f8a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8008f8e:	460b      	mov	r3, r1
 8008f90:	4313      	orrs	r3, r2
 8008f92:	d009      	beq.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008f94:	4b77      	ldr	r3, [pc, #476]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f98:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8008f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fa2:	4a74      	ldr	r2, [pc, #464]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fa4:	430b      	orrs	r3, r1
 8008fa6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fb0:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8008fb4:	633b      	str	r3, [r7, #48]	; 0x30
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	637b      	str	r3, [r7, #52]	; 0x34
 8008fba:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8008fbe:	460b      	mov	r3, r1
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	d00a      	beq.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008fc4:	4b6b      	ldr	r3, [pc, #428]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fc8:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8008fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008fd4:	4a67      	ldr	r2, [pc, #412]	; (8009174 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fd6:	430b      	orrs	r3, r1
 8008fd8:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe2:	2100      	movs	r1, #0
 8008fe4:	62b9      	str	r1, [r7, #40]	; 0x28
 8008fe6:	f003 0301 	and.w	r3, r3, #1
 8008fea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fec:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	d011      	beq.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ffa:	3308      	adds	r3, #8
 8008ffc:	2100      	movs	r1, #0
 8008ffe:	4618      	mov	r0, r3
 8009000:	f001 fa4a 	bl	800a498 <RCCEx_PLL2_Config>
 8009004:	4603      	mov	r3, r0
 8009006:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800900a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800900e:	2b00      	cmp	r3, #0
 8009010:	d003      	beq.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009012:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009016:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800901a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800901e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009022:	2100      	movs	r1, #0
 8009024:	6239      	str	r1, [r7, #32]
 8009026:	f003 0302 	and.w	r3, r3, #2
 800902a:	627b      	str	r3, [r7, #36]	; 0x24
 800902c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009030:	460b      	mov	r3, r1
 8009032:	4313      	orrs	r3, r2
 8009034:	d011      	beq.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009036:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800903a:	3308      	adds	r3, #8
 800903c:	2101      	movs	r1, #1
 800903e:	4618      	mov	r0, r3
 8009040:	f001 fa2a 	bl	800a498 <RCCEx_PLL2_Config>
 8009044:	4603      	mov	r3, r0
 8009046:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800904a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800904e:	2b00      	cmp	r3, #0
 8009050:	d003      	beq.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009052:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009056:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800905a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800905e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009062:	2100      	movs	r1, #0
 8009064:	61b9      	str	r1, [r7, #24]
 8009066:	f003 0304 	and.w	r3, r3, #4
 800906a:	61fb      	str	r3, [r7, #28]
 800906c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009070:	460b      	mov	r3, r1
 8009072:	4313      	orrs	r3, r2
 8009074:	d011      	beq.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009076:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800907a:	3308      	adds	r3, #8
 800907c:	2102      	movs	r1, #2
 800907e:	4618      	mov	r0, r3
 8009080:	f001 fa0a 	bl	800a498 <RCCEx_PLL2_Config>
 8009084:	4603      	mov	r3, r0
 8009086:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800908a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800908e:	2b00      	cmp	r3, #0
 8009090:	d003      	beq.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009092:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009096:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800909a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800909e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a2:	2100      	movs	r1, #0
 80090a4:	6139      	str	r1, [r7, #16]
 80090a6:	f003 0308 	and.w	r3, r3, #8
 80090aa:	617b      	str	r3, [r7, #20]
 80090ac:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80090b0:	460b      	mov	r3, r1
 80090b2:	4313      	orrs	r3, r2
 80090b4:	d011      	beq.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090ba:	3328      	adds	r3, #40	; 0x28
 80090bc:	2100      	movs	r1, #0
 80090be:	4618      	mov	r0, r3
 80090c0:	f001 fa9c 	bl	800a5fc <RCCEx_PLL3_Config>
 80090c4:	4603      	mov	r3, r0
 80090c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80090ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d003      	beq.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80090d6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80090da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e2:	2100      	movs	r1, #0
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	f003 0310 	and.w	r3, r3, #16
 80090ea:	60fb      	str	r3, [r7, #12]
 80090ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80090f0:	460b      	mov	r3, r1
 80090f2:	4313      	orrs	r3, r2
 80090f4:	d011      	beq.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80090f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090fa:	3328      	adds	r3, #40	; 0x28
 80090fc:	2101      	movs	r1, #1
 80090fe:	4618      	mov	r0, r3
 8009100:	f001 fa7c 	bl	800a5fc <RCCEx_PLL3_Config>
 8009104:	4603      	mov	r3, r0
 8009106:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800910a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800910e:	2b00      	cmp	r3, #0
 8009110:	d003      	beq.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009112:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009116:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800911a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800911e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009122:	2100      	movs	r1, #0
 8009124:	6039      	str	r1, [r7, #0]
 8009126:	f003 0320 	and.w	r3, r3, #32
 800912a:	607b      	str	r3, [r7, #4]
 800912c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009130:	460b      	mov	r3, r1
 8009132:	4313      	orrs	r3, r2
 8009134:	d011      	beq.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009136:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800913a:	3328      	adds	r3, #40	; 0x28
 800913c:	2102      	movs	r1, #2
 800913e:	4618      	mov	r0, r3
 8009140:	f001 fa5c 	bl	800a5fc <RCCEx_PLL3_Config>
 8009144:	4603      	mov	r3, r0
 8009146:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800914a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800914e:	2b00      	cmp	r3, #0
 8009150:	d003      	beq.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009152:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009156:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800915a:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800915e:	2b00      	cmp	r3, #0
 8009160:	d101      	bne.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8009162:	2300      	movs	r3, #0
 8009164:	e000      	b.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8009166:	2301      	movs	r3, #1
}
 8009168:	4618      	mov	r0, r3
 800916a:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800916e:	46bd      	mov	sp, r7
 8009170:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009174:	58024400 	.word	0x58024400

08009178 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b090      	sub	sp, #64	; 0x40
 800917c:	af00      	add	r7, sp, #0
 800917e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009182:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009186:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800918a:	430b      	orrs	r3, r1
 800918c:	f040 8094 	bne.w	80092b8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009190:	4b9e      	ldr	r3, [pc, #632]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009192:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009194:	f003 0307 	and.w	r3, r3, #7
 8009198:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800919a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919c:	2b04      	cmp	r3, #4
 800919e:	f200 8087 	bhi.w	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80091a2:	a201      	add	r2, pc, #4	; (adr r2, 80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80091a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091a8:	080091bd 	.word	0x080091bd
 80091ac:	080091e5 	.word	0x080091e5
 80091b0:	0800920d 	.word	0x0800920d
 80091b4:	080092a9 	.word	0x080092a9
 80091b8:	08009235 	.word	0x08009235
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80091bc:	4b93      	ldr	r3, [pc, #588]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80091c8:	d108      	bne.n	80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091ce:	4618      	mov	r0, r3
 80091d0:	f001 f810 	bl	800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80091d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091d8:	f000 bd45 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80091dc:	2300      	movs	r3, #0
 80091de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80091e0:	f000 bd41 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091e4:	4b89      	ldr	r3, [pc, #548]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80091f0:	d108      	bne.n	8009204 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091f2:	f107 0318 	add.w	r3, r7, #24
 80091f6:	4618      	mov	r0, r3
 80091f8:	f000 fd54 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009200:	f000 bd31 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009204:	2300      	movs	r3, #0
 8009206:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009208:	f000 bd2d 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800920c:	4b7f      	ldr	r3, [pc, #508]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009214:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009218:	d108      	bne.n	800922c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800921a:	f107 030c 	add.w	r3, r7, #12
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fe94 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009228:	f000 bd1d 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800922c:	2300      	movs	r3, #0
 800922e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009230:	f000 bd19 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009234:	4b75      	ldr	r3, [pc, #468]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009238:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800923c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800923e:	4b73      	ldr	r3, [pc, #460]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f003 0304 	and.w	r3, r3, #4
 8009246:	2b04      	cmp	r3, #4
 8009248:	d10c      	bne.n	8009264 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800924a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800924c:	2b00      	cmp	r3, #0
 800924e:	d109      	bne.n	8009264 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009250:	4b6e      	ldr	r3, [pc, #440]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	08db      	lsrs	r3, r3, #3
 8009256:	f003 0303 	and.w	r3, r3, #3
 800925a:	4a6d      	ldr	r2, [pc, #436]	; (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800925c:	fa22 f303 	lsr.w	r3, r2, r3
 8009260:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009262:	e01f      	b.n	80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009264:	4b69      	ldr	r3, [pc, #420]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800926c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009270:	d106      	bne.n	8009280 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8009272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009274:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009278:	d102      	bne.n	8009280 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800927a:	4b66      	ldr	r3, [pc, #408]	; (8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800927c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800927e:	e011      	b.n	80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009280:	4b62      	ldr	r3, [pc, #392]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009288:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800928c:	d106      	bne.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800928e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009290:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009294:	d102      	bne.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009296:	4b60      	ldr	r3, [pc, #384]	; (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009298:	63fb      	str	r3, [r7, #60]	; 0x3c
 800929a:	e003      	b.n	80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800929c:	2300      	movs	r3, #0
 800929e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80092a0:	f000 bce1 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80092a4:	f000 bcdf 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80092a8:	4b5c      	ldr	r3, [pc, #368]	; (800941c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80092aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80092ac:	f000 bcdb 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80092b0:	2300      	movs	r3, #0
 80092b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80092b4:	f000 bcd7 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80092b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092bc:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 80092c0:	430b      	orrs	r3, r1
 80092c2:	f040 80ad 	bne.w	8009420 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80092c6:	4b51      	ldr	r3, [pc, #324]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80092c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092ca:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80092ce:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80092d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092d6:	d056      	beq.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80092d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092de:	f200 8090 	bhi.w	8009402 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80092e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e4:	2bc0      	cmp	r3, #192	; 0xc0
 80092e6:	f000 8088 	beq.w	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80092ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ec:	2bc0      	cmp	r3, #192	; 0xc0
 80092ee:	f200 8088 	bhi.w	8009402 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	2b80      	cmp	r3, #128	; 0x80
 80092f6:	d032      	beq.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80092f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fa:	2b80      	cmp	r3, #128	; 0x80
 80092fc:	f200 8081 	bhi.w	8009402 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009302:	2b00      	cmp	r3, #0
 8009304:	d003      	beq.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8009306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009308:	2b40      	cmp	r3, #64	; 0x40
 800930a:	d014      	beq.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800930c:	e079      	b.n	8009402 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800930e:	4b3f      	ldr	r3, [pc, #252]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009316:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800931a:	d108      	bne.n	800932e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800931c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009320:	4618      	mov	r0, r3
 8009322:	f000 ff67 	bl	800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009328:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800932a:	f000 bc9c 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800932e:	2300      	movs	r3, #0
 8009330:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009332:	f000 bc98 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009336:	4b35      	ldr	r3, [pc, #212]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800933e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009342:	d108      	bne.n	8009356 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009344:	f107 0318 	add.w	r3, r7, #24
 8009348:	4618      	mov	r0, r3
 800934a:	f000 fcab 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009352:	f000 bc88 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009356:	2300      	movs	r3, #0
 8009358:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800935a:	f000 bc84 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800935e:	4b2b      	ldr	r3, [pc, #172]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800936a:	d108      	bne.n	800937e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800936c:	f107 030c 	add.w	r3, r7, #12
 8009370:	4618      	mov	r0, r3
 8009372:	f000 fdeb 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800937a:	f000 bc74 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800937e:	2300      	movs	r3, #0
 8009380:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009382:	f000 bc70 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009386:	4b21      	ldr	r3, [pc, #132]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800938a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800938e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009390:	4b1e      	ldr	r3, [pc, #120]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f003 0304 	and.w	r3, r3, #4
 8009398:	2b04      	cmp	r3, #4
 800939a:	d10c      	bne.n	80093b6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800939c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d109      	bne.n	80093b6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093a2:	4b1a      	ldr	r3, [pc, #104]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	08db      	lsrs	r3, r3, #3
 80093a8:	f003 0303 	and.w	r3, r3, #3
 80093ac:	4a18      	ldr	r2, [pc, #96]	; (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80093ae:	fa22 f303 	lsr.w	r3, r2, r3
 80093b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093b4:	e01f      	b.n	80093f6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80093b6:	4b15      	ldr	r3, [pc, #84]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093c2:	d106      	bne.n	80093d2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80093c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093ca:	d102      	bne.n	80093d2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80093cc:	4b11      	ldr	r3, [pc, #68]	; (8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80093ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093d0:	e011      	b.n	80093f6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80093d2:	4b0e      	ldr	r3, [pc, #56]	; (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80093de:	d106      	bne.n	80093ee <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80093e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093e6:	d102      	bne.n	80093ee <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80093e8:	4b0b      	ldr	r3, [pc, #44]	; (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80093ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093ec:	e003      	b.n	80093f6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80093ee:	2300      	movs	r3, #0
 80093f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80093f2:	f000 bc38 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80093f6:	f000 bc36 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80093fa:	4b08      	ldr	r3, [pc, #32]	; (800941c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80093fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80093fe:	f000 bc32 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009402:	2300      	movs	r3, #0
 8009404:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009406:	f000 bc2e 	b.w	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800940a:	bf00      	nop
 800940c:	58024400 	.word	0x58024400
 8009410:	03d09000 	.word	0x03d09000
 8009414:	003d0900 	.word	0x003d0900
 8009418:	017d7840 	.word	0x017d7840
 800941c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009420:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009424:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8009428:	430b      	orrs	r3, r1
 800942a:	f040 809c 	bne.w	8009566 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800942e:	4b9e      	ldr	r3, [pc, #632]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009432:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8009436:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8009438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800943e:	d054      	beq.n	80094ea <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8009440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009442:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009446:	f200 808b 	bhi.w	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800944a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009450:	f000 8083 	beq.w	800955a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8009454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009456:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800945a:	f200 8081 	bhi.w	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800945e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009460:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009464:	d02f      	beq.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8009466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009468:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800946c:	d878      	bhi.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800946e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009470:	2b00      	cmp	r3, #0
 8009472:	d004      	beq.n	800947e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8009474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009476:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800947a:	d012      	beq.n	80094a2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800947c:	e070      	b.n	8009560 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800947e:	4b8a      	ldr	r3, [pc, #552]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009486:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800948a:	d107      	bne.n	800949c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800948c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009490:	4618      	mov	r0, r3
 8009492:	f000 feaf 	bl	800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009498:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800949a:	e3e4      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800949c:	2300      	movs	r3, #0
 800949e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80094a0:	e3e1      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80094a2:	4b81      	ldr	r3, [pc, #516]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80094ae:	d107      	bne.n	80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094b0:	f107 0318 	add.w	r3, r7, #24
 80094b4:	4618      	mov	r0, r3
 80094b6:	f000 fbf5 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094be:	e3d2      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094c0:	2300      	movs	r3, #0
 80094c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80094c4:	e3cf      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80094c6:	4b78      	ldr	r3, [pc, #480]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80094ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80094d2:	d107      	bne.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094d4:	f107 030c 	add.w	r3, r7, #12
 80094d8:	4618      	mov	r0, r3
 80094da:	f000 fd37 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094e2:	e3c0      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094e4:	2300      	movs	r3, #0
 80094e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80094e8:	e3bd      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80094ea:	4b6f      	ldr	r3, [pc, #444]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80094f2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094f4:	4b6c      	ldr	r3, [pc, #432]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f003 0304 	and.w	r3, r3, #4
 80094fc:	2b04      	cmp	r3, #4
 80094fe:	d10c      	bne.n	800951a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009502:	2b00      	cmp	r3, #0
 8009504:	d109      	bne.n	800951a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009506:	4b68      	ldr	r3, [pc, #416]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	08db      	lsrs	r3, r3, #3
 800950c:	f003 0303 	and.w	r3, r3, #3
 8009510:	4a66      	ldr	r2, [pc, #408]	; (80096ac <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009512:	fa22 f303 	lsr.w	r3, r2, r3
 8009516:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009518:	e01e      	b.n	8009558 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800951a:	4b63      	ldr	r3, [pc, #396]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009522:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009526:	d106      	bne.n	8009536 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800952a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800952e:	d102      	bne.n	8009536 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009530:	4b5f      	ldr	r3, [pc, #380]	; (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009532:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009534:	e010      	b.n	8009558 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009536:	4b5c      	ldr	r3, [pc, #368]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800953e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009542:	d106      	bne.n	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8009544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009546:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800954a:	d102      	bne.n	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800954c:	4b59      	ldr	r3, [pc, #356]	; (80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800954e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009550:	e002      	b.n	8009558 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009552:	2300      	movs	r3, #0
 8009554:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8009556:	e386      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009558:	e385      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800955a:	4b57      	ldr	r3, [pc, #348]	; (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800955c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800955e:	e382      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009560:	2300      	movs	r3, #0
 8009562:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009564:	e37f      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009566:	e9d7 2300 	ldrd	r2, r3, [r7]
 800956a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800956e:	430b      	orrs	r3, r1
 8009570:	f040 80a7 	bne.w	80096c2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009574:	4b4c      	ldr	r3, [pc, #304]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009578:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800957c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800957e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009580:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009584:	d055      	beq.n	8009632 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8009586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009588:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800958c:	f200 8096 	bhi.w	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009592:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009596:	f000 8084 	beq.w	80096a2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800959a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80095a0:	f200 808c 	bhi.w	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80095a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095aa:	d030      	beq.n	800960e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80095ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095b2:	f200 8083 	bhi.w	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80095b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d004      	beq.n	80095c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80095bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80095c2:	d012      	beq.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80095c4:	e07a      	b.n	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80095c6:	4b38      	ldr	r3, [pc, #224]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095d2:	d107      	bne.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80095d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80095d8:	4618      	mov	r0, r3
 80095da:	f000 fe0b 	bl	800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80095de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80095e2:	e340      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80095e4:	2300      	movs	r3, #0
 80095e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80095e8:	e33d      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095ea:	4b2f      	ldr	r3, [pc, #188]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80095f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80095f6:	d107      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095f8:	f107 0318 	add.w	r3, r7, #24
 80095fc:	4618      	mov	r0, r3
 80095fe:	f000 fb51 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009606:	e32e      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009608:	2300      	movs	r3, #0
 800960a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800960c:	e32b      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800960e:	4b26      	ldr	r3, [pc, #152]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009616:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800961a:	d107      	bne.n	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800961c:	f107 030c 	add.w	r3, r7, #12
 8009620:	4618      	mov	r0, r3
 8009622:	f000 fc93 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800962a:	e31c      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800962c:	2300      	movs	r3, #0
 800962e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009630:	e319      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009632:	4b1d      	ldr	r3, [pc, #116]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009636:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800963a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800963c:	4b1a      	ldr	r3, [pc, #104]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 0304 	and.w	r3, r3, #4
 8009644:	2b04      	cmp	r3, #4
 8009646:	d10c      	bne.n	8009662 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8009648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800964a:	2b00      	cmp	r3, #0
 800964c:	d109      	bne.n	8009662 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800964e:	4b16      	ldr	r3, [pc, #88]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	08db      	lsrs	r3, r3, #3
 8009654:	f003 0303 	and.w	r3, r3, #3
 8009658:	4a14      	ldr	r2, [pc, #80]	; (80096ac <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800965a:	fa22 f303 	lsr.w	r3, r2, r3
 800965e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009660:	e01e      	b.n	80096a0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009662:	4b11      	ldr	r3, [pc, #68]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800966a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800966e:	d106      	bne.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8009670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009676:	d102      	bne.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009678:	4b0d      	ldr	r3, [pc, #52]	; (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800967a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800967c:	e010      	b.n	80096a0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800967e:	4b0a      	ldr	r3, [pc, #40]	; (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009686:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800968a:	d106      	bne.n	800969a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800968c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800968e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009692:	d102      	bne.n	800969a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009694:	4b07      	ldr	r3, [pc, #28]	; (80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009696:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009698:	e002      	b.n	80096a0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800969a:	2300      	movs	r3, #0
 800969c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800969e:	e2e2      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80096a0:	e2e1      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80096a2:	4b05      	ldr	r3, [pc, #20]	; (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80096a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80096a6:	e2de      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80096a8:	58024400 	.word	0x58024400
 80096ac:	03d09000 	.word	0x03d09000
 80096b0:	003d0900 	.word	0x003d0900
 80096b4:	017d7840 	.word	0x017d7840
 80096b8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80096bc:	2300      	movs	r3, #0
 80096be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80096c0:	e2d1      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80096c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096c6:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 80096ca:	430b      	orrs	r3, r1
 80096cc:	f040 809c 	bne.w	8009808 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80096d0:	4b93      	ldr	r3, [pc, #588]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80096d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096d4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80096d8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80096da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096e0:	d054      	beq.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80096e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096e8:	f200 808b 	bhi.w	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80096ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80096f2:	f000 8083 	beq.w	80097fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80096f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80096fc:	f200 8081 	bhi.w	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009702:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009706:	d02f      	beq.n	8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800970a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800970e:	d878      	bhi.n	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009712:	2b00      	cmp	r3, #0
 8009714:	d004      	beq.n	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800971c:	d012      	beq.n	8009744 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800971e:	e070      	b.n	8009802 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009720:	4b7f      	ldr	r3, [pc, #508]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009728:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800972c:	d107      	bne.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800972e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009732:	4618      	mov	r0, r3
 8009734:	f000 fd5e 	bl	800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800973c:	e293      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800973e:	2300      	movs	r3, #0
 8009740:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009742:	e290      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009744:	4b76      	ldr	r3, [pc, #472]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800974c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009750:	d107      	bne.n	8009762 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009752:	f107 0318 	add.w	r3, r7, #24
 8009756:	4618      	mov	r0, r3
 8009758:	f000 faa4 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800975c:	69bb      	ldr	r3, [r7, #24]
 800975e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009760:	e281      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009762:	2300      	movs	r3, #0
 8009764:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009766:	e27e      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009768:	4b6d      	ldr	r3, [pc, #436]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009770:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009774:	d107      	bne.n	8009786 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009776:	f107 030c 	add.w	r3, r7, #12
 800977a:	4618      	mov	r0, r3
 800977c:	f000 fbe6 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009784:	e26f      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009786:	2300      	movs	r3, #0
 8009788:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800978a:	e26c      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800978c:	4b64      	ldr	r3, [pc, #400]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800978e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009790:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009794:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009796:	4b62      	ldr	r3, [pc, #392]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f003 0304 	and.w	r3, r3, #4
 800979e:	2b04      	cmp	r3, #4
 80097a0:	d10c      	bne.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80097a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d109      	bne.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097a8:	4b5d      	ldr	r3, [pc, #372]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	08db      	lsrs	r3, r3, #3
 80097ae:	f003 0303 	and.w	r3, r3, #3
 80097b2:	4a5c      	ldr	r2, [pc, #368]	; (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80097b4:	fa22 f303 	lsr.w	r3, r2, r3
 80097b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097ba:	e01e      	b.n	80097fa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80097bc:	4b58      	ldr	r3, [pc, #352]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097c8:	d106      	bne.n	80097d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80097ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097d0:	d102      	bne.n	80097d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80097d2:	4b55      	ldr	r3, [pc, #340]	; (8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80097d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097d6:	e010      	b.n	80097fa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80097d8:	4b51      	ldr	r3, [pc, #324]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097e4:	d106      	bne.n	80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80097e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097ec:	d102      	bne.n	80097f4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80097ee:	4b4f      	ldr	r3, [pc, #316]	; (800992c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80097f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097f2:	e002      	b.n	80097fa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80097f4:	2300      	movs	r3, #0
 80097f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80097f8:	e235      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80097fa:	e234      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80097fc:	4b4c      	ldr	r3, [pc, #304]	; (8009930 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80097fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009800:	e231      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009802:	2300      	movs	r3, #0
 8009804:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009806:	e22e      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009808:	e9d7 2300 	ldrd	r2, r3, [r7]
 800980c:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8009810:	430b      	orrs	r3, r1
 8009812:	f040 808f 	bne.w	8009934 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009816:	4b42      	ldr	r3, [pc, #264]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800981a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800981e:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8009820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009822:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009826:	d06b      	beq.n	8009900 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800982a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800982e:	d874      	bhi.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009832:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009836:	d056      	beq.n	80098e6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8009838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800983a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800983e:	d86c      	bhi.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009842:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009846:	d03b      	beq.n	80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800984a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800984e:	d864      	bhi.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009852:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009856:	d021      	beq.n	800989c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800985e:	d85c      	bhi.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009862:	2b00      	cmp	r3, #0
 8009864:	d004      	beq.n	8009870 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8009866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800986c:	d004      	beq.n	8009878 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800986e:	e054      	b.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009870:	f7fe fa20 	bl	8007cb4 <HAL_RCC_GetPCLK1Freq>
 8009874:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009876:	e1f6      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009878:	4b29      	ldr	r3, [pc, #164]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009880:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009884:	d107      	bne.n	8009896 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009886:	f107 0318 	add.w	r3, r7, #24
 800988a:	4618      	mov	r0, r3
 800988c:	f000 fa0a 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009894:	e1e7      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009896:	2300      	movs	r3, #0
 8009898:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800989a:	e1e4      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800989c:	4b20      	ldr	r3, [pc, #128]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80098a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098a8:	d107      	bne.n	80098ba <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098aa:	f107 030c 	add.w	r3, r7, #12
 80098ae:	4618      	mov	r0, r3
 80098b0:	f000 fb4c 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098b8:	e1d5      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098ba:	2300      	movs	r3, #0
 80098bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098be:	e1d2      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80098c0:	4b17      	ldr	r3, [pc, #92]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f003 0304 	and.w	r3, r3, #4
 80098c8:	2b04      	cmp	r3, #4
 80098ca:	d109      	bne.n	80098e0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80098cc:	4b14      	ldr	r3, [pc, #80]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	08db      	lsrs	r3, r3, #3
 80098d2:	f003 0303 	and.w	r3, r3, #3
 80098d6:	4a13      	ldr	r2, [pc, #76]	; (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80098d8:	fa22 f303 	lsr.w	r3, r2, r3
 80098dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098de:	e1c2      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098e0:	2300      	movs	r3, #0
 80098e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098e4:	e1bf      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80098e6:	4b0e      	ldr	r3, [pc, #56]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098f2:	d102      	bne.n	80098fa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80098f4:	4b0c      	ldr	r3, [pc, #48]	; (8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80098f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098f8:	e1b5      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098fa:	2300      	movs	r3, #0
 80098fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098fe:	e1b2      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009900:	4b07      	ldr	r3, [pc, #28]	; (8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009908:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800990c:	d102      	bne.n	8009914 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800990e:	4b07      	ldr	r3, [pc, #28]	; (800992c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009910:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009912:	e1a8      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009914:	2300      	movs	r3, #0
 8009916:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009918:	e1a5      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800991a:	2300      	movs	r3, #0
 800991c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800991e:	e1a2      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009920:	58024400 	.word	0x58024400
 8009924:	03d09000 	.word	0x03d09000
 8009928:	003d0900 	.word	0x003d0900
 800992c:	017d7840 	.word	0x017d7840
 8009930:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009934:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009938:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800993c:	430b      	orrs	r3, r1
 800993e:	d173      	bne.n	8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009940:	4b9c      	ldr	r3, [pc, #624]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009944:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009948:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800994a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800994c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009950:	d02f      	beq.n	80099b2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009954:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009958:	d863      	bhi.n	8009a22 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800995a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995c:	2b00      	cmp	r3, #0
 800995e:	d004      	beq.n	800996a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8009960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009966:	d012      	beq.n	800998e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009968:	e05b      	b.n	8009a22 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800996a:	4b92      	ldr	r3, [pc, #584]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009972:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009976:	d107      	bne.n	8009988 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009978:	f107 0318 	add.w	r3, r7, #24
 800997c:	4618      	mov	r0, r3
 800997e:	f000 f991 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009986:	e16e      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009988:	2300      	movs	r3, #0
 800998a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800998c:	e16b      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800998e:	4b89      	ldr	r3, [pc, #548]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009996:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800999a:	d107      	bne.n	80099ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800999c:	f107 030c 	add.w	r3, r7, #12
 80099a0:	4618      	mov	r0, r3
 80099a2:	f000 fad3 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099aa:	e15c      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80099ac:	2300      	movs	r3, #0
 80099ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80099b0:	e159      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80099b2:	4b80      	ldr	r3, [pc, #512]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80099b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80099ba:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80099bc:	4b7d      	ldr	r3, [pc, #500]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f003 0304 	and.w	r3, r3, #4
 80099c4:	2b04      	cmp	r3, #4
 80099c6:	d10c      	bne.n	80099e2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80099c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d109      	bne.n	80099e2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80099ce:	4b79      	ldr	r3, [pc, #484]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	08db      	lsrs	r3, r3, #3
 80099d4:	f003 0303 	and.w	r3, r3, #3
 80099d8:	4a77      	ldr	r2, [pc, #476]	; (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80099da:	fa22 f303 	lsr.w	r3, r2, r3
 80099de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099e0:	e01e      	b.n	8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80099e2:	4b74      	ldr	r3, [pc, #464]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099ee:	d106      	bne.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80099f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099f6:	d102      	bne.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80099f8:	4b70      	ldr	r3, [pc, #448]	; (8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80099fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099fc:	e010      	b.n	8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80099fe:	4b6d      	ldr	r3, [pc, #436]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a06:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a0a:	d106      	bne.n	8009a1a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8009a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a12:	d102      	bne.n	8009a1a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009a14:	4b6a      	ldr	r3, [pc, #424]	; (8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009a16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a18:	e002      	b.n	8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8009a1e:	e122      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009a20:	e121      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009a22:	2300      	movs	r3, #0
 8009a24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a26:	e11e      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009a28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a2c:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8009a30:	430b      	orrs	r3, r1
 8009a32:	d133      	bne.n	8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009a34:	4b5f      	ldr	r3, [pc, #380]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009a3c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8009a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d004      	beq.n	8009a4e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8009a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a4a:	d012      	beq.n	8009a72 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8009a4c:	e023      	b.n	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009a4e:	4b59      	ldr	r3, [pc, #356]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009a5a:	d107      	bne.n	8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009a5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a60:	4618      	mov	r0, r3
 8009a62:	f000 fbc7 	bl	800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a68:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a6a:	e0fc      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a70:	e0f9      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a72:	4b50      	ldr	r3, [pc, #320]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009a7e:	d107      	bne.n	8009a90 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a80:	f107 0318 	add.w	r3, r7, #24
 8009a84:	4618      	mov	r0, r3
 8009a86:	f000 f90d 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009a8a:	6a3b      	ldr	r3, [r7, #32]
 8009a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a8e:	e0ea      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009a90:	2300      	movs	r3, #0
 8009a92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a94:	e0e7      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009a96:	2300      	movs	r3, #0
 8009a98:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a9a:	e0e4      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009a9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009aa0:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8009aa4:	430b      	orrs	r3, r1
 8009aa6:	f040 808d 	bne.w	8009bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009aaa:	4b42      	ldr	r3, [pc, #264]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aae:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8009ab2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8009ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ab6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009aba:	d06b      	beq.n	8009b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ac2:	d874      	bhi.n	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009aca:	d056      	beq.n	8009b7a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ace:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ad2:	d86c      	bhi.n	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009ada:	d03b      	beq.n	8009b54 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ade:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009ae2:	d864      	bhi.n	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ae6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009aea:	d021      	beq.n	8009b30 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009af2:	d85c      	bhi.n	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d004      	beq.n	8009b04 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8009afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009afc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009b00:	d004      	beq.n	8009b0c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8009b02:	e054      	b.n	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009b04:	f000 f8b8 	bl	8009c78 <HAL_RCCEx_GetD3PCLK1Freq>
 8009b08:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009b0a:	e0ac      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009b0c:	4b29      	ldr	r3, [pc, #164]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009b14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b18:	d107      	bne.n	8009b2a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b1a:	f107 0318 	add.w	r3, r7, #24
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f000 f8c0 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b28:	e09d      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009b2e:	e09a      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009b30:	4b20      	ldr	r3, [pc, #128]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009b38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009b3c:	d107      	bne.n	8009b4e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b3e:	f107 030c 	add.w	r3, r7, #12
 8009b42:	4618      	mov	r0, r3
 8009b44:	f000 fa02 	bl	8009f4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b4c:	e08b      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009b52:	e088      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009b54:	4b17      	ldr	r3, [pc, #92]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f003 0304 	and.w	r3, r3, #4
 8009b5c:	2b04      	cmp	r3, #4
 8009b5e:	d109      	bne.n	8009b74 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b60:	4b14      	ldr	r3, [pc, #80]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	08db      	lsrs	r3, r3, #3
 8009b66:	f003 0303 	and.w	r3, r3, #3
 8009b6a:	4a13      	ldr	r2, [pc, #76]	; (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8009b70:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b72:	e078      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b74:	2300      	movs	r3, #0
 8009b76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009b78:	e075      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009b7a:	4b0e      	ldr	r3, [pc, #56]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b86:	d102      	bne.n	8009b8e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009b88:	4b0c      	ldr	r3, [pc, #48]	; (8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b8c:	e06b      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009b92:	e068      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009b94:	4b07      	ldr	r3, [pc, #28]	; (8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ba0:	d102      	bne.n	8009ba8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8009ba2:	4b07      	ldr	r3, [pc, #28]	; (8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ba6:	e05e      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009bac:	e05b      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009bb2:	e058      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009bb4:	58024400 	.word	0x58024400
 8009bb8:	03d09000 	.word	0x03d09000
 8009bbc:	003d0900 	.word	0x003d0900
 8009bc0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009bc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bc8:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8009bcc:	430b      	orrs	r3, r1
 8009bce:	d148      	bne.n	8009c62 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009bd0:	4b27      	ldr	r3, [pc, #156]	; (8009c70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bd4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009bd8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8009bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bdc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009be0:	d02a      	beq.n	8009c38 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8009be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009be4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009be8:	d838      	bhi.n	8009c5c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8009bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d004      	beq.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8009bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bf2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009bf6:	d00d      	beq.n	8009c14 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8009bf8:	e030      	b.n	8009c5c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009bfa:	4b1d      	ldr	r3, [pc, #116]	; (8009c70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009c06:	d102      	bne.n	8009c0e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8009c08:	4b1a      	ldr	r3, [pc, #104]	; (8009c74 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8009c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c0c:	e02b      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c12:	e028      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009c14:	4b16      	ldr	r3, [pc, #88]	; (8009c70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c1c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c20:	d107      	bne.n	8009c32 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c26:	4618      	mov	r0, r3
 8009c28:	f000 fae4 	bl	800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c30:	e019      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c32:	2300      	movs	r3, #0
 8009c34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c36:	e016      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009c38:	4b0d      	ldr	r3, [pc, #52]	; (8009c70 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009c40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c44:	d107      	bne.n	8009c56 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c46:	f107 0318 	add.w	r3, r7, #24
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f000 f82a 	bl	8009ca4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c50:	69fb      	ldr	r3, [r7, #28]
 8009c52:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c54:	e007      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c56:	2300      	movs	r3, #0
 8009c58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c5a:	e004      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c60:	e001      	b.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8009c62:	2300      	movs	r3, #0
 8009c64:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8009c66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	3740      	adds	r7, #64	; 0x40
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}
 8009c70:	58024400 	.word	0x58024400
 8009c74:	017d7840 	.word	0x017d7840

08009c78 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009c7c:	f7fd ffea 	bl	8007c54 <HAL_RCC_GetHCLKFreq>
 8009c80:	4602      	mov	r2, r0
 8009c82:	4b06      	ldr	r3, [pc, #24]	; (8009c9c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009c84:	6a1b      	ldr	r3, [r3, #32]
 8009c86:	091b      	lsrs	r3, r3, #4
 8009c88:	f003 0307 	and.w	r3, r3, #7
 8009c8c:	4904      	ldr	r1, [pc, #16]	; (8009ca0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009c8e:	5ccb      	ldrb	r3, [r1, r3]
 8009c90:	f003 031f 	and.w	r3, r3, #31
 8009c94:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	58024400 	.word	0x58024400
 8009ca0:	080126f4 	.word	0x080126f4

08009ca4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b089      	sub	sp, #36	; 0x24
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009cac:	4ba1      	ldr	r3, [pc, #644]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cb0:	f003 0303 	and.w	r3, r3, #3
 8009cb4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009cb6:	4b9f      	ldr	r3, [pc, #636]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cba:	0b1b      	lsrs	r3, r3, #12
 8009cbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009cc0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009cc2:	4b9c      	ldr	r3, [pc, #624]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cc6:	091b      	lsrs	r3, r3, #4
 8009cc8:	f003 0301 	and.w	r3, r3, #1
 8009ccc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009cce:	4b99      	ldr	r3, [pc, #612]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cd2:	08db      	lsrs	r3, r3, #3
 8009cd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009cd8:	693a      	ldr	r2, [r7, #16]
 8009cda:	fb02 f303 	mul.w	r3, r2, r3
 8009cde:	ee07 3a90 	vmov	s15, r3
 8009ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ce6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	f000 8111 	beq.w	8009f14 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009cf2:	69bb      	ldr	r3, [r7, #24]
 8009cf4:	2b02      	cmp	r3, #2
 8009cf6:	f000 8083 	beq.w	8009e00 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009cfa:	69bb      	ldr	r3, [r7, #24]
 8009cfc:	2b02      	cmp	r3, #2
 8009cfe:	f200 80a1 	bhi.w	8009e44 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d003      	beq.n	8009d10 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009d08:	69bb      	ldr	r3, [r7, #24]
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d056      	beq.n	8009dbc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009d0e:	e099      	b.n	8009e44 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d10:	4b88      	ldr	r3, [pc, #544]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f003 0320 	and.w	r3, r3, #32
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d02d      	beq.n	8009d78 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d1c:	4b85      	ldr	r3, [pc, #532]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	08db      	lsrs	r3, r3, #3
 8009d22:	f003 0303 	and.w	r3, r3, #3
 8009d26:	4a84      	ldr	r2, [pc, #528]	; (8009f38 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009d28:	fa22 f303 	lsr.w	r3, r2, r3
 8009d2c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	ee07 3a90 	vmov	s15, r3
 8009d34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	ee07 3a90 	vmov	s15, r3
 8009d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d46:	4b7b      	ldr	r3, [pc, #492]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d4e:	ee07 3a90 	vmov	s15, r3
 8009d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d56:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d5a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009f3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009d76:	e087      	b.n	8009e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	ee07 3a90 	vmov	s15, r3
 8009d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d82:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009f40 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d8a:	4b6a      	ldr	r3, [pc, #424]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d92:	ee07 3a90 	vmov	s15, r3
 8009d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d9e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009f3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009daa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009db6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009dba:	e065      	b.n	8009e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	ee07 3a90 	vmov	s15, r3
 8009dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dc6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009f44 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dce:	4b59      	ldr	r3, [pc, #356]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dd6:	ee07 3a90 	vmov	s15, r3
 8009dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dde:	ed97 6a03 	vldr	s12, [r7, #12]
 8009de2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009f3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009dee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009dfe:	e043      	b.n	8009e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	ee07 3a90 	vmov	s15, r3
 8009e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e0a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009f48 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e12:	4b48      	ldr	r3, [pc, #288]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e1a:	ee07 3a90 	vmov	s15, r3
 8009e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e26:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009f3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e42:	e021      	b.n	8009e88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	ee07 3a90 	vmov	s15, r3
 8009e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e4e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009f44 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e56:	4b37      	ldr	r3, [pc, #220]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e5e:	ee07 3a90 	vmov	s15, r3
 8009e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e66:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e6a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009f3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e86:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009e88:	4b2a      	ldr	r3, [pc, #168]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e8c:	0a5b      	lsrs	r3, r3, #9
 8009e8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e92:	ee07 3a90 	vmov	s15, r3
 8009e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e9a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009e9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ea2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ea6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009eaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009eae:	ee17 2a90 	vmov	r2, s15
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009eb6:	4b1f      	ldr	r3, [pc, #124]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eba:	0c1b      	lsrs	r3, r3, #16
 8009ebc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ec0:	ee07 3a90 	vmov	s15, r3
 8009ec4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ec8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009ecc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ed0:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009edc:	ee17 2a90 	vmov	r2, s15
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009ee4:	4b13      	ldr	r3, [pc, #76]	; (8009f34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ee8:	0e1b      	lsrs	r3, r3, #24
 8009eea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009eee:	ee07 3a90 	vmov	s15, r3
 8009ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ef6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009efa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009efe:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f0a:	ee17 2a90 	vmov	r2, s15
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009f12:	e008      	b.n	8009f26 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2200      	movs	r2, #0
 8009f18:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2200      	movs	r2, #0
 8009f24:	609a      	str	r2, [r3, #8]
}
 8009f26:	bf00      	nop
 8009f28:	3724      	adds	r7, #36	; 0x24
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr
 8009f32:	bf00      	nop
 8009f34:	58024400 	.word	0x58024400
 8009f38:	03d09000 	.word	0x03d09000
 8009f3c:	46000000 	.word	0x46000000
 8009f40:	4c742400 	.word	0x4c742400
 8009f44:	4a742400 	.word	0x4a742400
 8009f48:	4bbebc20 	.word	0x4bbebc20

08009f4c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b089      	sub	sp, #36	; 0x24
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009f54:	4ba1      	ldr	r3, [pc, #644]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f58:	f003 0303 	and.w	r3, r3, #3
 8009f5c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009f5e:	4b9f      	ldr	r3, [pc, #636]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f62:	0d1b      	lsrs	r3, r3, #20
 8009f64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009f68:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009f6a:	4b9c      	ldr	r3, [pc, #624]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f6e:	0a1b      	lsrs	r3, r3, #8
 8009f70:	f003 0301 	and.w	r3, r3, #1
 8009f74:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009f76:	4b99      	ldr	r3, [pc, #612]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f7a:	08db      	lsrs	r3, r3, #3
 8009f7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009f80:	693a      	ldr	r2, [r7, #16]
 8009f82:	fb02 f303 	mul.w	r3, r2, r3
 8009f86:	ee07 3a90 	vmov	s15, r3
 8009f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f8e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	f000 8111 	beq.w	800a1bc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	f000 8083 	beq.w	800a0a8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	f200 80a1 	bhi.w	800a0ec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009faa:	69bb      	ldr	r3, [r7, #24]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d003      	beq.n	8009fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d056      	beq.n	800a064 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009fb6:	e099      	b.n	800a0ec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009fb8:	4b88      	ldr	r3, [pc, #544]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f003 0320 	and.w	r3, r3, #32
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d02d      	beq.n	800a020 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009fc4:	4b85      	ldr	r3, [pc, #532]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	08db      	lsrs	r3, r3, #3
 8009fca:	f003 0303 	and.w	r3, r3, #3
 8009fce:	4a84      	ldr	r2, [pc, #528]	; (800a1e0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8009fd4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	ee07 3a90 	vmov	s15, r3
 8009fdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	ee07 3a90 	vmov	s15, r3
 8009fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009fee:	4b7b      	ldr	r3, [pc, #492]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ff6:	ee07 3a90 	vmov	s15, r3
 8009ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ffe:	ed97 6a03 	vldr	s12, [r7, #12]
 800a002:	eddf 5a78 	vldr	s11, [pc, #480]	; 800a1e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a00a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a00e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a01a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a01e:	e087      	b.n	800a130 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	ee07 3a90 	vmov	s15, r3
 800a026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a02a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800a1e8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a02e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a032:	4b6a      	ldr	r3, [pc, #424]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a03a:	ee07 3a90 	vmov	s15, r3
 800a03e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a042:	ed97 6a03 	vldr	s12, [r7, #12]
 800a046:	eddf 5a67 	vldr	s11, [pc, #412]	; 800a1e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a04a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a04e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a052:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a05a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a05e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a062:	e065      	b.n	800a130 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	ee07 3a90 	vmov	s15, r3
 800a06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a06e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a1ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a076:	4b59      	ldr	r3, [pc, #356]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a07a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a07e:	ee07 3a90 	vmov	s15, r3
 800a082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a086:	ed97 6a03 	vldr	s12, [r7, #12]
 800a08a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800a1e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a08e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a096:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a09a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a09e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a0a6:	e043      	b.n	800a130 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	ee07 3a90 	vmov	s15, r3
 800a0ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0b2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800a1f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a0b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0ba:	4b48      	ldr	r3, [pc, #288]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c2:	ee07 3a90 	vmov	s15, r3
 800a0c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0ce:	eddf 5a45 	vldr	s11, [pc, #276]	; 800a1e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a0d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a0de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a0ea:	e021      	b.n	800a130 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	ee07 3a90 	vmov	s15, r3
 800a0f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0f6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a1ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a0fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0fe:	4b37      	ldr	r3, [pc, #220]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a106:	ee07 3a90 	vmov	s15, r3
 800a10a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a10e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a112:	eddf 5a34 	vldr	s11, [pc, #208]	; 800a1e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a11a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a11e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a12a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a12e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a130:	4b2a      	ldr	r3, [pc, #168]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a134:	0a5b      	lsrs	r3, r3, #9
 800a136:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a13a:	ee07 3a90 	vmov	s15, r3
 800a13e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a142:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a146:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a14a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a14e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a156:	ee17 2a90 	vmov	r2, s15
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a15e:	4b1f      	ldr	r3, [pc, #124]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a162:	0c1b      	lsrs	r3, r3, #16
 800a164:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a168:	ee07 3a90 	vmov	s15, r3
 800a16c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a170:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a174:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a178:	edd7 6a07 	vldr	s13, [r7, #28]
 800a17c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a180:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a184:	ee17 2a90 	vmov	r2, s15
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a18c:	4b13      	ldr	r3, [pc, #76]	; (800a1dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a18e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a190:	0e1b      	lsrs	r3, r3, #24
 800a192:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a196:	ee07 3a90 	vmov	s15, r3
 800a19a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a19e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a1a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1b2:	ee17 2a90 	vmov	r2, s15
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a1ba:	e008      	b.n	800a1ce <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	609a      	str	r2, [r3, #8]
}
 800a1ce:	bf00      	nop
 800a1d0:	3724      	adds	r7, #36	; 0x24
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d8:	4770      	bx	lr
 800a1da:	bf00      	nop
 800a1dc:	58024400 	.word	0x58024400
 800a1e0:	03d09000 	.word	0x03d09000
 800a1e4:	46000000 	.word	0x46000000
 800a1e8:	4c742400 	.word	0x4c742400
 800a1ec:	4a742400 	.word	0x4a742400
 800a1f0:	4bbebc20 	.word	0x4bbebc20

0800a1f4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b089      	sub	sp, #36	; 0x24
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a1fc:	4ba0      	ldr	r3, [pc, #640]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a200:	f003 0303 	and.w	r3, r3, #3
 800a204:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a206:	4b9e      	ldr	r3, [pc, #632]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a20a:	091b      	lsrs	r3, r3, #4
 800a20c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a210:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a212:	4b9b      	ldr	r3, [pc, #620]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a216:	f003 0301 	and.w	r3, r3, #1
 800a21a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a21c:	4b98      	ldr	r3, [pc, #608]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a21e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a220:	08db      	lsrs	r3, r3, #3
 800a222:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	fb02 f303 	mul.w	r3, r2, r3
 800a22c:	ee07 3a90 	vmov	s15, r3
 800a230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a234:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f000 8111 	beq.w	800a462 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	2b02      	cmp	r3, #2
 800a244:	f000 8083 	beq.w	800a34e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	2b02      	cmp	r3, #2
 800a24c:	f200 80a1 	bhi.w	800a392 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a250:	69bb      	ldr	r3, [r7, #24]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d003      	beq.n	800a25e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d056      	beq.n	800a30a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a25c:	e099      	b.n	800a392 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a25e:	4b88      	ldr	r3, [pc, #544]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f003 0320 	and.w	r3, r3, #32
 800a266:	2b00      	cmp	r3, #0
 800a268:	d02d      	beq.n	800a2c6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a26a:	4b85      	ldr	r3, [pc, #532]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	08db      	lsrs	r3, r3, #3
 800a270:	f003 0303 	and.w	r3, r3, #3
 800a274:	4a83      	ldr	r2, [pc, #524]	; (800a484 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a276:	fa22 f303 	lsr.w	r3, r2, r3
 800a27a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	ee07 3a90 	vmov	s15, r3
 800a282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	ee07 3a90 	vmov	s15, r3
 800a28c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a290:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a294:	4b7a      	ldr	r3, [pc, #488]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a29c:	ee07 3a90 	vmov	s15, r3
 800a2a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2a4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2a8:	eddf 5a77 	vldr	s11, [pc, #476]	; 800a488 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a2ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a2b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a2bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2c0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a2c4:	e087      	b.n	800a3d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	ee07 3a90 	vmov	s15, r3
 800a2cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2d0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800a48c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a2d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2d8:	4b69      	ldr	r3, [pc, #420]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2e0:	ee07 3a90 	vmov	s15, r3
 800a2e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2e8:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2ec:	eddf 5a66 	vldr	s11, [pc, #408]	; 800a488 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a2f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a2fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a300:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a304:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a308:	e065      	b.n	800a3d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	ee07 3a90 	vmov	s15, r3
 800a310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a314:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800a490 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a318:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a31c:	4b58      	ldr	r3, [pc, #352]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a31e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a324:	ee07 3a90 	vmov	s15, r3
 800a328:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a32c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a330:	eddf 5a55 	vldr	s11, [pc, #340]	; 800a488 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a334:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a338:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a33c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a340:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a344:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a348:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a34c:	e043      	b.n	800a3d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	ee07 3a90 	vmov	s15, r3
 800a354:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a358:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800a494 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a35c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a360:	4b47      	ldr	r3, [pc, #284]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a368:	ee07 3a90 	vmov	s15, r3
 800a36c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a370:	ed97 6a03 	vldr	s12, [r7, #12]
 800a374:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a488 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a378:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a37c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a380:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a384:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a38c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a390:	e021      	b.n	800a3d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	ee07 3a90 	vmov	s15, r3
 800a398:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a39c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a48c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a3a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3a4:	4b36      	ldr	r3, [pc, #216]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a3a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3ac:	ee07 3a90 	vmov	s15, r3
 800a3b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3b4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a3b8:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a488 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a3bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a3c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a3c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a3c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3d0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a3d4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a3d6:	4b2a      	ldr	r3, [pc, #168]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a3d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3da:	0a5b      	lsrs	r3, r3, #9
 800a3dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3e0:	ee07 3a90 	vmov	s15, r3
 800a3e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a3ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a3f0:	edd7 6a07 	vldr	s13, [r7, #28]
 800a3f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a3f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a3fc:	ee17 2a90 	vmov	r2, s15
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a404:	4b1e      	ldr	r3, [pc, #120]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a408:	0c1b      	lsrs	r3, r3, #16
 800a40a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a40e:	ee07 3a90 	vmov	s15, r3
 800a412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a416:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a41a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a41e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a42a:	ee17 2a90 	vmov	r2, s15
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a432:	4b13      	ldr	r3, [pc, #76]	; (800a480 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a436:	0e1b      	lsrs	r3, r3, #24
 800a438:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a43c:	ee07 3a90 	vmov	s15, r3
 800a440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a444:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a448:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a44c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a458:	ee17 2a90 	vmov	r2, s15
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a460:	e008      	b.n	800a474 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2200      	movs	r2, #0
 800a472:	609a      	str	r2, [r3, #8]
}
 800a474:	bf00      	nop
 800a476:	3724      	adds	r7, #36	; 0x24
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr
 800a480:	58024400 	.word	0x58024400
 800a484:	03d09000 	.word	0x03d09000
 800a488:	46000000 	.word	0x46000000
 800a48c:	4c742400 	.word	0x4c742400
 800a490:	4a742400 	.word	0x4a742400
 800a494:	4bbebc20 	.word	0x4bbebc20

0800a498 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a4a6:	4b53      	ldr	r3, [pc, #332]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4aa:	f003 0303 	and.w	r3, r3, #3
 800a4ae:	2b03      	cmp	r3, #3
 800a4b0:	d101      	bne.n	800a4b6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	e099      	b.n	800a5ea <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a4b6:	4b4f      	ldr	r3, [pc, #316]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a4e      	ldr	r2, [pc, #312]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a4bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a4c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4c2:	f7f6 ffb7 	bl	8001434 <HAL_GetTick>
 800a4c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a4c8:	e008      	b.n	800a4dc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a4ca:	f7f6 ffb3 	bl	8001434 <HAL_GetTick>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	1ad3      	subs	r3, r2, r3
 800a4d4:	2b02      	cmp	r3, #2
 800a4d6:	d901      	bls.n	800a4dc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a4d8:	2303      	movs	r3, #3
 800a4da:	e086      	b.n	800a5ea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a4dc:	4b45      	ldr	r3, [pc, #276]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d1f0      	bne.n	800a4ca <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a4e8:	4b42      	ldr	r3, [pc, #264]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a4ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ec:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	031b      	lsls	r3, r3, #12
 800a4f6:	493f      	ldr	r1, [pc, #252]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	628b      	str	r3, [r1, #40]	; 0x28
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	3b01      	subs	r3, #1
 800a502:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	3b01      	subs	r3, #1
 800a50c:	025b      	lsls	r3, r3, #9
 800a50e:	b29b      	uxth	r3, r3
 800a510:	431a      	orrs	r2, r3
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	68db      	ldr	r3, [r3, #12]
 800a516:	3b01      	subs	r3, #1
 800a518:	041b      	lsls	r3, r3, #16
 800a51a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a51e:	431a      	orrs	r2, r3
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	691b      	ldr	r3, [r3, #16]
 800a524:	3b01      	subs	r3, #1
 800a526:	061b      	lsls	r3, r3, #24
 800a528:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a52c:	4931      	ldr	r1, [pc, #196]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a52e:	4313      	orrs	r3, r2
 800a530:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a532:	4b30      	ldr	r3, [pc, #192]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a536:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	695b      	ldr	r3, [r3, #20]
 800a53e:	492d      	ldr	r1, [pc, #180]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a540:	4313      	orrs	r3, r2
 800a542:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a544:	4b2b      	ldr	r3, [pc, #172]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a548:	f023 0220 	bic.w	r2, r3, #32
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	699b      	ldr	r3, [r3, #24]
 800a550:	4928      	ldr	r1, [pc, #160]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a552:	4313      	orrs	r3, r2
 800a554:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a556:	4b27      	ldr	r3, [pc, #156]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a55a:	4a26      	ldr	r2, [pc, #152]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a55c:	f023 0310 	bic.w	r3, r3, #16
 800a560:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a562:	4b24      	ldr	r3, [pc, #144]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a564:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a566:	4b24      	ldr	r3, [pc, #144]	; (800a5f8 <RCCEx_PLL2_Config+0x160>)
 800a568:	4013      	ands	r3, r2
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	69d2      	ldr	r2, [r2, #28]
 800a56e:	00d2      	lsls	r2, r2, #3
 800a570:	4920      	ldr	r1, [pc, #128]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a572:	4313      	orrs	r3, r2
 800a574:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a576:	4b1f      	ldr	r3, [pc, #124]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a57a:	4a1e      	ldr	r2, [pc, #120]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a57c:	f043 0310 	orr.w	r3, r3, #16
 800a580:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d106      	bne.n	800a596 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a588:	4b1a      	ldr	r3, [pc, #104]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a58c:	4a19      	ldr	r2, [pc, #100]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a58e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a592:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a594:	e00f      	b.n	800a5b6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	2b01      	cmp	r3, #1
 800a59a:	d106      	bne.n	800a5aa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a59c:	4b15      	ldr	r3, [pc, #84]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a59e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5a0:	4a14      	ldr	r2, [pc, #80]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a5a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a5a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a5a8:	e005      	b.n	800a5b6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a5aa:	4b12      	ldr	r3, [pc, #72]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a5ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ae:	4a11      	ldr	r2, [pc, #68]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a5b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a5b4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a5b6:	4b0f      	ldr	r3, [pc, #60]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a0e      	ldr	r2, [pc, #56]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a5bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a5c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a5c2:	f7f6 ff37 	bl	8001434 <HAL_GetTick>
 800a5c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a5c8:	e008      	b.n	800a5dc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a5ca:	f7f6 ff33 	bl	8001434 <HAL_GetTick>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	1ad3      	subs	r3, r2, r3
 800a5d4:	2b02      	cmp	r3, #2
 800a5d6:	d901      	bls.n	800a5dc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a5d8:	2303      	movs	r3, #3
 800a5da:	e006      	b.n	800a5ea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a5dc:	4b05      	ldr	r3, [pc, #20]	; (800a5f4 <RCCEx_PLL2_Config+0x15c>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d0f0      	beq.n	800a5ca <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a5e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	58024400 	.word	0x58024400
 800a5f8:	ffff0007 	.word	0xffff0007

0800a5fc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a606:	2300      	movs	r3, #0
 800a608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a60a:	4b53      	ldr	r3, [pc, #332]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a60c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a60e:	f003 0303 	and.w	r3, r3, #3
 800a612:	2b03      	cmp	r3, #3
 800a614:	d101      	bne.n	800a61a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a616:	2301      	movs	r3, #1
 800a618:	e099      	b.n	800a74e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a61a:	4b4f      	ldr	r3, [pc, #316]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4a4e      	ldr	r2, [pc, #312]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a624:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a626:	f7f6 ff05 	bl	8001434 <HAL_GetTick>
 800a62a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a62c:	e008      	b.n	800a640 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a62e:	f7f6 ff01 	bl	8001434 <HAL_GetTick>
 800a632:	4602      	mov	r2, r0
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	1ad3      	subs	r3, r2, r3
 800a638:	2b02      	cmp	r3, #2
 800a63a:	d901      	bls.n	800a640 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a63c:	2303      	movs	r3, #3
 800a63e:	e086      	b.n	800a74e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a640:	4b45      	ldr	r3, [pc, #276]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d1f0      	bne.n	800a62e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a64c:	4b42      	ldr	r3, [pc, #264]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a64e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a650:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	051b      	lsls	r3, r3, #20
 800a65a:	493f      	ldr	r1, [pc, #252]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a65c:	4313      	orrs	r3, r2
 800a65e:	628b      	str	r3, [r1, #40]	; 0x28
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	3b01      	subs	r3, #1
 800a666:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	3b01      	subs	r3, #1
 800a670:	025b      	lsls	r3, r3, #9
 800a672:	b29b      	uxth	r3, r3
 800a674:	431a      	orrs	r2, r3
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	3b01      	subs	r3, #1
 800a67c:	041b      	lsls	r3, r3, #16
 800a67e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a682:	431a      	orrs	r2, r3
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	691b      	ldr	r3, [r3, #16]
 800a688:	3b01      	subs	r3, #1
 800a68a:	061b      	lsls	r3, r3, #24
 800a68c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a690:	4931      	ldr	r1, [pc, #196]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a692:	4313      	orrs	r3, r2
 800a694:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a696:	4b30      	ldr	r3, [pc, #192]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a69a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	695b      	ldr	r3, [r3, #20]
 800a6a2:	492d      	ldr	r1, [pc, #180]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a6a8:	4b2b      	ldr	r3, [pc, #172]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6ac:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	699b      	ldr	r3, [r3, #24]
 800a6b4:	4928      	ldr	r1, [pc, #160]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a6ba:	4b27      	ldr	r3, [pc, #156]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6be:	4a26      	ldr	r2, [pc, #152]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a6c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a6c6:	4b24      	ldr	r3, [pc, #144]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6ca:	4b24      	ldr	r3, [pc, #144]	; (800a75c <RCCEx_PLL3_Config+0x160>)
 800a6cc:	4013      	ands	r3, r2
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	69d2      	ldr	r2, [r2, #28]
 800a6d2:	00d2      	lsls	r2, r2, #3
 800a6d4:	4920      	ldr	r1, [pc, #128]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a6da:	4b1f      	ldr	r3, [pc, #124]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6de:	4a1e      	ldr	r2, [pc, #120]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a6e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d106      	bne.n	800a6fa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a6ec:	4b1a      	ldr	r3, [pc, #104]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6f0:	4a19      	ldr	r2, [pc, #100]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a6f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a6f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a6f8:	e00f      	b.n	800a71a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d106      	bne.n	800a70e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a700:	4b15      	ldr	r3, [pc, #84]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a704:	4a14      	ldr	r2, [pc, #80]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a706:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a70a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a70c:	e005      	b.n	800a71a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a70e:	4b12      	ldr	r3, [pc, #72]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a712:	4a11      	ldr	r2, [pc, #68]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a714:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a718:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a71a:	4b0f      	ldr	r3, [pc, #60]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	4a0e      	ldr	r2, [pc, #56]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a724:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a726:	f7f6 fe85 	bl	8001434 <HAL_GetTick>
 800a72a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a72c:	e008      	b.n	800a740 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a72e:	f7f6 fe81 	bl	8001434 <HAL_GetTick>
 800a732:	4602      	mov	r2, r0
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	1ad3      	subs	r3, r2, r3
 800a738:	2b02      	cmp	r3, #2
 800a73a:	d901      	bls.n	800a740 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a73c:	2303      	movs	r3, #3
 800a73e:	e006      	b.n	800a74e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a740:	4b05      	ldr	r3, [pc, #20]	; (800a758 <RCCEx_PLL3_Config+0x15c>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d0f0      	beq.n	800a72e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	58024400 	.word	0x58024400
 800a75c:	ffff0007 	.word	0xffff0007

0800a760 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d101      	bne.n	800a772 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a76e:	2301      	movs	r3, #1
 800a770:	e049      	b.n	800a806 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d106      	bne.n	800a78c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2200      	movs	r2, #0
 800a782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f7f6 fd9c 	bl	80012c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2202      	movs	r2, #2
 800a790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681a      	ldr	r2, [r3, #0]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	3304      	adds	r3, #4
 800a79c:	4619      	mov	r1, r3
 800a79e:	4610      	mov	r0, r2
 800a7a0:	f000 faee 	bl	800ad80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2201      	movs	r2, #1
 800a7c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2201      	movs	r2, #1
 800a7e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2201      	movs	r2, #1
 800a800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3708      	adds	r7, #8
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
	...

0800a810 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a81e:	b2db      	uxtb	r3, r3
 800a820:	2b01      	cmp	r3, #1
 800a822:	d001      	beq.n	800a828 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a824:	2301      	movs	r3, #1
 800a826:	e054      	b.n	800a8d2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2202      	movs	r2, #2
 800a82c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	68da      	ldr	r2, [r3, #12]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f042 0201 	orr.w	r2, r2, #1
 800a83e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a26      	ldr	r2, [pc, #152]	; (800a8e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d022      	beq.n	800a890 <HAL_TIM_Base_Start_IT+0x80>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a852:	d01d      	beq.n	800a890 <HAL_TIM_Base_Start_IT+0x80>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a22      	ldr	r2, [pc, #136]	; (800a8e4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d018      	beq.n	800a890 <HAL_TIM_Base_Start_IT+0x80>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	4a21      	ldr	r2, [pc, #132]	; (800a8e8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d013      	beq.n	800a890 <HAL_TIM_Base_Start_IT+0x80>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a1f      	ldr	r2, [pc, #124]	; (800a8ec <HAL_TIM_Base_Start_IT+0xdc>)
 800a86e:	4293      	cmp	r3, r2
 800a870:	d00e      	beq.n	800a890 <HAL_TIM_Base_Start_IT+0x80>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4a1e      	ldr	r2, [pc, #120]	; (800a8f0 <HAL_TIM_Base_Start_IT+0xe0>)
 800a878:	4293      	cmp	r3, r2
 800a87a:	d009      	beq.n	800a890 <HAL_TIM_Base_Start_IT+0x80>
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4a1c      	ldr	r2, [pc, #112]	; (800a8f4 <HAL_TIM_Base_Start_IT+0xe4>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d004      	beq.n	800a890 <HAL_TIM_Base_Start_IT+0x80>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4a1b      	ldr	r2, [pc, #108]	; (800a8f8 <HAL_TIM_Base_Start_IT+0xe8>)
 800a88c:	4293      	cmp	r3, r2
 800a88e:	d115      	bne.n	800a8bc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	689a      	ldr	r2, [r3, #8]
 800a896:	4b19      	ldr	r3, [pc, #100]	; (800a8fc <HAL_TIM_Base_Start_IT+0xec>)
 800a898:	4013      	ands	r3, r2
 800a89a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2b06      	cmp	r3, #6
 800a8a0:	d015      	beq.n	800a8ce <HAL_TIM_Base_Start_IT+0xbe>
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8a8:	d011      	beq.n	800a8ce <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f042 0201 	orr.w	r2, r2, #1
 800a8b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8ba:	e008      	b.n	800a8ce <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	681a      	ldr	r2, [r3, #0]
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f042 0201 	orr.w	r2, r2, #1
 800a8ca:	601a      	str	r2, [r3, #0]
 800a8cc:	e000      	b.n	800a8d0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a8d0:	2300      	movs	r3, #0
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3714      	adds	r7, #20
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8dc:	4770      	bx	lr
 800a8de:	bf00      	nop
 800a8e0:	40010000 	.word	0x40010000
 800a8e4:	40000400 	.word	0x40000400
 800a8e8:	40000800 	.word	0x40000800
 800a8ec:	40000c00 	.word	0x40000c00
 800a8f0:	40010400 	.word	0x40010400
 800a8f4:	40001800 	.word	0x40001800
 800a8f8:	40014000 	.word	0x40014000
 800a8fc:	00010007 	.word	0x00010007

0800a900 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b082      	sub	sp, #8
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	691b      	ldr	r3, [r3, #16]
 800a90e:	f003 0302 	and.w	r3, r3, #2
 800a912:	2b02      	cmp	r3, #2
 800a914:	d122      	bne.n	800a95c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	68db      	ldr	r3, [r3, #12]
 800a91c:	f003 0302 	and.w	r3, r3, #2
 800a920:	2b02      	cmp	r3, #2
 800a922:	d11b      	bne.n	800a95c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f06f 0202 	mvn.w	r2, #2
 800a92c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2201      	movs	r2, #1
 800a932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	699b      	ldr	r3, [r3, #24]
 800a93a:	f003 0303 	and.w	r3, r3, #3
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d003      	beq.n	800a94a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f9fe 	bl	800ad44 <HAL_TIM_IC_CaptureCallback>
 800a948:	e005      	b.n	800a956 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f9f0 	bl	800ad30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 fa01 	bl	800ad58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	691b      	ldr	r3, [r3, #16]
 800a962:	f003 0304 	and.w	r3, r3, #4
 800a966:	2b04      	cmp	r3, #4
 800a968:	d122      	bne.n	800a9b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	68db      	ldr	r3, [r3, #12]
 800a970:	f003 0304 	and.w	r3, r3, #4
 800a974:	2b04      	cmp	r3, #4
 800a976:	d11b      	bne.n	800a9b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f06f 0204 	mvn.w	r2, #4
 800a980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2202      	movs	r2, #2
 800a986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	699b      	ldr	r3, [r3, #24]
 800a98e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a992:	2b00      	cmp	r3, #0
 800a994:	d003      	beq.n	800a99e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 f9d4 	bl	800ad44 <HAL_TIM_IC_CaptureCallback>
 800a99c:	e005      	b.n	800a9aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 f9c6 	bl	800ad30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 f9d7 	bl	800ad58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	691b      	ldr	r3, [r3, #16]
 800a9b6:	f003 0308 	and.w	r3, r3, #8
 800a9ba:	2b08      	cmp	r3, #8
 800a9bc:	d122      	bne.n	800aa04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	68db      	ldr	r3, [r3, #12]
 800a9c4:	f003 0308 	and.w	r3, r3, #8
 800a9c8:	2b08      	cmp	r3, #8
 800a9ca:	d11b      	bne.n	800aa04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f06f 0208 	mvn.w	r2, #8
 800a9d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2204      	movs	r2, #4
 800a9da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	69db      	ldr	r3, [r3, #28]
 800a9e2:	f003 0303 	and.w	r3, r3, #3
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d003      	beq.n	800a9f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f9aa 	bl	800ad44 <HAL_TIM_IC_CaptureCallback>
 800a9f0:	e005      	b.n	800a9fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 f99c 	bl	800ad30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	f000 f9ad 	bl	800ad58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2200      	movs	r2, #0
 800aa02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	691b      	ldr	r3, [r3, #16]
 800aa0a:	f003 0310 	and.w	r3, r3, #16
 800aa0e:	2b10      	cmp	r3, #16
 800aa10:	d122      	bne.n	800aa58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	68db      	ldr	r3, [r3, #12]
 800aa18:	f003 0310 	and.w	r3, r3, #16
 800aa1c:	2b10      	cmp	r3, #16
 800aa1e:	d11b      	bne.n	800aa58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f06f 0210 	mvn.w	r2, #16
 800aa28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2208      	movs	r2, #8
 800aa2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	69db      	ldr	r3, [r3, #28]
 800aa36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d003      	beq.n	800aa46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 f980 	bl	800ad44 <HAL_TIM_IC_CaptureCallback>
 800aa44:	e005      	b.n	800aa52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 f972 	bl	800ad30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f000 f983 	bl	800ad58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	691b      	ldr	r3, [r3, #16]
 800aa5e:	f003 0301 	and.w	r3, r3, #1
 800aa62:	2b01      	cmp	r3, #1
 800aa64:	d10e      	bne.n	800aa84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	68db      	ldr	r3, [r3, #12]
 800aa6c:	f003 0301 	and.w	r3, r3, #1
 800aa70:	2b01      	cmp	r3, #1
 800aa72:	d107      	bne.n	800aa84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f06f 0201 	mvn.w	r2, #1
 800aa7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f7f6 f8b2 	bl	8000be8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	691b      	ldr	r3, [r3, #16]
 800aa8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa8e:	2b80      	cmp	r3, #128	; 0x80
 800aa90:	d10e      	bne.n	800aab0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	68db      	ldr	r3, [r3, #12]
 800aa98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa9c:	2b80      	cmp	r3, #128	; 0x80
 800aa9e:	d107      	bne.n	800aab0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aaa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 fb38 	bl	800b120 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	691b      	ldr	r3, [r3, #16]
 800aab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aabe:	d10e      	bne.n	800aade <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aaca:	2b80      	cmp	r3, #128	; 0x80
 800aacc:	d107      	bne.n	800aade <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800aad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f000 fb2b 	bl	800b134 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	691b      	ldr	r3, [r3, #16]
 800aae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aae8:	2b40      	cmp	r3, #64	; 0x40
 800aaea:	d10e      	bne.n	800ab0a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	68db      	ldr	r3, [r3, #12]
 800aaf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaf6:	2b40      	cmp	r3, #64	; 0x40
 800aaf8:	d107      	bne.n	800ab0a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ab02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 f931 	bl	800ad6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	691b      	ldr	r3, [r3, #16]
 800ab10:	f003 0320 	and.w	r3, r3, #32
 800ab14:	2b20      	cmp	r3, #32
 800ab16:	d10e      	bne.n	800ab36 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	68db      	ldr	r3, [r3, #12]
 800ab1e:	f003 0320 	and.w	r3, r3, #32
 800ab22:	2b20      	cmp	r3, #32
 800ab24:	d107      	bne.n	800ab36 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f06f 0220 	mvn.w	r2, #32
 800ab2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 faeb 	bl	800b10c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ab36:	bf00      	nop
 800ab38:	3708      	adds	r7, #8
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
	...

0800ab40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b084      	sub	sp, #16
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d101      	bne.n	800ab5c <HAL_TIM_ConfigClockSource+0x1c>
 800ab58:	2302      	movs	r3, #2
 800ab5a:	e0dc      	b.n	800ad16 <HAL_TIM_ConfigClockSource+0x1d6>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2201      	movs	r2, #1
 800ab60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2202      	movs	r2, #2
 800ab68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	689b      	ldr	r3, [r3, #8]
 800ab72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ab74:	68ba      	ldr	r2, [r7, #8]
 800ab76:	4b6a      	ldr	r3, [pc, #424]	; (800ad20 <HAL_TIM_ConfigClockSource+0x1e0>)
 800ab78:	4013      	ands	r3, r2
 800ab7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ab82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	68ba      	ldr	r2, [r7, #8]
 800ab8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a64      	ldr	r2, [pc, #400]	; (800ad24 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	f000 80a9 	beq.w	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800ab98:	4a62      	ldr	r2, [pc, #392]	; (800ad24 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	f200 80ae 	bhi.w	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800aba0:	4a61      	ldr	r2, [pc, #388]	; (800ad28 <HAL_TIM_ConfigClockSource+0x1e8>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	f000 80a1 	beq.w	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800aba8:	4a5f      	ldr	r2, [pc, #380]	; (800ad28 <HAL_TIM_ConfigClockSource+0x1e8>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	f200 80a6 	bhi.w	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800abb0:	4a5e      	ldr	r2, [pc, #376]	; (800ad2c <HAL_TIM_ConfigClockSource+0x1ec>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	f000 8099 	beq.w	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800abb8:	4a5c      	ldr	r2, [pc, #368]	; (800ad2c <HAL_TIM_ConfigClockSource+0x1ec>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	f200 809e 	bhi.w	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800abc0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800abc4:	f000 8091 	beq.w	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800abc8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800abcc:	f200 8096 	bhi.w	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800abd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800abd4:	f000 8089 	beq.w	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800abd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800abdc:	f200 808e 	bhi.w	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800abe0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abe4:	d03e      	beq.n	800ac64 <HAL_TIM_ConfigClockSource+0x124>
 800abe6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abea:	f200 8087 	bhi.w	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800abee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abf2:	f000 8086 	beq.w	800ad02 <HAL_TIM_ConfigClockSource+0x1c2>
 800abf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abfa:	d87f      	bhi.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800abfc:	2b70      	cmp	r3, #112	; 0x70
 800abfe:	d01a      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0xf6>
 800ac00:	2b70      	cmp	r3, #112	; 0x70
 800ac02:	d87b      	bhi.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800ac04:	2b60      	cmp	r3, #96	; 0x60
 800ac06:	d050      	beq.n	800acaa <HAL_TIM_ConfigClockSource+0x16a>
 800ac08:	2b60      	cmp	r3, #96	; 0x60
 800ac0a:	d877      	bhi.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800ac0c:	2b50      	cmp	r3, #80	; 0x50
 800ac0e:	d03c      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x14a>
 800ac10:	2b50      	cmp	r3, #80	; 0x50
 800ac12:	d873      	bhi.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800ac14:	2b40      	cmp	r3, #64	; 0x40
 800ac16:	d058      	beq.n	800acca <HAL_TIM_ConfigClockSource+0x18a>
 800ac18:	2b40      	cmp	r3, #64	; 0x40
 800ac1a:	d86f      	bhi.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800ac1c:	2b30      	cmp	r3, #48	; 0x30
 800ac1e:	d064      	beq.n	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800ac20:	2b30      	cmp	r3, #48	; 0x30
 800ac22:	d86b      	bhi.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800ac24:	2b20      	cmp	r3, #32
 800ac26:	d060      	beq.n	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800ac28:	2b20      	cmp	r3, #32
 800ac2a:	d867      	bhi.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d05c      	beq.n	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800ac30:	2b10      	cmp	r3, #16
 800ac32:	d05a      	beq.n	800acea <HAL_TIM_ConfigClockSource+0x1aa>
 800ac34:	e062      	b.n	800acfc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ac46:	f000 f9b3 	bl	800afb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	689b      	ldr	r3, [r3, #8]
 800ac50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ac58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	68ba      	ldr	r2, [r7, #8]
 800ac60:	609a      	str	r2, [r3, #8]
      break;
 800ac62:	e04f      	b.n	800ad04 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ac74:	f000 f99c 	bl	800afb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	689a      	ldr	r2, [r3, #8]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ac86:	609a      	str	r2, [r3, #8]
      break;
 800ac88:	e03c      	b.n	800ad04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac96:	461a      	mov	r2, r3
 800ac98:	f000 f90c 	bl	800aeb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2150      	movs	r1, #80	; 0x50
 800aca2:	4618      	mov	r0, r3
 800aca4:	f000 f966 	bl	800af74 <TIM_ITRx_SetConfig>
      break;
 800aca8:	e02c      	b.n	800ad04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800acb6:	461a      	mov	r2, r3
 800acb8:	f000 f92b 	bl	800af12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2160      	movs	r1, #96	; 0x60
 800acc2:	4618      	mov	r0, r3
 800acc4:	f000 f956 	bl	800af74 <TIM_ITRx_SetConfig>
      break;
 800acc8:	e01c      	b.n	800ad04 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800acd6:	461a      	mov	r2, r3
 800acd8:	f000 f8ec 	bl	800aeb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	2140      	movs	r1, #64	; 0x40
 800ace2:	4618      	mov	r0, r3
 800ace4:	f000 f946 	bl	800af74 <TIM_ITRx_SetConfig>
      break;
 800ace8:	e00c      	b.n	800ad04 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	4619      	mov	r1, r3
 800acf4:	4610      	mov	r0, r2
 800acf6:	f000 f93d 	bl	800af74 <TIM_ITRx_SetConfig>
      break;
 800acfa:	e003      	b.n	800ad04 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800acfc:	2301      	movs	r3, #1
 800acfe:	73fb      	strb	r3, [r7, #15]
      break;
 800ad00:	e000      	b.n	800ad04 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800ad02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2201      	movs	r2, #1
 800ad08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3710      	adds	r7, #16
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}
 800ad1e:	bf00      	nop
 800ad20:	ffceff88 	.word	0xffceff88
 800ad24:	00100040 	.word	0x00100040
 800ad28:	00100030 	.word	0x00100030
 800ad2c:	00100020 	.word	0x00100020

0800ad30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad38:	bf00      	nop
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ad4c:	bf00      	nop
 800ad4e:	370c      	adds	r7, #12
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b083      	sub	sp, #12
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ad60:	bf00      	nop
 800ad62:	370c      	adds	r7, #12
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr

0800ad6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b083      	sub	sp, #12
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad74:	bf00      	nop
 800ad76:	370c      	adds	r7, #12
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr

0800ad80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b085      	sub	sp, #20
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
 800ad88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	4a40      	ldr	r2, [pc, #256]	; (800ae94 <TIM_Base_SetConfig+0x114>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d013      	beq.n	800adc0 <TIM_Base_SetConfig+0x40>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad9e:	d00f      	beq.n	800adc0 <TIM_Base_SetConfig+0x40>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	4a3d      	ldr	r2, [pc, #244]	; (800ae98 <TIM_Base_SetConfig+0x118>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d00b      	beq.n	800adc0 <TIM_Base_SetConfig+0x40>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a3c      	ldr	r2, [pc, #240]	; (800ae9c <TIM_Base_SetConfig+0x11c>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d007      	beq.n	800adc0 <TIM_Base_SetConfig+0x40>
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a3b      	ldr	r2, [pc, #236]	; (800aea0 <TIM_Base_SetConfig+0x120>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d003      	beq.n	800adc0 <TIM_Base_SetConfig+0x40>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	4a3a      	ldr	r2, [pc, #232]	; (800aea4 <TIM_Base_SetConfig+0x124>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d108      	bne.n	800add2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	4313      	orrs	r3, r2
 800add0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	4a2f      	ldr	r2, [pc, #188]	; (800ae94 <TIM_Base_SetConfig+0x114>)
 800add6:	4293      	cmp	r3, r2
 800add8:	d01f      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ade0:	d01b      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4a2c      	ldr	r2, [pc, #176]	; (800ae98 <TIM_Base_SetConfig+0x118>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d017      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a2b      	ldr	r2, [pc, #172]	; (800ae9c <TIM_Base_SetConfig+0x11c>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d013      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	4a2a      	ldr	r2, [pc, #168]	; (800aea0 <TIM_Base_SetConfig+0x120>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d00f      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a29      	ldr	r2, [pc, #164]	; (800aea4 <TIM_Base_SetConfig+0x124>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d00b      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a28      	ldr	r2, [pc, #160]	; (800aea8 <TIM_Base_SetConfig+0x128>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d007      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	4a27      	ldr	r2, [pc, #156]	; (800aeac <TIM_Base_SetConfig+0x12c>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d003      	beq.n	800ae1a <TIM_Base_SetConfig+0x9a>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	4a26      	ldr	r2, [pc, #152]	; (800aeb0 <TIM_Base_SetConfig+0x130>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d108      	bne.n	800ae2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	68db      	ldr	r3, [r3, #12]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	695b      	ldr	r3, [r3, #20]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	689a      	ldr	r2, [r3, #8]
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a10      	ldr	r2, [pc, #64]	; (800ae94 <TIM_Base_SetConfig+0x114>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d00f      	beq.n	800ae78 <TIM_Base_SetConfig+0xf8>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4a12      	ldr	r2, [pc, #72]	; (800aea4 <TIM_Base_SetConfig+0x124>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d00b      	beq.n	800ae78 <TIM_Base_SetConfig+0xf8>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a11      	ldr	r2, [pc, #68]	; (800aea8 <TIM_Base_SetConfig+0x128>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d007      	beq.n	800ae78 <TIM_Base_SetConfig+0xf8>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4a10      	ldr	r2, [pc, #64]	; (800aeac <TIM_Base_SetConfig+0x12c>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d003      	beq.n	800ae78 <TIM_Base_SetConfig+0xf8>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4a0f      	ldr	r2, [pc, #60]	; (800aeb0 <TIM_Base_SetConfig+0x130>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d103      	bne.n	800ae80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	691a      	ldr	r2, [r3, #16]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2201      	movs	r2, #1
 800ae84:	615a      	str	r2, [r3, #20]
}
 800ae86:	bf00      	nop
 800ae88:	3714      	adds	r7, #20
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr
 800ae92:	bf00      	nop
 800ae94:	40010000 	.word	0x40010000
 800ae98:	40000400 	.word	0x40000400
 800ae9c:	40000800 	.word	0x40000800
 800aea0:	40000c00 	.word	0x40000c00
 800aea4:	40010400 	.word	0x40010400
 800aea8:	40014000 	.word	0x40014000
 800aeac:	40014400 	.word	0x40014400
 800aeb0:	40014800 	.word	0x40014800

0800aeb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b087      	sub	sp, #28
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	6a1b      	ldr	r3, [r3, #32]
 800aec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	6a1b      	ldr	r3, [r3, #32]
 800aeca:	f023 0201 	bic.w	r2, r3, #1
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	699b      	ldr	r3, [r3, #24]
 800aed6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	011b      	lsls	r3, r3, #4
 800aee4:	693a      	ldr	r2, [r7, #16]
 800aee6:	4313      	orrs	r3, r2
 800aee8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	f023 030a 	bic.w	r3, r3, #10
 800aef0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800aef2:	697a      	ldr	r2, [r7, #20]
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	4313      	orrs	r3, r2
 800aef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	693a      	ldr	r2, [r7, #16]
 800aefe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	697a      	ldr	r2, [r7, #20]
 800af04:	621a      	str	r2, [r3, #32]
}
 800af06:	bf00      	nop
 800af08:	371c      	adds	r7, #28
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr

0800af12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af12:	b480      	push	{r7}
 800af14:	b087      	sub	sp, #28
 800af16:	af00      	add	r7, sp, #0
 800af18:	60f8      	str	r0, [r7, #12]
 800af1a:	60b9      	str	r1, [r7, #8]
 800af1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6a1b      	ldr	r3, [r3, #32]
 800af22:	f023 0210 	bic.w	r2, r3, #16
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	699b      	ldr	r3, [r3, #24]
 800af2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	6a1b      	ldr	r3, [r3, #32]
 800af34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800af3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	031b      	lsls	r3, r3, #12
 800af42:	697a      	ldr	r2, [r7, #20]
 800af44:	4313      	orrs	r3, r2
 800af46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800af4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800af50:	68bb      	ldr	r3, [r7, #8]
 800af52:	011b      	lsls	r3, r3, #4
 800af54:	693a      	ldr	r2, [r7, #16]
 800af56:	4313      	orrs	r3, r2
 800af58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	697a      	ldr	r2, [r7, #20]
 800af5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	693a      	ldr	r2, [r7, #16]
 800af64:	621a      	str	r2, [r3, #32]
}
 800af66:	bf00      	nop
 800af68:	371c      	adds	r7, #28
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr
	...

0800af74 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800af74:	b480      	push	{r7}
 800af76:	b085      	sub	sp, #20
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800af84:	68fa      	ldr	r2, [r7, #12]
 800af86:	4b09      	ldr	r3, [pc, #36]	; (800afac <TIM_ITRx_SetConfig+0x38>)
 800af88:	4013      	ands	r3, r2
 800af8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800af8c:	683a      	ldr	r2, [r7, #0]
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	4313      	orrs	r3, r2
 800af92:	f043 0307 	orr.w	r3, r3, #7
 800af96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	609a      	str	r2, [r3, #8]
}
 800af9e:	bf00      	nop
 800afa0:	3714      	adds	r7, #20
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr
 800afaa:	bf00      	nop
 800afac:	ffcfff8f 	.word	0xffcfff8f

0800afb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b087      	sub	sp, #28
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	60f8      	str	r0, [r7, #12]
 800afb8:	60b9      	str	r1, [r7, #8]
 800afba:	607a      	str	r2, [r7, #4]
 800afbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	689b      	ldr	r3, [r3, #8]
 800afc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800afca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	021a      	lsls	r2, r3, #8
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	431a      	orrs	r2, r3
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	4313      	orrs	r3, r2
 800afd8:	697a      	ldr	r2, [r7, #20]
 800afda:	4313      	orrs	r3, r2
 800afdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	697a      	ldr	r2, [r7, #20]
 800afe2:	609a      	str	r2, [r3, #8]
}
 800afe4:	bf00      	nop
 800afe6:	371c      	adds	r7, #28
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr

0800aff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aff0:	b480      	push	{r7}
 800aff2:	b085      	sub	sp, #20
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b000:	2b01      	cmp	r3, #1
 800b002:	d101      	bne.n	800b008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b004:	2302      	movs	r3, #2
 800b006:	e06d      	b.n	800b0e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2201      	movs	r2, #1
 800b00c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2202      	movs	r2, #2
 800b014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	685b      	ldr	r3, [r3, #4]
 800b01e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	4a30      	ldr	r2, [pc, #192]	; (800b0f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d004      	beq.n	800b03c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	4a2f      	ldr	r2, [pc, #188]	; (800b0f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d108      	bne.n	800b04e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b042:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	68fa      	ldr	r2, [r7, #12]
 800b04a:	4313      	orrs	r3, r2
 800b04c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b054:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	68fa      	ldr	r2, [r7, #12]
 800b05c:	4313      	orrs	r3, r2
 800b05e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	68fa      	ldr	r2, [r7, #12]
 800b066:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a20      	ldr	r2, [pc, #128]	; (800b0f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d022      	beq.n	800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b07a:	d01d      	beq.n	800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4a1d      	ldr	r2, [pc, #116]	; (800b0f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d018      	beq.n	800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4a1c      	ldr	r2, [pc, #112]	; (800b0fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d013      	beq.n	800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	4a1a      	ldr	r2, [pc, #104]	; (800b100 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d00e      	beq.n	800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4a15      	ldr	r2, [pc, #84]	; (800b0f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d009      	beq.n	800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	4a16      	ldr	r2, [pc, #88]	; (800b104 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	d004      	beq.n	800b0b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	4a15      	ldr	r2, [pc, #84]	; (800b108 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d10c      	bne.n	800b0d2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b0be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	68ba      	ldr	r2, [r7, #8]
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	68ba      	ldr	r2, [r7, #8]
 800b0d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b0e2:	2300      	movs	r3, #0
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3714      	adds	r7, #20
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr
 800b0f0:	40010000 	.word	0x40010000
 800b0f4:	40010400 	.word	0x40010400
 800b0f8:	40000400 	.word	0x40000400
 800b0fc:	40000800 	.word	0x40000800
 800b100:	40000c00 	.word	0x40000c00
 800b104:	40001800 	.word	0x40001800
 800b108:	40014000 	.word	0x40014000

0800b10c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b10c:	b480      	push	{r7}
 800b10e:	b083      	sub	sp, #12
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b114:	bf00      	nop
 800b116:	370c      	adds	r7, #12
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr

0800b120 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b120:	b480      	push	{r7}
 800b122:	b083      	sub	sp, #12
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b128:	bf00      	nop
 800b12a:	370c      	adds	r7, #12
 800b12c:	46bd      	mov	sp, r7
 800b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b132:	4770      	bx	lr

0800b134 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b134:	b480      	push	{r7}
 800b136:	b083      	sub	sp, #12
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b13c:	bf00      	nop
 800b13e:	370c      	adds	r7, #12
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b148:	b084      	sub	sp, #16
 800b14a:	b580      	push	{r7, lr}
 800b14c:	b084      	sub	sp, #16
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]
 800b152:	f107 001c 	add.w	r0, r7, #28
 800b156:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d120      	bne.n	800b1a2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b164:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	68da      	ldr	r2, [r3, #12]
 800b170:	4b2a      	ldr	r3, [pc, #168]	; (800b21c <USB_CoreInit+0xd4>)
 800b172:	4013      	ands	r3, r2
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b184:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b186:	2b01      	cmp	r3, #1
 800b188:	d105      	bne.n	800b196 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f001 faf8 	bl	800c78c <USB_CoreReset>
 800b19c:	4603      	mov	r3, r0
 800b19e:	73fb      	strb	r3, [r7, #15]
 800b1a0:	e01a      	b.n	800b1d8 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	68db      	ldr	r3, [r3, #12]
 800b1a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f001 faec 	bl	800c78c <USB_CoreReset>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b1b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d106      	bne.n	800b1cc <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1c2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	639a      	str	r2, [r3, #56]	; 0x38
 800b1ca:	e005      	b.n	800b1d8 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d116      	bne.n	800b20c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b1e2:	b29a      	uxth	r2, r3
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b1ec:	4b0c      	ldr	r3, [pc, #48]	; (800b220 <USB_CoreInit+0xd8>)
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	f043 0206 	orr.w	r2, r3, #6
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	689b      	ldr	r3, [r3, #8]
 800b204:	f043 0220 	orr.w	r2, r3, #32
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b20c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3710      	adds	r7, #16
 800b212:	46bd      	mov	sp, r7
 800b214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b218:	b004      	add	sp, #16
 800b21a:	4770      	bx	lr
 800b21c:	ffbdffbf 	.word	0xffbdffbf
 800b220:	03ee0000 	.word	0x03ee0000

0800b224 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b224:	b480      	push	{r7}
 800b226:	b087      	sub	sp, #28
 800b228:	af00      	add	r7, sp, #0
 800b22a:	60f8      	str	r0, [r7, #12]
 800b22c:	60b9      	str	r1, [r7, #8]
 800b22e:	4613      	mov	r3, r2
 800b230:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b232:	79fb      	ldrb	r3, [r7, #7]
 800b234:	2b02      	cmp	r3, #2
 800b236:	d165      	bne.n	800b304 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	4a41      	ldr	r2, [pc, #260]	; (800b340 <USB_SetTurnaroundTime+0x11c>)
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d906      	bls.n	800b24e <USB_SetTurnaroundTime+0x2a>
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	4a40      	ldr	r2, [pc, #256]	; (800b344 <USB_SetTurnaroundTime+0x120>)
 800b244:	4293      	cmp	r3, r2
 800b246:	d202      	bcs.n	800b24e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b248:	230f      	movs	r3, #15
 800b24a:	617b      	str	r3, [r7, #20]
 800b24c:	e062      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	4a3c      	ldr	r2, [pc, #240]	; (800b344 <USB_SetTurnaroundTime+0x120>)
 800b252:	4293      	cmp	r3, r2
 800b254:	d306      	bcc.n	800b264 <USB_SetTurnaroundTime+0x40>
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	4a3b      	ldr	r2, [pc, #236]	; (800b348 <USB_SetTurnaroundTime+0x124>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d202      	bcs.n	800b264 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b25e:	230e      	movs	r3, #14
 800b260:	617b      	str	r3, [r7, #20]
 800b262:	e057      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b264:	68bb      	ldr	r3, [r7, #8]
 800b266:	4a38      	ldr	r2, [pc, #224]	; (800b348 <USB_SetTurnaroundTime+0x124>)
 800b268:	4293      	cmp	r3, r2
 800b26a:	d306      	bcc.n	800b27a <USB_SetTurnaroundTime+0x56>
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	4a37      	ldr	r2, [pc, #220]	; (800b34c <USB_SetTurnaroundTime+0x128>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d202      	bcs.n	800b27a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b274:	230d      	movs	r3, #13
 800b276:	617b      	str	r3, [r7, #20]
 800b278:	e04c      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	4a33      	ldr	r2, [pc, #204]	; (800b34c <USB_SetTurnaroundTime+0x128>)
 800b27e:	4293      	cmp	r3, r2
 800b280:	d306      	bcc.n	800b290 <USB_SetTurnaroundTime+0x6c>
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	4a32      	ldr	r2, [pc, #200]	; (800b350 <USB_SetTurnaroundTime+0x12c>)
 800b286:	4293      	cmp	r3, r2
 800b288:	d802      	bhi.n	800b290 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b28a:	230c      	movs	r3, #12
 800b28c:	617b      	str	r3, [r7, #20]
 800b28e:	e041      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	4a2f      	ldr	r2, [pc, #188]	; (800b350 <USB_SetTurnaroundTime+0x12c>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d906      	bls.n	800b2a6 <USB_SetTurnaroundTime+0x82>
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	4a2e      	ldr	r2, [pc, #184]	; (800b354 <USB_SetTurnaroundTime+0x130>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d802      	bhi.n	800b2a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b2a0:	230b      	movs	r3, #11
 800b2a2:	617b      	str	r3, [r7, #20]
 800b2a4:	e036      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	4a2a      	ldr	r2, [pc, #168]	; (800b354 <USB_SetTurnaroundTime+0x130>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d906      	bls.n	800b2bc <USB_SetTurnaroundTime+0x98>
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	4a29      	ldr	r2, [pc, #164]	; (800b358 <USB_SetTurnaroundTime+0x134>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d802      	bhi.n	800b2bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b2b6:	230a      	movs	r3, #10
 800b2b8:	617b      	str	r3, [r7, #20]
 800b2ba:	e02b      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	4a26      	ldr	r2, [pc, #152]	; (800b358 <USB_SetTurnaroundTime+0x134>)
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d906      	bls.n	800b2d2 <USB_SetTurnaroundTime+0xae>
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	4a25      	ldr	r2, [pc, #148]	; (800b35c <USB_SetTurnaroundTime+0x138>)
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d202      	bcs.n	800b2d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b2cc:	2309      	movs	r3, #9
 800b2ce:	617b      	str	r3, [r7, #20]
 800b2d0:	e020      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	4a21      	ldr	r2, [pc, #132]	; (800b35c <USB_SetTurnaroundTime+0x138>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d306      	bcc.n	800b2e8 <USB_SetTurnaroundTime+0xc4>
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	4a20      	ldr	r2, [pc, #128]	; (800b360 <USB_SetTurnaroundTime+0x13c>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d802      	bhi.n	800b2e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b2e2:	2308      	movs	r3, #8
 800b2e4:	617b      	str	r3, [r7, #20]
 800b2e6:	e015      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	4a1d      	ldr	r2, [pc, #116]	; (800b360 <USB_SetTurnaroundTime+0x13c>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d906      	bls.n	800b2fe <USB_SetTurnaroundTime+0xda>
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	4a1c      	ldr	r2, [pc, #112]	; (800b364 <USB_SetTurnaroundTime+0x140>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d202      	bcs.n	800b2fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b2f8:	2307      	movs	r3, #7
 800b2fa:	617b      	str	r3, [r7, #20]
 800b2fc:	e00a      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b2fe:	2306      	movs	r3, #6
 800b300:	617b      	str	r3, [r7, #20]
 800b302:	e007      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b304:	79fb      	ldrb	r3, [r7, #7]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d102      	bne.n	800b310 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b30a:	2309      	movs	r3, #9
 800b30c:	617b      	str	r3, [r7, #20]
 800b30e:	e001      	b.n	800b314 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b310:	2309      	movs	r3, #9
 800b312:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	68da      	ldr	r2, [r3, #12]
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	029b      	lsls	r3, r3, #10
 800b328:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b32c:	431a      	orrs	r2, r3
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b332:	2300      	movs	r3, #0
}
 800b334:	4618      	mov	r0, r3
 800b336:	371c      	adds	r7, #28
 800b338:	46bd      	mov	sp, r7
 800b33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33e:	4770      	bx	lr
 800b340:	00d8acbf 	.word	0x00d8acbf
 800b344:	00e4e1c0 	.word	0x00e4e1c0
 800b348:	00f42400 	.word	0x00f42400
 800b34c:	01067380 	.word	0x01067380
 800b350:	011a499f 	.word	0x011a499f
 800b354:	01312cff 	.word	0x01312cff
 800b358:	014ca43f 	.word	0x014ca43f
 800b35c:	016e3600 	.word	0x016e3600
 800b360:	01a6ab1f 	.word	0x01a6ab1f
 800b364:	01e84800 	.word	0x01e84800

0800b368 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b368:	b480      	push	{r7}
 800b36a:	b083      	sub	sp, #12
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	f043 0201 	orr.w	r2, r3, #1
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b37c:	2300      	movs	r3, #0
}
 800b37e:	4618      	mov	r0, r3
 800b380:	370c      	adds	r7, #12
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr

0800b38a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b38a:	b480      	push	{r7}
 800b38c:	b083      	sub	sp, #12
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	689b      	ldr	r3, [r3, #8]
 800b396:	f023 0201 	bic.w	r2, r3, #1
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b39e:	2300      	movs	r3, #0
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	370c      	adds	r7, #12
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3aa:	4770      	bx	lr

0800b3ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	460b      	mov	r3, r1
 800b3b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	68db      	ldr	r3, [r3, #12]
 800b3c0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b3c8:	78fb      	ldrb	r3, [r7, #3]
 800b3ca:	2b01      	cmp	r3, #1
 800b3cc:	d115      	bne.n	800b3fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	68db      	ldr	r3, [r3, #12]
 800b3d2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b3da:	2001      	movs	r0, #1
 800b3dc:	f7f6 f836 	bl	800144c <HAL_Delay>
      ms++;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	3301      	adds	r3, #1
 800b3e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f001 f93f 	bl	800c66a <USB_GetMode>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b01      	cmp	r3, #1
 800b3f0:	d01e      	beq.n	800b430 <USB_SetCurrentMode+0x84>
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2b31      	cmp	r3, #49	; 0x31
 800b3f6:	d9f0      	bls.n	800b3da <USB_SetCurrentMode+0x2e>
 800b3f8:	e01a      	b.n	800b430 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b3fa:	78fb      	ldrb	r3, [r7, #3]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d115      	bne.n	800b42c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	68db      	ldr	r3, [r3, #12]
 800b404:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b40c:	2001      	movs	r0, #1
 800b40e:	f7f6 f81d 	bl	800144c <HAL_Delay>
      ms++;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	3301      	adds	r3, #1
 800b416:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f001 f926 	bl	800c66a <USB_GetMode>
 800b41e:	4603      	mov	r3, r0
 800b420:	2b00      	cmp	r3, #0
 800b422:	d005      	beq.n	800b430 <USB_SetCurrentMode+0x84>
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	2b31      	cmp	r3, #49	; 0x31
 800b428:	d9f0      	bls.n	800b40c <USB_SetCurrentMode+0x60>
 800b42a:	e001      	b.n	800b430 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b42c:	2301      	movs	r3, #1
 800b42e:	e005      	b.n	800b43c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	2b32      	cmp	r3, #50	; 0x32
 800b434:	d101      	bne.n	800b43a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b436:	2301      	movs	r3, #1
 800b438:	e000      	b.n	800b43c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b43a:	2300      	movs	r3, #0
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3710      	adds	r7, #16
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b444:	b084      	sub	sp, #16
 800b446:	b580      	push	{r7, lr}
 800b448:	b086      	sub	sp, #24
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
 800b44e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b452:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b456:	2300      	movs	r3, #0
 800b458:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b45e:	2300      	movs	r3, #0
 800b460:	613b      	str	r3, [r7, #16]
 800b462:	e009      	b.n	800b478 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b464:	687a      	ldr	r2, [r7, #4]
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	3340      	adds	r3, #64	; 0x40
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	4413      	add	r3, r2
 800b46e:	2200      	movs	r2, #0
 800b470:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	3301      	adds	r3, #1
 800b476:	613b      	str	r3, [r7, #16]
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	2b0e      	cmp	r3, #14
 800b47c:	d9f2      	bls.n	800b464 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b47e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b480:	2b00      	cmp	r3, #0
 800b482:	d11c      	bne.n	800b4be <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b48a:	685b      	ldr	r3, [r3, #4]
 800b48c:	68fa      	ldr	r2, [r7, #12]
 800b48e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b492:	f043 0302 	orr.w	r3, r3, #2
 800b496:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b49c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	601a      	str	r2, [r3, #0]
 800b4bc:	e005      	b.n	800b4ca <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4dc:	4619      	mov	r1, r3
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	680b      	ldr	r3, [r1, #0]
 800b4e8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b4ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d10c      	bne.n	800b50a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d104      	bne.n	800b500 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b4f6:	2100      	movs	r1, #0
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f000 f965 	bl	800b7c8 <USB_SetDevSpeed>
 800b4fe:	e008      	b.n	800b512 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b500:	2101      	movs	r1, #1
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f000 f960 	bl	800b7c8 <USB_SetDevSpeed>
 800b508:	e003      	b.n	800b512 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b50a:	2103      	movs	r1, #3
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 f95b 	bl	800b7c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b512:	2110      	movs	r1, #16
 800b514:	6878      	ldr	r0, [r7, #4]
 800b516:	f000 f8f3 	bl	800b700 <USB_FlushTxFifo>
 800b51a:	4603      	mov	r3, r0
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d001      	beq.n	800b524 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800b520:	2301      	movs	r3, #1
 800b522:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 f91f 	bl	800b768 <USB_FlushRxFifo>
 800b52a:	4603      	mov	r3, r0
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d001      	beq.n	800b534 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800b530:	2301      	movs	r3, #1
 800b532:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b53a:	461a      	mov	r2, r3
 800b53c:	2300      	movs	r3, #0
 800b53e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b546:	461a      	mov	r2, r3
 800b548:	2300      	movs	r3, #0
 800b54a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b552:	461a      	mov	r2, r3
 800b554:	2300      	movs	r3, #0
 800b556:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b558:	2300      	movs	r3, #0
 800b55a:	613b      	str	r3, [r7, #16]
 800b55c:	e043      	b.n	800b5e6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	015a      	lsls	r2, r3, #5
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	4413      	add	r3, r2
 800b566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b570:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b574:	d118      	bne.n	800b5a8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d10a      	bne.n	800b592 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	015a      	lsls	r2, r3, #5
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	4413      	add	r3, r2
 800b584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b588:	461a      	mov	r2, r3
 800b58a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b58e:	6013      	str	r3, [r2, #0]
 800b590:	e013      	b.n	800b5ba <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	015a      	lsls	r2, r3, #5
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	4413      	add	r3, r2
 800b59a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b59e:	461a      	mov	r2, r3
 800b5a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b5a4:	6013      	str	r3, [r2, #0]
 800b5a6:	e008      	b.n	800b5ba <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b5a8:	693b      	ldr	r3, [r7, #16]
 800b5aa:	015a      	lsls	r2, r3, #5
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	4413      	add	r3, r2
 800b5b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	015a      	lsls	r2, r3, #5
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	015a      	lsls	r2, r3, #5
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5d8:	461a      	mov	r2, r3
 800b5da:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b5de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	613b      	str	r3, [r7, #16]
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e8:	693a      	ldr	r2, [r7, #16]
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	d3b7      	bcc.n	800b55e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	613b      	str	r3, [r7, #16]
 800b5f2:	e043      	b.n	800b67c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	015a      	lsls	r2, r3, #5
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b606:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b60a:	d118      	bne.n	800b63e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d10a      	bne.n	800b628 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	015a      	lsls	r2, r3, #5
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	4413      	add	r3, r2
 800b61a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b61e:	461a      	mov	r2, r3
 800b620:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b624:	6013      	str	r3, [r2, #0]
 800b626:	e013      	b.n	800b650 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	015a      	lsls	r2, r3, #5
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	4413      	add	r3, r2
 800b630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b634:	461a      	mov	r2, r3
 800b636:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b63a:	6013      	str	r3, [r2, #0]
 800b63c:	e008      	b.n	800b650 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b63e:	693b      	ldr	r3, [r7, #16]
 800b640:	015a      	lsls	r2, r3, #5
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	4413      	add	r3, r2
 800b646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b64a:	461a      	mov	r2, r3
 800b64c:	2300      	movs	r3, #0
 800b64e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	015a      	lsls	r2, r3, #5
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	4413      	add	r3, r2
 800b658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b65c:	461a      	mov	r2, r3
 800b65e:	2300      	movs	r3, #0
 800b660:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	015a      	lsls	r2, r3, #5
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	4413      	add	r3, r2
 800b66a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b66e:	461a      	mov	r2, r3
 800b670:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b674:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	3301      	adds	r3, #1
 800b67a:	613b      	str	r3, [r7, #16]
 800b67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b67e:	693a      	ldr	r2, [r7, #16]
 800b680:	429a      	cmp	r2, r3
 800b682:	d3b7      	bcc.n	800b5f4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b68a:	691b      	ldr	r3, [r3, #16]
 800b68c:	68fa      	ldr	r2, [r7, #12]
 800b68e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b692:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b696:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2200      	movs	r2, #0
 800b69c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b6a4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d105      	bne.n	800b6b8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	699b      	ldr	r3, [r3, #24]
 800b6b0:	f043 0210 	orr.w	r2, r3, #16
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	699a      	ldr	r2, [r3, #24]
 800b6bc:	4b0e      	ldr	r3, [pc, #56]	; (800b6f8 <USB_DevInit+0x2b4>)
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	687a      	ldr	r2, [r7, #4]
 800b6c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b6c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d005      	beq.n	800b6d6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	699b      	ldr	r3, [r3, #24]
 800b6ce:	f043 0208 	orr.w	r2, r3, #8
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b6d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6d8:	2b01      	cmp	r3, #1
 800b6da:	d105      	bne.n	800b6e8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	699a      	ldr	r2, [r3, #24]
 800b6e0:	4b06      	ldr	r3, [pc, #24]	; (800b6fc <USB_DevInit+0x2b8>)
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	687a      	ldr	r2, [r7, #4]
 800b6e6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b6e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3718      	adds	r7, #24
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b6f4:	b004      	add	sp, #16
 800b6f6:	4770      	bx	lr
 800b6f8:	803c3800 	.word	0x803c3800
 800b6fc:	40000004 	.word	0x40000004

0800b700 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b700:	b480      	push	{r7}
 800b702:	b085      	sub	sp, #20
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b70a:	2300      	movs	r3, #0
 800b70c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	3301      	adds	r3, #1
 800b712:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	4a13      	ldr	r2, [pc, #76]	; (800b764 <USB_FlushTxFifo+0x64>)
 800b718:	4293      	cmp	r3, r2
 800b71a:	d901      	bls.n	800b720 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b71c:	2303      	movs	r3, #3
 800b71e:	e01b      	b.n	800b758 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	691b      	ldr	r3, [r3, #16]
 800b724:	2b00      	cmp	r3, #0
 800b726:	daf2      	bge.n	800b70e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b728:	2300      	movs	r3, #0
 800b72a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	019b      	lsls	r3, r3, #6
 800b730:	f043 0220 	orr.w	r2, r3, #32
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	3301      	adds	r3, #1
 800b73c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	4a08      	ldr	r2, [pc, #32]	; (800b764 <USB_FlushTxFifo+0x64>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d901      	bls.n	800b74a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b746:	2303      	movs	r3, #3
 800b748:	e006      	b.n	800b758 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	691b      	ldr	r3, [r3, #16]
 800b74e:	f003 0320 	and.w	r3, r3, #32
 800b752:	2b20      	cmp	r3, #32
 800b754:	d0f0      	beq.n	800b738 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b756:	2300      	movs	r3, #0
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3714      	adds	r7, #20
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr
 800b764:	00030d40 	.word	0x00030d40

0800b768 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b768:	b480      	push	{r7}
 800b76a:	b085      	sub	sp, #20
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b770:	2300      	movs	r3, #0
 800b772:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	3301      	adds	r3, #1
 800b778:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	4a11      	ldr	r2, [pc, #68]	; (800b7c4 <USB_FlushRxFifo+0x5c>)
 800b77e:	4293      	cmp	r3, r2
 800b780:	d901      	bls.n	800b786 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b782:	2303      	movs	r3, #3
 800b784:	e018      	b.n	800b7b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	691b      	ldr	r3, [r3, #16]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	daf2      	bge.n	800b774 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b78e:	2300      	movs	r3, #0
 800b790:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2210      	movs	r2, #16
 800b796:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	3301      	adds	r3, #1
 800b79c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	4a08      	ldr	r2, [pc, #32]	; (800b7c4 <USB_FlushRxFifo+0x5c>)
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d901      	bls.n	800b7aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b7a6:	2303      	movs	r3, #3
 800b7a8:	e006      	b.n	800b7b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	691b      	ldr	r3, [r3, #16]
 800b7ae:	f003 0310 	and.w	r3, r3, #16
 800b7b2:	2b10      	cmp	r3, #16
 800b7b4:	d0f0      	beq.n	800b798 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b7b6:	2300      	movs	r3, #0
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3714      	adds	r7, #20
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c2:	4770      	bx	lr
 800b7c4:	00030d40 	.word	0x00030d40

0800b7c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b085      	sub	sp, #20
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7de:	681a      	ldr	r2, [r3, #0]
 800b7e0:	78fb      	ldrb	r3, [r7, #3]
 800b7e2:	68f9      	ldr	r1, [r7, #12]
 800b7e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b7ec:	2300      	movs	r3, #0
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3714      	adds	r7, #20
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f8:	4770      	bx	lr

0800b7fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b7fa:	b480      	push	{r7}
 800b7fc:	b087      	sub	sp, #28
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b806:	693b      	ldr	r3, [r7, #16]
 800b808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	f003 0306 	and.w	r3, r3, #6
 800b812:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d102      	bne.n	800b820 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b81a:	2300      	movs	r3, #0
 800b81c:	75fb      	strb	r3, [r7, #23]
 800b81e:	e00a      	b.n	800b836 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2b02      	cmp	r3, #2
 800b824:	d002      	beq.n	800b82c <USB_GetDevSpeed+0x32>
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2b06      	cmp	r3, #6
 800b82a:	d102      	bne.n	800b832 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b82c:	2302      	movs	r3, #2
 800b82e:	75fb      	strb	r3, [r7, #23]
 800b830:	e001      	b.n	800b836 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b832:	230f      	movs	r3, #15
 800b834:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b836:	7dfb      	ldrb	r3, [r7, #23]
}
 800b838:	4618      	mov	r0, r3
 800b83a:	371c      	adds	r7, #28
 800b83c:	46bd      	mov	sp, r7
 800b83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b842:	4770      	bx	lr

0800b844 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b844:	b480      	push	{r7}
 800b846:	b085      	sub	sp, #20
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	785b      	ldrb	r3, [r3, #1]
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d139      	bne.n	800b8d4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b866:	69da      	ldr	r2, [r3, #28]
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	f003 030f 	and.w	r3, r3, #15
 800b870:	2101      	movs	r1, #1
 800b872:	fa01 f303 	lsl.w	r3, r1, r3
 800b876:	b29b      	uxth	r3, r3
 800b878:	68f9      	ldr	r1, [r7, #12]
 800b87a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b87e:	4313      	orrs	r3, r2
 800b880:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	015a      	lsls	r2, r3, #5
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	4413      	add	r3, r2
 800b88a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b894:	2b00      	cmp	r3, #0
 800b896:	d153      	bne.n	800b940 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	015a      	lsls	r2, r3, #5
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	4413      	add	r3, r2
 800b8a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	689b      	ldr	r3, [r3, #8]
 800b8aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	791b      	ldrb	r3, [r3, #4]
 800b8b2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b8b4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	059b      	lsls	r3, r3, #22
 800b8ba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b8bc:	431a      	orrs	r2, r3
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	0159      	lsls	r1, r3, #5
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	440b      	add	r3, r1
 800b8c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8ca:	4619      	mov	r1, r3
 800b8cc:	4b20      	ldr	r3, [pc, #128]	; (800b950 <USB_ActivateEndpoint+0x10c>)
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	600b      	str	r3, [r1, #0]
 800b8d2:	e035      	b.n	800b940 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8da:	69da      	ldr	r2, [r3, #28]
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	f003 030f 	and.w	r3, r3, #15
 800b8e4:	2101      	movs	r1, #1
 800b8e6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ea:	041b      	lsls	r3, r3, #16
 800b8ec:	68f9      	ldr	r1, [r7, #12]
 800b8ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	015a      	lsls	r2, r3, #5
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d119      	bne.n	800b940 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	015a      	lsls	r2, r3, #5
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	4413      	add	r3, r2
 800b914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b918:	681a      	ldr	r2, [r3, #0]
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	689b      	ldr	r3, [r3, #8]
 800b91e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	791b      	ldrb	r3, [r3, #4]
 800b926:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b928:	430b      	orrs	r3, r1
 800b92a:	431a      	orrs	r2, r3
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	0159      	lsls	r1, r3, #5
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	440b      	add	r3, r1
 800b934:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b938:	4619      	mov	r1, r3
 800b93a:	4b05      	ldr	r3, [pc, #20]	; (800b950 <USB_ActivateEndpoint+0x10c>)
 800b93c:	4313      	orrs	r3, r2
 800b93e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3714      	adds	r7, #20
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	10008000 	.word	0x10008000

0800b954 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b954:	b480      	push	{r7}
 800b956:	b085      	sub	sp, #20
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
 800b95c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	781b      	ldrb	r3, [r3, #0]
 800b966:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	785b      	ldrb	r3, [r3, #1]
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d161      	bne.n	800ba34 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	015a      	lsls	r2, r3, #5
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	4413      	add	r3, r2
 800b978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b982:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b986:	d11f      	bne.n	800b9c8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	015a      	lsls	r2, r3, #5
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	4413      	add	r3, r2
 800b990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	68ba      	ldr	r2, [r7, #8]
 800b998:	0151      	lsls	r1, r2, #5
 800b99a:	68fa      	ldr	r2, [r7, #12]
 800b99c:	440a      	add	r2, r1
 800b99e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b9a6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	015a      	lsls	r2, r3, #5
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	4413      	add	r3, r2
 800b9b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	68ba      	ldr	r2, [r7, #8]
 800b9b8:	0151      	lsls	r1, r2, #5
 800b9ba:	68fa      	ldr	r2, [r7, #12]
 800b9bc:	440a      	add	r2, r1
 800b9be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b9c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	781b      	ldrb	r3, [r3, #0]
 800b9d4:	f003 030f 	and.w	r3, r3, #15
 800b9d8:	2101      	movs	r1, #1
 800b9da:	fa01 f303 	lsl.w	r3, r1, r3
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	43db      	mvns	r3, r3
 800b9e2:	68f9      	ldr	r1, [r7, #12]
 800b9e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b9e8:	4013      	ands	r3, r2
 800b9ea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9f2:	69da      	ldr	r2, [r3, #28]
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	f003 030f 	and.w	r3, r3, #15
 800b9fc:	2101      	movs	r1, #1
 800b9fe:	fa01 f303 	lsl.w	r3, r1, r3
 800ba02:	b29b      	uxth	r3, r3
 800ba04:	43db      	mvns	r3, r3
 800ba06:	68f9      	ldr	r1, [r7, #12]
 800ba08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba0c:	4013      	ands	r3, r2
 800ba0e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	015a      	lsls	r2, r3, #5
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	4413      	add	r3, r2
 800ba18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba1c:	681a      	ldr	r2, [r3, #0]
 800ba1e:	68bb      	ldr	r3, [r7, #8]
 800ba20:	0159      	lsls	r1, r3, #5
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	440b      	add	r3, r1
 800ba26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba2a:	4619      	mov	r1, r3
 800ba2c:	4b35      	ldr	r3, [pc, #212]	; (800bb04 <USB_DeactivateEndpoint+0x1b0>)
 800ba2e:	4013      	ands	r3, r2
 800ba30:	600b      	str	r3, [r1, #0]
 800ba32:	e060      	b.n	800baf6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	015a      	lsls	r2, r3, #5
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	4413      	add	r3, r2
 800ba3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba4a:	d11f      	bne.n	800ba8c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	015a      	lsls	r2, r3, #5
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	4413      	add	r3, r2
 800ba54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	68ba      	ldr	r2, [r7, #8]
 800ba5c:	0151      	lsls	r1, r2, #5
 800ba5e:	68fa      	ldr	r2, [r7, #12]
 800ba60:	440a      	add	r2, r1
 800ba62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ba6a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	015a      	lsls	r2, r3, #5
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	4413      	add	r3, r2
 800ba74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	68ba      	ldr	r2, [r7, #8]
 800ba7c:	0151      	lsls	r1, r2, #5
 800ba7e:	68fa      	ldr	r2, [r7, #12]
 800ba80:	440a      	add	r2, r1
 800ba82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba86:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba8a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	f003 030f 	and.w	r3, r3, #15
 800ba9c:	2101      	movs	r1, #1
 800ba9e:	fa01 f303 	lsl.w	r3, r1, r3
 800baa2:	041b      	lsls	r3, r3, #16
 800baa4:	43db      	mvns	r3, r3
 800baa6:	68f9      	ldr	r1, [r7, #12]
 800baa8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800baac:	4013      	ands	r3, r2
 800baae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bab6:	69da      	ldr	r2, [r3, #28]
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	781b      	ldrb	r3, [r3, #0]
 800babc:	f003 030f 	and.w	r3, r3, #15
 800bac0:	2101      	movs	r1, #1
 800bac2:	fa01 f303 	lsl.w	r3, r1, r3
 800bac6:	041b      	lsls	r3, r3, #16
 800bac8:	43db      	mvns	r3, r3
 800baca:	68f9      	ldr	r1, [r7, #12]
 800bacc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bad0:	4013      	ands	r3, r2
 800bad2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	015a      	lsls	r2, r3, #5
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	4413      	add	r3, r2
 800badc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	0159      	lsls	r1, r3, #5
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	440b      	add	r3, r1
 800baea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baee:	4619      	mov	r1, r3
 800baf0:	4b05      	ldr	r3, [pc, #20]	; (800bb08 <USB_DeactivateEndpoint+0x1b4>)
 800baf2:	4013      	ands	r3, r2
 800baf4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800baf6:	2300      	movs	r3, #0
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3714      	adds	r7, #20
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr
 800bb04:	ec337800 	.word	0xec337800
 800bb08:	eff37800 	.word	0xeff37800

0800bb0c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b08a      	sub	sp, #40	; 0x28
 800bb10:	af02      	add	r7, sp, #8
 800bb12:	60f8      	str	r0, [r7, #12]
 800bb14:	60b9      	str	r1, [r7, #8]
 800bb16:	4613      	mov	r3, r2
 800bb18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	785b      	ldrb	r3, [r3, #1]
 800bb28:	2b01      	cmp	r3, #1
 800bb2a:	f040 8181 	bne.w	800be30 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	691b      	ldr	r3, [r3, #16]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d132      	bne.n	800bb9c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	015a      	lsls	r2, r3, #5
 800bb3a:	69fb      	ldr	r3, [r7, #28]
 800bb3c:	4413      	add	r3, r2
 800bb3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb42:	691a      	ldr	r2, [r3, #16]
 800bb44:	69bb      	ldr	r3, [r7, #24]
 800bb46:	0159      	lsls	r1, r3, #5
 800bb48:	69fb      	ldr	r3, [r7, #28]
 800bb4a:	440b      	add	r3, r1
 800bb4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb50:	4619      	mov	r1, r3
 800bb52:	4ba5      	ldr	r3, [pc, #660]	; (800bde8 <USB_EPStartXfer+0x2dc>)
 800bb54:	4013      	ands	r3, r2
 800bb56:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bb58:	69bb      	ldr	r3, [r7, #24]
 800bb5a:	015a      	lsls	r2, r3, #5
 800bb5c:	69fb      	ldr	r3, [r7, #28]
 800bb5e:	4413      	add	r3, r2
 800bb60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb64:	691b      	ldr	r3, [r3, #16]
 800bb66:	69ba      	ldr	r2, [r7, #24]
 800bb68:	0151      	lsls	r1, r2, #5
 800bb6a:	69fa      	ldr	r2, [r7, #28]
 800bb6c:	440a      	add	r2, r1
 800bb6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bb72:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bb76:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb78:	69bb      	ldr	r3, [r7, #24]
 800bb7a:	015a      	lsls	r2, r3, #5
 800bb7c:	69fb      	ldr	r3, [r7, #28]
 800bb7e:	4413      	add	r3, r2
 800bb80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb84:	691a      	ldr	r2, [r3, #16]
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	0159      	lsls	r1, r3, #5
 800bb8a:	69fb      	ldr	r3, [r7, #28]
 800bb8c:	440b      	add	r3, r1
 800bb8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bb92:	4619      	mov	r1, r3
 800bb94:	4b95      	ldr	r3, [pc, #596]	; (800bdec <USB_EPStartXfer+0x2e0>)
 800bb96:	4013      	ands	r3, r2
 800bb98:	610b      	str	r3, [r1, #16]
 800bb9a:	e092      	b.n	800bcc2 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb9c:	69bb      	ldr	r3, [r7, #24]
 800bb9e:	015a      	lsls	r2, r3, #5
 800bba0:	69fb      	ldr	r3, [r7, #28]
 800bba2:	4413      	add	r3, r2
 800bba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bba8:	691a      	ldr	r2, [r3, #16]
 800bbaa:	69bb      	ldr	r3, [r7, #24]
 800bbac:	0159      	lsls	r1, r3, #5
 800bbae:	69fb      	ldr	r3, [r7, #28]
 800bbb0:	440b      	add	r3, r1
 800bbb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbb6:	4619      	mov	r1, r3
 800bbb8:	4b8c      	ldr	r3, [pc, #560]	; (800bdec <USB_EPStartXfer+0x2e0>)
 800bbba:	4013      	ands	r3, r2
 800bbbc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	015a      	lsls	r2, r3, #5
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	4413      	add	r3, r2
 800bbc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbca:	691a      	ldr	r2, [r3, #16]
 800bbcc:	69bb      	ldr	r3, [r7, #24]
 800bbce:	0159      	lsls	r1, r3, #5
 800bbd0:	69fb      	ldr	r3, [r7, #28]
 800bbd2:	440b      	add	r3, r1
 800bbd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbd8:	4619      	mov	r1, r3
 800bbda:	4b83      	ldr	r3, [pc, #524]	; (800bde8 <USB_EPStartXfer+0x2dc>)
 800bbdc:	4013      	ands	r3, r2
 800bbde:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800bbe0:	69bb      	ldr	r3, [r7, #24]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d11a      	bne.n	800bc1c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	691a      	ldr	r2, [r3, #16]
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	689b      	ldr	r3, [r3, #8]
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d903      	bls.n	800bbfa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	689a      	ldr	r2, [r3, #8]
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bbfa:	69bb      	ldr	r3, [r7, #24]
 800bbfc:	015a      	lsls	r2, r3, #5
 800bbfe:	69fb      	ldr	r3, [r7, #28]
 800bc00:	4413      	add	r3, r2
 800bc02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc06:	691b      	ldr	r3, [r3, #16]
 800bc08:	69ba      	ldr	r2, [r7, #24]
 800bc0a:	0151      	lsls	r1, r2, #5
 800bc0c:	69fa      	ldr	r2, [r7, #28]
 800bc0e:	440a      	add	r2, r1
 800bc10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bc18:	6113      	str	r3, [r2, #16]
 800bc1a:	e01b      	b.n	800bc54 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	015a      	lsls	r2, r3, #5
 800bc20:	69fb      	ldr	r3, [r7, #28]
 800bc22:	4413      	add	r3, r2
 800bc24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc28:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	6919      	ldr	r1, [r3, #16]
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	689b      	ldr	r3, [r3, #8]
 800bc32:	440b      	add	r3, r1
 800bc34:	1e59      	subs	r1, r3, #1
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	fbb1 f3f3 	udiv	r3, r1, r3
 800bc3e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bc40:	4b6b      	ldr	r3, [pc, #428]	; (800bdf0 <USB_EPStartXfer+0x2e4>)
 800bc42:	400b      	ands	r3, r1
 800bc44:	69b9      	ldr	r1, [r7, #24]
 800bc46:	0148      	lsls	r0, r1, #5
 800bc48:	69f9      	ldr	r1, [r7, #28]
 800bc4a:	4401      	add	r1, r0
 800bc4c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bc50:	4313      	orrs	r3, r2
 800bc52:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bc54:	69bb      	ldr	r3, [r7, #24]
 800bc56:	015a      	lsls	r2, r3, #5
 800bc58:	69fb      	ldr	r3, [r7, #28]
 800bc5a:	4413      	add	r3, r2
 800bc5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc60:	691a      	ldr	r2, [r3, #16]
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	691b      	ldr	r3, [r3, #16]
 800bc66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc6a:	69b9      	ldr	r1, [r7, #24]
 800bc6c:	0148      	lsls	r0, r1, #5
 800bc6e:	69f9      	ldr	r1, [r7, #28]
 800bc70:	4401      	add	r1, r0
 800bc72:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bc76:	4313      	orrs	r3, r2
 800bc78:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	791b      	ldrb	r3, [r3, #4]
 800bc7e:	2b01      	cmp	r3, #1
 800bc80:	d11f      	bne.n	800bcc2 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bc82:	69bb      	ldr	r3, [r7, #24]
 800bc84:	015a      	lsls	r2, r3, #5
 800bc86:	69fb      	ldr	r3, [r7, #28]
 800bc88:	4413      	add	r3, r2
 800bc8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc8e:	691b      	ldr	r3, [r3, #16]
 800bc90:	69ba      	ldr	r2, [r7, #24]
 800bc92:	0151      	lsls	r1, r2, #5
 800bc94:	69fa      	ldr	r2, [r7, #28]
 800bc96:	440a      	add	r2, r1
 800bc98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc9c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800bca0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bca2:	69bb      	ldr	r3, [r7, #24]
 800bca4:	015a      	lsls	r2, r3, #5
 800bca6:	69fb      	ldr	r3, [r7, #28]
 800bca8:	4413      	add	r3, r2
 800bcaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcae:	691b      	ldr	r3, [r3, #16]
 800bcb0:	69ba      	ldr	r2, [r7, #24]
 800bcb2:	0151      	lsls	r1, r2, #5
 800bcb4:	69fa      	ldr	r2, [r7, #28]
 800bcb6:	440a      	add	r2, r1
 800bcb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcbc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bcc0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800bcc2:	79fb      	ldrb	r3, [r7, #7]
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d14b      	bne.n	800bd60 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	69db      	ldr	r3, [r3, #28]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d009      	beq.n	800bce4 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bcd0:	69bb      	ldr	r3, [r7, #24]
 800bcd2:	015a      	lsls	r2, r3, #5
 800bcd4:	69fb      	ldr	r3, [r7, #28]
 800bcd6:	4413      	add	r3, r2
 800bcd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcdc:	461a      	mov	r2, r3
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	69db      	ldr	r3, [r3, #28]
 800bce2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	791b      	ldrb	r3, [r3, #4]
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d128      	bne.n	800bd3e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bcf2:	689b      	ldr	r3, [r3, #8]
 800bcf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d110      	bne.n	800bd1e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bcfc:	69bb      	ldr	r3, [r7, #24]
 800bcfe:	015a      	lsls	r2, r3, #5
 800bd00:	69fb      	ldr	r3, [r7, #28]
 800bd02:	4413      	add	r3, r2
 800bd04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	69ba      	ldr	r2, [r7, #24]
 800bd0c:	0151      	lsls	r1, r2, #5
 800bd0e:	69fa      	ldr	r2, [r7, #28]
 800bd10:	440a      	add	r2, r1
 800bd12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd16:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bd1a:	6013      	str	r3, [r2, #0]
 800bd1c:	e00f      	b.n	800bd3e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bd1e:	69bb      	ldr	r3, [r7, #24]
 800bd20:	015a      	lsls	r2, r3, #5
 800bd22:	69fb      	ldr	r3, [r7, #28]
 800bd24:	4413      	add	r3, r2
 800bd26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	69ba      	ldr	r2, [r7, #24]
 800bd2e:	0151      	lsls	r1, r2, #5
 800bd30:	69fa      	ldr	r2, [r7, #28]
 800bd32:	440a      	add	r2, r1
 800bd34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd3c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd3e:	69bb      	ldr	r3, [r7, #24]
 800bd40:	015a      	lsls	r2, r3, #5
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	4413      	add	r3, r2
 800bd46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	69ba      	ldr	r2, [r7, #24]
 800bd4e:	0151      	lsls	r1, r2, #5
 800bd50:	69fa      	ldr	r2, [r7, #28]
 800bd52:	440a      	add	r2, r1
 800bd54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd58:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bd5c:	6013      	str	r3, [r2, #0]
 800bd5e:	e16a      	b.n	800c036 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd60:	69bb      	ldr	r3, [r7, #24]
 800bd62:	015a      	lsls	r2, r3, #5
 800bd64:	69fb      	ldr	r3, [r7, #28]
 800bd66:	4413      	add	r3, r2
 800bd68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	69ba      	ldr	r2, [r7, #24]
 800bd70:	0151      	lsls	r1, r2, #5
 800bd72:	69fa      	ldr	r2, [r7, #28]
 800bd74:	440a      	add	r2, r1
 800bd76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd7a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bd7e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	791b      	ldrb	r3, [r3, #4]
 800bd84:	2b01      	cmp	r3, #1
 800bd86:	d015      	beq.n	800bdb4 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	691b      	ldr	r3, [r3, #16]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f000 8152 	beq.w	800c036 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bd92:	69fb      	ldr	r3, [r7, #28]
 800bd94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	f003 030f 	and.w	r3, r3, #15
 800bda2:	2101      	movs	r1, #1
 800bda4:	fa01 f303 	lsl.w	r3, r1, r3
 800bda8:	69f9      	ldr	r1, [r7, #28]
 800bdaa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	634b      	str	r3, [r1, #52]	; 0x34
 800bdb2:	e140      	b.n	800c036 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bdb4:	69fb      	ldr	r3, [r7, #28]
 800bdb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdba:	689b      	ldr	r3, [r3, #8]
 800bdbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d117      	bne.n	800bdf4 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bdc4:	69bb      	ldr	r3, [r7, #24]
 800bdc6:	015a      	lsls	r2, r3, #5
 800bdc8:	69fb      	ldr	r3, [r7, #28]
 800bdca:	4413      	add	r3, r2
 800bdcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	69ba      	ldr	r2, [r7, #24]
 800bdd4:	0151      	lsls	r1, r2, #5
 800bdd6:	69fa      	ldr	r2, [r7, #28]
 800bdd8:	440a      	add	r2, r1
 800bdda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bdde:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bde2:	6013      	str	r3, [r2, #0]
 800bde4:	e016      	b.n	800be14 <USB_EPStartXfer+0x308>
 800bde6:	bf00      	nop
 800bde8:	e007ffff 	.word	0xe007ffff
 800bdec:	fff80000 	.word	0xfff80000
 800bdf0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bdf4:	69bb      	ldr	r3, [r7, #24]
 800bdf6:	015a      	lsls	r2, r3, #5
 800bdf8:	69fb      	ldr	r3, [r7, #28]
 800bdfa:	4413      	add	r3, r2
 800bdfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	69ba      	ldr	r2, [r7, #24]
 800be04:	0151      	lsls	r1, r2, #5
 800be06:	69fa      	ldr	r2, [r7, #28]
 800be08:	440a      	add	r2, r1
 800be0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be12:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	68d9      	ldr	r1, [r3, #12]
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	781a      	ldrb	r2, [r3, #0]
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	691b      	ldr	r3, [r3, #16]
 800be20:	b298      	uxth	r0, r3
 800be22:	79fb      	ldrb	r3, [r7, #7]
 800be24:	9300      	str	r3, [sp, #0]
 800be26:	4603      	mov	r3, r0
 800be28:	68f8      	ldr	r0, [r7, #12]
 800be2a:	f000 f9b9 	bl	800c1a0 <USB_WritePacket>
 800be2e:	e102      	b.n	800c036 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800be30:	69bb      	ldr	r3, [r7, #24]
 800be32:	015a      	lsls	r2, r3, #5
 800be34:	69fb      	ldr	r3, [r7, #28]
 800be36:	4413      	add	r3, r2
 800be38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be3c:	691a      	ldr	r2, [r3, #16]
 800be3e:	69bb      	ldr	r3, [r7, #24]
 800be40:	0159      	lsls	r1, r3, #5
 800be42:	69fb      	ldr	r3, [r7, #28]
 800be44:	440b      	add	r3, r1
 800be46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be4a:	4619      	mov	r1, r3
 800be4c:	4b7c      	ldr	r3, [pc, #496]	; (800c040 <USB_EPStartXfer+0x534>)
 800be4e:	4013      	ands	r3, r2
 800be50:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800be52:	69bb      	ldr	r3, [r7, #24]
 800be54:	015a      	lsls	r2, r3, #5
 800be56:	69fb      	ldr	r3, [r7, #28]
 800be58:	4413      	add	r3, r2
 800be5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be5e:	691a      	ldr	r2, [r3, #16]
 800be60:	69bb      	ldr	r3, [r7, #24]
 800be62:	0159      	lsls	r1, r3, #5
 800be64:	69fb      	ldr	r3, [r7, #28]
 800be66:	440b      	add	r3, r1
 800be68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be6c:	4619      	mov	r1, r3
 800be6e:	4b75      	ldr	r3, [pc, #468]	; (800c044 <USB_EPStartXfer+0x538>)
 800be70:	4013      	ands	r3, r2
 800be72:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800be74:	69bb      	ldr	r3, [r7, #24]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d12f      	bne.n	800beda <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	691b      	ldr	r3, [r3, #16]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d003      	beq.n	800be8a <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	689a      	ldr	r2, [r3, #8]
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	689a      	ldr	r2, [r3, #8]
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800be92:	69bb      	ldr	r3, [r7, #24]
 800be94:	015a      	lsls	r2, r3, #5
 800be96:	69fb      	ldr	r3, [r7, #28]
 800be98:	4413      	add	r3, r2
 800be9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be9e:	691a      	ldr	r2, [r3, #16]
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	6a1b      	ldr	r3, [r3, #32]
 800bea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bea8:	69b9      	ldr	r1, [r7, #24]
 800beaa:	0148      	lsls	r0, r1, #5
 800beac:	69f9      	ldr	r1, [r7, #28]
 800beae:	4401      	add	r1, r0
 800beb0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800beb4:	4313      	orrs	r3, r2
 800beb6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800beb8:	69bb      	ldr	r3, [r7, #24]
 800beba:	015a      	lsls	r2, r3, #5
 800bebc:	69fb      	ldr	r3, [r7, #28]
 800bebe:	4413      	add	r3, r2
 800bec0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bec4:	691b      	ldr	r3, [r3, #16]
 800bec6:	69ba      	ldr	r2, [r7, #24]
 800bec8:	0151      	lsls	r1, r2, #5
 800beca:	69fa      	ldr	r2, [r7, #28]
 800becc:	440a      	add	r2, r1
 800bece:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bed2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bed6:	6113      	str	r3, [r2, #16]
 800bed8:	e05f      	b.n	800bf9a <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	691b      	ldr	r3, [r3, #16]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d123      	bne.n	800bf2a <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bee2:	69bb      	ldr	r3, [r7, #24]
 800bee4:	015a      	lsls	r2, r3, #5
 800bee6:	69fb      	ldr	r3, [r7, #28]
 800bee8:	4413      	add	r3, r2
 800beea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800beee:	691a      	ldr	r2, [r3, #16]
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	689b      	ldr	r3, [r3, #8]
 800bef4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bef8:	69b9      	ldr	r1, [r7, #24]
 800befa:	0148      	lsls	r0, r1, #5
 800befc:	69f9      	ldr	r1, [r7, #28]
 800befe:	4401      	add	r1, r0
 800bf00:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bf04:	4313      	orrs	r3, r2
 800bf06:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bf08:	69bb      	ldr	r3, [r7, #24]
 800bf0a:	015a      	lsls	r2, r3, #5
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	4413      	add	r3, r2
 800bf10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf14:	691b      	ldr	r3, [r3, #16]
 800bf16:	69ba      	ldr	r2, [r7, #24]
 800bf18:	0151      	lsls	r1, r2, #5
 800bf1a:	69fa      	ldr	r2, [r7, #28]
 800bf1c:	440a      	add	r2, r1
 800bf1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bf22:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bf26:	6113      	str	r3, [r2, #16]
 800bf28:	e037      	b.n	800bf9a <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	691a      	ldr	r2, [r3, #16]
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	689b      	ldr	r3, [r3, #8]
 800bf32:	4413      	add	r3, r2
 800bf34:	1e5a      	subs	r2, r3, #1
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	689b      	ldr	r3, [r3, #8]
 800bf3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf3e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800bf40:	68bb      	ldr	r3, [r7, #8]
 800bf42:	689b      	ldr	r3, [r3, #8]
 800bf44:	8afa      	ldrh	r2, [r7, #22]
 800bf46:	fb03 f202 	mul.w	r2, r3, r2
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bf4e:	69bb      	ldr	r3, [r7, #24]
 800bf50:	015a      	lsls	r2, r3, #5
 800bf52:	69fb      	ldr	r3, [r7, #28]
 800bf54:	4413      	add	r3, r2
 800bf56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf5a:	691a      	ldr	r2, [r3, #16]
 800bf5c:	8afb      	ldrh	r3, [r7, #22]
 800bf5e:	04d9      	lsls	r1, r3, #19
 800bf60:	4b39      	ldr	r3, [pc, #228]	; (800c048 <USB_EPStartXfer+0x53c>)
 800bf62:	400b      	ands	r3, r1
 800bf64:	69b9      	ldr	r1, [r7, #24]
 800bf66:	0148      	lsls	r0, r1, #5
 800bf68:	69f9      	ldr	r1, [r7, #28]
 800bf6a:	4401      	add	r1, r0
 800bf6c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bf70:	4313      	orrs	r3, r2
 800bf72:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800bf74:	69bb      	ldr	r3, [r7, #24]
 800bf76:	015a      	lsls	r2, r3, #5
 800bf78:	69fb      	ldr	r3, [r7, #28]
 800bf7a:	4413      	add	r3, r2
 800bf7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf80:	691a      	ldr	r2, [r3, #16]
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	6a1b      	ldr	r3, [r3, #32]
 800bf86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf8a:	69b9      	ldr	r1, [r7, #24]
 800bf8c:	0148      	lsls	r0, r1, #5
 800bf8e:	69f9      	ldr	r1, [r7, #28]
 800bf90:	4401      	add	r1, r0
 800bf92:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bf96:	4313      	orrs	r3, r2
 800bf98:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800bf9a:	79fb      	ldrb	r3, [r7, #7]
 800bf9c:	2b01      	cmp	r3, #1
 800bf9e:	d10d      	bne.n	800bfbc <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	68db      	ldr	r3, [r3, #12]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d009      	beq.n	800bfbc <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	68d9      	ldr	r1, [r3, #12]
 800bfac:	69bb      	ldr	r3, [r7, #24]
 800bfae:	015a      	lsls	r2, r3, #5
 800bfb0:	69fb      	ldr	r3, [r7, #28]
 800bfb2:	4413      	add	r3, r2
 800bfb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfb8:	460a      	mov	r2, r1
 800bfba:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	791b      	ldrb	r3, [r3, #4]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d128      	bne.n	800c016 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bfc4:	69fb      	ldr	r3, [r7, #28]
 800bfc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfca:	689b      	ldr	r3, [r3, #8]
 800bfcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d110      	bne.n	800bff6 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bfd4:	69bb      	ldr	r3, [r7, #24]
 800bfd6:	015a      	lsls	r2, r3, #5
 800bfd8:	69fb      	ldr	r3, [r7, #28]
 800bfda:	4413      	add	r3, r2
 800bfdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	69ba      	ldr	r2, [r7, #24]
 800bfe4:	0151      	lsls	r1, r2, #5
 800bfe6:	69fa      	ldr	r2, [r7, #28]
 800bfe8:	440a      	add	r2, r1
 800bfea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bfee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bff2:	6013      	str	r3, [r2, #0]
 800bff4:	e00f      	b.n	800c016 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bff6:	69bb      	ldr	r3, [r7, #24]
 800bff8:	015a      	lsls	r2, r3, #5
 800bffa:	69fb      	ldr	r3, [r7, #28]
 800bffc:	4413      	add	r3, r2
 800bffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	69ba      	ldr	r2, [r7, #24]
 800c006:	0151      	lsls	r1, r2, #5
 800c008:	69fa      	ldr	r2, [r7, #28]
 800c00a:	440a      	add	r2, r1
 800c00c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c014:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c016:	69bb      	ldr	r3, [r7, #24]
 800c018:	015a      	lsls	r2, r3, #5
 800c01a:	69fb      	ldr	r3, [r7, #28]
 800c01c:	4413      	add	r3, r2
 800c01e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	69ba      	ldr	r2, [r7, #24]
 800c026:	0151      	lsls	r1, r2, #5
 800c028:	69fa      	ldr	r2, [r7, #28]
 800c02a:	440a      	add	r2, r1
 800c02c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c030:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c034:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c036:	2300      	movs	r3, #0
}
 800c038:	4618      	mov	r0, r3
 800c03a:	3720      	adds	r7, #32
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}
 800c040:	fff80000 	.word	0xfff80000
 800c044:	e007ffff 	.word	0xe007ffff
 800c048:	1ff80000 	.word	0x1ff80000

0800c04c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b087      	sub	sp, #28
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c056:	2300      	movs	r3, #0
 800c058:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c05a:	2300      	movs	r3, #0
 800c05c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	785b      	ldrb	r3, [r3, #1]
 800c066:	2b01      	cmp	r3, #1
 800c068:	d14a      	bne.n	800c100 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	781b      	ldrb	r3, [r3, #0]
 800c06e:	015a      	lsls	r2, r3, #5
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	4413      	add	r3, r2
 800c074:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c07e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c082:	f040 8086 	bne.w	800c192 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	781b      	ldrb	r3, [r3, #0]
 800c08a:	015a      	lsls	r2, r3, #5
 800c08c:	693b      	ldr	r3, [r7, #16]
 800c08e:	4413      	add	r3, r2
 800c090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	683a      	ldr	r2, [r7, #0]
 800c098:	7812      	ldrb	r2, [r2, #0]
 800c09a:	0151      	lsls	r1, r2, #5
 800c09c:	693a      	ldr	r2, [r7, #16]
 800c09e:	440a      	add	r2, r1
 800c0a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c0a8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	781b      	ldrb	r3, [r3, #0]
 800c0ae:	015a      	lsls	r2, r3, #5
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	4413      	add	r3, r2
 800c0b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	683a      	ldr	r2, [r7, #0]
 800c0bc:	7812      	ldrb	r2, [r2, #0]
 800c0be:	0151      	lsls	r1, r2, #5
 800c0c0:	693a      	ldr	r2, [r7, #16]
 800c0c2:	440a      	add	r2, r1
 800c0c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c0cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f242 7210 	movw	r2, #10000	; 0x2710
 800c0da:	4293      	cmp	r3, r2
 800c0dc:	d902      	bls.n	800c0e4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	75fb      	strb	r3, [r7, #23]
          break;
 800c0e2:	e056      	b.n	800c192 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	781b      	ldrb	r3, [r3, #0]
 800c0e8:	015a      	lsls	r2, r3, #5
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	4413      	add	r3, r2
 800c0ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c0f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c0fc:	d0e7      	beq.n	800c0ce <USB_EPStopXfer+0x82>
 800c0fe:	e048      	b.n	800c192 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	781b      	ldrb	r3, [r3, #0]
 800c104:	015a      	lsls	r2, r3, #5
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	4413      	add	r3, r2
 800c10a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c114:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c118:	d13b      	bne.n	800c192 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	015a      	lsls	r2, r3, #5
 800c120:	693b      	ldr	r3, [r7, #16]
 800c122:	4413      	add	r3, r2
 800c124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	683a      	ldr	r2, [r7, #0]
 800c12c:	7812      	ldrb	r2, [r2, #0]
 800c12e:	0151      	lsls	r1, r2, #5
 800c130:	693a      	ldr	r2, [r7, #16]
 800c132:	440a      	add	r2, r1
 800c134:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c138:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c13c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	015a      	lsls	r2, r3, #5
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	4413      	add	r3, r2
 800c148:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	683a      	ldr	r2, [r7, #0]
 800c150:	7812      	ldrb	r2, [r2, #0]
 800c152:	0151      	lsls	r1, r2, #5
 800c154:	693a      	ldr	r2, [r7, #16]
 800c156:	440a      	add	r2, r1
 800c158:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c15c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c160:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	3301      	adds	r3, #1
 800c166:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	f242 7210 	movw	r2, #10000	; 0x2710
 800c16e:	4293      	cmp	r3, r2
 800c170:	d902      	bls.n	800c178 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c172:	2301      	movs	r3, #1
 800c174:	75fb      	strb	r3, [r7, #23]
          break;
 800c176:	e00c      	b.n	800c192 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	015a      	lsls	r2, r3, #5
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	4413      	add	r3, r2
 800c182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c18c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c190:	d0e7      	beq.n	800c162 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c192:	7dfb      	ldrb	r3, [r7, #23]
}
 800c194:	4618      	mov	r0, r3
 800c196:	371c      	adds	r7, #28
 800c198:	46bd      	mov	sp, r7
 800c19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19e:	4770      	bx	lr

0800c1a0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c1a0:	b480      	push	{r7}
 800c1a2:	b089      	sub	sp, #36	; 0x24
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	60f8      	str	r0, [r7, #12]
 800c1a8:	60b9      	str	r1, [r7, #8]
 800c1aa:	4611      	mov	r1, r2
 800c1ac:	461a      	mov	r2, r3
 800c1ae:	460b      	mov	r3, r1
 800c1b0:	71fb      	strb	r3, [r7, #7]
 800c1b2:	4613      	mov	r3, r2
 800c1b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c1be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d123      	bne.n	800c20e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c1c6:	88bb      	ldrh	r3, [r7, #4]
 800c1c8:	3303      	adds	r3, #3
 800c1ca:	089b      	lsrs	r3, r3, #2
 800c1cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	61bb      	str	r3, [r7, #24]
 800c1d2:	e018      	b.n	800c206 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c1d4:	79fb      	ldrb	r3, [r7, #7]
 800c1d6:	031a      	lsls	r2, r3, #12
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	4413      	add	r3, r2
 800c1dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	69fb      	ldr	r3, [r7, #28]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c1e8:	69fb      	ldr	r3, [r7, #28]
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c1ee:	69fb      	ldr	r3, [r7, #28]
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c1f4:	69fb      	ldr	r3, [r7, #28]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c1fa:	69fb      	ldr	r3, [r7, #28]
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c200:	69bb      	ldr	r3, [r7, #24]
 800c202:	3301      	adds	r3, #1
 800c204:	61bb      	str	r3, [r7, #24]
 800c206:	69ba      	ldr	r2, [r7, #24]
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d3e2      	bcc.n	800c1d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c20e:	2300      	movs	r3, #0
}
 800c210:	4618      	mov	r0, r3
 800c212:	3724      	adds	r7, #36	; 0x24
 800c214:	46bd      	mov	sp, r7
 800c216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21a:	4770      	bx	lr

0800c21c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c21c:	b480      	push	{r7}
 800c21e:	b08b      	sub	sp, #44	; 0x2c
 800c220:	af00      	add	r7, sp, #0
 800c222:	60f8      	str	r0, [r7, #12]
 800c224:	60b9      	str	r1, [r7, #8]
 800c226:	4613      	mov	r3, r2
 800c228:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c22e:	68bb      	ldr	r3, [r7, #8]
 800c230:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c232:	88fb      	ldrh	r3, [r7, #6]
 800c234:	089b      	lsrs	r3, r3, #2
 800c236:	b29b      	uxth	r3, r3
 800c238:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c23a:	88fb      	ldrh	r3, [r7, #6]
 800c23c:	f003 0303 	and.w	r3, r3, #3
 800c240:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c242:	2300      	movs	r3, #0
 800c244:	623b      	str	r3, [r7, #32]
 800c246:	e014      	b.n	800c272 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c248:	69bb      	ldr	r3, [r7, #24]
 800c24a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c252:	601a      	str	r2, [r3, #0]
    pDest++;
 800c254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c256:	3301      	adds	r3, #1
 800c258:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c25c:	3301      	adds	r3, #1
 800c25e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c262:	3301      	adds	r3, #1
 800c264:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c268:	3301      	adds	r3, #1
 800c26a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800c26c:	6a3b      	ldr	r3, [r7, #32]
 800c26e:	3301      	adds	r3, #1
 800c270:	623b      	str	r3, [r7, #32]
 800c272:	6a3a      	ldr	r2, [r7, #32]
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	429a      	cmp	r2, r3
 800c278:	d3e6      	bcc.n	800c248 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c27a:	8bfb      	ldrh	r3, [r7, #30]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d01e      	beq.n	800c2be <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c280:	2300      	movs	r3, #0
 800c282:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c28a:	461a      	mov	r2, r3
 800c28c:	f107 0310 	add.w	r3, r7, #16
 800c290:	6812      	ldr	r2, [r2, #0]
 800c292:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c294:	693a      	ldr	r2, [r7, #16]
 800c296:	6a3b      	ldr	r3, [r7, #32]
 800c298:	b2db      	uxtb	r3, r3
 800c29a:	00db      	lsls	r3, r3, #3
 800c29c:	fa22 f303 	lsr.w	r3, r2, r3
 800c2a0:	b2da      	uxtb	r2, r3
 800c2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2a4:	701a      	strb	r2, [r3, #0]
      i++;
 800c2a6:	6a3b      	ldr	r3, [r7, #32]
 800c2a8:	3301      	adds	r3, #1
 800c2aa:	623b      	str	r3, [r7, #32]
      pDest++;
 800c2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800c2b2:	8bfb      	ldrh	r3, [r7, #30]
 800c2b4:	3b01      	subs	r3, #1
 800c2b6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c2b8:	8bfb      	ldrh	r3, [r7, #30]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d1ea      	bne.n	800c294 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	372c      	adds	r7, #44	; 0x2c
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ca:	4770      	bx	lr

0800c2cc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b085      	sub	sp, #20
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
 800c2d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c2e0:	683b      	ldr	r3, [r7, #0]
 800c2e2:	785b      	ldrb	r3, [r3, #1]
 800c2e4:	2b01      	cmp	r3, #1
 800c2e6:	d12c      	bne.n	800c342 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	015a      	lsls	r2, r3, #5
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	4413      	add	r3, r2
 800c2f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	db12      	blt.n	800c320 <USB_EPSetStall+0x54>
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00f      	beq.n	800c320 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	015a      	lsls	r2, r3, #5
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	4413      	add	r3, r2
 800c308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	68ba      	ldr	r2, [r7, #8]
 800c310:	0151      	lsls	r1, r2, #5
 800c312:	68fa      	ldr	r2, [r7, #12]
 800c314:	440a      	add	r2, r1
 800c316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c31a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c31e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	015a      	lsls	r2, r3, #5
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	4413      	add	r3, r2
 800c328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	68ba      	ldr	r2, [r7, #8]
 800c330:	0151      	lsls	r1, r2, #5
 800c332:	68fa      	ldr	r2, [r7, #12]
 800c334:	440a      	add	r2, r1
 800c336:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c33a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c33e:	6013      	str	r3, [r2, #0]
 800c340:	e02b      	b.n	800c39a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c342:	68bb      	ldr	r3, [r7, #8]
 800c344:	015a      	lsls	r2, r3, #5
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	4413      	add	r3, r2
 800c34a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2b00      	cmp	r3, #0
 800c352:	db12      	blt.n	800c37a <USB_EPSetStall+0xae>
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d00f      	beq.n	800c37a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	015a      	lsls	r2, r3, #5
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	4413      	add	r3, r2
 800c362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	68ba      	ldr	r2, [r7, #8]
 800c36a:	0151      	lsls	r1, r2, #5
 800c36c:	68fa      	ldr	r2, [r7, #12]
 800c36e:	440a      	add	r2, r1
 800c370:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c374:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c378:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	015a      	lsls	r2, r3, #5
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	4413      	add	r3, r2
 800c382:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	68ba      	ldr	r2, [r7, #8]
 800c38a:	0151      	lsls	r1, r2, #5
 800c38c:	68fa      	ldr	r2, [r7, #12]
 800c38e:	440a      	add	r2, r1
 800c390:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c394:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c398:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c39a:	2300      	movs	r3, #0
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr

0800c3a8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b085      	sub	sp, #20
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
 800c3b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	785b      	ldrb	r3, [r3, #1]
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	d128      	bne.n	800c416 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	015a      	lsls	r2, r3, #5
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	4413      	add	r3, r2
 800c3cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	68ba      	ldr	r2, [r7, #8]
 800c3d4:	0151      	lsls	r1, r2, #5
 800c3d6:	68fa      	ldr	r2, [r7, #12]
 800c3d8:	440a      	add	r2, r1
 800c3da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c3e2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	791b      	ldrb	r3, [r3, #4]
 800c3e8:	2b03      	cmp	r3, #3
 800c3ea:	d003      	beq.n	800c3f4 <USB_EPClearStall+0x4c>
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	791b      	ldrb	r3, [r3, #4]
 800c3f0:	2b02      	cmp	r3, #2
 800c3f2:	d138      	bne.n	800c466 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	015a      	lsls	r2, r3, #5
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	4413      	add	r3, r2
 800c3fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	68ba      	ldr	r2, [r7, #8]
 800c404:	0151      	lsls	r1, r2, #5
 800c406:	68fa      	ldr	r2, [r7, #12]
 800c408:	440a      	add	r2, r1
 800c40a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c40e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c412:	6013      	str	r3, [r2, #0]
 800c414:	e027      	b.n	800c466 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	015a      	lsls	r2, r3, #5
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	4413      	add	r3, r2
 800c41e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	68ba      	ldr	r2, [r7, #8]
 800c426:	0151      	lsls	r1, r2, #5
 800c428:	68fa      	ldr	r2, [r7, #12]
 800c42a:	440a      	add	r2, r1
 800c42c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c430:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c434:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	791b      	ldrb	r3, [r3, #4]
 800c43a:	2b03      	cmp	r3, #3
 800c43c:	d003      	beq.n	800c446 <USB_EPClearStall+0x9e>
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	791b      	ldrb	r3, [r3, #4]
 800c442:	2b02      	cmp	r3, #2
 800c444:	d10f      	bne.n	800c466 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	015a      	lsls	r2, r3, #5
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	4413      	add	r3, r2
 800c44e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	68ba      	ldr	r2, [r7, #8]
 800c456:	0151      	lsls	r1, r2, #5
 800c458:	68fa      	ldr	r2, [r7, #12]
 800c45a:	440a      	add	r2, r1
 800c45c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c464:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c466:	2300      	movs	r3, #0
}
 800c468:	4618      	mov	r0, r3
 800c46a:	3714      	adds	r7, #20
 800c46c:	46bd      	mov	sp, r7
 800c46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c472:	4770      	bx	lr

0800c474 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c474:	b480      	push	{r7}
 800c476:	b085      	sub	sp, #20
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
 800c47c:	460b      	mov	r3, r1
 800c47e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	68fa      	ldr	r2, [r7, #12]
 800c48e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c492:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c496:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c49e:	681a      	ldr	r2, [r3, #0]
 800c4a0:	78fb      	ldrb	r3, [r7, #3]
 800c4a2:	011b      	lsls	r3, r3, #4
 800c4a4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c4a8:	68f9      	ldr	r1, [r7, #12]
 800c4aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c4b2:	2300      	movs	r3, #0
}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	3714      	adds	r7, #20
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4be:	4770      	bx	lr

0800c4c0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c4c0:	b480      	push	{r7}
 800c4c2:	b085      	sub	sp, #20
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	68fa      	ldr	r2, [r7, #12]
 800c4d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c4da:	f023 0303 	bic.w	r3, r3, #3
 800c4de:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4e6:	685b      	ldr	r3, [r3, #4]
 800c4e8:	68fa      	ldr	r2, [r7, #12]
 800c4ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c4ee:	f023 0302 	bic.w	r3, r3, #2
 800c4f2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c4f4:	2300      	movs	r3, #0
}
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	3714      	adds	r7, #20
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c500:	4770      	bx	lr

0800c502 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c502:	b480      	push	{r7}
 800c504:	b085      	sub	sp, #20
 800c506:	af00      	add	r7, sp, #0
 800c508:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c51c:	f023 0303 	bic.w	r3, r3, #3
 800c520:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c528:	685b      	ldr	r3, [r3, #4]
 800c52a:	68fa      	ldr	r2, [r7, #12]
 800c52c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c530:	f043 0302 	orr.w	r3, r3, #2
 800c534:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c536:	2300      	movs	r3, #0
}
 800c538:	4618      	mov	r0, r3
 800c53a:	3714      	adds	r7, #20
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr

0800c544 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c544:	b480      	push	{r7}
 800c546:	b085      	sub	sp, #20
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	695b      	ldr	r3, [r3, #20]
 800c550:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	699b      	ldr	r3, [r3, #24]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	4013      	ands	r3, r2
 800c55a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c55c:	68fb      	ldr	r3, [r7, #12]
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3714      	adds	r7, #20
 800c562:	46bd      	mov	sp, r7
 800c564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c568:	4770      	bx	lr

0800c56a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c56a:	b480      	push	{r7}
 800c56c:	b085      	sub	sp, #20
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c57c:	699b      	ldr	r3, [r3, #24]
 800c57e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c586:	69db      	ldr	r3, [r3, #28]
 800c588:	68ba      	ldr	r2, [r7, #8]
 800c58a:	4013      	ands	r3, r2
 800c58c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	0c1b      	lsrs	r3, r3, #16
}
 800c592:	4618      	mov	r0, r3
 800c594:	3714      	adds	r7, #20
 800c596:	46bd      	mov	sp, r7
 800c598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59c:	4770      	bx	lr

0800c59e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c59e:	b480      	push	{r7}
 800c5a0:	b085      	sub	sp, #20
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5b0:	699b      	ldr	r3, [r3, #24]
 800c5b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5ba:	69db      	ldr	r3, [r3, #28]
 800c5bc:	68ba      	ldr	r2, [r7, #8]
 800c5be:	4013      	ands	r3, r2
 800c5c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	b29b      	uxth	r3, r3
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3714      	adds	r7, #20
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr

0800c5d2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c5d2:	b480      	push	{r7}
 800c5d4:	b085      	sub	sp, #20
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
 800c5da:	460b      	mov	r3, r1
 800c5dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c5e2:	78fb      	ldrb	r3, [r7, #3]
 800c5e4:	015a      	lsls	r2, r3, #5
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	4413      	add	r3, r2
 800c5ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5ee:	689b      	ldr	r3, [r3, #8]
 800c5f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5f8:	695b      	ldr	r3, [r3, #20]
 800c5fa:	68ba      	ldr	r2, [r7, #8]
 800c5fc:	4013      	ands	r3, r2
 800c5fe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c600:	68bb      	ldr	r3, [r7, #8]
}
 800c602:	4618      	mov	r0, r3
 800c604:	3714      	adds	r7, #20
 800c606:	46bd      	mov	sp, r7
 800c608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60c:	4770      	bx	lr

0800c60e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c60e:	b480      	push	{r7}
 800c610:	b087      	sub	sp, #28
 800c612:	af00      	add	r7, sp, #0
 800c614:	6078      	str	r0, [r7, #4]
 800c616:	460b      	mov	r3, r1
 800c618:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c624:	691b      	ldr	r3, [r3, #16]
 800c626:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c62e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c630:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c632:	78fb      	ldrb	r3, [r7, #3]
 800c634:	f003 030f 	and.w	r3, r3, #15
 800c638:	68fa      	ldr	r2, [r7, #12]
 800c63a:	fa22 f303 	lsr.w	r3, r2, r3
 800c63e:	01db      	lsls	r3, r3, #7
 800c640:	b2db      	uxtb	r3, r3
 800c642:	693a      	ldr	r2, [r7, #16]
 800c644:	4313      	orrs	r3, r2
 800c646:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c648:	78fb      	ldrb	r3, [r7, #3]
 800c64a:	015a      	lsls	r2, r3, #5
 800c64c:	697b      	ldr	r3, [r7, #20]
 800c64e:	4413      	add	r3, r2
 800c650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c654:	689b      	ldr	r3, [r3, #8]
 800c656:	693a      	ldr	r2, [r7, #16]
 800c658:	4013      	ands	r3, r2
 800c65a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c65c:	68bb      	ldr	r3, [r7, #8]
}
 800c65e:	4618      	mov	r0, r3
 800c660:	371c      	adds	r7, #28
 800c662:	46bd      	mov	sp, r7
 800c664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c668:	4770      	bx	lr

0800c66a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c66a:	b480      	push	{r7}
 800c66c:	b083      	sub	sp, #12
 800c66e:	af00      	add	r7, sp, #0
 800c670:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	695b      	ldr	r3, [r3, #20]
 800c676:	f003 0301 	and.w	r3, r3, #1
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	370c      	adds	r7, #12
 800c67e:	46bd      	mov	sp, r7
 800c680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c684:	4770      	bx	lr
	...

0800c688 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	4b09      	ldr	r3, [pc, #36]	; (800c6cc <USB_ActivateSetup+0x44>)
 800c6a6:	4013      	ands	r3, r2
 800c6a8:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6b0:	685b      	ldr	r3, [r3, #4]
 800c6b2:	68fa      	ldr	r2, [r7, #12]
 800c6b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c6b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c6bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c6be:	2300      	movs	r3, #0
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3714      	adds	r7, #20
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ca:	4770      	bx	lr
 800c6cc:	fffff800 	.word	0xfffff800

0800c6d0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b087      	sub	sp, #28
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	60f8      	str	r0, [r7, #12]
 800c6d8:	460b      	mov	r3, r1
 800c6da:	607a      	str	r2, [r7, #4]
 800c6dc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	333c      	adds	r3, #60	; 0x3c
 800c6e6:	3304      	adds	r3, #4
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c6ec:	693b      	ldr	r3, [r7, #16]
 800c6ee:	4a26      	ldr	r2, [pc, #152]	; (800c788 <USB_EP0_OutStart+0xb8>)
 800c6f0:	4293      	cmp	r3, r2
 800c6f2:	d90a      	bls.n	800c70a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c700:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c704:	d101      	bne.n	800c70a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c706:	2300      	movs	r3, #0
 800c708:	e037      	b.n	800c77a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c710:	461a      	mov	r2, r3
 800c712:	2300      	movs	r3, #0
 800c714:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c716:	697b      	ldr	r3, [r7, #20]
 800c718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c71c:	691b      	ldr	r3, [r3, #16]
 800c71e:	697a      	ldr	r2, [r7, #20]
 800c720:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c724:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c728:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c72a:	697b      	ldr	r3, [r7, #20]
 800c72c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c730:	691b      	ldr	r3, [r3, #16]
 800c732:	697a      	ldr	r2, [r7, #20]
 800c734:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c738:	f043 0318 	orr.w	r3, r3, #24
 800c73c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c744:	691b      	ldr	r3, [r3, #16]
 800c746:	697a      	ldr	r2, [r7, #20]
 800c748:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c74c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c750:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c752:	7afb      	ldrb	r3, [r7, #11]
 800c754:	2b01      	cmp	r3, #1
 800c756:	d10f      	bne.n	800c778 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c75e:	461a      	mov	r2, r3
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	697a      	ldr	r2, [r7, #20]
 800c76e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c772:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c776:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c778:	2300      	movs	r3, #0
}
 800c77a:	4618      	mov	r0, r3
 800c77c:	371c      	adds	r7, #28
 800c77e:	46bd      	mov	sp, r7
 800c780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c784:	4770      	bx	lr
 800c786:	bf00      	nop
 800c788:	4f54300a 	.word	0x4f54300a

0800c78c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c78c:	b480      	push	{r7}
 800c78e:	b085      	sub	sp, #20
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c794:	2300      	movs	r3, #0
 800c796:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	3301      	adds	r3, #1
 800c79c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	4a13      	ldr	r2, [pc, #76]	; (800c7f0 <USB_CoreReset+0x64>)
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d901      	bls.n	800c7aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	e01b      	b.n	800c7e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	691b      	ldr	r3, [r3, #16]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	daf2      	bge.n	800c798 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	691b      	ldr	r3, [r3, #16]
 800c7ba:	f043 0201 	orr.w	r2, r3, #1
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	4a09      	ldr	r2, [pc, #36]	; (800c7f0 <USB_CoreReset+0x64>)
 800c7cc:	4293      	cmp	r3, r2
 800c7ce:	d901      	bls.n	800c7d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c7d0:	2303      	movs	r3, #3
 800c7d2:	e006      	b.n	800c7e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	691b      	ldr	r3, [r3, #16]
 800c7d8:	f003 0301 	and.w	r3, r3, #1
 800c7dc:	2b01      	cmp	r3, #1
 800c7de:	d0f0      	beq.n	800c7c2 <USB_CoreReset+0x36>

  return HAL_OK;
 800c7e0:	2300      	movs	r3, #0
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3714      	adds	r7, #20
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
 800c7ee:	bf00      	nop
 800c7f0:	00030d40 	.word	0x00030d40

0800c7f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b084      	sub	sp, #16
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c800:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c804:	f002 ff3e 	bl	800f684 <USBD_static_malloc>
 800c808:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d109      	bne.n	800c824 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	32b0      	adds	r2, #176	; 0xb0
 800c81a:	2100      	movs	r1, #0
 800c81c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c820:	2302      	movs	r3, #2
 800c822:	e0d4      	b.n	800c9ce <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c824:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800c828:	2100      	movs	r1, #0
 800c82a:	68f8      	ldr	r0, [r7, #12]
 800c82c:	f003 fe13 	bl	8010456 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	32b0      	adds	r2, #176	; 0xb0
 800c83a:	68f9      	ldr	r1, [r7, #12]
 800c83c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	32b0      	adds	r2, #176	; 0xb0
 800c84a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	7c1b      	ldrb	r3, [r3, #16]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d138      	bne.n	800c8ce <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c85c:	4b5e      	ldr	r3, [pc, #376]	; (800c9d8 <USBD_CDC_Init+0x1e4>)
 800c85e:	7819      	ldrb	r1, [r3, #0]
 800c860:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c864:	2202      	movs	r2, #2
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f002 fde9 	bl	800f43e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c86c:	4b5a      	ldr	r3, [pc, #360]	; (800c9d8 <USBD_CDC_Init+0x1e4>)
 800c86e:	781b      	ldrb	r3, [r3, #0]
 800c870:	f003 020f 	and.w	r2, r3, #15
 800c874:	6879      	ldr	r1, [r7, #4]
 800c876:	4613      	mov	r3, r2
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	4413      	add	r3, r2
 800c87c:	009b      	lsls	r3, r3, #2
 800c87e:	440b      	add	r3, r1
 800c880:	3324      	adds	r3, #36	; 0x24
 800c882:	2201      	movs	r2, #1
 800c884:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c886:	4b55      	ldr	r3, [pc, #340]	; (800c9dc <USBD_CDC_Init+0x1e8>)
 800c888:	7819      	ldrb	r1, [r3, #0]
 800c88a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c88e:	2202      	movs	r2, #2
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f002 fdd4 	bl	800f43e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c896:	4b51      	ldr	r3, [pc, #324]	; (800c9dc <USBD_CDC_Init+0x1e8>)
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	f003 020f 	and.w	r2, r3, #15
 800c89e:	6879      	ldr	r1, [r7, #4]
 800c8a0:	4613      	mov	r3, r2
 800c8a2:	009b      	lsls	r3, r3, #2
 800c8a4:	4413      	add	r3, r2
 800c8a6:	009b      	lsls	r3, r3, #2
 800c8a8:	440b      	add	r3, r1
 800c8aa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c8b2:	4b4b      	ldr	r3, [pc, #300]	; (800c9e0 <USBD_CDC_Init+0x1ec>)
 800c8b4:	781b      	ldrb	r3, [r3, #0]
 800c8b6:	f003 020f 	and.w	r2, r3, #15
 800c8ba:	6879      	ldr	r1, [r7, #4]
 800c8bc:	4613      	mov	r3, r2
 800c8be:	009b      	lsls	r3, r3, #2
 800c8c0:	4413      	add	r3, r2
 800c8c2:	009b      	lsls	r3, r3, #2
 800c8c4:	440b      	add	r3, r1
 800c8c6:	3326      	adds	r3, #38	; 0x26
 800c8c8:	2210      	movs	r2, #16
 800c8ca:	801a      	strh	r2, [r3, #0]
 800c8cc:	e035      	b.n	800c93a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c8ce:	4b42      	ldr	r3, [pc, #264]	; (800c9d8 <USBD_CDC_Init+0x1e4>)
 800c8d0:	7819      	ldrb	r1, [r3, #0]
 800c8d2:	2340      	movs	r3, #64	; 0x40
 800c8d4:	2202      	movs	r2, #2
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f002 fdb1 	bl	800f43e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c8dc:	4b3e      	ldr	r3, [pc, #248]	; (800c9d8 <USBD_CDC_Init+0x1e4>)
 800c8de:	781b      	ldrb	r3, [r3, #0]
 800c8e0:	f003 020f 	and.w	r2, r3, #15
 800c8e4:	6879      	ldr	r1, [r7, #4]
 800c8e6:	4613      	mov	r3, r2
 800c8e8:	009b      	lsls	r3, r3, #2
 800c8ea:	4413      	add	r3, r2
 800c8ec:	009b      	lsls	r3, r3, #2
 800c8ee:	440b      	add	r3, r1
 800c8f0:	3324      	adds	r3, #36	; 0x24
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c8f6:	4b39      	ldr	r3, [pc, #228]	; (800c9dc <USBD_CDC_Init+0x1e8>)
 800c8f8:	7819      	ldrb	r1, [r3, #0]
 800c8fa:	2340      	movs	r3, #64	; 0x40
 800c8fc:	2202      	movs	r2, #2
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f002 fd9d 	bl	800f43e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c904:	4b35      	ldr	r3, [pc, #212]	; (800c9dc <USBD_CDC_Init+0x1e8>)
 800c906:	781b      	ldrb	r3, [r3, #0]
 800c908:	f003 020f 	and.w	r2, r3, #15
 800c90c:	6879      	ldr	r1, [r7, #4]
 800c90e:	4613      	mov	r3, r2
 800c910:	009b      	lsls	r3, r3, #2
 800c912:	4413      	add	r3, r2
 800c914:	009b      	lsls	r3, r3, #2
 800c916:	440b      	add	r3, r1
 800c918:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c91c:	2201      	movs	r2, #1
 800c91e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c920:	4b2f      	ldr	r3, [pc, #188]	; (800c9e0 <USBD_CDC_Init+0x1ec>)
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	f003 020f 	and.w	r2, r3, #15
 800c928:	6879      	ldr	r1, [r7, #4]
 800c92a:	4613      	mov	r3, r2
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	4413      	add	r3, r2
 800c930:	009b      	lsls	r3, r3, #2
 800c932:	440b      	add	r3, r1
 800c934:	3326      	adds	r3, #38	; 0x26
 800c936:	2210      	movs	r2, #16
 800c938:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c93a:	4b29      	ldr	r3, [pc, #164]	; (800c9e0 <USBD_CDC_Init+0x1ec>)
 800c93c:	7819      	ldrb	r1, [r3, #0]
 800c93e:	2308      	movs	r3, #8
 800c940:	2203      	movs	r2, #3
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	f002 fd7b 	bl	800f43e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c948:	4b25      	ldr	r3, [pc, #148]	; (800c9e0 <USBD_CDC_Init+0x1ec>)
 800c94a:	781b      	ldrb	r3, [r3, #0]
 800c94c:	f003 020f 	and.w	r2, r3, #15
 800c950:	6879      	ldr	r1, [r7, #4]
 800c952:	4613      	mov	r3, r2
 800c954:	009b      	lsls	r3, r3, #2
 800c956:	4413      	add	r3, r2
 800c958:	009b      	lsls	r3, r3, #2
 800c95a:	440b      	add	r3, r1
 800c95c:	3324      	adds	r3, #36	; 0x24
 800c95e:	2201      	movs	r2, #1
 800c960:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2200      	movs	r2, #0
 800c966:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	33b0      	adds	r3, #176	; 0xb0
 800c974:	009b      	lsls	r3, r3, #2
 800c976:	4413      	add	r3, r2
 800c978:	685b      	ldr	r3, [r3, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	2200      	movs	r2, #0
 800c982:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	2200      	movs	r2, #0
 800c98a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800c994:	2b00      	cmp	r3, #0
 800c996:	d101      	bne.n	800c99c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c998:	2302      	movs	r3, #2
 800c99a:	e018      	b.n	800c9ce <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	7c1b      	ldrb	r3, [r3, #16]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d10a      	bne.n	800c9ba <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c9a4:	4b0d      	ldr	r3, [pc, #52]	; (800c9dc <USBD_CDC_Init+0x1e8>)
 800c9a6:	7819      	ldrb	r1, [r3, #0]
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c9ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f002 fe32 	bl	800f61c <USBD_LL_PrepareReceive>
 800c9b8:	e008      	b.n	800c9cc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c9ba:	4b08      	ldr	r3, [pc, #32]	; (800c9dc <USBD_CDC_Init+0x1e8>)
 800c9bc:	7819      	ldrb	r1, [r3, #0]
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c9c4:	2340      	movs	r3, #64	; 0x40
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f002 fe28 	bl	800f61c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c9cc:	2300      	movs	r3, #0
}
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	3710      	adds	r7, #16
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bd80      	pop	{r7, pc}
 800c9d6:	bf00      	nop
 800c9d8:	24000097 	.word	0x24000097
 800c9dc:	24000098 	.word	0x24000098
 800c9e0:	24000099 	.word	0x24000099

0800c9e4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	460b      	mov	r3, r1
 800c9ee:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c9f0:	4b3a      	ldr	r3, [pc, #232]	; (800cadc <USBD_CDC_DeInit+0xf8>)
 800c9f2:	781b      	ldrb	r3, [r3, #0]
 800c9f4:	4619      	mov	r1, r3
 800c9f6:	6878      	ldr	r0, [r7, #4]
 800c9f8:	f002 fd47 	bl	800f48a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c9fc:	4b37      	ldr	r3, [pc, #220]	; (800cadc <USBD_CDC_DeInit+0xf8>)
 800c9fe:	781b      	ldrb	r3, [r3, #0]
 800ca00:	f003 020f 	and.w	r2, r3, #15
 800ca04:	6879      	ldr	r1, [r7, #4]
 800ca06:	4613      	mov	r3, r2
 800ca08:	009b      	lsls	r3, r3, #2
 800ca0a:	4413      	add	r3, r2
 800ca0c:	009b      	lsls	r3, r3, #2
 800ca0e:	440b      	add	r3, r1
 800ca10:	3324      	adds	r3, #36	; 0x24
 800ca12:	2200      	movs	r2, #0
 800ca14:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ca16:	4b32      	ldr	r3, [pc, #200]	; (800cae0 <USBD_CDC_DeInit+0xfc>)
 800ca18:	781b      	ldrb	r3, [r3, #0]
 800ca1a:	4619      	mov	r1, r3
 800ca1c:	6878      	ldr	r0, [r7, #4]
 800ca1e:	f002 fd34 	bl	800f48a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ca22:	4b2f      	ldr	r3, [pc, #188]	; (800cae0 <USBD_CDC_DeInit+0xfc>)
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	f003 020f 	and.w	r2, r3, #15
 800ca2a:	6879      	ldr	r1, [r7, #4]
 800ca2c:	4613      	mov	r3, r2
 800ca2e:	009b      	lsls	r3, r3, #2
 800ca30:	4413      	add	r3, r2
 800ca32:	009b      	lsls	r3, r3, #2
 800ca34:	440b      	add	r3, r1
 800ca36:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800ca3e:	4b29      	ldr	r3, [pc, #164]	; (800cae4 <USBD_CDC_DeInit+0x100>)
 800ca40:	781b      	ldrb	r3, [r3, #0]
 800ca42:	4619      	mov	r1, r3
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	f002 fd20 	bl	800f48a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ca4a:	4b26      	ldr	r3, [pc, #152]	; (800cae4 <USBD_CDC_DeInit+0x100>)
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	f003 020f 	and.w	r2, r3, #15
 800ca52:	6879      	ldr	r1, [r7, #4]
 800ca54:	4613      	mov	r3, r2
 800ca56:	009b      	lsls	r3, r3, #2
 800ca58:	4413      	add	r3, r2
 800ca5a:	009b      	lsls	r3, r3, #2
 800ca5c:	440b      	add	r3, r1
 800ca5e:	3324      	adds	r3, #36	; 0x24
 800ca60:	2200      	movs	r2, #0
 800ca62:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ca64:	4b1f      	ldr	r3, [pc, #124]	; (800cae4 <USBD_CDC_DeInit+0x100>)
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	f003 020f 	and.w	r2, r3, #15
 800ca6c:	6879      	ldr	r1, [r7, #4]
 800ca6e:	4613      	mov	r3, r2
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	4413      	add	r3, r2
 800ca74:	009b      	lsls	r3, r3, #2
 800ca76:	440b      	add	r3, r1
 800ca78:	3326      	adds	r3, #38	; 0x26
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	32b0      	adds	r2, #176	; 0xb0
 800ca88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d01f      	beq.n	800cad0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	33b0      	adds	r3, #176	; 0xb0
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	4413      	add	r3, r2
 800ca9e:	685b      	ldr	r3, [r3, #4]
 800caa0:	685b      	ldr	r3, [r3, #4]
 800caa2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	32b0      	adds	r2, #176	; 0xb0
 800caae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f002 fdf4 	bl	800f6a0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	32b0      	adds	r2, #176	; 0xb0
 800cac2:	2100      	movs	r1, #0
 800cac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2200      	movs	r2, #0
 800cacc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800cad0:	2300      	movs	r3, #0
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3708      	adds	r7, #8
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
 800cada:	bf00      	nop
 800cadc:	24000097 	.word	0x24000097
 800cae0:	24000098 	.word	0x24000098
 800cae4:	24000099 	.word	0x24000099

0800cae8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b086      	sub	sp, #24
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	32b0      	adds	r2, #176	; 0xb0
 800cafc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb00:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800cb02:	2300      	movs	r3, #0
 800cb04:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800cb06:	2300      	movs	r3, #0
 800cb08:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d101      	bne.n	800cb18 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800cb14:	2303      	movs	r3, #3
 800cb16:	e0bf      	b.n	800cc98 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d050      	beq.n	800cbc6 <USBD_CDC_Setup+0xde>
 800cb24:	2b20      	cmp	r3, #32
 800cb26:	f040 80af 	bne.w	800cc88 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800cb2a:	683b      	ldr	r3, [r7, #0]
 800cb2c:	88db      	ldrh	r3, [r3, #6]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d03a      	beq.n	800cba8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	781b      	ldrb	r3, [r3, #0]
 800cb36:	b25b      	sxtb	r3, r3
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	da1b      	bge.n	800cb74 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cb42:	687a      	ldr	r2, [r7, #4]
 800cb44:	33b0      	adds	r3, #176	; 0xb0
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	4413      	add	r3, r2
 800cb4a:	685b      	ldr	r3, [r3, #4]
 800cb4c:	689b      	ldr	r3, [r3, #8]
 800cb4e:	683a      	ldr	r2, [r7, #0]
 800cb50:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800cb52:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800cb54:	683a      	ldr	r2, [r7, #0]
 800cb56:	88d2      	ldrh	r2, [r2, #6]
 800cb58:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	88db      	ldrh	r3, [r3, #6]
 800cb5e:	2b07      	cmp	r3, #7
 800cb60:	bf28      	it	cs
 800cb62:	2307      	movcs	r3, #7
 800cb64:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800cb66:	693b      	ldr	r3, [r7, #16]
 800cb68:	89fa      	ldrh	r2, [r7, #14]
 800cb6a:	4619      	mov	r1, r3
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f001 fdb3 	bl	800e6d8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800cb72:	e090      	b.n	800cc96 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	785a      	ldrb	r2, [r3, #1]
 800cb78:	693b      	ldr	r3, [r7, #16]
 800cb7a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	88db      	ldrh	r3, [r3, #6]
 800cb82:	2b3f      	cmp	r3, #63	; 0x3f
 800cb84:	d803      	bhi.n	800cb8e <USBD_CDC_Setup+0xa6>
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	88db      	ldrh	r3, [r3, #6]
 800cb8a:	b2da      	uxtb	r2, r3
 800cb8c:	e000      	b.n	800cb90 <USBD_CDC_Setup+0xa8>
 800cb8e:	2240      	movs	r2, #64	; 0x40
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800cb96:	6939      	ldr	r1, [r7, #16]
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800cb9e:	461a      	mov	r2, r3
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	f001 fdc5 	bl	800e730 <USBD_CtlPrepareRx>
      break;
 800cba6:	e076      	b.n	800cc96 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cbae:	687a      	ldr	r2, [r7, #4]
 800cbb0:	33b0      	adds	r3, #176	; 0xb0
 800cbb2:	009b      	lsls	r3, r3, #2
 800cbb4:	4413      	add	r3, r2
 800cbb6:	685b      	ldr	r3, [r3, #4]
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	683a      	ldr	r2, [r7, #0]
 800cbbc:	7850      	ldrb	r0, [r2, #1]
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	6839      	ldr	r1, [r7, #0]
 800cbc2:	4798      	blx	r3
      break;
 800cbc4:	e067      	b.n	800cc96 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	785b      	ldrb	r3, [r3, #1]
 800cbca:	2b0b      	cmp	r3, #11
 800cbcc:	d851      	bhi.n	800cc72 <USBD_CDC_Setup+0x18a>
 800cbce:	a201      	add	r2, pc, #4	; (adr r2, 800cbd4 <USBD_CDC_Setup+0xec>)
 800cbd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbd4:	0800cc05 	.word	0x0800cc05
 800cbd8:	0800cc81 	.word	0x0800cc81
 800cbdc:	0800cc73 	.word	0x0800cc73
 800cbe0:	0800cc73 	.word	0x0800cc73
 800cbe4:	0800cc73 	.word	0x0800cc73
 800cbe8:	0800cc73 	.word	0x0800cc73
 800cbec:	0800cc73 	.word	0x0800cc73
 800cbf0:	0800cc73 	.word	0x0800cc73
 800cbf4:	0800cc73 	.word	0x0800cc73
 800cbf8:	0800cc73 	.word	0x0800cc73
 800cbfc:	0800cc2f 	.word	0x0800cc2f
 800cc00:	0800cc59 	.word	0x0800cc59
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc0a:	b2db      	uxtb	r3, r3
 800cc0c:	2b03      	cmp	r3, #3
 800cc0e:	d107      	bne.n	800cc20 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cc10:	f107 030a 	add.w	r3, r7, #10
 800cc14:	2202      	movs	r2, #2
 800cc16:	4619      	mov	r1, r3
 800cc18:	6878      	ldr	r0, [r7, #4]
 800cc1a:	f001 fd5d 	bl	800e6d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cc1e:	e032      	b.n	800cc86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cc20:	6839      	ldr	r1, [r7, #0]
 800cc22:	6878      	ldr	r0, [r7, #4]
 800cc24:	f001 fce7 	bl	800e5f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800cc28:	2303      	movs	r3, #3
 800cc2a:	75fb      	strb	r3, [r7, #23]
          break;
 800cc2c:	e02b      	b.n	800cc86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc34:	b2db      	uxtb	r3, r3
 800cc36:	2b03      	cmp	r3, #3
 800cc38:	d107      	bne.n	800cc4a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cc3a:	f107 030d 	add.w	r3, r7, #13
 800cc3e:	2201      	movs	r2, #1
 800cc40:	4619      	mov	r1, r3
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f001 fd48 	bl	800e6d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cc48:	e01d      	b.n	800cc86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cc4a:	6839      	ldr	r1, [r7, #0]
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f001 fcd2 	bl	800e5f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800cc52:	2303      	movs	r3, #3
 800cc54:	75fb      	strb	r3, [r7, #23]
          break;
 800cc56:	e016      	b.n	800cc86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc5e:	b2db      	uxtb	r3, r3
 800cc60:	2b03      	cmp	r3, #3
 800cc62:	d00f      	beq.n	800cc84 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800cc64:	6839      	ldr	r1, [r7, #0]
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f001 fcc5 	bl	800e5f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800cc6c:	2303      	movs	r3, #3
 800cc6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cc70:	e008      	b.n	800cc84 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cc72:	6839      	ldr	r1, [r7, #0]
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f001 fcbe 	bl	800e5f6 <USBD_CtlError>
          ret = USBD_FAIL;
 800cc7a:	2303      	movs	r3, #3
 800cc7c:	75fb      	strb	r3, [r7, #23]
          break;
 800cc7e:	e002      	b.n	800cc86 <USBD_CDC_Setup+0x19e>
          break;
 800cc80:	bf00      	nop
 800cc82:	e008      	b.n	800cc96 <USBD_CDC_Setup+0x1ae>
          break;
 800cc84:	bf00      	nop
      }
      break;
 800cc86:	e006      	b.n	800cc96 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800cc88:	6839      	ldr	r1, [r7, #0]
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f001 fcb3 	bl	800e5f6 <USBD_CtlError>
      ret = USBD_FAIL;
 800cc90:	2303      	movs	r3, #3
 800cc92:	75fb      	strb	r3, [r7, #23]
      break;
 800cc94:	bf00      	nop
  }

  return (uint8_t)ret;
 800cc96:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	3718      	adds	r7, #24
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}

0800cca0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b084      	sub	sp, #16
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
 800cca8:	460b      	mov	r3, r1
 800ccaa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ccb2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	32b0      	adds	r2, #176	; 0xb0
 800ccbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d101      	bne.n	800ccca <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800ccc6:	2303      	movs	r3, #3
 800ccc8:	e065      	b.n	800cd96 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	32b0      	adds	r2, #176	; 0xb0
 800ccd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccd8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ccda:	78fb      	ldrb	r3, [r7, #3]
 800ccdc:	f003 020f 	and.w	r2, r3, #15
 800cce0:	6879      	ldr	r1, [r7, #4]
 800cce2:	4613      	mov	r3, r2
 800cce4:	009b      	lsls	r3, r3, #2
 800cce6:	4413      	add	r3, r2
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	440b      	add	r3, r1
 800ccec:	3318      	adds	r3, #24
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d02f      	beq.n	800cd54 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800ccf4:	78fb      	ldrb	r3, [r7, #3]
 800ccf6:	f003 020f 	and.w	r2, r3, #15
 800ccfa:	6879      	ldr	r1, [r7, #4]
 800ccfc:	4613      	mov	r3, r2
 800ccfe:	009b      	lsls	r3, r3, #2
 800cd00:	4413      	add	r3, r2
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	440b      	add	r3, r1
 800cd06:	3318      	adds	r3, #24
 800cd08:	681a      	ldr	r2, [r3, #0]
 800cd0a:	78fb      	ldrb	r3, [r7, #3]
 800cd0c:	f003 010f 	and.w	r1, r3, #15
 800cd10:	68f8      	ldr	r0, [r7, #12]
 800cd12:	460b      	mov	r3, r1
 800cd14:	00db      	lsls	r3, r3, #3
 800cd16:	440b      	add	r3, r1
 800cd18:	009b      	lsls	r3, r3, #2
 800cd1a:	4403      	add	r3, r0
 800cd1c:	3344      	adds	r3, #68	; 0x44
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	fbb2 f1f3 	udiv	r1, r2, r3
 800cd24:	fb01 f303 	mul.w	r3, r1, r3
 800cd28:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d112      	bne.n	800cd54 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800cd2e:	78fb      	ldrb	r3, [r7, #3]
 800cd30:	f003 020f 	and.w	r2, r3, #15
 800cd34:	6879      	ldr	r1, [r7, #4]
 800cd36:	4613      	mov	r3, r2
 800cd38:	009b      	lsls	r3, r3, #2
 800cd3a:	4413      	add	r3, r2
 800cd3c:	009b      	lsls	r3, r3, #2
 800cd3e:	440b      	add	r3, r1
 800cd40:	3318      	adds	r3, #24
 800cd42:	2200      	movs	r2, #0
 800cd44:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800cd46:	78f9      	ldrb	r1, [r7, #3]
 800cd48:	2300      	movs	r3, #0
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	6878      	ldr	r0, [r7, #4]
 800cd4e:	f002 fc44 	bl	800f5da <USBD_LL_Transmit>
 800cd52:	e01f      	b.n	800cd94 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800cd54:	68bb      	ldr	r3, [r7, #8]
 800cd56:	2200      	movs	r2, #0
 800cd58:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cd62:	687a      	ldr	r2, [r7, #4]
 800cd64:	33b0      	adds	r3, #176	; 0xb0
 800cd66:	009b      	lsls	r3, r3, #2
 800cd68:	4413      	add	r3, r2
 800cd6a:	685b      	ldr	r3, [r3, #4]
 800cd6c:	691b      	ldr	r3, [r3, #16]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d010      	beq.n	800cd94 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cd78:	687a      	ldr	r2, [r7, #4]
 800cd7a:	33b0      	adds	r3, #176	; 0xb0
 800cd7c:	009b      	lsls	r3, r3, #2
 800cd7e:	4413      	add	r3, r2
 800cd80:	685b      	ldr	r3, [r3, #4]
 800cd82:	691b      	ldr	r3, [r3, #16]
 800cd84:	68ba      	ldr	r2, [r7, #8]
 800cd86:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800cd8a:	68ba      	ldr	r2, [r7, #8]
 800cd8c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800cd90:	78fa      	ldrb	r2, [r7, #3]
 800cd92:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800cd94:	2300      	movs	r3, #0
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3710      	adds	r7, #16
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}

0800cd9e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cd9e:	b580      	push	{r7, lr}
 800cda0:	b084      	sub	sp, #16
 800cda2:	af00      	add	r7, sp, #0
 800cda4:	6078      	str	r0, [r7, #4]
 800cda6:	460b      	mov	r3, r1
 800cda8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	32b0      	adds	r2, #176	; 0xb0
 800cdb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdb8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	32b0      	adds	r2, #176	; 0xb0
 800cdc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d101      	bne.n	800cdd0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800cdcc:	2303      	movs	r3, #3
 800cdce:	e01a      	b.n	800ce06 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cdd0:	78fb      	ldrb	r3, [r7, #3]
 800cdd2:	4619      	mov	r1, r3
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f002 fc42 	bl	800f65e <USBD_LL_GetRxDataSize>
 800cdda:	4602      	mov	r2, r0
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cde8:	687a      	ldr	r2, [r7, #4]
 800cdea:	33b0      	adds	r3, #176	; 0xb0
 800cdec:	009b      	lsls	r3, r3, #2
 800cdee:	4413      	add	r3, r2
 800cdf0:	685b      	ldr	r3, [r3, #4]
 800cdf2:	68db      	ldr	r3, [r3, #12]
 800cdf4:	68fa      	ldr	r2, [r7, #12]
 800cdf6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800cdfa:	68fa      	ldr	r2, [r7, #12]
 800cdfc:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ce00:	4611      	mov	r1, r2
 800ce02:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ce04:	2300      	movs	r3, #0
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	3710      	adds	r7, #16
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd80      	pop	{r7, pc}

0800ce0e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ce0e:	b580      	push	{r7, lr}
 800ce10:	b084      	sub	sp, #16
 800ce12:	af00      	add	r7, sp, #0
 800ce14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	32b0      	adds	r2, #176	; 0xb0
 800ce20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d101      	bne.n	800ce30 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ce2c:	2303      	movs	r3, #3
 800ce2e:	e025      	b.n	800ce7c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	33b0      	adds	r3, #176	; 0xb0
 800ce3a:	009b      	lsls	r3, r3, #2
 800ce3c:	4413      	add	r3, r2
 800ce3e:	685b      	ldr	r3, [r3, #4]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d01a      	beq.n	800ce7a <USBD_CDC_EP0_RxReady+0x6c>
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ce4a:	2bff      	cmp	r3, #255	; 0xff
 800ce4c:	d015      	beq.n	800ce7a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ce54:	687a      	ldr	r2, [r7, #4]
 800ce56:	33b0      	adds	r3, #176	; 0xb0
 800ce58:	009b      	lsls	r3, r3, #2
 800ce5a:	4413      	add	r3, r2
 800ce5c:	685b      	ldr	r3, [r3, #4]
 800ce5e:	689b      	ldr	r3, [r3, #8]
 800ce60:	68fa      	ldr	r2, [r7, #12]
 800ce62:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800ce66:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ce68:	68fa      	ldr	r2, [r7, #12]
 800ce6a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ce6e:	b292      	uxth	r2, r2
 800ce70:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	22ff      	movs	r2, #255	; 0xff
 800ce76:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800ce7a:	2300      	movs	r3, #0
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	3710      	adds	r7, #16
 800ce80:	46bd      	mov	sp, r7
 800ce82:	bd80      	pop	{r7, pc}

0800ce84 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b086      	sub	sp, #24
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ce8c:	2182      	movs	r1, #130	; 0x82
 800ce8e:	4818      	ldr	r0, [pc, #96]	; (800cef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ce90:	f000 fd4f 	bl	800d932 <USBD_GetEpDesc>
 800ce94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ce96:	2101      	movs	r1, #1
 800ce98:	4815      	ldr	r0, [pc, #84]	; (800cef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ce9a:	f000 fd4a 	bl	800d932 <USBD_GetEpDesc>
 800ce9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cea0:	2181      	movs	r1, #129	; 0x81
 800cea2:	4813      	ldr	r0, [pc, #76]	; (800cef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cea4:	f000 fd45 	bl	800d932 <USBD_GetEpDesc>
 800cea8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d002      	beq.n	800ceb6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	2210      	movs	r2, #16
 800ceb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d006      	beq.n	800ceca <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cebc:	693b      	ldr	r3, [r7, #16]
 800cebe:	2200      	movs	r2, #0
 800cec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cec4:	711a      	strb	r2, [r3, #4]
 800cec6:	2200      	movs	r2, #0
 800cec8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d006      	beq.n	800cede <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	2200      	movs	r2, #0
 800ced4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ced8:	711a      	strb	r2, [r3, #4]
 800ceda:	2200      	movs	r2, #0
 800cedc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	2243      	movs	r2, #67	; 0x43
 800cee2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cee4:	4b02      	ldr	r3, [pc, #8]	; (800cef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3718      	adds	r7, #24
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}
 800ceee:	bf00      	nop
 800cef0:	24000054 	.word	0x24000054

0800cef4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b086      	sub	sp, #24
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cefc:	2182      	movs	r1, #130	; 0x82
 800cefe:	4818      	ldr	r0, [pc, #96]	; (800cf60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cf00:	f000 fd17 	bl	800d932 <USBD_GetEpDesc>
 800cf04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cf06:	2101      	movs	r1, #1
 800cf08:	4815      	ldr	r0, [pc, #84]	; (800cf60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cf0a:	f000 fd12 	bl	800d932 <USBD_GetEpDesc>
 800cf0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cf10:	2181      	movs	r1, #129	; 0x81
 800cf12:	4813      	ldr	r0, [pc, #76]	; (800cf60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cf14:	f000 fd0d 	bl	800d932 <USBD_GetEpDesc>
 800cf18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cf1a:	697b      	ldr	r3, [r7, #20]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d002      	beq.n	800cf26 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	2210      	movs	r2, #16
 800cf24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d006      	beq.n	800cf3a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cf2c:	693b      	ldr	r3, [r7, #16]
 800cf2e:	2200      	movs	r2, #0
 800cf30:	711a      	strb	r2, [r3, #4]
 800cf32:	2200      	movs	r2, #0
 800cf34:	f042 0202 	orr.w	r2, r2, #2
 800cf38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d006      	beq.n	800cf4e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	2200      	movs	r2, #0
 800cf44:	711a      	strb	r2, [r3, #4]
 800cf46:	2200      	movs	r2, #0
 800cf48:	f042 0202 	orr.w	r2, r2, #2
 800cf4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2243      	movs	r2, #67	; 0x43
 800cf52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cf54:	4b02      	ldr	r3, [pc, #8]	; (800cf60 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	3718      	adds	r7, #24
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	24000054 	.word	0x24000054

0800cf64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b086      	sub	sp, #24
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cf6c:	2182      	movs	r1, #130	; 0x82
 800cf6e:	4818      	ldr	r0, [pc, #96]	; (800cfd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800cf70:	f000 fcdf 	bl	800d932 <USBD_GetEpDesc>
 800cf74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cf76:	2101      	movs	r1, #1
 800cf78:	4815      	ldr	r0, [pc, #84]	; (800cfd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800cf7a:	f000 fcda 	bl	800d932 <USBD_GetEpDesc>
 800cf7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cf80:	2181      	movs	r1, #129	; 0x81
 800cf82:	4813      	ldr	r0, [pc, #76]	; (800cfd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800cf84:	f000 fcd5 	bl	800d932 <USBD_GetEpDesc>
 800cf88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cf8a:	697b      	ldr	r3, [r7, #20]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d002      	beq.n	800cf96 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800cf90:	697b      	ldr	r3, [r7, #20]
 800cf92:	2210      	movs	r2, #16
 800cf94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cf96:	693b      	ldr	r3, [r7, #16]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d006      	beq.n	800cfaa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cf9c:	693b      	ldr	r3, [r7, #16]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cfa4:	711a      	strb	r2, [r3, #4]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d006      	beq.n	800cfbe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cfb8:	711a      	strb	r2, [r3, #4]
 800cfba:	2200      	movs	r2, #0
 800cfbc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	2243      	movs	r2, #67	; 0x43
 800cfc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cfc4:	4b02      	ldr	r3, [pc, #8]	; (800cfd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3718      	adds	r7, #24
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}
 800cfce:	bf00      	nop
 800cfd0:	24000054 	.word	0x24000054

0800cfd4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b083      	sub	sp, #12
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	220a      	movs	r2, #10
 800cfe0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800cfe2:	4b03      	ldr	r3, [pc, #12]	; (800cff0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	370c      	adds	r7, #12
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfee:	4770      	bx	lr
 800cff0:	24000010 	.word	0x24000010

0800cff4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b083      	sub	sp, #12
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cffe:	683b      	ldr	r3, [r7, #0]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d101      	bne.n	800d008 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d004:	2303      	movs	r3, #3
 800d006:	e009      	b.n	800d01c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800d00e:	687a      	ldr	r2, [r7, #4]
 800d010:	33b0      	adds	r3, #176	; 0xb0
 800d012:	009b      	lsls	r3, r3, #2
 800d014:	4413      	add	r3, r2
 800d016:	683a      	ldr	r2, [r7, #0]
 800d018:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d01a:	2300      	movs	r3, #0
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	370c      	adds	r7, #12
 800d020:	46bd      	mov	sp, r7
 800d022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d026:	4770      	bx	lr

0800d028 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d028:	b480      	push	{r7}
 800d02a:	b087      	sub	sp, #28
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	60f8      	str	r0, [r7, #12]
 800d030:	60b9      	str	r1, [r7, #8]
 800d032:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	32b0      	adds	r2, #176	; 0xb0
 800d03e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d042:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d044:	697b      	ldr	r3, [r7, #20]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d101      	bne.n	800d04e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d04a:	2303      	movs	r3, #3
 800d04c:	e008      	b.n	800d060 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	68ba      	ldr	r2, [r7, #8]
 800d052:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	687a      	ldr	r2, [r7, #4]
 800d05a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d05e:	2300      	movs	r3, #0
}
 800d060:	4618      	mov	r0, r3
 800d062:	371c      	adds	r7, #28
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr

0800d06c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d06c:	b480      	push	{r7}
 800d06e:	b085      	sub	sp, #20
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	32b0      	adds	r2, #176	; 0xb0
 800d080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d084:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d101      	bne.n	800d090 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d08c:	2303      	movs	r3, #3
 800d08e:	e004      	b.n	800d09a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	683a      	ldr	r2, [r7, #0]
 800d094:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d098:	2300      	movs	r3, #0
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3714      	adds	r7, #20
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr
	...

0800d0a8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b084      	sub	sp, #16
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	32b0      	adds	r2, #176	; 0xb0
 800d0ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0be:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d101      	bne.n	800d0ce <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d0ca:	2303      	movs	r3, #3
 800d0cc:	e025      	b.n	800d11a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d11f      	bne.n	800d118 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d0d8:	68bb      	ldr	r3, [r7, #8]
 800d0da:	2201      	movs	r2, #1
 800d0dc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800d0e0:	4b10      	ldr	r3, [pc, #64]	; (800d124 <USBD_CDC_TransmitPacket+0x7c>)
 800d0e2:	781b      	ldrb	r3, [r3, #0]
 800d0e4:	f003 020f 	and.w	r2, r3, #15
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800d0ee:	6878      	ldr	r0, [r7, #4]
 800d0f0:	4613      	mov	r3, r2
 800d0f2:	009b      	lsls	r3, r3, #2
 800d0f4:	4413      	add	r3, r2
 800d0f6:	009b      	lsls	r3, r3, #2
 800d0f8:	4403      	add	r3, r0
 800d0fa:	3318      	adds	r3, #24
 800d0fc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800d0fe:	4b09      	ldr	r3, [pc, #36]	; (800d124 <USBD_CDC_TransmitPacket+0x7c>)
 800d100:	7819      	ldrb	r1, [r3, #0]
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800d10e:	6878      	ldr	r0, [r7, #4]
 800d110:	f002 fa63 	bl	800f5da <USBD_LL_Transmit>

    ret = USBD_OK;
 800d114:	2300      	movs	r3, #0
 800d116:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d118:	7bfb      	ldrb	r3, [r7, #15]
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	3710      	adds	r7, #16
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	24000097 	.word	0x24000097

0800d128 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b084      	sub	sp, #16
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	32b0      	adds	r2, #176	; 0xb0
 800d13a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d13e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	32b0      	adds	r2, #176	; 0xb0
 800d14a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d101      	bne.n	800d156 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d152:	2303      	movs	r3, #3
 800d154:	e018      	b.n	800d188 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	7c1b      	ldrb	r3, [r3, #16]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d10a      	bne.n	800d174 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d15e:	4b0c      	ldr	r3, [pc, #48]	; (800d190 <USBD_CDC_ReceivePacket+0x68>)
 800d160:	7819      	ldrb	r1, [r3, #0]
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f002 fa55 	bl	800f61c <USBD_LL_PrepareReceive>
 800d172:	e008      	b.n	800d186 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d174:	4b06      	ldr	r3, [pc, #24]	; (800d190 <USBD_CDC_ReceivePacket+0x68>)
 800d176:	7819      	ldrb	r1, [r3, #0]
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d17e:	2340      	movs	r3, #64	; 0x40
 800d180:	6878      	ldr	r0, [r7, #4]
 800d182:	f002 fa4b 	bl	800f61c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d186:	2300      	movs	r3, #0
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3710      	adds	r7, #16
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}
 800d190:	24000098 	.word	0x24000098

0800d194 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b086      	sub	sp, #24
 800d198:	af00      	add	r7, sp, #0
 800d19a:	60f8      	str	r0, [r7, #12]
 800d19c:	60b9      	str	r1, [r7, #8]
 800d19e:	4613      	mov	r3, r2
 800d1a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d101      	bne.n	800d1ac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d1a8:	2303      	movs	r3, #3
 800d1aa:	e01f      	b.n	800d1ec <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	2200      	movs	r2, #0
 800d1c0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d003      	beq.n	800d1d2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	68ba      	ldr	r2, [r7, #8]
 800d1ce:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	79fa      	ldrb	r2, [r7, #7]
 800d1de:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d1e0:	68f8      	ldr	r0, [r7, #12]
 800d1e2:	f002 f8c1 	bl	800f368 <USBD_LL_Init>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d1ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	3718      	adds	r7, #24
 800d1f0:	46bd      	mov	sp, r7
 800d1f2:	bd80      	pop	{r7, pc}

0800d1f4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b084      	sub	sp, #16
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
 800d1fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d1fe:	2300      	movs	r3, #0
 800d200:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d101      	bne.n	800d20c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d208:	2303      	movs	r3, #3
 800d20a:	e025      	b.n	800d258 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	683a      	ldr	r2, [r7, #0]
 800d210:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	32ae      	adds	r2, #174	; 0xae
 800d21e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d224:	2b00      	cmp	r3, #0
 800d226:	d00f      	beq.n	800d248 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	32ae      	adds	r2, #174	; 0xae
 800d232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d238:	f107 020e 	add.w	r2, r7, #14
 800d23c:	4610      	mov	r0, r2
 800d23e:	4798      	blx	r3
 800d240:	4602      	mov	r2, r0
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800d24e:	1c5a      	adds	r2, r3, #1
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800d256:	2300      	movs	r3, #0
}
 800d258:	4618      	mov	r0, r3
 800d25a:	3710      	adds	r7, #16
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}

0800d260 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b082      	sub	sp, #8
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d268:	6878      	ldr	r0, [r7, #4]
 800d26a:	f002 f8cd 	bl	800f408 <USBD_LL_Start>
 800d26e:	4603      	mov	r3, r0
}
 800d270:	4618      	mov	r0, r3
 800d272:	3708      	adds	r7, #8
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}

0800d278 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d278:	b480      	push	{r7}
 800d27a:	b083      	sub	sp, #12
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d280:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d282:	4618      	mov	r0, r3
 800d284:	370c      	adds	r7, #12
 800d286:	46bd      	mov	sp, r7
 800d288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28c:	4770      	bx	lr

0800d28e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d28e:	b580      	push	{r7, lr}
 800d290:	b084      	sub	sp, #16
 800d292:	af00      	add	r7, sp, #0
 800d294:	6078      	str	r0, [r7, #4]
 800d296:	460b      	mov	r3, r1
 800d298:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d29a:	2300      	movs	r3, #0
 800d29c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d009      	beq.n	800d2bc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	78fa      	ldrb	r2, [r7, #3]
 800d2b2:	4611      	mov	r1, r2
 800d2b4:	6878      	ldr	r0, [r7, #4]
 800d2b6:	4798      	blx	r3
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d2bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	3710      	adds	r7, #16
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	bd80      	pop	{r7, pc}

0800d2c6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d2c6:	b580      	push	{r7, lr}
 800d2c8:	b084      	sub	sp, #16
 800d2ca:	af00      	add	r7, sp, #0
 800d2cc:	6078      	str	r0, [r7, #4]
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d2dc:	685b      	ldr	r3, [r3, #4]
 800d2de:	78fa      	ldrb	r2, [r7, #3]
 800d2e0:	4611      	mov	r1, r2
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	4798      	blx	r3
 800d2e6:	4603      	mov	r3, r0
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d001      	beq.n	800d2f0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d2ec:	2303      	movs	r3, #3
 800d2ee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d2f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	3710      	adds	r7, #16
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}

0800d2fa <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d2fa:	b580      	push	{r7, lr}
 800d2fc:	b084      	sub	sp, #16
 800d2fe:	af00      	add	r7, sp, #0
 800d300:	6078      	str	r0, [r7, #4]
 800d302:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d30a:	6839      	ldr	r1, [r7, #0]
 800d30c:	4618      	mov	r0, r3
 800d30e:	f001 f938 	bl	800e582 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2201      	movs	r2, #1
 800d316:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d320:	461a      	mov	r2, r3
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d32e:	f003 031f 	and.w	r3, r3, #31
 800d332:	2b02      	cmp	r3, #2
 800d334:	d01a      	beq.n	800d36c <USBD_LL_SetupStage+0x72>
 800d336:	2b02      	cmp	r3, #2
 800d338:	d822      	bhi.n	800d380 <USBD_LL_SetupStage+0x86>
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d002      	beq.n	800d344 <USBD_LL_SetupStage+0x4a>
 800d33e:	2b01      	cmp	r3, #1
 800d340:	d00a      	beq.n	800d358 <USBD_LL_SetupStage+0x5e>
 800d342:	e01d      	b.n	800d380 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d34a:	4619      	mov	r1, r3
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	f000 fb65 	bl	800da1c <USBD_StdDevReq>
 800d352:	4603      	mov	r3, r0
 800d354:	73fb      	strb	r3, [r7, #15]
      break;
 800d356:	e020      	b.n	800d39a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d35e:	4619      	mov	r1, r3
 800d360:	6878      	ldr	r0, [r7, #4]
 800d362:	f000 fbcd 	bl	800db00 <USBD_StdItfReq>
 800d366:	4603      	mov	r3, r0
 800d368:	73fb      	strb	r3, [r7, #15]
      break;
 800d36a:	e016      	b.n	800d39a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d372:	4619      	mov	r1, r3
 800d374:	6878      	ldr	r0, [r7, #4]
 800d376:	f000 fc2f 	bl	800dbd8 <USBD_StdEPReq>
 800d37a:	4603      	mov	r3, r0
 800d37c:	73fb      	strb	r3, [r7, #15]
      break;
 800d37e:	e00c      	b.n	800d39a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d386:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d38a:	b2db      	uxtb	r3, r3
 800d38c:	4619      	mov	r1, r3
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f002 f89a 	bl	800f4c8 <USBD_LL_StallEP>
 800d394:	4603      	mov	r3, r0
 800d396:	73fb      	strb	r3, [r7, #15]
      break;
 800d398:	bf00      	nop
  }

  return ret;
 800d39a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3710      	adds	r7, #16
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}

0800d3a4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b086      	sub	sp, #24
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	60f8      	str	r0, [r7, #12]
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	607a      	str	r2, [r7, #4]
 800d3b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d3b6:	7afb      	ldrb	r3, [r7, #11]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d16e      	bne.n	800d49a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d3c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d3ca:	2b03      	cmp	r3, #3
 800d3cc:	f040 8098 	bne.w	800d500 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d3d0:	693b      	ldr	r3, [r7, #16]
 800d3d2:	689a      	ldr	r2, [r3, #8]
 800d3d4:	693b      	ldr	r3, [r7, #16]
 800d3d6:	68db      	ldr	r3, [r3, #12]
 800d3d8:	429a      	cmp	r2, r3
 800d3da:	d913      	bls.n	800d404 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d3dc:	693b      	ldr	r3, [r7, #16]
 800d3de:	689a      	ldr	r2, [r3, #8]
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	68db      	ldr	r3, [r3, #12]
 800d3e4:	1ad2      	subs	r2, r2, r3
 800d3e6:	693b      	ldr	r3, [r7, #16]
 800d3e8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d3ea:	693b      	ldr	r3, [r7, #16]
 800d3ec:	68da      	ldr	r2, [r3, #12]
 800d3ee:	693b      	ldr	r3, [r7, #16]
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	bf28      	it	cs
 800d3f6:	4613      	movcs	r3, r2
 800d3f8:	461a      	mov	r2, r3
 800d3fa:	6879      	ldr	r1, [r7, #4]
 800d3fc:	68f8      	ldr	r0, [r7, #12]
 800d3fe:	f001 f9b4 	bl	800e76a <USBD_CtlContinueRx>
 800d402:	e07d      	b.n	800d500 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d40a:	f003 031f 	and.w	r3, r3, #31
 800d40e:	2b02      	cmp	r3, #2
 800d410:	d014      	beq.n	800d43c <USBD_LL_DataOutStage+0x98>
 800d412:	2b02      	cmp	r3, #2
 800d414:	d81d      	bhi.n	800d452 <USBD_LL_DataOutStage+0xae>
 800d416:	2b00      	cmp	r3, #0
 800d418:	d002      	beq.n	800d420 <USBD_LL_DataOutStage+0x7c>
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	d003      	beq.n	800d426 <USBD_LL_DataOutStage+0x82>
 800d41e:	e018      	b.n	800d452 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d420:	2300      	movs	r3, #0
 800d422:	75bb      	strb	r3, [r7, #22]
            break;
 800d424:	e018      	b.n	800d458 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d42c:	b2db      	uxtb	r3, r3
 800d42e:	4619      	mov	r1, r3
 800d430:	68f8      	ldr	r0, [r7, #12]
 800d432:	f000 fa64 	bl	800d8fe <USBD_CoreFindIF>
 800d436:	4603      	mov	r3, r0
 800d438:	75bb      	strb	r3, [r7, #22]
            break;
 800d43a:	e00d      	b.n	800d458 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d442:	b2db      	uxtb	r3, r3
 800d444:	4619      	mov	r1, r3
 800d446:	68f8      	ldr	r0, [r7, #12]
 800d448:	f000 fa66 	bl	800d918 <USBD_CoreFindEP>
 800d44c:	4603      	mov	r3, r0
 800d44e:	75bb      	strb	r3, [r7, #22]
            break;
 800d450:	e002      	b.n	800d458 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d452:	2300      	movs	r3, #0
 800d454:	75bb      	strb	r3, [r7, #22]
            break;
 800d456:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d458:	7dbb      	ldrb	r3, [r7, #22]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d119      	bne.n	800d492 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d464:	b2db      	uxtb	r3, r3
 800d466:	2b03      	cmp	r3, #3
 800d468:	d113      	bne.n	800d492 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d46a:	7dba      	ldrb	r2, [r7, #22]
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	32ae      	adds	r2, #174	; 0xae
 800d470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d474:	691b      	ldr	r3, [r3, #16]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d00b      	beq.n	800d492 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d47a:	7dba      	ldrb	r2, [r7, #22]
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d482:	7dba      	ldrb	r2, [r7, #22]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	32ae      	adds	r2, #174	; 0xae
 800d488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d48c:	691b      	ldr	r3, [r3, #16]
 800d48e:	68f8      	ldr	r0, [r7, #12]
 800d490:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d492:	68f8      	ldr	r0, [r7, #12]
 800d494:	f001 f97a 	bl	800e78c <USBD_CtlSendStatus>
 800d498:	e032      	b.n	800d500 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d49a:	7afb      	ldrb	r3, [r7, #11]
 800d49c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4a0:	b2db      	uxtb	r3, r3
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	68f8      	ldr	r0, [r7, #12]
 800d4a6:	f000 fa37 	bl	800d918 <USBD_CoreFindEP>
 800d4aa:	4603      	mov	r3, r0
 800d4ac:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d4ae:	7dbb      	ldrb	r3, [r7, #22]
 800d4b0:	2bff      	cmp	r3, #255	; 0xff
 800d4b2:	d025      	beq.n	800d500 <USBD_LL_DataOutStage+0x15c>
 800d4b4:	7dbb      	ldrb	r3, [r7, #22]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d122      	bne.n	800d500 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	2b03      	cmp	r3, #3
 800d4c4:	d117      	bne.n	800d4f6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d4c6:	7dba      	ldrb	r2, [r7, #22]
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	32ae      	adds	r2, #174	; 0xae
 800d4cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4d0:	699b      	ldr	r3, [r3, #24]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d00f      	beq.n	800d4f6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d4d6:	7dba      	ldrb	r2, [r7, #22]
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d4de:	7dba      	ldrb	r2, [r7, #22]
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	32ae      	adds	r2, #174	; 0xae
 800d4e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4e8:	699b      	ldr	r3, [r3, #24]
 800d4ea:	7afa      	ldrb	r2, [r7, #11]
 800d4ec:	4611      	mov	r1, r2
 800d4ee:	68f8      	ldr	r0, [r7, #12]
 800d4f0:	4798      	blx	r3
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d4f6:	7dfb      	ldrb	r3, [r7, #23]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d001      	beq.n	800d500 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d4fc:	7dfb      	ldrb	r3, [r7, #23]
 800d4fe:	e000      	b.n	800d502 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d500:	2300      	movs	r3, #0
}
 800d502:	4618      	mov	r0, r3
 800d504:	3718      	adds	r7, #24
 800d506:	46bd      	mov	sp, r7
 800d508:	bd80      	pop	{r7, pc}

0800d50a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d50a:	b580      	push	{r7, lr}
 800d50c:	b086      	sub	sp, #24
 800d50e:	af00      	add	r7, sp, #0
 800d510:	60f8      	str	r0, [r7, #12]
 800d512:	460b      	mov	r3, r1
 800d514:	607a      	str	r2, [r7, #4]
 800d516:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d518:	7afb      	ldrb	r3, [r7, #11]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d16f      	bne.n	800d5fe <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	3314      	adds	r3, #20
 800d522:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d52a:	2b02      	cmp	r3, #2
 800d52c:	d15a      	bne.n	800d5e4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	689a      	ldr	r2, [r3, #8]
 800d532:	693b      	ldr	r3, [r7, #16]
 800d534:	68db      	ldr	r3, [r3, #12]
 800d536:	429a      	cmp	r2, r3
 800d538:	d914      	bls.n	800d564 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	689a      	ldr	r2, [r3, #8]
 800d53e:	693b      	ldr	r3, [r7, #16]
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	1ad2      	subs	r2, r2, r3
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	689b      	ldr	r3, [r3, #8]
 800d54c:	461a      	mov	r2, r3
 800d54e:	6879      	ldr	r1, [r7, #4]
 800d550:	68f8      	ldr	r0, [r7, #12]
 800d552:	f001 f8dc 	bl	800e70e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d556:	2300      	movs	r3, #0
 800d558:	2200      	movs	r2, #0
 800d55a:	2100      	movs	r1, #0
 800d55c:	68f8      	ldr	r0, [r7, #12]
 800d55e:	f002 f85d 	bl	800f61c <USBD_LL_PrepareReceive>
 800d562:	e03f      	b.n	800d5e4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	68da      	ldr	r2, [r3, #12]
 800d568:	693b      	ldr	r3, [r7, #16]
 800d56a:	689b      	ldr	r3, [r3, #8]
 800d56c:	429a      	cmp	r2, r3
 800d56e:	d11c      	bne.n	800d5aa <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d570:	693b      	ldr	r3, [r7, #16]
 800d572:	685a      	ldr	r2, [r3, #4]
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d578:	429a      	cmp	r2, r3
 800d57a:	d316      	bcc.n	800d5aa <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d57c:	693b      	ldr	r3, [r7, #16]
 800d57e:	685a      	ldr	r2, [r3, #4]
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d586:	429a      	cmp	r2, r3
 800d588:	d20f      	bcs.n	800d5aa <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d58a:	2200      	movs	r2, #0
 800d58c:	2100      	movs	r1, #0
 800d58e:	68f8      	ldr	r0, [r7, #12]
 800d590:	f001 f8bd 	bl	800e70e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	2200      	movs	r2, #0
 800d598:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d59c:	2300      	movs	r3, #0
 800d59e:	2200      	movs	r2, #0
 800d5a0:	2100      	movs	r1, #0
 800d5a2:	68f8      	ldr	r0, [r7, #12]
 800d5a4:	f002 f83a 	bl	800f61c <USBD_LL_PrepareReceive>
 800d5a8:	e01c      	b.n	800d5e4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d5b0:	b2db      	uxtb	r3, r3
 800d5b2:	2b03      	cmp	r3, #3
 800d5b4:	d10f      	bne.n	800d5d6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5bc:	68db      	ldr	r3, [r3, #12]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d009      	beq.n	800d5d6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	68f8      	ldr	r0, [r7, #12]
 800d5d4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d5d6:	2180      	movs	r1, #128	; 0x80
 800d5d8:	68f8      	ldr	r0, [r7, #12]
 800d5da:	f001 ff75 	bl	800f4c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d5de:	68f8      	ldr	r0, [r7, #12]
 800d5e0:	f001 f8e7 	bl	800e7b2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d03a      	beq.n	800d664 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d5ee:	68f8      	ldr	r0, [r7, #12]
 800d5f0:	f7ff fe42 	bl	800d278 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d5fc:	e032      	b.n	800d664 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d5fe:	7afb      	ldrb	r3, [r7, #11]
 800d600:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d604:	b2db      	uxtb	r3, r3
 800d606:	4619      	mov	r1, r3
 800d608:	68f8      	ldr	r0, [r7, #12]
 800d60a:	f000 f985 	bl	800d918 <USBD_CoreFindEP>
 800d60e:	4603      	mov	r3, r0
 800d610:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d612:	7dfb      	ldrb	r3, [r7, #23]
 800d614:	2bff      	cmp	r3, #255	; 0xff
 800d616:	d025      	beq.n	800d664 <USBD_LL_DataInStage+0x15a>
 800d618:	7dfb      	ldrb	r3, [r7, #23]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d122      	bne.n	800d664 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d624:	b2db      	uxtb	r3, r3
 800d626:	2b03      	cmp	r3, #3
 800d628:	d11c      	bne.n	800d664 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d62a:	7dfa      	ldrb	r2, [r7, #23]
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	32ae      	adds	r2, #174	; 0xae
 800d630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d634:	695b      	ldr	r3, [r3, #20]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d014      	beq.n	800d664 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d63a:	7dfa      	ldrb	r2, [r7, #23]
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d642:	7dfa      	ldrb	r2, [r7, #23]
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	32ae      	adds	r2, #174	; 0xae
 800d648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d64c:	695b      	ldr	r3, [r3, #20]
 800d64e:	7afa      	ldrb	r2, [r7, #11]
 800d650:	4611      	mov	r1, r2
 800d652:	68f8      	ldr	r0, [r7, #12]
 800d654:	4798      	blx	r3
 800d656:	4603      	mov	r3, r0
 800d658:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d65a:	7dbb      	ldrb	r3, [r7, #22]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d001      	beq.n	800d664 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d660:	7dbb      	ldrb	r3, [r7, #22]
 800d662:	e000      	b.n	800d666 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d664:	2300      	movs	r3, #0
}
 800d666:	4618      	mov	r0, r3
 800d668:	3718      	adds	r7, #24
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}

0800d66e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d66e:	b580      	push	{r7, lr}
 800d670:	b084      	sub	sp, #16
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d676:	2300      	movs	r3, #0
 800d678:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2201      	movs	r2, #1
 800d67e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	2200      	movs	r2, #0
 800d686:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2200      	movs	r2, #0
 800d694:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d014      	beq.n	800d6d4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6b0:	685b      	ldr	r3, [r3, #4]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d00e      	beq.n	800d6d4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6bc:	685b      	ldr	r3, [r3, #4]
 800d6be:	687a      	ldr	r2, [r7, #4]
 800d6c0:	6852      	ldr	r2, [r2, #4]
 800d6c2:	b2d2      	uxtb	r2, r2
 800d6c4:	4611      	mov	r1, r2
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	4798      	blx	r3
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d001      	beq.n	800d6d4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d6d0:	2303      	movs	r3, #3
 800d6d2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d6d4:	2340      	movs	r3, #64	; 0x40
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	2100      	movs	r1, #0
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f001 feaf 	bl	800f43e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2201      	movs	r2, #1
 800d6e4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2240      	movs	r2, #64	; 0x40
 800d6ec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d6f0:	2340      	movs	r3, #64	; 0x40
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	2180      	movs	r1, #128	; 0x80
 800d6f6:	6878      	ldr	r0, [r7, #4]
 800d6f8:	f001 fea1 	bl	800f43e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2201      	movs	r2, #1
 800d700:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2240      	movs	r2, #64	; 0x40
 800d706:	621a      	str	r2, [r3, #32]

  return ret;
 800d708:	7bfb      	ldrb	r3, [r7, #15]
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	3710      	adds	r7, #16
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}

0800d712 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d712:	b480      	push	{r7}
 800d714:	b083      	sub	sp, #12
 800d716:	af00      	add	r7, sp, #0
 800d718:	6078      	str	r0, [r7, #4]
 800d71a:	460b      	mov	r3, r1
 800d71c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	78fa      	ldrb	r2, [r7, #3]
 800d722:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d724:	2300      	movs	r3, #0
}
 800d726:	4618      	mov	r0, r3
 800d728:	370c      	adds	r7, #12
 800d72a:	46bd      	mov	sp, r7
 800d72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d730:	4770      	bx	lr

0800d732 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d732:	b480      	push	{r7}
 800d734:	b083      	sub	sp, #12
 800d736:	af00      	add	r7, sp, #0
 800d738:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d740:	b2db      	uxtb	r3, r3
 800d742:	2b04      	cmp	r3, #4
 800d744:	d006      	beq.n	800d754 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d74c:	b2da      	uxtb	r2, r3
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2204      	movs	r2, #4
 800d758:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d75c:	2300      	movs	r3, #0
}
 800d75e:	4618      	mov	r0, r3
 800d760:	370c      	adds	r7, #12
 800d762:	46bd      	mov	sp, r7
 800d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d768:	4770      	bx	lr

0800d76a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d76a:	b480      	push	{r7}
 800d76c:	b083      	sub	sp, #12
 800d76e:	af00      	add	r7, sp, #0
 800d770:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d778:	b2db      	uxtb	r3, r3
 800d77a:	2b04      	cmp	r3, #4
 800d77c:	d106      	bne.n	800d78c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d784:	b2da      	uxtb	r2, r3
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d78c:	2300      	movs	r3, #0
}
 800d78e:	4618      	mov	r0, r3
 800d790:	370c      	adds	r7, #12
 800d792:	46bd      	mov	sp, r7
 800d794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d798:	4770      	bx	lr

0800d79a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d79a:	b580      	push	{r7, lr}
 800d79c:	b082      	sub	sp, #8
 800d79e:	af00      	add	r7, sp, #0
 800d7a0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7a8:	b2db      	uxtb	r3, r3
 800d7aa:	2b03      	cmp	r3, #3
 800d7ac:	d110      	bne.n	800d7d0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d00b      	beq.n	800d7d0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7be:	69db      	ldr	r3, [r3, #28]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d005      	beq.n	800d7d0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7ca:	69db      	ldr	r3, [r3, #28]
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d7d0:	2300      	movs	r3, #0
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3708      	adds	r7, #8
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}

0800d7da <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d7da:	b580      	push	{r7, lr}
 800d7dc:	b082      	sub	sp, #8
 800d7de:	af00      	add	r7, sp, #0
 800d7e0:	6078      	str	r0, [r7, #4]
 800d7e2:	460b      	mov	r3, r1
 800d7e4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	32ae      	adds	r2, #174	; 0xae
 800d7f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d101      	bne.n	800d7fc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d7f8:	2303      	movs	r3, #3
 800d7fa:	e01c      	b.n	800d836 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d802:	b2db      	uxtb	r3, r3
 800d804:	2b03      	cmp	r3, #3
 800d806:	d115      	bne.n	800d834 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	32ae      	adds	r2, #174	; 0xae
 800d812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d816:	6a1b      	ldr	r3, [r3, #32]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d00b      	beq.n	800d834 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	32ae      	adds	r2, #174	; 0xae
 800d826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d82a:	6a1b      	ldr	r3, [r3, #32]
 800d82c:	78fa      	ldrb	r2, [r7, #3]
 800d82e:	4611      	mov	r1, r2
 800d830:	6878      	ldr	r0, [r7, #4]
 800d832:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d834:	2300      	movs	r3, #0
}
 800d836:	4618      	mov	r0, r3
 800d838:	3708      	adds	r7, #8
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}

0800d83e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d83e:	b580      	push	{r7, lr}
 800d840:	b082      	sub	sp, #8
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
 800d846:	460b      	mov	r3, r1
 800d848:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	32ae      	adds	r2, #174	; 0xae
 800d854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d101      	bne.n	800d860 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d85c:	2303      	movs	r3, #3
 800d85e:	e01c      	b.n	800d89a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d866:	b2db      	uxtb	r3, r3
 800d868:	2b03      	cmp	r3, #3
 800d86a:	d115      	bne.n	800d898 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	32ae      	adds	r2, #174	; 0xae
 800d876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d87a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d00b      	beq.n	800d898 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	32ae      	adds	r2, #174	; 0xae
 800d88a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d88e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d890:	78fa      	ldrb	r2, [r7, #3]
 800d892:	4611      	mov	r1, r2
 800d894:	6878      	ldr	r0, [r7, #4]
 800d896:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d898:	2300      	movs	r3, #0
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	3708      	adds	r7, #8
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}

0800d8a2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d8a2:	b480      	push	{r7}
 800d8a4:	b083      	sub	sp, #12
 800d8a6:	af00      	add	r7, sp, #0
 800d8a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d8aa:	2300      	movs	r3, #0
}
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	370c      	adds	r7, #12
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b6:	4770      	bx	lr

0800d8b8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b084      	sub	sp, #16
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2201      	movs	r2, #1
 800d8c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d00e      	beq.n	800d8f4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	687a      	ldr	r2, [r7, #4]
 800d8e0:	6852      	ldr	r2, [r2, #4]
 800d8e2:	b2d2      	uxtb	r2, r2
 800d8e4:	4611      	mov	r1, r2
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	4798      	blx	r3
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d001      	beq.n	800d8f4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d8f0:	2303      	movs	r3, #3
 800d8f2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3710      	adds	r7, #16
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}

0800d8fe <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d8fe:	b480      	push	{r7}
 800d900:	b083      	sub	sp, #12
 800d902:	af00      	add	r7, sp, #0
 800d904:	6078      	str	r0, [r7, #4]
 800d906:	460b      	mov	r3, r1
 800d908:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d90a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d90c:	4618      	mov	r0, r3
 800d90e:	370c      	adds	r7, #12
 800d910:	46bd      	mov	sp, r7
 800d912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d916:	4770      	bx	lr

0800d918 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d918:	b480      	push	{r7}
 800d91a:	b083      	sub	sp, #12
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
 800d920:	460b      	mov	r3, r1
 800d922:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d924:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d926:	4618      	mov	r0, r3
 800d928:	370c      	adds	r7, #12
 800d92a:	46bd      	mov	sp, r7
 800d92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d930:	4770      	bx	lr

0800d932 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d932:	b580      	push	{r7, lr}
 800d934:	b086      	sub	sp, #24
 800d936:	af00      	add	r7, sp, #0
 800d938:	6078      	str	r0, [r7, #4]
 800d93a:	460b      	mov	r3, r1
 800d93c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d946:	2300      	movs	r3, #0
 800d948:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	885b      	ldrh	r3, [r3, #2]
 800d94e:	b29a      	uxth	r2, r3
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	b29b      	uxth	r3, r3
 800d956:	429a      	cmp	r2, r3
 800d958:	d920      	bls.n	800d99c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	781b      	ldrb	r3, [r3, #0]
 800d95e:	b29b      	uxth	r3, r3
 800d960:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d962:	e013      	b.n	800d98c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d964:	f107 030a 	add.w	r3, r7, #10
 800d968:	4619      	mov	r1, r3
 800d96a:	6978      	ldr	r0, [r7, #20]
 800d96c:	f000 f81b 	bl	800d9a6 <USBD_GetNextDesc>
 800d970:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d972:	697b      	ldr	r3, [r7, #20]
 800d974:	785b      	ldrb	r3, [r3, #1]
 800d976:	2b05      	cmp	r3, #5
 800d978:	d108      	bne.n	800d98c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d97a:	697b      	ldr	r3, [r7, #20]
 800d97c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d97e:	693b      	ldr	r3, [r7, #16]
 800d980:	789b      	ldrb	r3, [r3, #2]
 800d982:	78fa      	ldrb	r2, [r7, #3]
 800d984:	429a      	cmp	r2, r3
 800d986:	d008      	beq.n	800d99a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d988:	2300      	movs	r3, #0
 800d98a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	885b      	ldrh	r3, [r3, #2]
 800d990:	b29a      	uxth	r2, r3
 800d992:	897b      	ldrh	r3, [r7, #10]
 800d994:	429a      	cmp	r2, r3
 800d996:	d8e5      	bhi.n	800d964 <USBD_GetEpDesc+0x32>
 800d998:	e000      	b.n	800d99c <USBD_GetEpDesc+0x6a>
          break;
 800d99a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d99c:	693b      	ldr	r3, [r7, #16]
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	3718      	adds	r7, #24
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	bd80      	pop	{r7, pc}

0800d9a6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d9a6:	b480      	push	{r7}
 800d9a8:	b085      	sub	sp, #20
 800d9aa:	af00      	add	r7, sp, #0
 800d9ac:	6078      	str	r0, [r7, #4]
 800d9ae:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	881a      	ldrh	r2, [r3, #0]
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	781b      	ldrb	r3, [r3, #0]
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	4413      	add	r3, r2
 800d9c0:	b29a      	uxth	r2, r3
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	461a      	mov	r2, r3
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	4413      	add	r3, r2
 800d9d0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d9d2:	68fb      	ldr	r3, [r7, #12]
}
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	3714      	adds	r7, #20
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9de:	4770      	bx	lr

0800d9e0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d9e0:	b480      	push	{r7}
 800d9e2:	b087      	sub	sp, #28
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d9ec:	697b      	ldr	r3, [r7, #20]
 800d9ee:	781b      	ldrb	r3, [r3, #0]
 800d9f0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	3301      	adds	r3, #1
 800d9f6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d9fe:	8a3b      	ldrh	r3, [r7, #16]
 800da00:	021b      	lsls	r3, r3, #8
 800da02:	b21a      	sxth	r2, r3
 800da04:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800da08:	4313      	orrs	r3, r2
 800da0a:	b21b      	sxth	r3, r3
 800da0c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800da0e:	89fb      	ldrh	r3, [r7, #14]
}
 800da10:	4618      	mov	r0, r3
 800da12:	371c      	adds	r7, #28
 800da14:	46bd      	mov	sp, r7
 800da16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1a:	4770      	bx	lr

0800da1c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b084      	sub	sp, #16
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
 800da24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800da26:	2300      	movs	r3, #0
 800da28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800da32:	2b40      	cmp	r3, #64	; 0x40
 800da34:	d005      	beq.n	800da42 <USBD_StdDevReq+0x26>
 800da36:	2b40      	cmp	r3, #64	; 0x40
 800da38:	d857      	bhi.n	800daea <USBD_StdDevReq+0xce>
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d00f      	beq.n	800da5e <USBD_StdDevReq+0x42>
 800da3e:	2b20      	cmp	r3, #32
 800da40:	d153      	bne.n	800daea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	32ae      	adds	r2, #174	; 0xae
 800da4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da50:	689b      	ldr	r3, [r3, #8]
 800da52:	6839      	ldr	r1, [r7, #0]
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	4798      	blx	r3
 800da58:	4603      	mov	r3, r0
 800da5a:	73fb      	strb	r3, [r7, #15]
      break;
 800da5c:	e04a      	b.n	800daf4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	785b      	ldrb	r3, [r3, #1]
 800da62:	2b09      	cmp	r3, #9
 800da64:	d83b      	bhi.n	800dade <USBD_StdDevReq+0xc2>
 800da66:	a201      	add	r2, pc, #4	; (adr r2, 800da6c <USBD_StdDevReq+0x50>)
 800da68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da6c:	0800dac1 	.word	0x0800dac1
 800da70:	0800dad5 	.word	0x0800dad5
 800da74:	0800dadf 	.word	0x0800dadf
 800da78:	0800dacb 	.word	0x0800dacb
 800da7c:	0800dadf 	.word	0x0800dadf
 800da80:	0800da9f 	.word	0x0800da9f
 800da84:	0800da95 	.word	0x0800da95
 800da88:	0800dadf 	.word	0x0800dadf
 800da8c:	0800dab7 	.word	0x0800dab7
 800da90:	0800daa9 	.word	0x0800daa9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800da94:	6839      	ldr	r1, [r7, #0]
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f000 fa3c 	bl	800df14 <USBD_GetDescriptor>
          break;
 800da9c:	e024      	b.n	800dae8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800da9e:	6839      	ldr	r1, [r7, #0]
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	f000 fbcb 	bl	800e23c <USBD_SetAddress>
          break;
 800daa6:	e01f      	b.n	800dae8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800daa8:	6839      	ldr	r1, [r7, #0]
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fc0a 	bl	800e2c4 <USBD_SetConfig>
 800dab0:	4603      	mov	r3, r0
 800dab2:	73fb      	strb	r3, [r7, #15]
          break;
 800dab4:	e018      	b.n	800dae8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dab6:	6839      	ldr	r1, [r7, #0]
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f000 fcad 	bl	800e418 <USBD_GetConfig>
          break;
 800dabe:	e013      	b.n	800dae8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dac0:	6839      	ldr	r1, [r7, #0]
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f000 fcde 	bl	800e484 <USBD_GetStatus>
          break;
 800dac8:	e00e      	b.n	800dae8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800daca:	6839      	ldr	r1, [r7, #0]
 800dacc:	6878      	ldr	r0, [r7, #4]
 800dace:	f000 fd0d 	bl	800e4ec <USBD_SetFeature>
          break;
 800dad2:	e009      	b.n	800dae8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dad4:	6839      	ldr	r1, [r7, #0]
 800dad6:	6878      	ldr	r0, [r7, #4]
 800dad8:	f000 fd31 	bl	800e53e <USBD_ClrFeature>
          break;
 800dadc:	e004      	b.n	800dae8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800dade:	6839      	ldr	r1, [r7, #0]
 800dae0:	6878      	ldr	r0, [r7, #4]
 800dae2:	f000 fd88 	bl	800e5f6 <USBD_CtlError>
          break;
 800dae6:	bf00      	nop
      }
      break;
 800dae8:	e004      	b.n	800daf4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800daea:	6839      	ldr	r1, [r7, #0]
 800daec:	6878      	ldr	r0, [r7, #4]
 800daee:	f000 fd82 	bl	800e5f6 <USBD_CtlError>
      break;
 800daf2:	bf00      	nop
  }

  return ret;
 800daf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3710      	adds	r7, #16
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}
 800dafe:	bf00      	nop

0800db00 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b084      	sub	sp, #16
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800db0a:	2300      	movs	r3, #0
 800db0c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800db16:	2b40      	cmp	r3, #64	; 0x40
 800db18:	d005      	beq.n	800db26 <USBD_StdItfReq+0x26>
 800db1a:	2b40      	cmp	r3, #64	; 0x40
 800db1c:	d852      	bhi.n	800dbc4 <USBD_StdItfReq+0xc4>
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d001      	beq.n	800db26 <USBD_StdItfReq+0x26>
 800db22:	2b20      	cmp	r3, #32
 800db24:	d14e      	bne.n	800dbc4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db2c:	b2db      	uxtb	r3, r3
 800db2e:	3b01      	subs	r3, #1
 800db30:	2b02      	cmp	r3, #2
 800db32:	d840      	bhi.n	800dbb6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	889b      	ldrh	r3, [r3, #4]
 800db38:	b2db      	uxtb	r3, r3
 800db3a:	2b01      	cmp	r3, #1
 800db3c:	d836      	bhi.n	800dbac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	889b      	ldrh	r3, [r3, #4]
 800db42:	b2db      	uxtb	r3, r3
 800db44:	4619      	mov	r1, r3
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f7ff fed9 	bl	800d8fe <USBD_CoreFindIF>
 800db4c:	4603      	mov	r3, r0
 800db4e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800db50:	7bbb      	ldrb	r3, [r7, #14]
 800db52:	2bff      	cmp	r3, #255	; 0xff
 800db54:	d01d      	beq.n	800db92 <USBD_StdItfReq+0x92>
 800db56:	7bbb      	ldrb	r3, [r7, #14]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d11a      	bne.n	800db92 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800db5c:	7bba      	ldrb	r2, [r7, #14]
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	32ae      	adds	r2, #174	; 0xae
 800db62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db66:	689b      	ldr	r3, [r3, #8]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d00f      	beq.n	800db8c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800db6c:	7bba      	ldrb	r2, [r7, #14]
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800db74:	7bba      	ldrb	r2, [r7, #14]
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	32ae      	adds	r2, #174	; 0xae
 800db7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db7e:	689b      	ldr	r3, [r3, #8]
 800db80:	6839      	ldr	r1, [r7, #0]
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	4798      	blx	r3
 800db86:	4603      	mov	r3, r0
 800db88:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800db8a:	e004      	b.n	800db96 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800db8c:	2303      	movs	r3, #3
 800db8e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800db90:	e001      	b.n	800db96 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800db92:	2303      	movs	r3, #3
 800db94:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	88db      	ldrh	r3, [r3, #6]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d110      	bne.n	800dbc0 <USBD_StdItfReq+0xc0>
 800db9e:	7bfb      	ldrb	r3, [r7, #15]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d10d      	bne.n	800dbc0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dba4:	6878      	ldr	r0, [r7, #4]
 800dba6:	f000 fdf1 	bl	800e78c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dbaa:	e009      	b.n	800dbc0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800dbac:	6839      	ldr	r1, [r7, #0]
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f000 fd21 	bl	800e5f6 <USBD_CtlError>
          break;
 800dbb4:	e004      	b.n	800dbc0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800dbb6:	6839      	ldr	r1, [r7, #0]
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 fd1c 	bl	800e5f6 <USBD_CtlError>
          break;
 800dbbe:	e000      	b.n	800dbc2 <USBD_StdItfReq+0xc2>
          break;
 800dbc0:	bf00      	nop
      }
      break;
 800dbc2:	e004      	b.n	800dbce <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800dbc4:	6839      	ldr	r1, [r7, #0]
 800dbc6:	6878      	ldr	r0, [r7, #4]
 800dbc8:	f000 fd15 	bl	800e5f6 <USBD_CtlError>
      break;
 800dbcc:	bf00      	nop
  }

  return ret;
 800dbce:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	3710      	adds	r7, #16
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd80      	pop	{r7, pc}

0800dbd8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b084      	sub	sp, #16
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
 800dbe0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	889b      	ldrh	r3, [r3, #4]
 800dbea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dbec:	683b      	ldr	r3, [r7, #0]
 800dbee:	781b      	ldrb	r3, [r3, #0]
 800dbf0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dbf4:	2b40      	cmp	r3, #64	; 0x40
 800dbf6:	d007      	beq.n	800dc08 <USBD_StdEPReq+0x30>
 800dbf8:	2b40      	cmp	r3, #64	; 0x40
 800dbfa:	f200 817f 	bhi.w	800defc <USBD_StdEPReq+0x324>
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d02a      	beq.n	800dc58 <USBD_StdEPReq+0x80>
 800dc02:	2b20      	cmp	r3, #32
 800dc04:	f040 817a 	bne.w	800defc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800dc08:	7bbb      	ldrb	r3, [r7, #14]
 800dc0a:	4619      	mov	r1, r3
 800dc0c:	6878      	ldr	r0, [r7, #4]
 800dc0e:	f7ff fe83 	bl	800d918 <USBD_CoreFindEP>
 800dc12:	4603      	mov	r3, r0
 800dc14:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dc16:	7b7b      	ldrb	r3, [r7, #13]
 800dc18:	2bff      	cmp	r3, #255	; 0xff
 800dc1a:	f000 8174 	beq.w	800df06 <USBD_StdEPReq+0x32e>
 800dc1e:	7b7b      	ldrb	r3, [r7, #13]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	f040 8170 	bne.w	800df06 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800dc26:	7b7a      	ldrb	r2, [r7, #13]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800dc2e:	7b7a      	ldrb	r2, [r7, #13]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	32ae      	adds	r2, #174	; 0xae
 800dc34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc38:	689b      	ldr	r3, [r3, #8]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	f000 8163 	beq.w	800df06 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800dc40:	7b7a      	ldrb	r2, [r7, #13]
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	32ae      	adds	r2, #174	; 0xae
 800dc46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc4a:	689b      	ldr	r3, [r3, #8]
 800dc4c:	6839      	ldr	r1, [r7, #0]
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	4798      	blx	r3
 800dc52:	4603      	mov	r3, r0
 800dc54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800dc56:	e156      	b.n	800df06 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	785b      	ldrb	r3, [r3, #1]
 800dc5c:	2b03      	cmp	r3, #3
 800dc5e:	d008      	beq.n	800dc72 <USBD_StdEPReq+0x9a>
 800dc60:	2b03      	cmp	r3, #3
 800dc62:	f300 8145 	bgt.w	800def0 <USBD_StdEPReq+0x318>
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	f000 809b 	beq.w	800dda2 <USBD_StdEPReq+0x1ca>
 800dc6c:	2b01      	cmp	r3, #1
 800dc6e:	d03c      	beq.n	800dcea <USBD_StdEPReq+0x112>
 800dc70:	e13e      	b.n	800def0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	2b02      	cmp	r3, #2
 800dc7c:	d002      	beq.n	800dc84 <USBD_StdEPReq+0xac>
 800dc7e:	2b03      	cmp	r3, #3
 800dc80:	d016      	beq.n	800dcb0 <USBD_StdEPReq+0xd8>
 800dc82:	e02c      	b.n	800dcde <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dc84:	7bbb      	ldrb	r3, [r7, #14]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d00d      	beq.n	800dca6 <USBD_StdEPReq+0xce>
 800dc8a:	7bbb      	ldrb	r3, [r7, #14]
 800dc8c:	2b80      	cmp	r3, #128	; 0x80
 800dc8e:	d00a      	beq.n	800dca6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dc90:	7bbb      	ldrb	r3, [r7, #14]
 800dc92:	4619      	mov	r1, r3
 800dc94:	6878      	ldr	r0, [r7, #4]
 800dc96:	f001 fc17 	bl	800f4c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dc9a:	2180      	movs	r1, #128	; 0x80
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f001 fc13 	bl	800f4c8 <USBD_LL_StallEP>
 800dca2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dca4:	e020      	b.n	800dce8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800dca6:	6839      	ldr	r1, [r7, #0]
 800dca8:	6878      	ldr	r0, [r7, #4]
 800dcaa:	f000 fca4 	bl	800e5f6 <USBD_CtlError>
              break;
 800dcae:	e01b      	b.n	800dce8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	885b      	ldrh	r3, [r3, #2]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d10e      	bne.n	800dcd6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dcb8:	7bbb      	ldrb	r3, [r7, #14]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d00b      	beq.n	800dcd6 <USBD_StdEPReq+0xfe>
 800dcbe:	7bbb      	ldrb	r3, [r7, #14]
 800dcc0:	2b80      	cmp	r3, #128	; 0x80
 800dcc2:	d008      	beq.n	800dcd6 <USBD_StdEPReq+0xfe>
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	88db      	ldrh	r3, [r3, #6]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d104      	bne.n	800dcd6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dccc:	7bbb      	ldrb	r3, [r7, #14]
 800dcce:	4619      	mov	r1, r3
 800dcd0:	6878      	ldr	r0, [r7, #4]
 800dcd2:	f001 fbf9 	bl	800f4c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f000 fd58 	bl	800e78c <USBD_CtlSendStatus>

              break;
 800dcdc:	e004      	b.n	800dce8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800dcde:	6839      	ldr	r1, [r7, #0]
 800dce0:	6878      	ldr	r0, [r7, #4]
 800dce2:	f000 fc88 	bl	800e5f6 <USBD_CtlError>
              break;
 800dce6:	bf00      	nop
          }
          break;
 800dce8:	e107      	b.n	800defa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dcf0:	b2db      	uxtb	r3, r3
 800dcf2:	2b02      	cmp	r3, #2
 800dcf4:	d002      	beq.n	800dcfc <USBD_StdEPReq+0x124>
 800dcf6:	2b03      	cmp	r3, #3
 800dcf8:	d016      	beq.n	800dd28 <USBD_StdEPReq+0x150>
 800dcfa:	e04b      	b.n	800dd94 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dcfc:	7bbb      	ldrb	r3, [r7, #14]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d00d      	beq.n	800dd1e <USBD_StdEPReq+0x146>
 800dd02:	7bbb      	ldrb	r3, [r7, #14]
 800dd04:	2b80      	cmp	r3, #128	; 0x80
 800dd06:	d00a      	beq.n	800dd1e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dd08:	7bbb      	ldrb	r3, [r7, #14]
 800dd0a:	4619      	mov	r1, r3
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f001 fbdb 	bl	800f4c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd12:	2180      	movs	r1, #128	; 0x80
 800dd14:	6878      	ldr	r0, [r7, #4]
 800dd16:	f001 fbd7 	bl	800f4c8 <USBD_LL_StallEP>
 800dd1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dd1c:	e040      	b.n	800dda0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800dd1e:	6839      	ldr	r1, [r7, #0]
 800dd20:	6878      	ldr	r0, [r7, #4]
 800dd22:	f000 fc68 	bl	800e5f6 <USBD_CtlError>
              break;
 800dd26:	e03b      	b.n	800dda0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	885b      	ldrh	r3, [r3, #2]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d136      	bne.n	800dd9e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800dd30:	7bbb      	ldrb	r3, [r7, #14]
 800dd32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d004      	beq.n	800dd44 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800dd3a:	7bbb      	ldrb	r3, [r7, #14]
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f001 fbe1 	bl	800f506 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f000 fd21 	bl	800e78c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800dd4a:	7bbb      	ldrb	r3, [r7, #14]
 800dd4c:	4619      	mov	r1, r3
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	f7ff fde2 	bl	800d918 <USBD_CoreFindEP>
 800dd54:	4603      	mov	r3, r0
 800dd56:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dd58:	7b7b      	ldrb	r3, [r7, #13]
 800dd5a:	2bff      	cmp	r3, #255	; 0xff
 800dd5c:	d01f      	beq.n	800dd9e <USBD_StdEPReq+0x1c6>
 800dd5e:	7b7b      	ldrb	r3, [r7, #13]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d11c      	bne.n	800dd9e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800dd64:	7b7a      	ldrb	r2, [r7, #13]
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800dd6c:	7b7a      	ldrb	r2, [r7, #13]
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	32ae      	adds	r2, #174	; 0xae
 800dd72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd76:	689b      	ldr	r3, [r3, #8]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d010      	beq.n	800dd9e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dd7c:	7b7a      	ldrb	r2, [r7, #13]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	32ae      	adds	r2, #174	; 0xae
 800dd82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd86:	689b      	ldr	r3, [r3, #8]
 800dd88:	6839      	ldr	r1, [r7, #0]
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	4798      	blx	r3
 800dd8e:	4603      	mov	r3, r0
 800dd90:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800dd92:	e004      	b.n	800dd9e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800dd94:	6839      	ldr	r1, [r7, #0]
 800dd96:	6878      	ldr	r0, [r7, #4]
 800dd98:	f000 fc2d 	bl	800e5f6 <USBD_CtlError>
              break;
 800dd9c:	e000      	b.n	800dda0 <USBD_StdEPReq+0x1c8>
              break;
 800dd9e:	bf00      	nop
          }
          break;
 800dda0:	e0ab      	b.n	800defa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dda8:	b2db      	uxtb	r3, r3
 800ddaa:	2b02      	cmp	r3, #2
 800ddac:	d002      	beq.n	800ddb4 <USBD_StdEPReq+0x1dc>
 800ddae:	2b03      	cmp	r3, #3
 800ddb0:	d032      	beq.n	800de18 <USBD_StdEPReq+0x240>
 800ddb2:	e097      	b.n	800dee4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ddb4:	7bbb      	ldrb	r3, [r7, #14]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d007      	beq.n	800ddca <USBD_StdEPReq+0x1f2>
 800ddba:	7bbb      	ldrb	r3, [r7, #14]
 800ddbc:	2b80      	cmp	r3, #128	; 0x80
 800ddbe:	d004      	beq.n	800ddca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ddc0:	6839      	ldr	r1, [r7, #0]
 800ddc2:	6878      	ldr	r0, [r7, #4]
 800ddc4:	f000 fc17 	bl	800e5f6 <USBD_CtlError>
                break;
 800ddc8:	e091      	b.n	800deee <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ddca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	da0b      	bge.n	800ddea <USBD_StdEPReq+0x212>
 800ddd2:	7bbb      	ldrb	r3, [r7, #14]
 800ddd4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ddd8:	4613      	mov	r3, r2
 800ddda:	009b      	lsls	r3, r3, #2
 800dddc:	4413      	add	r3, r2
 800ddde:	009b      	lsls	r3, r3, #2
 800dde0:	3310      	adds	r3, #16
 800dde2:	687a      	ldr	r2, [r7, #4]
 800dde4:	4413      	add	r3, r2
 800dde6:	3304      	adds	r3, #4
 800dde8:	e00b      	b.n	800de02 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ddea:	7bbb      	ldrb	r3, [r7, #14]
 800ddec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ddf0:	4613      	mov	r3, r2
 800ddf2:	009b      	lsls	r3, r3, #2
 800ddf4:	4413      	add	r3, r2
 800ddf6:	009b      	lsls	r3, r3, #2
 800ddf8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ddfc:	687a      	ldr	r2, [r7, #4]
 800ddfe:	4413      	add	r3, r2
 800de00:	3304      	adds	r3, #4
 800de02:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	2200      	movs	r2, #0
 800de08:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800de0a:	68bb      	ldr	r3, [r7, #8]
 800de0c:	2202      	movs	r2, #2
 800de0e:	4619      	mov	r1, r3
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f000 fc61 	bl	800e6d8 <USBD_CtlSendData>
              break;
 800de16:	e06a      	b.n	800deee <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800de18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	da11      	bge.n	800de44 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800de20:	7bbb      	ldrb	r3, [r7, #14]
 800de22:	f003 020f 	and.w	r2, r3, #15
 800de26:	6879      	ldr	r1, [r7, #4]
 800de28:	4613      	mov	r3, r2
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	4413      	add	r3, r2
 800de2e:	009b      	lsls	r3, r3, #2
 800de30:	440b      	add	r3, r1
 800de32:	3324      	adds	r3, #36	; 0x24
 800de34:	881b      	ldrh	r3, [r3, #0]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d117      	bne.n	800de6a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800de3a:	6839      	ldr	r1, [r7, #0]
 800de3c:	6878      	ldr	r0, [r7, #4]
 800de3e:	f000 fbda 	bl	800e5f6 <USBD_CtlError>
                  break;
 800de42:	e054      	b.n	800deee <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800de44:	7bbb      	ldrb	r3, [r7, #14]
 800de46:	f003 020f 	and.w	r2, r3, #15
 800de4a:	6879      	ldr	r1, [r7, #4]
 800de4c:	4613      	mov	r3, r2
 800de4e:	009b      	lsls	r3, r3, #2
 800de50:	4413      	add	r3, r2
 800de52:	009b      	lsls	r3, r3, #2
 800de54:	440b      	add	r3, r1
 800de56:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800de5a:	881b      	ldrh	r3, [r3, #0]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d104      	bne.n	800de6a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800de60:	6839      	ldr	r1, [r7, #0]
 800de62:	6878      	ldr	r0, [r7, #4]
 800de64:	f000 fbc7 	bl	800e5f6 <USBD_CtlError>
                  break;
 800de68:	e041      	b.n	800deee <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800de6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	da0b      	bge.n	800de8a <USBD_StdEPReq+0x2b2>
 800de72:	7bbb      	ldrb	r3, [r7, #14]
 800de74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800de78:	4613      	mov	r3, r2
 800de7a:	009b      	lsls	r3, r3, #2
 800de7c:	4413      	add	r3, r2
 800de7e:	009b      	lsls	r3, r3, #2
 800de80:	3310      	adds	r3, #16
 800de82:	687a      	ldr	r2, [r7, #4]
 800de84:	4413      	add	r3, r2
 800de86:	3304      	adds	r3, #4
 800de88:	e00b      	b.n	800dea2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800de8a:	7bbb      	ldrb	r3, [r7, #14]
 800de8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800de90:	4613      	mov	r3, r2
 800de92:	009b      	lsls	r3, r3, #2
 800de94:	4413      	add	r3, r2
 800de96:	009b      	lsls	r3, r3, #2
 800de98:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800de9c:	687a      	ldr	r2, [r7, #4]
 800de9e:	4413      	add	r3, r2
 800dea0:	3304      	adds	r3, #4
 800dea2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dea4:	7bbb      	ldrb	r3, [r7, #14]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d002      	beq.n	800deb0 <USBD_StdEPReq+0x2d8>
 800deaa:	7bbb      	ldrb	r3, [r7, #14]
 800deac:	2b80      	cmp	r3, #128	; 0x80
 800deae:	d103      	bne.n	800deb8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	2200      	movs	r2, #0
 800deb4:	601a      	str	r2, [r3, #0]
 800deb6:	e00e      	b.n	800ded6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800deb8:	7bbb      	ldrb	r3, [r7, #14]
 800deba:	4619      	mov	r1, r3
 800debc:	6878      	ldr	r0, [r7, #4]
 800debe:	f001 fb41 	bl	800f544 <USBD_LL_IsStallEP>
 800dec2:	4603      	mov	r3, r0
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d003      	beq.n	800ded0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	2201      	movs	r2, #1
 800decc:	601a      	str	r2, [r3, #0]
 800dece:	e002      	b.n	800ded6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800ded0:	68bb      	ldr	r3, [r7, #8]
 800ded2:	2200      	movs	r2, #0
 800ded4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	2202      	movs	r2, #2
 800deda:	4619      	mov	r1, r3
 800dedc:	6878      	ldr	r0, [r7, #4]
 800dede:	f000 fbfb 	bl	800e6d8 <USBD_CtlSendData>
              break;
 800dee2:	e004      	b.n	800deee <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800dee4:	6839      	ldr	r1, [r7, #0]
 800dee6:	6878      	ldr	r0, [r7, #4]
 800dee8:	f000 fb85 	bl	800e5f6 <USBD_CtlError>
              break;
 800deec:	bf00      	nop
          }
          break;
 800deee:	e004      	b.n	800defa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800def0:	6839      	ldr	r1, [r7, #0]
 800def2:	6878      	ldr	r0, [r7, #4]
 800def4:	f000 fb7f 	bl	800e5f6 <USBD_CtlError>
          break;
 800def8:	bf00      	nop
      }
      break;
 800defa:	e005      	b.n	800df08 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800defc:	6839      	ldr	r1, [r7, #0]
 800defe:	6878      	ldr	r0, [r7, #4]
 800df00:	f000 fb79 	bl	800e5f6 <USBD_CtlError>
      break;
 800df04:	e000      	b.n	800df08 <USBD_StdEPReq+0x330>
      break;
 800df06:	bf00      	nop
  }

  return ret;
 800df08:	7bfb      	ldrb	r3, [r7, #15]
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	3710      	adds	r7, #16
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}
	...

0800df14 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b084      	sub	sp, #16
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
 800df1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800df1e:	2300      	movs	r3, #0
 800df20:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800df22:	2300      	movs	r3, #0
 800df24:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800df26:	2300      	movs	r3, #0
 800df28:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	885b      	ldrh	r3, [r3, #2]
 800df2e:	0a1b      	lsrs	r3, r3, #8
 800df30:	b29b      	uxth	r3, r3
 800df32:	3b01      	subs	r3, #1
 800df34:	2b0e      	cmp	r3, #14
 800df36:	f200 8152 	bhi.w	800e1de <USBD_GetDescriptor+0x2ca>
 800df3a:	a201      	add	r2, pc, #4	; (adr r2, 800df40 <USBD_GetDescriptor+0x2c>)
 800df3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df40:	0800dfb1 	.word	0x0800dfb1
 800df44:	0800dfc9 	.word	0x0800dfc9
 800df48:	0800e009 	.word	0x0800e009
 800df4c:	0800e1df 	.word	0x0800e1df
 800df50:	0800e1df 	.word	0x0800e1df
 800df54:	0800e17f 	.word	0x0800e17f
 800df58:	0800e1ab 	.word	0x0800e1ab
 800df5c:	0800e1df 	.word	0x0800e1df
 800df60:	0800e1df 	.word	0x0800e1df
 800df64:	0800e1df 	.word	0x0800e1df
 800df68:	0800e1df 	.word	0x0800e1df
 800df6c:	0800e1df 	.word	0x0800e1df
 800df70:	0800e1df 	.word	0x0800e1df
 800df74:	0800e1df 	.word	0x0800e1df
 800df78:	0800df7d 	.word	0x0800df7d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df82:	69db      	ldr	r3, [r3, #28]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d00b      	beq.n	800dfa0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df8e:	69db      	ldr	r3, [r3, #28]
 800df90:	687a      	ldr	r2, [r7, #4]
 800df92:	7c12      	ldrb	r2, [r2, #16]
 800df94:	f107 0108 	add.w	r1, r7, #8
 800df98:	4610      	mov	r0, r2
 800df9a:	4798      	blx	r3
 800df9c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800df9e:	e126      	b.n	800e1ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dfa0:	6839      	ldr	r1, [r7, #0]
 800dfa2:	6878      	ldr	r0, [r7, #4]
 800dfa4:	f000 fb27 	bl	800e5f6 <USBD_CtlError>
        err++;
 800dfa8:	7afb      	ldrb	r3, [r7, #11]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	72fb      	strb	r3, [r7, #11]
      break;
 800dfae:	e11e      	b.n	800e1ee <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	687a      	ldr	r2, [r7, #4]
 800dfba:	7c12      	ldrb	r2, [r2, #16]
 800dfbc:	f107 0108 	add.w	r1, r7, #8
 800dfc0:	4610      	mov	r0, r2
 800dfc2:	4798      	blx	r3
 800dfc4:	60f8      	str	r0, [r7, #12]
      break;
 800dfc6:	e112      	b.n	800e1ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	7c1b      	ldrb	r3, [r3, #16]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d10d      	bne.n	800dfec <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfd8:	f107 0208 	add.w	r2, r7, #8
 800dfdc:	4610      	mov	r0, r2
 800dfde:	4798      	blx	r3
 800dfe0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	2202      	movs	r2, #2
 800dfe8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dfea:	e100      	b.n	800e1ee <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dff4:	f107 0208 	add.w	r2, r7, #8
 800dff8:	4610      	mov	r0, r2
 800dffa:	4798      	blx	r3
 800dffc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	3301      	adds	r3, #1
 800e002:	2202      	movs	r2, #2
 800e004:	701a      	strb	r2, [r3, #0]
      break;
 800e006:	e0f2      	b.n	800e1ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	885b      	ldrh	r3, [r3, #2]
 800e00c:	b2db      	uxtb	r3, r3
 800e00e:	2b05      	cmp	r3, #5
 800e010:	f200 80ac 	bhi.w	800e16c <USBD_GetDescriptor+0x258>
 800e014:	a201      	add	r2, pc, #4	; (adr r2, 800e01c <USBD_GetDescriptor+0x108>)
 800e016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e01a:	bf00      	nop
 800e01c:	0800e035 	.word	0x0800e035
 800e020:	0800e069 	.word	0x0800e069
 800e024:	0800e09d 	.word	0x0800e09d
 800e028:	0800e0d1 	.word	0x0800e0d1
 800e02c:	0800e105 	.word	0x0800e105
 800e030:	0800e139 	.word	0x0800e139
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e03a:	685b      	ldr	r3, [r3, #4]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d00b      	beq.n	800e058 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e046:	685b      	ldr	r3, [r3, #4]
 800e048:	687a      	ldr	r2, [r7, #4]
 800e04a:	7c12      	ldrb	r2, [r2, #16]
 800e04c:	f107 0108 	add.w	r1, r7, #8
 800e050:	4610      	mov	r0, r2
 800e052:	4798      	blx	r3
 800e054:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e056:	e091      	b.n	800e17c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e058:	6839      	ldr	r1, [r7, #0]
 800e05a:	6878      	ldr	r0, [r7, #4]
 800e05c:	f000 facb 	bl	800e5f6 <USBD_CtlError>
            err++;
 800e060:	7afb      	ldrb	r3, [r7, #11]
 800e062:	3301      	adds	r3, #1
 800e064:	72fb      	strb	r3, [r7, #11]
          break;
 800e066:	e089      	b.n	800e17c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e06e:	689b      	ldr	r3, [r3, #8]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d00b      	beq.n	800e08c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e07a:	689b      	ldr	r3, [r3, #8]
 800e07c:	687a      	ldr	r2, [r7, #4]
 800e07e:	7c12      	ldrb	r2, [r2, #16]
 800e080:	f107 0108 	add.w	r1, r7, #8
 800e084:	4610      	mov	r0, r2
 800e086:	4798      	blx	r3
 800e088:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e08a:	e077      	b.n	800e17c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e08c:	6839      	ldr	r1, [r7, #0]
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	f000 fab1 	bl	800e5f6 <USBD_CtlError>
            err++;
 800e094:	7afb      	ldrb	r3, [r7, #11]
 800e096:	3301      	adds	r3, #1
 800e098:	72fb      	strb	r3, [r7, #11]
          break;
 800e09a:	e06f      	b.n	800e17c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0a2:	68db      	ldr	r3, [r3, #12]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d00b      	beq.n	800e0c0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0ae:	68db      	ldr	r3, [r3, #12]
 800e0b0:	687a      	ldr	r2, [r7, #4]
 800e0b2:	7c12      	ldrb	r2, [r2, #16]
 800e0b4:	f107 0108 	add.w	r1, r7, #8
 800e0b8:	4610      	mov	r0, r2
 800e0ba:	4798      	blx	r3
 800e0bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0be:	e05d      	b.n	800e17c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e0c0:	6839      	ldr	r1, [r7, #0]
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	f000 fa97 	bl	800e5f6 <USBD_CtlError>
            err++;
 800e0c8:	7afb      	ldrb	r3, [r7, #11]
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	72fb      	strb	r3, [r7, #11]
          break;
 800e0ce:	e055      	b.n	800e17c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0d6:	691b      	ldr	r3, [r3, #16]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d00b      	beq.n	800e0f4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0e2:	691b      	ldr	r3, [r3, #16]
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	7c12      	ldrb	r2, [r2, #16]
 800e0e8:	f107 0108 	add.w	r1, r7, #8
 800e0ec:	4610      	mov	r0, r2
 800e0ee:	4798      	blx	r3
 800e0f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0f2:	e043      	b.n	800e17c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e0f4:	6839      	ldr	r1, [r7, #0]
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f000 fa7d 	bl	800e5f6 <USBD_CtlError>
            err++;
 800e0fc:	7afb      	ldrb	r3, [r7, #11]
 800e0fe:	3301      	adds	r3, #1
 800e100:	72fb      	strb	r3, [r7, #11]
          break;
 800e102:	e03b      	b.n	800e17c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e10a:	695b      	ldr	r3, [r3, #20]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d00b      	beq.n	800e128 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e116:	695b      	ldr	r3, [r3, #20]
 800e118:	687a      	ldr	r2, [r7, #4]
 800e11a:	7c12      	ldrb	r2, [r2, #16]
 800e11c:	f107 0108 	add.w	r1, r7, #8
 800e120:	4610      	mov	r0, r2
 800e122:	4798      	blx	r3
 800e124:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e126:	e029      	b.n	800e17c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e128:	6839      	ldr	r1, [r7, #0]
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f000 fa63 	bl	800e5f6 <USBD_CtlError>
            err++;
 800e130:	7afb      	ldrb	r3, [r7, #11]
 800e132:	3301      	adds	r3, #1
 800e134:	72fb      	strb	r3, [r7, #11]
          break;
 800e136:	e021      	b.n	800e17c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e13e:	699b      	ldr	r3, [r3, #24]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d00b      	beq.n	800e15c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e14a:	699b      	ldr	r3, [r3, #24]
 800e14c:	687a      	ldr	r2, [r7, #4]
 800e14e:	7c12      	ldrb	r2, [r2, #16]
 800e150:	f107 0108 	add.w	r1, r7, #8
 800e154:	4610      	mov	r0, r2
 800e156:	4798      	blx	r3
 800e158:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e15a:	e00f      	b.n	800e17c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e15c:	6839      	ldr	r1, [r7, #0]
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f000 fa49 	bl	800e5f6 <USBD_CtlError>
            err++;
 800e164:	7afb      	ldrb	r3, [r7, #11]
 800e166:	3301      	adds	r3, #1
 800e168:	72fb      	strb	r3, [r7, #11]
          break;
 800e16a:	e007      	b.n	800e17c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e16c:	6839      	ldr	r1, [r7, #0]
 800e16e:	6878      	ldr	r0, [r7, #4]
 800e170:	f000 fa41 	bl	800e5f6 <USBD_CtlError>
          err++;
 800e174:	7afb      	ldrb	r3, [r7, #11]
 800e176:	3301      	adds	r3, #1
 800e178:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e17a:	bf00      	nop
      }
      break;
 800e17c:	e037      	b.n	800e1ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	7c1b      	ldrb	r3, [r3, #16]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d109      	bne.n	800e19a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e18c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e18e:	f107 0208 	add.w	r2, r7, #8
 800e192:	4610      	mov	r0, r2
 800e194:	4798      	blx	r3
 800e196:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e198:	e029      	b.n	800e1ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e19a:	6839      	ldr	r1, [r7, #0]
 800e19c:	6878      	ldr	r0, [r7, #4]
 800e19e:	f000 fa2a 	bl	800e5f6 <USBD_CtlError>
        err++;
 800e1a2:	7afb      	ldrb	r3, [r7, #11]
 800e1a4:	3301      	adds	r3, #1
 800e1a6:	72fb      	strb	r3, [r7, #11]
      break;
 800e1a8:	e021      	b.n	800e1ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	7c1b      	ldrb	r3, [r3, #16]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d10d      	bne.n	800e1ce <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ba:	f107 0208 	add.w	r2, r7, #8
 800e1be:	4610      	mov	r0, r2
 800e1c0:	4798      	blx	r3
 800e1c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	3301      	adds	r3, #1
 800e1c8:	2207      	movs	r2, #7
 800e1ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e1cc:	e00f      	b.n	800e1ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e1ce:	6839      	ldr	r1, [r7, #0]
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f000 fa10 	bl	800e5f6 <USBD_CtlError>
        err++;
 800e1d6:	7afb      	ldrb	r3, [r7, #11]
 800e1d8:	3301      	adds	r3, #1
 800e1da:	72fb      	strb	r3, [r7, #11]
      break;
 800e1dc:	e007      	b.n	800e1ee <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e1de:	6839      	ldr	r1, [r7, #0]
 800e1e0:	6878      	ldr	r0, [r7, #4]
 800e1e2:	f000 fa08 	bl	800e5f6 <USBD_CtlError>
      err++;
 800e1e6:	7afb      	ldrb	r3, [r7, #11]
 800e1e8:	3301      	adds	r3, #1
 800e1ea:	72fb      	strb	r3, [r7, #11]
      break;
 800e1ec:	bf00      	nop
  }

  if (err != 0U)
 800e1ee:	7afb      	ldrb	r3, [r7, #11]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d11e      	bne.n	800e232 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	88db      	ldrh	r3, [r3, #6]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d016      	beq.n	800e22a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e1fc:	893b      	ldrh	r3, [r7, #8]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d00e      	beq.n	800e220 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	88da      	ldrh	r2, [r3, #6]
 800e206:	893b      	ldrh	r3, [r7, #8]
 800e208:	4293      	cmp	r3, r2
 800e20a:	bf28      	it	cs
 800e20c:	4613      	movcs	r3, r2
 800e20e:	b29b      	uxth	r3, r3
 800e210:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e212:	893b      	ldrh	r3, [r7, #8]
 800e214:	461a      	mov	r2, r3
 800e216:	68f9      	ldr	r1, [r7, #12]
 800e218:	6878      	ldr	r0, [r7, #4]
 800e21a:	f000 fa5d 	bl	800e6d8 <USBD_CtlSendData>
 800e21e:	e009      	b.n	800e234 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e220:	6839      	ldr	r1, [r7, #0]
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f000 f9e7 	bl	800e5f6 <USBD_CtlError>
 800e228:	e004      	b.n	800e234 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	f000 faae 	bl	800e78c <USBD_CtlSendStatus>
 800e230:	e000      	b.n	800e234 <USBD_GetDescriptor+0x320>
    return;
 800e232:	bf00      	nop
  }
}
 800e234:	3710      	adds	r7, #16
 800e236:	46bd      	mov	sp, r7
 800e238:	bd80      	pop	{r7, pc}
 800e23a:	bf00      	nop

0800e23c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b084      	sub	sp, #16
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
 800e244:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	889b      	ldrh	r3, [r3, #4]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d131      	bne.n	800e2b2 <USBD_SetAddress+0x76>
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	88db      	ldrh	r3, [r3, #6]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d12d      	bne.n	800e2b2 <USBD_SetAddress+0x76>
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	885b      	ldrh	r3, [r3, #2]
 800e25a:	2b7f      	cmp	r3, #127	; 0x7f
 800e25c:	d829      	bhi.n	800e2b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e25e:	683b      	ldr	r3, [r7, #0]
 800e260:	885b      	ldrh	r3, [r3, #2]
 800e262:	b2db      	uxtb	r3, r3
 800e264:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e268:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e270:	b2db      	uxtb	r3, r3
 800e272:	2b03      	cmp	r3, #3
 800e274:	d104      	bne.n	800e280 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e276:	6839      	ldr	r1, [r7, #0]
 800e278:	6878      	ldr	r0, [r7, #4]
 800e27a:	f000 f9bc 	bl	800e5f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e27e:	e01d      	b.n	800e2bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	7bfa      	ldrb	r2, [r7, #15]
 800e284:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e288:	7bfb      	ldrb	r3, [r7, #15]
 800e28a:	4619      	mov	r1, r3
 800e28c:	6878      	ldr	r0, [r7, #4]
 800e28e:	f001 f985 	bl	800f59c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f000 fa7a 	bl	800e78c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e298:	7bfb      	ldrb	r3, [r7, #15]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d004      	beq.n	800e2a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	2202      	movs	r2, #2
 800e2a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2a6:	e009      	b.n	800e2bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	2201      	movs	r2, #1
 800e2ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2b0:	e004      	b.n	800e2bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e2b2:	6839      	ldr	r1, [r7, #0]
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 f99e 	bl	800e5f6 <USBD_CtlError>
  }
}
 800e2ba:	bf00      	nop
 800e2bc:	bf00      	nop
 800e2be:	3710      	adds	r7, #16
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd80      	pop	{r7, pc}

0800e2c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b084      	sub	sp, #16
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
 800e2cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	885b      	ldrh	r3, [r3, #2]
 800e2d6:	b2da      	uxtb	r2, r3
 800e2d8:	4b4e      	ldr	r3, [pc, #312]	; (800e414 <USBD_SetConfig+0x150>)
 800e2da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e2dc:	4b4d      	ldr	r3, [pc, #308]	; (800e414 <USBD_SetConfig+0x150>)
 800e2de:	781b      	ldrb	r3, [r3, #0]
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	d905      	bls.n	800e2f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e2e4:	6839      	ldr	r1, [r7, #0]
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 f985 	bl	800e5f6 <USBD_CtlError>
    return USBD_FAIL;
 800e2ec:	2303      	movs	r3, #3
 800e2ee:	e08c      	b.n	800e40a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2f6:	b2db      	uxtb	r3, r3
 800e2f8:	2b02      	cmp	r3, #2
 800e2fa:	d002      	beq.n	800e302 <USBD_SetConfig+0x3e>
 800e2fc:	2b03      	cmp	r3, #3
 800e2fe:	d029      	beq.n	800e354 <USBD_SetConfig+0x90>
 800e300:	e075      	b.n	800e3ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e302:	4b44      	ldr	r3, [pc, #272]	; (800e414 <USBD_SetConfig+0x150>)
 800e304:	781b      	ldrb	r3, [r3, #0]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d020      	beq.n	800e34c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e30a:	4b42      	ldr	r3, [pc, #264]	; (800e414 <USBD_SetConfig+0x150>)
 800e30c:	781b      	ldrb	r3, [r3, #0]
 800e30e:	461a      	mov	r2, r3
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e314:	4b3f      	ldr	r3, [pc, #252]	; (800e414 <USBD_SetConfig+0x150>)
 800e316:	781b      	ldrb	r3, [r3, #0]
 800e318:	4619      	mov	r1, r3
 800e31a:	6878      	ldr	r0, [r7, #4]
 800e31c:	f7fe ffb7 	bl	800d28e <USBD_SetClassConfig>
 800e320:	4603      	mov	r3, r0
 800e322:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e324:	7bfb      	ldrb	r3, [r7, #15]
 800e326:	2b00      	cmp	r3, #0
 800e328:	d008      	beq.n	800e33c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e32a:	6839      	ldr	r1, [r7, #0]
 800e32c:	6878      	ldr	r0, [r7, #4]
 800e32e:	f000 f962 	bl	800e5f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	2202      	movs	r2, #2
 800e336:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e33a:	e065      	b.n	800e408 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f000 fa25 	bl	800e78c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2203      	movs	r2, #3
 800e346:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e34a:	e05d      	b.n	800e408 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f000 fa1d 	bl	800e78c <USBD_CtlSendStatus>
      break;
 800e352:	e059      	b.n	800e408 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e354:	4b2f      	ldr	r3, [pc, #188]	; (800e414 <USBD_SetConfig+0x150>)
 800e356:	781b      	ldrb	r3, [r3, #0]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d112      	bne.n	800e382 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	2202      	movs	r2, #2
 800e360:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e364:	4b2b      	ldr	r3, [pc, #172]	; (800e414 <USBD_SetConfig+0x150>)
 800e366:	781b      	ldrb	r3, [r3, #0]
 800e368:	461a      	mov	r2, r3
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e36e:	4b29      	ldr	r3, [pc, #164]	; (800e414 <USBD_SetConfig+0x150>)
 800e370:	781b      	ldrb	r3, [r3, #0]
 800e372:	4619      	mov	r1, r3
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f7fe ffa6 	bl	800d2c6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e37a:	6878      	ldr	r0, [r7, #4]
 800e37c:	f000 fa06 	bl	800e78c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e380:	e042      	b.n	800e408 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e382:	4b24      	ldr	r3, [pc, #144]	; (800e414 <USBD_SetConfig+0x150>)
 800e384:	781b      	ldrb	r3, [r3, #0]
 800e386:	461a      	mov	r2, r3
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	685b      	ldr	r3, [r3, #4]
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d02a      	beq.n	800e3e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	685b      	ldr	r3, [r3, #4]
 800e394:	b2db      	uxtb	r3, r3
 800e396:	4619      	mov	r1, r3
 800e398:	6878      	ldr	r0, [r7, #4]
 800e39a:	f7fe ff94 	bl	800d2c6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e39e:	4b1d      	ldr	r3, [pc, #116]	; (800e414 <USBD_SetConfig+0x150>)
 800e3a0:	781b      	ldrb	r3, [r3, #0]
 800e3a2:	461a      	mov	r2, r3
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e3a8:	4b1a      	ldr	r3, [pc, #104]	; (800e414 <USBD_SetConfig+0x150>)
 800e3aa:	781b      	ldrb	r3, [r3, #0]
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	f7fe ff6d 	bl	800d28e <USBD_SetClassConfig>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e3b8:	7bfb      	ldrb	r3, [r7, #15]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d00f      	beq.n	800e3de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e3be:	6839      	ldr	r1, [r7, #0]
 800e3c0:	6878      	ldr	r0, [r7, #4]
 800e3c2:	f000 f918 	bl	800e5f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	685b      	ldr	r3, [r3, #4]
 800e3ca:	b2db      	uxtb	r3, r3
 800e3cc:	4619      	mov	r1, r3
 800e3ce:	6878      	ldr	r0, [r7, #4]
 800e3d0:	f7fe ff79 	bl	800d2c6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2202      	movs	r2, #2
 800e3d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e3dc:	e014      	b.n	800e408 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f000 f9d4 	bl	800e78c <USBD_CtlSendStatus>
      break;
 800e3e4:	e010      	b.n	800e408 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f000 f9d0 	bl	800e78c <USBD_CtlSendStatus>
      break;
 800e3ec:	e00c      	b.n	800e408 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e3ee:	6839      	ldr	r1, [r7, #0]
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 f900 	bl	800e5f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e3f6:	4b07      	ldr	r3, [pc, #28]	; (800e414 <USBD_SetConfig+0x150>)
 800e3f8:	781b      	ldrb	r3, [r3, #0]
 800e3fa:	4619      	mov	r1, r3
 800e3fc:	6878      	ldr	r0, [r7, #4]
 800e3fe:	f7fe ff62 	bl	800d2c6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e402:	2303      	movs	r3, #3
 800e404:	73fb      	strb	r3, [r7, #15]
      break;
 800e406:	bf00      	nop
  }

  return ret;
 800e408:	7bfb      	ldrb	r3, [r7, #15]
}
 800e40a:	4618      	mov	r0, r3
 800e40c:	3710      	adds	r7, #16
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}
 800e412:	bf00      	nop
 800e414:	240004cc 	.word	0x240004cc

0800e418 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b082      	sub	sp, #8
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
 800e420:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	88db      	ldrh	r3, [r3, #6]
 800e426:	2b01      	cmp	r3, #1
 800e428:	d004      	beq.n	800e434 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e42a:	6839      	ldr	r1, [r7, #0]
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f000 f8e2 	bl	800e5f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e432:	e023      	b.n	800e47c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e43a:	b2db      	uxtb	r3, r3
 800e43c:	2b02      	cmp	r3, #2
 800e43e:	dc02      	bgt.n	800e446 <USBD_GetConfig+0x2e>
 800e440:	2b00      	cmp	r3, #0
 800e442:	dc03      	bgt.n	800e44c <USBD_GetConfig+0x34>
 800e444:	e015      	b.n	800e472 <USBD_GetConfig+0x5a>
 800e446:	2b03      	cmp	r3, #3
 800e448:	d00b      	beq.n	800e462 <USBD_GetConfig+0x4a>
 800e44a:	e012      	b.n	800e472 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	2200      	movs	r2, #0
 800e450:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	3308      	adds	r3, #8
 800e456:	2201      	movs	r2, #1
 800e458:	4619      	mov	r1, r3
 800e45a:	6878      	ldr	r0, [r7, #4]
 800e45c:	f000 f93c 	bl	800e6d8 <USBD_CtlSendData>
        break;
 800e460:	e00c      	b.n	800e47c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	3304      	adds	r3, #4
 800e466:	2201      	movs	r2, #1
 800e468:	4619      	mov	r1, r3
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f000 f934 	bl	800e6d8 <USBD_CtlSendData>
        break;
 800e470:	e004      	b.n	800e47c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e472:	6839      	ldr	r1, [r7, #0]
 800e474:	6878      	ldr	r0, [r7, #4]
 800e476:	f000 f8be 	bl	800e5f6 <USBD_CtlError>
        break;
 800e47a:	bf00      	nop
}
 800e47c:	bf00      	nop
 800e47e:	3708      	adds	r7, #8
 800e480:	46bd      	mov	sp, r7
 800e482:	bd80      	pop	{r7, pc}

0800e484 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b082      	sub	sp, #8
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e494:	b2db      	uxtb	r3, r3
 800e496:	3b01      	subs	r3, #1
 800e498:	2b02      	cmp	r3, #2
 800e49a:	d81e      	bhi.n	800e4da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e49c:	683b      	ldr	r3, [r7, #0]
 800e49e:	88db      	ldrh	r3, [r3, #6]
 800e4a0:	2b02      	cmp	r3, #2
 800e4a2:	d004      	beq.n	800e4ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e4a4:	6839      	ldr	r1, [r7, #0]
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f000 f8a5 	bl	800e5f6 <USBD_CtlError>
        break;
 800e4ac:	e01a      	b.n	800e4e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2201      	movs	r2, #1
 800e4b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d005      	beq.n	800e4ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	68db      	ldr	r3, [r3, #12]
 800e4c2:	f043 0202 	orr.w	r2, r3, #2
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	330c      	adds	r3, #12
 800e4ce:	2202      	movs	r2, #2
 800e4d0:	4619      	mov	r1, r3
 800e4d2:	6878      	ldr	r0, [r7, #4]
 800e4d4:	f000 f900 	bl	800e6d8 <USBD_CtlSendData>
      break;
 800e4d8:	e004      	b.n	800e4e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e4da:	6839      	ldr	r1, [r7, #0]
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f000 f88a 	bl	800e5f6 <USBD_CtlError>
      break;
 800e4e2:	bf00      	nop
  }
}
 800e4e4:	bf00      	nop
 800e4e6:	3708      	adds	r7, #8
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}

0800e4ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b082      	sub	sp, #8
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
 800e4f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	885b      	ldrh	r3, [r3, #2]
 800e4fa:	2b01      	cmp	r3, #1
 800e4fc:	d107      	bne.n	800e50e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2201      	movs	r2, #1
 800e502:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f000 f940 	bl	800e78c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e50c:	e013      	b.n	800e536 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	885b      	ldrh	r3, [r3, #2]
 800e512:	2b02      	cmp	r3, #2
 800e514:	d10b      	bne.n	800e52e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e516:	683b      	ldr	r3, [r7, #0]
 800e518:	889b      	ldrh	r3, [r3, #4]
 800e51a:	0a1b      	lsrs	r3, r3, #8
 800e51c:	b29b      	uxth	r3, r3
 800e51e:	b2da      	uxtb	r2, r3
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f000 f930 	bl	800e78c <USBD_CtlSendStatus>
}
 800e52c:	e003      	b.n	800e536 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e52e:	6839      	ldr	r1, [r7, #0]
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f000 f860 	bl	800e5f6 <USBD_CtlError>
}
 800e536:	bf00      	nop
 800e538:	3708      	adds	r7, #8
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}

0800e53e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e53e:	b580      	push	{r7, lr}
 800e540:	b082      	sub	sp, #8
 800e542:	af00      	add	r7, sp, #0
 800e544:	6078      	str	r0, [r7, #4]
 800e546:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e54e:	b2db      	uxtb	r3, r3
 800e550:	3b01      	subs	r3, #1
 800e552:	2b02      	cmp	r3, #2
 800e554:	d80b      	bhi.n	800e56e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	885b      	ldrh	r3, [r3, #2]
 800e55a:	2b01      	cmp	r3, #1
 800e55c:	d10c      	bne.n	800e578 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2200      	movs	r2, #0
 800e562:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f000 f910 	bl	800e78c <USBD_CtlSendStatus>
      }
      break;
 800e56c:	e004      	b.n	800e578 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e56e:	6839      	ldr	r1, [r7, #0]
 800e570:	6878      	ldr	r0, [r7, #4]
 800e572:	f000 f840 	bl	800e5f6 <USBD_CtlError>
      break;
 800e576:	e000      	b.n	800e57a <USBD_ClrFeature+0x3c>
      break;
 800e578:	bf00      	nop
  }
}
 800e57a:	bf00      	nop
 800e57c:	3708      	adds	r7, #8
 800e57e:	46bd      	mov	sp, r7
 800e580:	bd80      	pop	{r7, pc}

0800e582 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e582:	b580      	push	{r7, lr}
 800e584:	b084      	sub	sp, #16
 800e586:	af00      	add	r7, sp, #0
 800e588:	6078      	str	r0, [r7, #4]
 800e58a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	781a      	ldrb	r2, [r3, #0]
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	3301      	adds	r3, #1
 800e59c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	781a      	ldrb	r2, [r3, #0]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	3301      	adds	r3, #1
 800e5aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e5ac:	68f8      	ldr	r0, [r7, #12]
 800e5ae:	f7ff fa17 	bl	800d9e0 <SWAPBYTE>
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	461a      	mov	r2, r3
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	3301      	adds	r3, #1
 800e5be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	3301      	adds	r3, #1
 800e5c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e5c6:	68f8      	ldr	r0, [r7, #12]
 800e5c8:	f7ff fa0a 	bl	800d9e0 <SWAPBYTE>
 800e5cc:	4603      	mov	r3, r0
 800e5ce:	461a      	mov	r2, r3
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	3301      	adds	r3, #1
 800e5d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	3301      	adds	r3, #1
 800e5de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e5e0:	68f8      	ldr	r0, [r7, #12]
 800e5e2:	f7ff f9fd 	bl	800d9e0 <SWAPBYTE>
 800e5e6:	4603      	mov	r3, r0
 800e5e8:	461a      	mov	r2, r3
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	80da      	strh	r2, [r3, #6]
}
 800e5ee:	bf00      	nop
 800e5f0:	3710      	adds	r7, #16
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	bd80      	pop	{r7, pc}

0800e5f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5f6:	b580      	push	{r7, lr}
 800e5f8:	b082      	sub	sp, #8
 800e5fa:	af00      	add	r7, sp, #0
 800e5fc:	6078      	str	r0, [r7, #4]
 800e5fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e600:	2180      	movs	r1, #128	; 0x80
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f000 ff60 	bl	800f4c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e608:	2100      	movs	r1, #0
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f000 ff5c 	bl	800f4c8 <USBD_LL_StallEP>
}
 800e610:	bf00      	nop
 800e612:	3708      	adds	r7, #8
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}

0800e618 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b086      	sub	sp, #24
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	60b9      	str	r1, [r7, #8]
 800e622:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e624:	2300      	movs	r3, #0
 800e626:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d036      	beq.n	800e69c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e632:	6938      	ldr	r0, [r7, #16]
 800e634:	f000 f836 	bl	800e6a4 <USBD_GetLen>
 800e638:	4603      	mov	r3, r0
 800e63a:	3301      	adds	r3, #1
 800e63c:	b29b      	uxth	r3, r3
 800e63e:	005b      	lsls	r3, r3, #1
 800e640:	b29a      	uxth	r2, r3
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e646:	7dfb      	ldrb	r3, [r7, #23]
 800e648:	68ba      	ldr	r2, [r7, #8]
 800e64a:	4413      	add	r3, r2
 800e64c:	687a      	ldr	r2, [r7, #4]
 800e64e:	7812      	ldrb	r2, [r2, #0]
 800e650:	701a      	strb	r2, [r3, #0]
  idx++;
 800e652:	7dfb      	ldrb	r3, [r7, #23]
 800e654:	3301      	adds	r3, #1
 800e656:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e658:	7dfb      	ldrb	r3, [r7, #23]
 800e65a:	68ba      	ldr	r2, [r7, #8]
 800e65c:	4413      	add	r3, r2
 800e65e:	2203      	movs	r2, #3
 800e660:	701a      	strb	r2, [r3, #0]
  idx++;
 800e662:	7dfb      	ldrb	r3, [r7, #23]
 800e664:	3301      	adds	r3, #1
 800e666:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e668:	e013      	b.n	800e692 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e66a:	7dfb      	ldrb	r3, [r7, #23]
 800e66c:	68ba      	ldr	r2, [r7, #8]
 800e66e:	4413      	add	r3, r2
 800e670:	693a      	ldr	r2, [r7, #16]
 800e672:	7812      	ldrb	r2, [r2, #0]
 800e674:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e676:	693b      	ldr	r3, [r7, #16]
 800e678:	3301      	adds	r3, #1
 800e67a:	613b      	str	r3, [r7, #16]
    idx++;
 800e67c:	7dfb      	ldrb	r3, [r7, #23]
 800e67e:	3301      	adds	r3, #1
 800e680:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e682:	7dfb      	ldrb	r3, [r7, #23]
 800e684:	68ba      	ldr	r2, [r7, #8]
 800e686:	4413      	add	r3, r2
 800e688:	2200      	movs	r2, #0
 800e68a:	701a      	strb	r2, [r3, #0]
    idx++;
 800e68c:	7dfb      	ldrb	r3, [r7, #23]
 800e68e:	3301      	adds	r3, #1
 800e690:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e692:	693b      	ldr	r3, [r7, #16]
 800e694:	781b      	ldrb	r3, [r3, #0]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d1e7      	bne.n	800e66a <USBD_GetString+0x52>
 800e69a:	e000      	b.n	800e69e <USBD_GetString+0x86>
    return;
 800e69c:	bf00      	nop
  }
}
 800e69e:	3718      	adds	r7, #24
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	bd80      	pop	{r7, pc}

0800e6a4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	b085      	sub	sp, #20
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e6b4:	e005      	b.n	800e6c2 <USBD_GetLen+0x1e>
  {
    len++;
 800e6b6:	7bfb      	ldrb	r3, [r7, #15]
 800e6b8:	3301      	adds	r3, #1
 800e6ba:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	3301      	adds	r3, #1
 800e6c0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e6c2:	68bb      	ldr	r3, [r7, #8]
 800e6c4:	781b      	ldrb	r3, [r3, #0]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d1f5      	bne.n	800e6b6 <USBD_GetLen+0x12>
  }

  return len;
 800e6ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3714      	adds	r7, #20
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d6:	4770      	bx	lr

0800e6d8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e6d8:	b580      	push	{r7, lr}
 800e6da:	b084      	sub	sp, #16
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	60f8      	str	r0, [r7, #12]
 800e6e0:	60b9      	str	r1, [r7, #8]
 800e6e2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	2202      	movs	r2, #2
 800e6e8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	687a      	ldr	r2, [r7, #4]
 800e6f0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	687a      	ldr	r2, [r7, #4]
 800e6f6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	68ba      	ldr	r2, [r7, #8]
 800e6fc:	2100      	movs	r1, #0
 800e6fe:	68f8      	ldr	r0, [r7, #12]
 800e700:	f000 ff6b 	bl	800f5da <USBD_LL_Transmit>

  return USBD_OK;
 800e704:	2300      	movs	r3, #0
}
 800e706:	4618      	mov	r0, r3
 800e708:	3710      	adds	r7, #16
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}

0800e70e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e70e:	b580      	push	{r7, lr}
 800e710:	b084      	sub	sp, #16
 800e712:	af00      	add	r7, sp, #0
 800e714:	60f8      	str	r0, [r7, #12]
 800e716:	60b9      	str	r1, [r7, #8]
 800e718:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	68ba      	ldr	r2, [r7, #8]
 800e71e:	2100      	movs	r1, #0
 800e720:	68f8      	ldr	r0, [r7, #12]
 800e722:	f000 ff5a 	bl	800f5da <USBD_LL_Transmit>

  return USBD_OK;
 800e726:	2300      	movs	r3, #0
}
 800e728:	4618      	mov	r0, r3
 800e72a:	3710      	adds	r7, #16
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
 800e736:	60f8      	str	r0, [r7, #12]
 800e738:	60b9      	str	r1, [r7, #8]
 800e73a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	2203      	movs	r2, #3
 800e740:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	687a      	ldr	r2, [r7, #4]
 800e748:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	687a      	ldr	r2, [r7, #4]
 800e750:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	68ba      	ldr	r2, [r7, #8]
 800e758:	2100      	movs	r1, #0
 800e75a:	68f8      	ldr	r0, [r7, #12]
 800e75c:	f000 ff5e 	bl	800f61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e760:	2300      	movs	r3, #0
}
 800e762:	4618      	mov	r0, r3
 800e764:	3710      	adds	r7, #16
 800e766:	46bd      	mov	sp, r7
 800e768:	bd80      	pop	{r7, pc}

0800e76a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e76a:	b580      	push	{r7, lr}
 800e76c:	b084      	sub	sp, #16
 800e76e:	af00      	add	r7, sp, #0
 800e770:	60f8      	str	r0, [r7, #12]
 800e772:	60b9      	str	r1, [r7, #8]
 800e774:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	68ba      	ldr	r2, [r7, #8]
 800e77a:	2100      	movs	r1, #0
 800e77c:	68f8      	ldr	r0, [r7, #12]
 800e77e:	f000 ff4d 	bl	800f61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e782:	2300      	movs	r3, #0
}
 800e784:	4618      	mov	r0, r3
 800e786:	3710      	adds	r7, #16
 800e788:	46bd      	mov	sp, r7
 800e78a:	bd80      	pop	{r7, pc}

0800e78c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b082      	sub	sp, #8
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2204      	movs	r2, #4
 800e798:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e79c:	2300      	movs	r3, #0
 800e79e:	2200      	movs	r2, #0
 800e7a0:	2100      	movs	r1, #0
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f000 ff19 	bl	800f5da <USBD_LL_Transmit>

  return USBD_OK;
 800e7a8:	2300      	movs	r3, #0
}
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	3708      	adds	r7, #8
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bd80      	pop	{r7, pc}

0800e7b2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e7b2:	b580      	push	{r7, lr}
 800e7b4:	b082      	sub	sp, #8
 800e7b6:	af00      	add	r7, sp, #0
 800e7b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	2205      	movs	r2, #5
 800e7be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	2100      	movs	r1, #0
 800e7c8:	6878      	ldr	r0, [r7, #4]
 800e7ca:	f000 ff27 	bl	800f61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e7ce:	2300      	movs	r3, #0
}
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	3708      	adds	r7, #8
 800e7d4:	46bd      	mov	sp, r7
 800e7d6:	bd80      	pop	{r7, pc}

0800e7d8 <pll_Init>:
 * @param f: 信号频率(典型值:50)
 * @param F: 采样频率(典型值:20000)
 * @return
 */
void pll_Init(pll_Signal *signal, pll_Config *config, float f, uint16_t F)
{
 800e7d8:	b480      	push	{r7}
 800e7da:	b085      	sub	sp, #20
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	60f8      	str	r0, [r7, #12]
 800e7e0:	60b9      	str	r1, [r7, #8]
 800e7e2:	ed87 0a01 	vstr	s0, [r7, #4]
 800e7e6:	4613      	mov	r3, r2
 800e7e8:	807b      	strh	r3, [r7, #2]
    // 初始化赋值
    signal->u_0 = 0.f;
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	f04f 0200 	mov.w	r2, #0
 800e7f0:	601a      	str	r2, [r3, #0]
    signal->u_1 = 0.f;
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	f04f 0200 	mov.w	r2, #0
 800e7f8:	605a      	str	r2, [r3, #4]
    signal->u_2 = 0.f;
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	f04f 0200 	mov.w	r2, #0
 800e800:	609a      	str	r2, [r3, #8]

    signal->sogi_d_1 = 0.f;
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	f04f 0200 	mov.w	r2, #0
 800e808:	611a      	str	r2, [r3, #16]
    signal->sogi_d_2 = 0.f;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	f04f 0200 	mov.w	r2, #0
 800e810:	615a      	str	r2, [r3, #20]

    signal->sogi_q_1 = 0.f;
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	f04f 0200 	mov.w	r2, #0
 800e818:	61da      	str	r2, [r3, #28]
    signal->sogi_q_2 = 0.f;
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	f04f 0200 	mov.w	r2, #0
 800e820:	621a      	str	r2, [r3, #32]

    signal->theta = 0.f;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	f04f 0200 	mov.w	r2, #0
 800e828:	62da      	str	r2, [r3, #44]	; 0x2c

    config->omiga = 2 * PI * f; // f典型值50
 800e82a:	edd7 7a01 	vldr	s15, [r7, #4]
 800e82e:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800e994 <pll_Init+0x1bc>
 800e832:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	edc3 7a00 	vstr	s15, [r3]
    config->Ts    = 1.f / F;    // F典型值20000
 800e83c:	887b      	ldrh	r3, [r7, #2]
 800e83e:	ee07 3a90 	vmov	s15, r3
 800e842:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e84a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e84e:	68bb      	ldr	r3, [r7, #8]
 800e850:	edc3 7a01 	vstr	s15, [r3, #4]
    config->k     = 1.414f;     // 阻尼比典型值1.414
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	4a50      	ldr	r2, [pc, #320]	; (800e998 <pll_Init+0x1c0>)
 800e858:	609a      	str	r2, [r3, #8]
    config->phase = 0.f;        // 设定相位差
 800e85a:	68bb      	ldr	r3, [r7, #8]
 800e85c:	f04f 0200 	mov.w	r2, #0
 800e860:	60da      	str	r2, [r3, #12]
    // 计算中间量
    signal->lamda = 0.5f * config->omiga * config->Ts;
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	edd3 7a00 	vldr	s15, [r3]
 800e868:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e86c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	edd3 7a01 	vldr	s15, [r3, #4]
 800e876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
    signal->x     = 2.f * config->k * config->omiga * config->Ts;
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	edd3 7a02 	vldr	s15, [r3, #8]
 800e886:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e88a:	68bb      	ldr	r3, [r7, #8]
 800e88c:	edd3 7a00 	vldr	s15, [r3]
 800e890:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	edd3 7a01 	vldr	s15, [r3, #4]
 800e89a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    signal->y     = config->omiga * config->Ts * config->omiga * config->Ts;
 800e8a4:	68bb      	ldr	r3, [r7, #8]
 800e8a6:	ed93 7a00 	vldr	s14, [r3]
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	edd3 7a01 	vldr	s15, [r3, #4]
 800e8b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e8b4:	68bb      	ldr	r3, [r7, #8]
 800e8b6:	edd3 7a00 	vldr	s15, [r3]
 800e8ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e8be:	68bb      	ldr	r3, [r7, #8]
 800e8c0:	edd3 7a01 	vldr	s15, [r3, #4]
 800e8c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

    signal->b0 = signal->x / (signal->x + signal->y + 4);
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e8e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e8e4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e8e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e8ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
    signal->a1 = (8 - 2.f * signal->y) / (signal->x + signal->y + 4);
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e8fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e900:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800e904:	ee77 6a67 	vsub.f32	s13, s14, s15
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e914:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e918:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e91c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    signal->a2 = (signal->x - signal->y - 4) / (signal->x + signal->y + 4);
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e936:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e93a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e93e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e94e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e952:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e956:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e95a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
    // 初始化pid参数
    config->pid_kp     = 70.73586f;
 800e964:	68bb      	ldr	r3, [r7, #8]
 800e966:	4a0d      	ldr	r2, [pc, #52]	; (800e99c <pll_Init+0x1c4>)
 800e968:	611a      	str	r2, [r3, #16]
    config->pid_ki     = 15715.9305749f;
 800e96a:	68bb      	ldr	r3, [r7, #8]
 800e96c:	4a0c      	ldr	r2, [pc, #48]	; (800e9a0 <pll_Init+0x1c8>)
 800e96e:	615a      	str	r2, [r3, #20]
    config->pid_kd     = 0.f; // 只需要PI控制
 800e970:	68bb      	ldr	r3, [r7, #8]
 800e972:	f04f 0200 	mov.w	r2, #0
 800e976:	619a      	str	r2, [r3, #24]
    signal->pid_err[1] = 0.f;
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	f04f 0200 	mov.w	r2, #0
 800e97e:	639a      	str	r2, [r3, #56]	; 0x38
    signal->pid_out    = 0.f;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f04f 0200 	mov.w	r2, #0
 800e986:	631a      	str	r2, [r3, #48]	; 0x30
}
 800e988:	bf00      	nop
 800e98a:	3714      	adds	r7, #20
 800e98c:	46bd      	mov	sp, r7
 800e98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e992:	4770      	bx	lr
 800e994:	40c90fdb 	.word	0x40c90fdb
 800e998:	3fb4fdf4 	.word	0x3fb4fdf4
 800e99c:	428d78c3 	.word	0x428d78c3
 800e9a0:	46758fb9 	.word	0x46758fb9
 800e9a4:	00000000 	.word	0x00000000

0800e9a8 <pll_Control>:
 * @param config: 配置指针
 * @param ccr: PWM控制时钟 示例:htim1->Instance->CCR1
 * @return
 */
void pll_Control(pll_Signal *signal, pll_Config *config)
{
 800e9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e9aa:	ed2d 8b02 	vpush	{d8}
 800e9ae:	b089      	sub	sp, #36	; 0x24
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
 800e9b4:	6039      	str	r1, [r7, #0]
    // 对信号先进行sogi变换，得到两个相位相差90度的信号
    sogi(signal);
 800e9b6:	6878      	ldr	r0, [r7, #4]
 800e9b8:	f000 f8e8 	bl	800eb8c <sogi>
    // 再对信号sogi变换后的信号进行park变换
    arm_park_f32(signal->sogi_d_0, signal->sogi_q_0 / 382 * 3, &signal->park_d, &signal->park_q, arm_sin_f32(signal->theta), arm_cos_f32(signal->theta));
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	68de      	ldr	r6, [r3, #12]
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	ed93 7a06 	vldr	s14, [r3, #24]
 800e9c6:	eddf 6a42 	vldr	s13, [pc, #264]	; 800ead0 <pll_Control+0x128>
 800e9ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e9ce:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800e9d2:	ee27 8a87 	vmul.f32	s16, s15, s14
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f103 0524 	add.w	r5, r3, #36	; 0x24
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f103 0428 	add.w	r4, r3, #40	; 0x28
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800e9e8:	eeb0 0a67 	vmov.f32	s0, s15
 800e9ec:	f000 fe8e 	bl	800f70c <arm_sin_f32>
 800e9f0:	eef0 8a40 	vmov.f32	s17, s0
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800e9fa:	eeb0 0a67 	vmov.f32	s0, s15
 800e9fe:	f000 fecb 	bl	800f798 <arm_cos_f32>
 800ea02:	eef0 7a40 	vmov.f32	s15, s0
 800ea06:	61fe      	str	r6, [r7, #28]
 800ea08:	ed87 8a06 	vstr	s16, [r7, #24]
 800ea0c:	617d      	str	r5, [r7, #20]
 800ea0e:	613c      	str	r4, [r7, #16]
 800ea10:	edc7 8a03 	vstr	s17, [r7, #12]
 800ea14:	edc7 7a02 	vstr	s15, [r7, #8]
  float32_t * pIq,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
    *pId = Ialpha * cosVal + Ibeta * sinVal;
 800ea18:	ed97 7a07 	vldr	s14, [r7, #28]
 800ea1c:	edd7 7a02 	vldr	s15, [r7, #8]
 800ea20:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ea24:	edd7 6a06 	vldr	s13, [r7, #24]
 800ea28:	edd7 7a03 	vldr	s15, [r7, #12]
 800ea2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ea30:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea34:	697b      	ldr	r3, [r7, #20]
 800ea36:	edc3 7a00 	vstr	s15, [r3]

    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
 800ea3a:	edd7 7a07 	vldr	s15, [r7, #28]
 800ea3e:	eeb1 7a67 	vneg.f32	s14, s15
 800ea42:	edd7 7a03 	vldr	s15, [r7, #12]
 800ea46:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ea4a:	edd7 6a06 	vldr	s13, [r7, #24]
 800ea4e:	edd7 7a02 	vldr	s15, [r7, #8]
 800ea52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ea56:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea5a:	693b      	ldr	r3, [r7, #16]
 800ea5c:	edc3 7a00 	vstr	s15, [r3]
  }
 800ea60:	bf00      	nop
    // 将park变换后的q送入PI控制器  输入值为设定值和采样值的误差
    pll_Pid(signal, config);
 800ea62:	6839      	ldr	r1, [r7, #0]
 800ea64:	6878      	ldr	r0, [r7, #4]
 800ea66:	f000 f835 	bl	800ead4 <pll_Pid>

    signal->theta += (signal->pid_out + config->omiga) * config->Ts;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	edd3 7a00 	vldr	s15, [r3]
 800ea7c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	edd3 7a01 	vldr	s15, [r3, #4]
 800ea86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ea8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    signal->theta = (float)fmod(signal->theta, 2 * PI);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800ea9a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800ea9e:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 800eac8 <pll_Control+0x120>
 800eaa2:	eeb0 0b47 	vmov.f64	d0, d7
 800eaa6:	f003 fc97 	bl	80123d8 <fmod>
 800eaaa:	eeb0 7b40 	vmov.f64	d7, d0
 800eaae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 800eab8:	bf00      	nop
 800eaba:	3724      	adds	r7, #36	; 0x24
 800eabc:	46bd      	mov	sp, r7
 800eabe:	ecbd 8b02 	vpop	{d8}
 800eac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eac4:	f3af 8000 	nop.w
 800eac8:	60000000 	.word	0x60000000
 800eacc:	401921fb 	.word	0x401921fb
 800ead0:	43bf0000 	.word	0x43bf0000

0800ead4 <pll_Pid>:
 * @param signal: 信号指针
 * @param config: 配置指针
 * @return
 */
void pll_Pid(pll_Signal *signal, pll_Config *config)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b083      	sub	sp, #12
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	6039      	str	r1, [r7, #0]
    signal->pid_err[0] = signal->park_q - config->phase;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	edd3 7a03 	vldr	s15, [r3, #12]
 800eaea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    signal->pid_out    = signal->pid_out + config->pid_kp * (signal->pid_err[0] - signal->pid_err[1]) + config->pid_ki * signal->pid_err[0];
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	edd3 6a04 	vldr	s13, [r3, #16]
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800eb0c:	ee76 7a67 	vsub.f32	s15, s12, s15
 800eb10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eb14:	ee37 7a27 	vadd.f32	s14, s14, s15
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	edd3 6a05 	vldr	s13, [r3, #20]
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800eb24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eb28:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    // 限制调参幅度，防止跑飞
    if (signal->pid_out > 50 * PI)
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800eb38:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800eb7c <pll_Pid+0xa8>
 800eb3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb44:	dd03      	ble.n	800eb4e <pll_Pid+0x7a>
        signal->pid_out = 50 * PI;
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	4a0d      	ldr	r2, [pc, #52]	; (800eb80 <pll_Pid+0xac>)
 800eb4a:	631a      	str	r2, [r3, #48]	; 0x30
 800eb4c:	e00c      	b.n	800eb68 <pll_Pid+0x94>
    else if (signal->pid_out < -20 * PI)
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800eb54:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800eb84 <pll_Pid+0xb0>
 800eb58:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb60:	d502      	bpl.n	800eb68 <pll_Pid+0x94>
        signal->pid_out = -20 * PI;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	4a08      	ldr	r2, [pc, #32]	; (800eb88 <pll_Pid+0xb4>)
 800eb66:	631a      	str	r2, [r3, #48]	; 0x30

    signal->pid_err[1] = signal->pid_err[0];
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	639a      	str	r2, [r3, #56]	; 0x38
}
 800eb70:	bf00      	nop
 800eb72:	370c      	adds	r7, #12
 800eb74:	46bd      	mov	sp, r7
 800eb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7a:	4770      	bx	lr
 800eb7c:	431d1463 	.word	0x431d1463
 800eb80:	431d1463 	.word	0x431d1463
 800eb84:	c27b53d2 	.word	0xc27b53d2
 800eb88:	c27b53d2 	.word	0xc27b53d2

0800eb8c <sogi>:
/*
SOGI变换
调用频繁，使用内联函数可增加效率
*/
void sogi(pll_Signal *signal)
{
 800eb8c:	b480      	push	{r7}
 800eb8e:	b083      	sub	sp, #12
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
    signal->sogi_d_0 = signal->b0 * signal->u_0 - signal->b0 * signal->u_2 + signal->a1 * signal->sogi_d_1 + signal->a2 * signal->sogi_d_2;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	edd3 7a00 	vldr	s15, [r3]
 800eba0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	edd3 7a02 	vldr	s15, [r3, #8]
 800ebb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ebb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	edd3 7a04 	vldr	s15, [r3, #16]
 800ebc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ebc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	edd3 7a05 	vldr	s15, [r3, #20]
 800ebd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ebdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	edc3 7a03 	vstr	s15, [r3, #12]
    signal->sogi_q_0 = signal->b0 * signal->u_0 + 2 * signal->b0 * signal->u_1 + signal->b0 * signal->u_2 + signal->a1 * signal->sogi_q_1 + signal->a2 * signal->sogi_q_2;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	edd3 7a00 	vldr	s15, [r3]
 800ebf2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800ebfc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	edd3 7a01 	vldr	s15, [r3, #4]
 800ec06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	edd3 7a02 	vldr	s15, [r3, #8]
 800ec1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	edd3 7a07 	vldr	s15, [r3, #28]
 800ec2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec32:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	edd3 7a08 	vldr	s15, [r3, #32]
 800ec42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec46:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	edc3 7a06 	vstr	s15, [r3, #24]

    signal->u_2 = signal->u_1;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	685a      	ldr	r2, [r3, #4]
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	609a      	str	r2, [r3, #8]
    signal->u_1 = signal->u_0;
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681a      	ldr	r2, [r3, #0]
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	605a      	str	r2, [r3, #4]
    signal->sogi_d_2 = signal->sogi_d_1;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	691a      	ldr	r2, [r3, #16]
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	615a      	str	r2, [r3, #20]
    signal->sogi_d_1 = signal->sogi_d_0;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	68da      	ldr	r2, [r3, #12]
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	611a      	str	r2, [r3, #16]
    signal->sogi_q_2 = signal->sogi_q_1;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	69da      	ldr	r2, [r3, #28]
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	621a      	str	r2, [r3, #32]
    signal->sogi_q_1 = signal->sogi_q_0;
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	699a      	ldr	r2, [r3, #24]
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	61da      	str	r2, [r3, #28]
}
 800ec80:	bf00      	nop
 800ec82:	370c      	adds	r7, #12
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr

0800ec8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ec90:	2200      	movs	r2, #0
 800ec92:	4913      	ldr	r1, [pc, #76]	; (800ece0 <MX_USB_DEVICE_Init+0x54>)
 800ec94:	4813      	ldr	r0, [pc, #76]	; (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800ec96:	f7fe fa7d 	bl	800d194 <USBD_Init>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d001      	beq.n	800eca4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800eca0:	f7f2 f836 	bl	8000d10 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800eca4:	4910      	ldr	r1, [pc, #64]	; (800ece8 <MX_USB_DEVICE_Init+0x5c>)
 800eca6:	480f      	ldr	r0, [pc, #60]	; (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800eca8:	f7fe faa4 	bl	800d1f4 <USBD_RegisterClass>
 800ecac:	4603      	mov	r3, r0
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d001      	beq.n	800ecb6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ecb2:	f7f2 f82d 	bl	8000d10 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ecb6:	490d      	ldr	r1, [pc, #52]	; (800ecec <MX_USB_DEVICE_Init+0x60>)
 800ecb8:	480a      	ldr	r0, [pc, #40]	; (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800ecba:	f7fe f99b 	bl	800cff4 <USBD_CDC_RegisterInterface>
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d001      	beq.n	800ecc8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ecc4:	f7f2 f824 	bl	8000d10 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ecc8:	4806      	ldr	r0, [pc, #24]	; (800ece4 <MX_USB_DEVICE_Init+0x58>)
 800ecca:	f7fe fac9 	bl	800d260 <USBD_Start>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d001      	beq.n	800ecd8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ecd4:	f7f2 f81c 	bl	8000d10 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800ecd8:	f7f8 f822 	bl	8006d20 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ecdc:	bf00      	nop
 800ecde:	bd80      	pop	{r7, pc}
 800ece0:	240000b0 	.word	0x240000b0
 800ece4:	240004d0 	.word	0x240004d0
 800ece8:	2400001c 	.word	0x2400001c
 800ecec:	2400009c 	.word	0x2400009c

0800ecf0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	4905      	ldr	r1, [pc, #20]	; (800ed0c <CDC_Init_FS+0x1c>)
 800ecf8:	4805      	ldr	r0, [pc, #20]	; (800ed10 <CDC_Init_FS+0x20>)
 800ecfa:	f7fe f995 	bl	800d028 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ecfe:	4905      	ldr	r1, [pc, #20]	; (800ed14 <CDC_Init_FS+0x24>)
 800ed00:	4803      	ldr	r0, [pc, #12]	; (800ed10 <CDC_Init_FS+0x20>)
 800ed02:	f7fe f9b3 	bl	800d06c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ed06:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ed08:	4618      	mov	r0, r3
 800ed0a:	bd80      	pop	{r7, pc}
 800ed0c:	24000fac 	.word	0x24000fac
 800ed10:	240004d0 	.word	0x240004d0
 800ed14:	240007ac 	.word	0x240007ac

0800ed18 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ed1c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	46bd      	mov	sp, r7
 800ed22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed26:	4770      	bx	lr

0800ed28 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ed28:	b480      	push	{r7}
 800ed2a:	b083      	sub	sp, #12
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	4603      	mov	r3, r0
 800ed30:	6039      	str	r1, [r7, #0]
 800ed32:	71fb      	strb	r3, [r7, #7]
 800ed34:	4613      	mov	r3, r2
 800ed36:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ed38:	79fb      	ldrb	r3, [r7, #7]
 800ed3a:	2b23      	cmp	r3, #35	; 0x23
 800ed3c:	d84a      	bhi.n	800edd4 <CDC_Control_FS+0xac>
 800ed3e:	a201      	add	r2, pc, #4	; (adr r2, 800ed44 <CDC_Control_FS+0x1c>)
 800ed40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed44:	0800edd5 	.word	0x0800edd5
 800ed48:	0800edd5 	.word	0x0800edd5
 800ed4c:	0800edd5 	.word	0x0800edd5
 800ed50:	0800edd5 	.word	0x0800edd5
 800ed54:	0800edd5 	.word	0x0800edd5
 800ed58:	0800edd5 	.word	0x0800edd5
 800ed5c:	0800edd5 	.word	0x0800edd5
 800ed60:	0800edd5 	.word	0x0800edd5
 800ed64:	0800edd5 	.word	0x0800edd5
 800ed68:	0800edd5 	.word	0x0800edd5
 800ed6c:	0800edd5 	.word	0x0800edd5
 800ed70:	0800edd5 	.word	0x0800edd5
 800ed74:	0800edd5 	.word	0x0800edd5
 800ed78:	0800edd5 	.word	0x0800edd5
 800ed7c:	0800edd5 	.word	0x0800edd5
 800ed80:	0800edd5 	.word	0x0800edd5
 800ed84:	0800edd5 	.word	0x0800edd5
 800ed88:	0800edd5 	.word	0x0800edd5
 800ed8c:	0800edd5 	.word	0x0800edd5
 800ed90:	0800edd5 	.word	0x0800edd5
 800ed94:	0800edd5 	.word	0x0800edd5
 800ed98:	0800edd5 	.word	0x0800edd5
 800ed9c:	0800edd5 	.word	0x0800edd5
 800eda0:	0800edd5 	.word	0x0800edd5
 800eda4:	0800edd5 	.word	0x0800edd5
 800eda8:	0800edd5 	.word	0x0800edd5
 800edac:	0800edd5 	.word	0x0800edd5
 800edb0:	0800edd5 	.word	0x0800edd5
 800edb4:	0800edd5 	.word	0x0800edd5
 800edb8:	0800edd5 	.word	0x0800edd5
 800edbc:	0800edd5 	.word	0x0800edd5
 800edc0:	0800edd5 	.word	0x0800edd5
 800edc4:	0800edd5 	.word	0x0800edd5
 800edc8:	0800edd5 	.word	0x0800edd5
 800edcc:	0800edd5 	.word	0x0800edd5
 800edd0:	0800edd5 	.word	0x0800edd5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800edd4:	bf00      	nop
  }

  return (USBD_OK);
 800edd6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800edd8:	4618      	mov	r0, r3
 800edda:	370c      	adds	r7, #12
 800eddc:	46bd      	mov	sp, r7
 800edde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede2:	4770      	bx	lr

0800ede4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b082      	sub	sp, #8
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
 800edec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800edee:	6879      	ldr	r1, [r7, #4]
 800edf0:	4805      	ldr	r0, [pc, #20]	; (800ee08 <CDC_Receive_FS+0x24>)
 800edf2:	f7fe f93b 	bl	800d06c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800edf6:	4804      	ldr	r0, [pc, #16]	; (800ee08 <CDC_Receive_FS+0x24>)
 800edf8:	f7fe f996 	bl	800d128 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800edfc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	3708      	adds	r7, #8
 800ee02:	46bd      	mov	sp, r7
 800ee04:	bd80      	pop	{r7, pc}
 800ee06:	bf00      	nop
 800ee08:	240004d0 	.word	0x240004d0

0800ee0c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b084      	sub	sp, #16
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
 800ee14:	460b      	mov	r3, r1
 800ee16:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ee1c:	4b0d      	ldr	r3, [pc, #52]	; (800ee54 <CDC_Transmit_FS+0x48>)
 800ee1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ee22:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ee24:	68bb      	ldr	r3, [r7, #8]
 800ee26:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d001      	beq.n	800ee32 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ee2e:	2301      	movs	r3, #1
 800ee30:	e00b      	b.n	800ee4a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ee32:	887b      	ldrh	r3, [r7, #2]
 800ee34:	461a      	mov	r2, r3
 800ee36:	6879      	ldr	r1, [r7, #4]
 800ee38:	4806      	ldr	r0, [pc, #24]	; (800ee54 <CDC_Transmit_FS+0x48>)
 800ee3a:	f7fe f8f5 	bl	800d028 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ee3e:	4805      	ldr	r0, [pc, #20]	; (800ee54 <CDC_Transmit_FS+0x48>)
 800ee40:	f7fe f932 	bl	800d0a8 <USBD_CDC_TransmitPacket>
 800ee44:	4603      	mov	r3, r0
 800ee46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ee48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3710      	adds	r7, #16
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}
 800ee52:	bf00      	nop
 800ee54:	240004d0 	.word	0x240004d0

0800ee58 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ee58:	b480      	push	{r7}
 800ee5a:	b087      	sub	sp, #28
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	60f8      	str	r0, [r7, #12]
 800ee60:	60b9      	str	r1, [r7, #8]
 800ee62:	4613      	mov	r3, r2
 800ee64:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ee66:	2300      	movs	r3, #0
 800ee68:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ee6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	371c      	adds	r7, #28
 800ee72:	46bd      	mov	sp, r7
 800ee74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee78:	4770      	bx	lr
	...

0800ee7c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b083      	sub	sp, #12
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	4603      	mov	r3, r0
 800ee84:	6039      	str	r1, [r7, #0]
 800ee86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	2212      	movs	r2, #18
 800ee8c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ee8e:	4b03      	ldr	r3, [pc, #12]	; (800ee9c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	370c      	adds	r7, #12
 800ee94:	46bd      	mov	sp, r7
 800ee96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9a:	4770      	bx	lr
 800ee9c:	240000d0 	.word	0x240000d0

0800eea0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eea0:	b480      	push	{r7}
 800eea2:	b083      	sub	sp, #12
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	4603      	mov	r3, r0
 800eea8:	6039      	str	r1, [r7, #0]
 800eeaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	2204      	movs	r2, #4
 800eeb0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800eeb2:	4b03      	ldr	r3, [pc, #12]	; (800eec0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	370c      	adds	r7, #12
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eebe:	4770      	bx	lr
 800eec0:	240000e4 	.word	0x240000e4

0800eec4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b082      	sub	sp, #8
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	4603      	mov	r3, r0
 800eecc:	6039      	str	r1, [r7, #0]
 800eece:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eed0:	79fb      	ldrb	r3, [r7, #7]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d105      	bne.n	800eee2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eed6:	683a      	ldr	r2, [r7, #0]
 800eed8:	4907      	ldr	r1, [pc, #28]	; (800eef8 <USBD_FS_ProductStrDescriptor+0x34>)
 800eeda:	4808      	ldr	r0, [pc, #32]	; (800eefc <USBD_FS_ProductStrDescriptor+0x38>)
 800eedc:	f7ff fb9c 	bl	800e618 <USBD_GetString>
 800eee0:	e004      	b.n	800eeec <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eee2:	683a      	ldr	r2, [r7, #0]
 800eee4:	4904      	ldr	r1, [pc, #16]	; (800eef8 <USBD_FS_ProductStrDescriptor+0x34>)
 800eee6:	4805      	ldr	r0, [pc, #20]	; (800eefc <USBD_FS_ProductStrDescriptor+0x38>)
 800eee8:	f7ff fb96 	bl	800e618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800eeec:	4b02      	ldr	r3, [pc, #8]	; (800eef8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800eeee:	4618      	mov	r0, r3
 800eef0:	3708      	adds	r7, #8
 800eef2:	46bd      	mov	sp, r7
 800eef4:	bd80      	pop	{r7, pc}
 800eef6:	bf00      	nop
 800eef8:	240017ac 	.word	0x240017ac
 800eefc:	080126ac 	.word	0x080126ac

0800ef00 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef00:	b580      	push	{r7, lr}
 800ef02:	b082      	sub	sp, #8
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	4603      	mov	r3, r0
 800ef08:	6039      	str	r1, [r7, #0]
 800ef0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ef0c:	683a      	ldr	r2, [r7, #0]
 800ef0e:	4904      	ldr	r1, [pc, #16]	; (800ef20 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ef10:	4804      	ldr	r0, [pc, #16]	; (800ef24 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ef12:	f7ff fb81 	bl	800e618 <USBD_GetString>
  return USBD_StrDesc;
 800ef16:	4b02      	ldr	r3, [pc, #8]	; (800ef20 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ef18:	4618      	mov	r0, r3
 800ef1a:	3708      	adds	r7, #8
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	240017ac 	.word	0x240017ac
 800ef24:	080126c4 	.word	0x080126c4

0800ef28 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b082      	sub	sp, #8
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	4603      	mov	r3, r0
 800ef30:	6039      	str	r1, [r7, #0]
 800ef32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	221a      	movs	r2, #26
 800ef38:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ef3a:	f000 f843 	bl	800efc4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ef3e:	4b02      	ldr	r3, [pc, #8]	; (800ef48 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	3708      	adds	r7, #8
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bd80      	pop	{r7, pc}
 800ef48:	240000e8 	.word	0x240000e8

0800ef4c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	4603      	mov	r3, r0
 800ef54:	6039      	str	r1, [r7, #0]
 800ef56:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ef58:	79fb      	ldrb	r3, [r7, #7]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d105      	bne.n	800ef6a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ef5e:	683a      	ldr	r2, [r7, #0]
 800ef60:	4907      	ldr	r1, [pc, #28]	; (800ef80 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ef62:	4808      	ldr	r0, [pc, #32]	; (800ef84 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ef64:	f7ff fb58 	bl	800e618 <USBD_GetString>
 800ef68:	e004      	b.n	800ef74 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ef6a:	683a      	ldr	r2, [r7, #0]
 800ef6c:	4904      	ldr	r1, [pc, #16]	; (800ef80 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ef6e:	4805      	ldr	r0, [pc, #20]	; (800ef84 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ef70:	f7ff fb52 	bl	800e618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ef74:	4b02      	ldr	r3, [pc, #8]	; (800ef80 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ef76:	4618      	mov	r0, r3
 800ef78:	3708      	adds	r7, #8
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	240017ac 	.word	0x240017ac
 800ef84:	080126d8 	.word	0x080126d8

0800ef88 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	b082      	sub	sp, #8
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	4603      	mov	r3, r0
 800ef90:	6039      	str	r1, [r7, #0]
 800ef92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ef94:	79fb      	ldrb	r3, [r7, #7]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d105      	bne.n	800efa6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ef9a:	683a      	ldr	r2, [r7, #0]
 800ef9c:	4907      	ldr	r1, [pc, #28]	; (800efbc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ef9e:	4808      	ldr	r0, [pc, #32]	; (800efc0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800efa0:	f7ff fb3a 	bl	800e618 <USBD_GetString>
 800efa4:	e004      	b.n	800efb0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800efa6:	683a      	ldr	r2, [r7, #0]
 800efa8:	4904      	ldr	r1, [pc, #16]	; (800efbc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800efaa:	4805      	ldr	r0, [pc, #20]	; (800efc0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800efac:	f7ff fb34 	bl	800e618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800efb0:	4b02      	ldr	r3, [pc, #8]	; (800efbc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800efb2:	4618      	mov	r0, r3
 800efb4:	3708      	adds	r7, #8
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}
 800efba:	bf00      	nop
 800efbc:	240017ac 	.word	0x240017ac
 800efc0:	080126e4 	.word	0x080126e4

0800efc4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800efca:	4b0f      	ldr	r3, [pc, #60]	; (800f008 <Get_SerialNum+0x44>)
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800efd0:	4b0e      	ldr	r3, [pc, #56]	; (800f00c <Get_SerialNum+0x48>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800efd6:	4b0e      	ldr	r3, [pc, #56]	; (800f010 <Get_SerialNum+0x4c>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800efdc:	68fa      	ldr	r2, [r7, #12]
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	4413      	add	r3, r2
 800efe2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d009      	beq.n	800effe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800efea:	2208      	movs	r2, #8
 800efec:	4909      	ldr	r1, [pc, #36]	; (800f014 <Get_SerialNum+0x50>)
 800efee:	68f8      	ldr	r0, [r7, #12]
 800eff0:	f000 f814 	bl	800f01c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800eff4:	2204      	movs	r2, #4
 800eff6:	4908      	ldr	r1, [pc, #32]	; (800f018 <Get_SerialNum+0x54>)
 800eff8:	68b8      	ldr	r0, [r7, #8]
 800effa:	f000 f80f 	bl	800f01c <IntToUnicode>
  }
}
 800effe:	bf00      	nop
 800f000:	3710      	adds	r7, #16
 800f002:	46bd      	mov	sp, r7
 800f004:	bd80      	pop	{r7, pc}
 800f006:	bf00      	nop
 800f008:	1ff1e800 	.word	0x1ff1e800
 800f00c:	1ff1e804 	.word	0x1ff1e804
 800f010:	1ff1e808 	.word	0x1ff1e808
 800f014:	240000ea 	.word	0x240000ea
 800f018:	240000fa 	.word	0x240000fa

0800f01c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f01c:	b480      	push	{r7}
 800f01e:	b087      	sub	sp, #28
 800f020:	af00      	add	r7, sp, #0
 800f022:	60f8      	str	r0, [r7, #12]
 800f024:	60b9      	str	r1, [r7, #8]
 800f026:	4613      	mov	r3, r2
 800f028:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f02a:	2300      	movs	r3, #0
 800f02c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f02e:	2300      	movs	r3, #0
 800f030:	75fb      	strb	r3, [r7, #23]
 800f032:	e027      	b.n	800f084 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	0f1b      	lsrs	r3, r3, #28
 800f038:	2b09      	cmp	r3, #9
 800f03a:	d80b      	bhi.n	800f054 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	0f1b      	lsrs	r3, r3, #28
 800f040:	b2da      	uxtb	r2, r3
 800f042:	7dfb      	ldrb	r3, [r7, #23]
 800f044:	005b      	lsls	r3, r3, #1
 800f046:	4619      	mov	r1, r3
 800f048:	68bb      	ldr	r3, [r7, #8]
 800f04a:	440b      	add	r3, r1
 800f04c:	3230      	adds	r2, #48	; 0x30
 800f04e:	b2d2      	uxtb	r2, r2
 800f050:	701a      	strb	r2, [r3, #0]
 800f052:	e00a      	b.n	800f06a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	0f1b      	lsrs	r3, r3, #28
 800f058:	b2da      	uxtb	r2, r3
 800f05a:	7dfb      	ldrb	r3, [r7, #23]
 800f05c:	005b      	lsls	r3, r3, #1
 800f05e:	4619      	mov	r1, r3
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	440b      	add	r3, r1
 800f064:	3237      	adds	r2, #55	; 0x37
 800f066:	b2d2      	uxtb	r2, r2
 800f068:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	011b      	lsls	r3, r3, #4
 800f06e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f070:	7dfb      	ldrb	r3, [r7, #23]
 800f072:	005b      	lsls	r3, r3, #1
 800f074:	3301      	adds	r3, #1
 800f076:	68ba      	ldr	r2, [r7, #8]
 800f078:	4413      	add	r3, r2
 800f07a:	2200      	movs	r2, #0
 800f07c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f07e:	7dfb      	ldrb	r3, [r7, #23]
 800f080:	3301      	adds	r3, #1
 800f082:	75fb      	strb	r3, [r7, #23]
 800f084:	7dfa      	ldrb	r2, [r7, #23]
 800f086:	79fb      	ldrb	r3, [r7, #7]
 800f088:	429a      	cmp	r2, r3
 800f08a:	d3d3      	bcc.n	800f034 <IntToUnicode+0x18>
  }
}
 800f08c:	bf00      	nop
 800f08e:	bf00      	nop
 800f090:	371c      	adds	r7, #28
 800f092:	46bd      	mov	sp, r7
 800f094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f098:	4770      	bx	lr
	...

0800f09c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	b0ba      	sub	sp, #232	; 0xe8
 800f0a0:	af00      	add	r7, sp, #0
 800f0a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f0a4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	601a      	str	r2, [r3, #0]
 800f0ac:	605a      	str	r2, [r3, #4]
 800f0ae:	609a      	str	r2, [r3, #8]
 800f0b0:	60da      	str	r2, [r3, #12]
 800f0b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f0b4:	f107 0310 	add.w	r3, r7, #16
 800f0b8:	22c0      	movs	r2, #192	; 0xc0
 800f0ba:	2100      	movs	r1, #0
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f001 f9ca 	bl	8010456 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	4a2c      	ldr	r2, [pc, #176]	; (800f178 <HAL_PCD_MspInit+0xdc>)
 800f0c8:	4293      	cmp	r3, r2
 800f0ca:	d151      	bne.n	800f170 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f0cc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800f0d0:	f04f 0300 	mov.w	r3, #0
 800f0d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800f0d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800f0dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f0e0:	f107 0310 	add.w	r3, r7, #16
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	f7f8 fe3d 	bl	8007d64 <HAL_RCCEx_PeriphCLKConfig>
 800f0ea:	4603      	mov	r3, r0
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d001      	beq.n	800f0f4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800f0f0:	f7f1 fe0e 	bl	8000d10 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800f0f4:	f7f7 fe14 	bl	8006d20 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f0f8:	4b20      	ldr	r3, [pc, #128]	; (800f17c <HAL_PCD_MspInit+0xe0>)
 800f0fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f0fe:	4a1f      	ldr	r2, [pc, #124]	; (800f17c <HAL_PCD_MspInit+0xe0>)
 800f100:	f043 0301 	orr.w	r3, r3, #1
 800f104:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f108:	4b1c      	ldr	r3, [pc, #112]	; (800f17c <HAL_PCD_MspInit+0xe0>)
 800f10a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f10e:	f003 0301 	and.w	r3, r3, #1
 800f112:	60fb      	str	r3, [r7, #12]
 800f114:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f116:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f11a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f11e:	2302      	movs	r3, #2
 800f120:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f124:	2300      	movs	r3, #0
 800f126:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f12a:	2300      	movs	r3, #0
 800f12c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800f130:	230a      	movs	r3, #10
 800f132:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f136:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800f13a:	4619      	mov	r1, r3
 800f13c:	4810      	ldr	r0, [pc, #64]	; (800f180 <HAL_PCD_MspInit+0xe4>)
 800f13e:	f7f6 f919 	bl	8005374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f142:	4b0e      	ldr	r3, [pc, #56]	; (800f17c <HAL_PCD_MspInit+0xe0>)
 800f144:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f148:	4a0c      	ldr	r2, [pc, #48]	; (800f17c <HAL_PCD_MspInit+0xe0>)
 800f14a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f14e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f152:	4b0a      	ldr	r3, [pc, #40]	; (800f17c <HAL_PCD_MspInit+0xe0>)
 800f154:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f158:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f15c:	60bb      	str	r3, [r7, #8]
 800f15e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f160:	2200      	movs	r2, #0
 800f162:	2100      	movs	r1, #0
 800f164:	2065      	movs	r0, #101	; 0x65
 800f166:	f7f3 fd43 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f16a:	2065      	movs	r0, #101	; 0x65
 800f16c:	f7f3 fd5a 	bl	8002c24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f170:	bf00      	nop
 800f172:	37e8      	adds	r7, #232	; 0xe8
 800f174:	46bd      	mov	sp, r7
 800f176:	bd80      	pop	{r7, pc}
 800f178:	40080000 	.word	0x40080000
 800f17c:	58024400 	.word	0x58024400
 800f180:	58020000 	.word	0x58020000

0800f184 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b082      	sub	sp, #8
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800f198:	4619      	mov	r1, r3
 800f19a:	4610      	mov	r0, r2
 800f19c:	f7fe f8ad 	bl	800d2fa <USBD_LL_SetupStage>
}
 800f1a0:	bf00      	nop
 800f1a2:	3708      	adds	r7, #8
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	bd80      	pop	{r7, pc}

0800f1a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b082      	sub	sp, #8
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
 800f1b0:	460b      	mov	r3, r1
 800f1b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f1ba:	78fa      	ldrb	r2, [r7, #3]
 800f1bc:	6879      	ldr	r1, [r7, #4]
 800f1be:	4613      	mov	r3, r2
 800f1c0:	00db      	lsls	r3, r3, #3
 800f1c2:	4413      	add	r3, r2
 800f1c4:	009b      	lsls	r3, r3, #2
 800f1c6:	440b      	add	r3, r1
 800f1c8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800f1cc:	681a      	ldr	r2, [r3, #0]
 800f1ce:	78fb      	ldrb	r3, [r7, #3]
 800f1d0:	4619      	mov	r1, r3
 800f1d2:	f7fe f8e7 	bl	800d3a4 <USBD_LL_DataOutStage>
}
 800f1d6:	bf00      	nop
 800f1d8:	3708      	adds	r7, #8
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	bd80      	pop	{r7, pc}

0800f1de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1de:	b580      	push	{r7, lr}
 800f1e0:	b082      	sub	sp, #8
 800f1e2:	af00      	add	r7, sp, #0
 800f1e4:	6078      	str	r0, [r7, #4]
 800f1e6:	460b      	mov	r3, r1
 800f1e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f1f0:	78fa      	ldrb	r2, [r7, #3]
 800f1f2:	6879      	ldr	r1, [r7, #4]
 800f1f4:	4613      	mov	r3, r2
 800f1f6:	00db      	lsls	r3, r3, #3
 800f1f8:	4413      	add	r3, r2
 800f1fa:	009b      	lsls	r3, r3, #2
 800f1fc:	440b      	add	r3, r1
 800f1fe:	3348      	adds	r3, #72	; 0x48
 800f200:	681a      	ldr	r2, [r3, #0]
 800f202:	78fb      	ldrb	r3, [r7, #3]
 800f204:	4619      	mov	r1, r3
 800f206:	f7fe f980 	bl	800d50a <USBD_LL_DataInStage>
}
 800f20a:	bf00      	nop
 800f20c:	3708      	adds	r7, #8
 800f20e:	46bd      	mov	sp, r7
 800f210:	bd80      	pop	{r7, pc}

0800f212 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f212:	b580      	push	{r7, lr}
 800f214:	b082      	sub	sp, #8
 800f216:	af00      	add	r7, sp, #0
 800f218:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f220:	4618      	mov	r0, r3
 800f222:	f7fe faba 	bl	800d79a <USBD_LL_SOF>
}
 800f226:	bf00      	nop
 800f228:	3708      	adds	r7, #8
 800f22a:	46bd      	mov	sp, r7
 800f22c:	bd80      	pop	{r7, pc}

0800f22e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f22e:	b580      	push	{r7, lr}
 800f230:	b084      	sub	sp, #16
 800f232:	af00      	add	r7, sp, #0
 800f234:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f236:	2301      	movs	r3, #1
 800f238:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	691b      	ldr	r3, [r3, #16]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d102      	bne.n	800f248 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f242:	2300      	movs	r3, #0
 800f244:	73fb      	strb	r3, [r7, #15]
 800f246:	e008      	b.n	800f25a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	691b      	ldr	r3, [r3, #16]
 800f24c:	2b02      	cmp	r3, #2
 800f24e:	d102      	bne.n	800f256 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f250:	2301      	movs	r3, #1
 800f252:	73fb      	strb	r3, [r7, #15]
 800f254:	e001      	b.n	800f25a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f256:	f7f1 fd5b 	bl	8000d10 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f260:	7bfa      	ldrb	r2, [r7, #15]
 800f262:	4611      	mov	r1, r2
 800f264:	4618      	mov	r0, r3
 800f266:	f7fe fa54 	bl	800d712 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f270:	4618      	mov	r0, r3
 800f272:	f7fe f9fc 	bl	800d66e <USBD_LL_Reset>
}
 800f276:	bf00      	nop
 800f278:	3710      	adds	r7, #16
 800f27a:	46bd      	mov	sp, r7
 800f27c:	bd80      	pop	{r7, pc}
	...

0800f280 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b082      	sub	sp, #8
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f28e:	4618      	mov	r0, r3
 800f290:	f7fe fa4f 	bl	800d732 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	687a      	ldr	r2, [r7, #4]
 800f2a0:	6812      	ldr	r2, [r2, #0]
 800f2a2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f2a6:	f043 0301 	orr.w	r3, r3, #1
 800f2aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	6a1b      	ldr	r3, [r3, #32]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d005      	beq.n	800f2c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f2b4:	4b04      	ldr	r3, [pc, #16]	; (800f2c8 <HAL_PCD_SuspendCallback+0x48>)
 800f2b6:	691b      	ldr	r3, [r3, #16]
 800f2b8:	4a03      	ldr	r2, [pc, #12]	; (800f2c8 <HAL_PCD_SuspendCallback+0x48>)
 800f2ba:	f043 0306 	orr.w	r3, r3, #6
 800f2be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f2c0:	bf00      	nop
 800f2c2:	3708      	adds	r7, #8
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	bd80      	pop	{r7, pc}
 800f2c8:	e000ed00 	.word	0xe000ed00

0800f2cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2cc:	b580      	push	{r7, lr}
 800f2ce:	b082      	sub	sp, #8
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f7fe fa45 	bl	800d76a <USBD_LL_Resume>
}
 800f2e0:	bf00      	nop
 800f2e2:	3708      	adds	r7, #8
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	bd80      	pop	{r7, pc}

0800f2e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2e8:	b580      	push	{r7, lr}
 800f2ea:	b082      	sub	sp, #8
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
 800f2f0:	460b      	mov	r3, r1
 800f2f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f2fa:	78fa      	ldrb	r2, [r7, #3]
 800f2fc:	4611      	mov	r1, r2
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7fe fa9d 	bl	800d83e <USBD_LL_IsoOUTIncomplete>
}
 800f304:	bf00      	nop
 800f306:	3708      	adds	r7, #8
 800f308:	46bd      	mov	sp, r7
 800f30a:	bd80      	pop	{r7, pc}

0800f30c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b082      	sub	sp, #8
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
 800f314:	460b      	mov	r3, r1
 800f316:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f31e:	78fa      	ldrb	r2, [r7, #3]
 800f320:	4611      	mov	r1, r2
 800f322:	4618      	mov	r0, r3
 800f324:	f7fe fa59 	bl	800d7da <USBD_LL_IsoINIncomplete>
}
 800f328:	bf00      	nop
 800f32a:	3708      	adds	r7, #8
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}

0800f330 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b082      	sub	sp, #8
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f33e:	4618      	mov	r0, r3
 800f340:	f7fe faaf 	bl	800d8a2 <USBD_LL_DevConnected>
}
 800f344:	bf00      	nop
 800f346:	3708      	adds	r7, #8
 800f348:	46bd      	mov	sp, r7
 800f34a:	bd80      	pop	{r7, pc}

0800f34c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b082      	sub	sp, #8
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7fe faac 	bl	800d8b8 <USBD_LL_DevDisconnected>
}
 800f360:	bf00      	nop
 800f362:	3708      	adds	r7, #8
 800f364:	46bd      	mov	sp, r7
 800f366:	bd80      	pop	{r7, pc}

0800f368 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b082      	sub	sp, #8
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	781b      	ldrb	r3, [r3, #0]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d13e      	bne.n	800f3f6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f378:	4a21      	ldr	r2, [pc, #132]	; (800f400 <USBD_LL_Init+0x98>)
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	4a1f      	ldr	r2, [pc, #124]	; (800f400 <USBD_LL_Init+0x98>)
 800f384:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f388:	4b1d      	ldr	r3, [pc, #116]	; (800f400 <USBD_LL_Init+0x98>)
 800f38a:	4a1e      	ldr	r2, [pc, #120]	; (800f404 <USBD_LL_Init+0x9c>)
 800f38c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800f38e:	4b1c      	ldr	r3, [pc, #112]	; (800f400 <USBD_LL_Init+0x98>)
 800f390:	2209      	movs	r2, #9
 800f392:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f394:	4b1a      	ldr	r3, [pc, #104]	; (800f400 <USBD_LL_Init+0x98>)
 800f396:	2202      	movs	r2, #2
 800f398:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f39a:	4b19      	ldr	r3, [pc, #100]	; (800f400 <USBD_LL_Init+0x98>)
 800f39c:	2200      	movs	r2, #0
 800f39e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f3a0:	4b17      	ldr	r3, [pc, #92]	; (800f400 <USBD_LL_Init+0x98>)
 800f3a2:	2202      	movs	r2, #2
 800f3a4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f3a6:	4b16      	ldr	r3, [pc, #88]	; (800f400 <USBD_LL_Init+0x98>)
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f3ac:	4b14      	ldr	r3, [pc, #80]	; (800f400 <USBD_LL_Init+0x98>)
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f3b2:	4b13      	ldr	r3, [pc, #76]	; (800f400 <USBD_LL_Init+0x98>)
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800f3b8:	4b11      	ldr	r3, [pc, #68]	; (800f400 <USBD_LL_Init+0x98>)
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f3be:	4b10      	ldr	r3, [pc, #64]	; (800f400 <USBD_LL_Init+0x98>)
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f3c4:	4b0e      	ldr	r3, [pc, #56]	; (800f400 <USBD_LL_Init+0x98>)
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f3ca:	480d      	ldr	r0, [pc, #52]	; (800f400 <USBD_LL_Init+0x98>)
 800f3cc:	f7f6 f9b5 	bl	800573a <HAL_PCD_Init>
 800f3d0:	4603      	mov	r3, r0
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d001      	beq.n	800f3da <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800f3d6:	f7f1 fc9b 	bl	8000d10 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f3da:	2180      	movs	r1, #128	; 0x80
 800f3dc:	4808      	ldr	r0, [pc, #32]	; (800f400 <USBD_LL_Init+0x98>)
 800f3de:	f7f7 fc24 	bl	8006c2a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f3e2:	2240      	movs	r2, #64	; 0x40
 800f3e4:	2100      	movs	r1, #0
 800f3e6:	4806      	ldr	r0, [pc, #24]	; (800f400 <USBD_LL_Init+0x98>)
 800f3e8:	f7f7 fbd8 	bl	8006b9c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f3ec:	2280      	movs	r2, #128	; 0x80
 800f3ee:	2101      	movs	r1, #1
 800f3f0:	4803      	ldr	r0, [pc, #12]	; (800f400 <USBD_LL_Init+0x98>)
 800f3f2:	f7f7 fbd3 	bl	8006b9c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800f3f6:	2300      	movs	r3, #0
}
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	3708      	adds	r7, #8
 800f3fc:	46bd      	mov	sp, r7
 800f3fe:	bd80      	pop	{r7, pc}
 800f400:	240019ac 	.word	0x240019ac
 800f404:	40080000 	.word	0x40080000

0800f408 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f408:	b580      	push	{r7, lr}
 800f40a:	b084      	sub	sp, #16
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f410:	2300      	movs	r3, #0
 800f412:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f414:	2300      	movs	r3, #0
 800f416:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f41e:	4618      	mov	r0, r3
 800f420:	f7f6 faaf 	bl	8005982 <HAL_PCD_Start>
 800f424:	4603      	mov	r3, r0
 800f426:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f428:	7bfb      	ldrb	r3, [r7, #15]
 800f42a:	4618      	mov	r0, r3
 800f42c:	f000 f942 	bl	800f6b4 <USBD_Get_USB_Status>
 800f430:	4603      	mov	r3, r0
 800f432:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f434:	7bbb      	ldrb	r3, [r7, #14]
}
 800f436:	4618      	mov	r0, r3
 800f438:	3710      	adds	r7, #16
 800f43a:	46bd      	mov	sp, r7
 800f43c:	bd80      	pop	{r7, pc}

0800f43e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f43e:	b580      	push	{r7, lr}
 800f440:	b084      	sub	sp, #16
 800f442:	af00      	add	r7, sp, #0
 800f444:	6078      	str	r0, [r7, #4]
 800f446:	4608      	mov	r0, r1
 800f448:	4611      	mov	r1, r2
 800f44a:	461a      	mov	r2, r3
 800f44c:	4603      	mov	r3, r0
 800f44e:	70fb      	strb	r3, [r7, #3]
 800f450:	460b      	mov	r3, r1
 800f452:	70bb      	strb	r3, [r7, #2]
 800f454:	4613      	mov	r3, r2
 800f456:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f458:	2300      	movs	r3, #0
 800f45a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f45c:	2300      	movs	r3, #0
 800f45e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800f466:	78bb      	ldrb	r3, [r7, #2]
 800f468:	883a      	ldrh	r2, [r7, #0]
 800f46a:	78f9      	ldrb	r1, [r7, #3]
 800f46c:	f7f6 ffaf 	bl	80063ce <HAL_PCD_EP_Open>
 800f470:	4603      	mov	r3, r0
 800f472:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f474:	7bfb      	ldrb	r3, [r7, #15]
 800f476:	4618      	mov	r0, r3
 800f478:	f000 f91c 	bl	800f6b4 <USBD_Get_USB_Status>
 800f47c:	4603      	mov	r3, r0
 800f47e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f480:	7bbb      	ldrb	r3, [r7, #14]
}
 800f482:	4618      	mov	r0, r3
 800f484:	3710      	adds	r7, #16
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}

0800f48a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f48a:	b580      	push	{r7, lr}
 800f48c:	b084      	sub	sp, #16
 800f48e:	af00      	add	r7, sp, #0
 800f490:	6078      	str	r0, [r7, #4]
 800f492:	460b      	mov	r3, r1
 800f494:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f496:	2300      	movs	r3, #0
 800f498:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f49a:	2300      	movs	r3, #0
 800f49c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f4a4:	78fa      	ldrb	r2, [r7, #3]
 800f4a6:	4611      	mov	r1, r2
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f7f6 fff8 	bl	800649e <HAL_PCD_EP_Close>
 800f4ae:	4603      	mov	r3, r0
 800f4b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4b2:	7bfb      	ldrb	r3, [r7, #15]
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f000 f8fd 	bl	800f6b4 <USBD_Get_USB_Status>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4be:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	3710      	adds	r7, #16
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}

0800f4c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b084      	sub	sp, #16
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4d8:	2300      	movs	r3, #0
 800f4da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f4e2:	78fa      	ldrb	r2, [r7, #3]
 800f4e4:	4611      	mov	r1, r2
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	f7f7 f8b2 	bl	8006650 <HAL_PCD_EP_SetStall>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4f0:	7bfb      	ldrb	r3, [r7, #15]
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f000 f8de 	bl	800f6b4 <USBD_Get_USB_Status>
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4fe:	4618      	mov	r0, r3
 800f500:	3710      	adds	r7, #16
 800f502:	46bd      	mov	sp, r7
 800f504:	bd80      	pop	{r7, pc}

0800f506 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f506:	b580      	push	{r7, lr}
 800f508:	b084      	sub	sp, #16
 800f50a:	af00      	add	r7, sp, #0
 800f50c:	6078      	str	r0, [r7, #4]
 800f50e:	460b      	mov	r3, r1
 800f510:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f512:	2300      	movs	r3, #0
 800f514:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f516:	2300      	movs	r3, #0
 800f518:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f520:	78fa      	ldrb	r2, [r7, #3]
 800f522:	4611      	mov	r1, r2
 800f524:	4618      	mov	r0, r3
 800f526:	f7f7 f8f7 	bl	8006718 <HAL_PCD_EP_ClrStall>
 800f52a:	4603      	mov	r3, r0
 800f52c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f52e:	7bfb      	ldrb	r3, [r7, #15]
 800f530:	4618      	mov	r0, r3
 800f532:	f000 f8bf 	bl	800f6b4 <USBD_Get_USB_Status>
 800f536:	4603      	mov	r3, r0
 800f538:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f53a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3710      	adds	r7, #16
 800f540:	46bd      	mov	sp, r7
 800f542:	bd80      	pop	{r7, pc}

0800f544 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f544:	b480      	push	{r7}
 800f546:	b085      	sub	sp, #20
 800f548:	af00      	add	r7, sp, #0
 800f54a:	6078      	str	r0, [r7, #4]
 800f54c:	460b      	mov	r3, r1
 800f54e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f556:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f558:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	da0b      	bge.n	800f578 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f560:	78fb      	ldrb	r3, [r7, #3]
 800f562:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f566:	68f9      	ldr	r1, [r7, #12]
 800f568:	4613      	mov	r3, r2
 800f56a:	00db      	lsls	r3, r3, #3
 800f56c:	4413      	add	r3, r2
 800f56e:	009b      	lsls	r3, r3, #2
 800f570:	440b      	add	r3, r1
 800f572:	333e      	adds	r3, #62	; 0x3e
 800f574:	781b      	ldrb	r3, [r3, #0]
 800f576:	e00b      	b.n	800f590 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f578:	78fb      	ldrb	r3, [r7, #3]
 800f57a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f57e:	68f9      	ldr	r1, [r7, #12]
 800f580:	4613      	mov	r3, r2
 800f582:	00db      	lsls	r3, r3, #3
 800f584:	4413      	add	r3, r2
 800f586:	009b      	lsls	r3, r3, #2
 800f588:	440b      	add	r3, r1
 800f58a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800f58e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f590:	4618      	mov	r0, r3
 800f592:	3714      	adds	r7, #20
 800f594:	46bd      	mov	sp, r7
 800f596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59a:	4770      	bx	lr

0800f59c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f59c:	b580      	push	{r7, lr}
 800f59e:	b084      	sub	sp, #16
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	6078      	str	r0, [r7, #4]
 800f5a4:	460b      	mov	r3, r1
 800f5a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5ac:	2300      	movs	r3, #0
 800f5ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f5b6:	78fa      	ldrb	r2, [r7, #3]
 800f5b8:	4611      	mov	r1, r2
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	f7f6 fee2 	bl	8006384 <HAL_PCD_SetAddress>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5c4:	7bfb      	ldrb	r3, [r7, #15]
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	f000 f874 	bl	800f6b4 <USBD_Get_USB_Status>
 800f5cc:	4603      	mov	r3, r0
 800f5ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5d2:	4618      	mov	r0, r3
 800f5d4:	3710      	adds	r7, #16
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	bd80      	pop	{r7, pc}

0800f5da <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f5da:	b580      	push	{r7, lr}
 800f5dc:	b086      	sub	sp, #24
 800f5de:	af00      	add	r7, sp, #0
 800f5e0:	60f8      	str	r0, [r7, #12]
 800f5e2:	607a      	str	r2, [r7, #4]
 800f5e4:	603b      	str	r3, [r7, #0]
 800f5e6:	460b      	mov	r3, r1
 800f5e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800f5f8:	7af9      	ldrb	r1, [r7, #11]
 800f5fa:	683b      	ldr	r3, [r7, #0]
 800f5fc:	687a      	ldr	r2, [r7, #4]
 800f5fe:	f7f6 ffec 	bl	80065da <HAL_PCD_EP_Transmit>
 800f602:	4603      	mov	r3, r0
 800f604:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f606:	7dfb      	ldrb	r3, [r7, #23]
 800f608:	4618      	mov	r0, r3
 800f60a:	f000 f853 	bl	800f6b4 <USBD_Get_USB_Status>
 800f60e:	4603      	mov	r3, r0
 800f610:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f612:	7dbb      	ldrb	r3, [r7, #22]
}
 800f614:	4618      	mov	r0, r3
 800f616:	3718      	adds	r7, #24
 800f618:	46bd      	mov	sp, r7
 800f61a:	bd80      	pop	{r7, pc}

0800f61c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b086      	sub	sp, #24
 800f620:	af00      	add	r7, sp, #0
 800f622:	60f8      	str	r0, [r7, #12]
 800f624:	607a      	str	r2, [r7, #4]
 800f626:	603b      	str	r3, [r7, #0]
 800f628:	460b      	mov	r3, r1
 800f62a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f62c:	2300      	movs	r3, #0
 800f62e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f630:	2300      	movs	r3, #0
 800f632:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800f63a:	7af9      	ldrb	r1, [r7, #11]
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	687a      	ldr	r2, [r7, #4]
 800f640:	f7f6 ff77 	bl	8006532 <HAL_PCD_EP_Receive>
 800f644:	4603      	mov	r3, r0
 800f646:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f648:	7dfb      	ldrb	r3, [r7, #23]
 800f64a:	4618      	mov	r0, r3
 800f64c:	f000 f832 	bl	800f6b4 <USBD_Get_USB_Status>
 800f650:	4603      	mov	r3, r0
 800f652:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f654:	7dbb      	ldrb	r3, [r7, #22]
}
 800f656:	4618      	mov	r0, r3
 800f658:	3718      	adds	r7, #24
 800f65a:	46bd      	mov	sp, r7
 800f65c:	bd80      	pop	{r7, pc}

0800f65e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f65e:	b580      	push	{r7, lr}
 800f660:	b082      	sub	sp, #8
 800f662:	af00      	add	r7, sp, #0
 800f664:	6078      	str	r0, [r7, #4]
 800f666:	460b      	mov	r3, r1
 800f668:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f670:	78fa      	ldrb	r2, [r7, #3]
 800f672:	4611      	mov	r1, r2
 800f674:	4618      	mov	r0, r3
 800f676:	f7f6 ff98 	bl	80065aa <HAL_PCD_EP_GetRxCount>
 800f67a:	4603      	mov	r3, r0
}
 800f67c:	4618      	mov	r0, r3
 800f67e:	3708      	adds	r7, #8
 800f680:	46bd      	mov	sp, r7
 800f682:	bd80      	pop	{r7, pc}

0800f684 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f684:	b480      	push	{r7}
 800f686:	b083      	sub	sp, #12
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f68c:	4b03      	ldr	r3, [pc, #12]	; (800f69c <USBD_static_malloc+0x18>)
}
 800f68e:	4618      	mov	r0, r3
 800f690:	370c      	adds	r7, #12
 800f692:	46bd      	mov	sp, r7
 800f694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f698:	4770      	bx	lr
 800f69a:	bf00      	nop
 800f69c:	24001eb8 	.word	0x24001eb8

0800f6a0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f6a0:	b480      	push	{r7}
 800f6a2:	b083      	sub	sp, #12
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800f6a8:	bf00      	nop
 800f6aa:	370c      	adds	r7, #12
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b2:	4770      	bx	lr

0800f6b4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f6b4:	b480      	push	{r7}
 800f6b6:	b085      	sub	sp, #20
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6be:	2300      	movs	r3, #0
 800f6c0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f6c2:	79fb      	ldrb	r3, [r7, #7]
 800f6c4:	2b03      	cmp	r3, #3
 800f6c6:	d817      	bhi.n	800f6f8 <USBD_Get_USB_Status+0x44>
 800f6c8:	a201      	add	r2, pc, #4	; (adr r2, 800f6d0 <USBD_Get_USB_Status+0x1c>)
 800f6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6ce:	bf00      	nop
 800f6d0:	0800f6e1 	.word	0x0800f6e1
 800f6d4:	0800f6e7 	.word	0x0800f6e7
 800f6d8:	0800f6ed 	.word	0x0800f6ed
 800f6dc:	0800f6f3 	.word	0x0800f6f3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	73fb      	strb	r3, [r7, #15]
    break;
 800f6e4:	e00b      	b.n	800f6fe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f6e6:	2303      	movs	r3, #3
 800f6e8:	73fb      	strb	r3, [r7, #15]
    break;
 800f6ea:	e008      	b.n	800f6fe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f6ec:	2301      	movs	r3, #1
 800f6ee:	73fb      	strb	r3, [r7, #15]
    break;
 800f6f0:	e005      	b.n	800f6fe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f6f2:	2303      	movs	r3, #3
 800f6f4:	73fb      	strb	r3, [r7, #15]
    break;
 800f6f6:	e002      	b.n	800f6fe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f6f8:	2303      	movs	r3, #3
 800f6fa:	73fb      	strb	r3, [r7, #15]
    break;
 800f6fc:	bf00      	nop
  }
  return usb_status;
 800f6fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800f700:	4618      	mov	r0, r3
 800f702:	3714      	adds	r7, #20
 800f704:	46bd      	mov	sp, r7
 800f706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70a:	4770      	bx	lr

0800f70c <arm_sin_f32>:
 800f70c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800f78c <arm_sin_f32+0x80>
 800f710:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f714:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f718:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800f71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f720:	d504      	bpl.n	800f72c <arm_sin_f32+0x20>
 800f722:	ee17 3a90 	vmov	r3, s15
 800f726:	3b01      	subs	r3, #1
 800f728:	ee07 3a90 	vmov	s15, r3
 800f72c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f730:	eddf 6a17 	vldr	s13, [pc, #92]	; 800f790 <arm_sin_f32+0x84>
 800f734:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f738:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f73c:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800f740:	ee17 3a10 	vmov	r3, s14
 800f744:	b29b      	uxth	r3, r3
 800f746:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f74a:	d21a      	bcs.n	800f782 <arm_sin_f32+0x76>
 800f74c:	ee07 3a10 	vmov	s14, r3
 800f750:	1c59      	adds	r1, r3, #1
 800f752:	eeb8 0a47 	vcvt.f32.u32	s0, s14
 800f756:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f75a:	4a0e      	ldr	r2, [pc, #56]	; (800f794 <arm_sin_f32+0x88>)
 800f75c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f760:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f764:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800f768:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f76c:	edd3 6a00 	vldr	s13, [r3]
 800f770:	ed92 7a00 	vldr	s14, [r2]
 800f774:	ee20 0a26 	vmul.f32	s0, s0, s13
 800f778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f77c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f780:	4770      	bx	lr
 800f782:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f786:	2101      	movs	r1, #1
 800f788:	2300      	movs	r3, #0
 800f78a:	e7e6      	b.n	800f75a <arm_sin_f32+0x4e>
 800f78c:	3e22f983 	.word	0x3e22f983
 800f790:	44000000 	.word	0x44000000
 800f794:	0801270c 	.word	0x0801270c

0800f798 <arm_cos_f32>:
 800f798:	eddf 7a21 	vldr	s15, [pc, #132]	; 800f820 <arm_cos_f32+0x88>
 800f79c:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 800f7a0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f7a4:	ee30 0a07 	vadd.f32	s0, s0, s14
 800f7a8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f7ac:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800f7b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7b4:	d504      	bpl.n	800f7c0 <arm_cos_f32+0x28>
 800f7b6:	ee17 3a90 	vmov	r3, s15
 800f7ba:	3b01      	subs	r3, #1
 800f7bc:	ee07 3a90 	vmov	s15, r3
 800f7c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f7c4:	eddf 6a17 	vldr	s13, [pc, #92]	; 800f824 <arm_cos_f32+0x8c>
 800f7c8:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f7cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f7d0:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800f7d4:	ee17 3a10 	vmov	r3, s14
 800f7d8:	b29b      	uxth	r3, r3
 800f7da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f7de:	d21a      	bcs.n	800f816 <arm_cos_f32+0x7e>
 800f7e0:	ee07 3a10 	vmov	s14, r3
 800f7e4:	1c59      	adds	r1, r3, #1
 800f7e6:	eeb8 0a47 	vcvt.f32.u32	s0, s14
 800f7ea:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f7ee:	4a0e      	ldr	r2, [pc, #56]	; (800f828 <arm_cos_f32+0x90>)
 800f7f0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f7f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f7f8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800f7fc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f800:	edd3 6a00 	vldr	s13, [r3]
 800f804:	ed92 7a00 	vldr	s14, [r2]
 800f808:	ee20 0a26 	vmul.f32	s0, s0, s13
 800f80c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f810:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f814:	4770      	bx	lr
 800f816:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f81a:	2101      	movs	r1, #1
 800f81c:	2300      	movs	r3, #0
 800f81e:	e7e6      	b.n	800f7ee <arm_cos_f32+0x56>
 800f820:	3e22f983 	.word	0x3e22f983
 800f824:	44000000 	.word	0x44000000
 800f828:	0801270c 	.word	0x0801270c

0800f82c <malloc>:
 800f82c:	4b02      	ldr	r3, [pc, #8]	; (800f838 <malloc+0xc>)
 800f82e:	4601      	mov	r1, r0
 800f830:	6818      	ldr	r0, [r3, #0]
 800f832:	f000 b823 	b.w	800f87c <_malloc_r>
 800f836:	bf00      	nop
 800f838:	2400015c 	.word	0x2400015c

0800f83c <sbrk_aligned>:
 800f83c:	b570      	push	{r4, r5, r6, lr}
 800f83e:	4e0e      	ldr	r6, [pc, #56]	; (800f878 <sbrk_aligned+0x3c>)
 800f840:	460c      	mov	r4, r1
 800f842:	6831      	ldr	r1, [r6, #0]
 800f844:	4605      	mov	r5, r0
 800f846:	b911      	cbnz	r1, 800f84e <sbrk_aligned+0x12>
 800f848:	f000 fe46 	bl	80104d8 <_sbrk_r>
 800f84c:	6030      	str	r0, [r6, #0]
 800f84e:	4621      	mov	r1, r4
 800f850:	4628      	mov	r0, r5
 800f852:	f000 fe41 	bl	80104d8 <_sbrk_r>
 800f856:	1c43      	adds	r3, r0, #1
 800f858:	d00a      	beq.n	800f870 <sbrk_aligned+0x34>
 800f85a:	1cc4      	adds	r4, r0, #3
 800f85c:	f024 0403 	bic.w	r4, r4, #3
 800f860:	42a0      	cmp	r0, r4
 800f862:	d007      	beq.n	800f874 <sbrk_aligned+0x38>
 800f864:	1a21      	subs	r1, r4, r0
 800f866:	4628      	mov	r0, r5
 800f868:	f000 fe36 	bl	80104d8 <_sbrk_r>
 800f86c:	3001      	adds	r0, #1
 800f86e:	d101      	bne.n	800f874 <sbrk_aligned+0x38>
 800f870:	f04f 34ff 	mov.w	r4, #4294967295
 800f874:	4620      	mov	r0, r4
 800f876:	bd70      	pop	{r4, r5, r6, pc}
 800f878:	240020dc 	.word	0x240020dc

0800f87c <_malloc_r>:
 800f87c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f880:	1ccd      	adds	r5, r1, #3
 800f882:	f025 0503 	bic.w	r5, r5, #3
 800f886:	3508      	adds	r5, #8
 800f888:	2d0c      	cmp	r5, #12
 800f88a:	bf38      	it	cc
 800f88c:	250c      	movcc	r5, #12
 800f88e:	2d00      	cmp	r5, #0
 800f890:	4607      	mov	r7, r0
 800f892:	db01      	blt.n	800f898 <_malloc_r+0x1c>
 800f894:	42a9      	cmp	r1, r5
 800f896:	d905      	bls.n	800f8a4 <_malloc_r+0x28>
 800f898:	230c      	movs	r3, #12
 800f89a:	603b      	str	r3, [r7, #0]
 800f89c:	2600      	movs	r6, #0
 800f89e:	4630      	mov	r0, r6
 800f8a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f978 <_malloc_r+0xfc>
 800f8a8:	f000 f868 	bl	800f97c <__malloc_lock>
 800f8ac:	f8d8 3000 	ldr.w	r3, [r8]
 800f8b0:	461c      	mov	r4, r3
 800f8b2:	bb5c      	cbnz	r4, 800f90c <_malloc_r+0x90>
 800f8b4:	4629      	mov	r1, r5
 800f8b6:	4638      	mov	r0, r7
 800f8b8:	f7ff ffc0 	bl	800f83c <sbrk_aligned>
 800f8bc:	1c43      	adds	r3, r0, #1
 800f8be:	4604      	mov	r4, r0
 800f8c0:	d155      	bne.n	800f96e <_malloc_r+0xf2>
 800f8c2:	f8d8 4000 	ldr.w	r4, [r8]
 800f8c6:	4626      	mov	r6, r4
 800f8c8:	2e00      	cmp	r6, #0
 800f8ca:	d145      	bne.n	800f958 <_malloc_r+0xdc>
 800f8cc:	2c00      	cmp	r4, #0
 800f8ce:	d048      	beq.n	800f962 <_malloc_r+0xe6>
 800f8d0:	6823      	ldr	r3, [r4, #0]
 800f8d2:	4631      	mov	r1, r6
 800f8d4:	4638      	mov	r0, r7
 800f8d6:	eb04 0903 	add.w	r9, r4, r3
 800f8da:	f000 fdfd 	bl	80104d8 <_sbrk_r>
 800f8de:	4581      	cmp	r9, r0
 800f8e0:	d13f      	bne.n	800f962 <_malloc_r+0xe6>
 800f8e2:	6821      	ldr	r1, [r4, #0]
 800f8e4:	1a6d      	subs	r5, r5, r1
 800f8e6:	4629      	mov	r1, r5
 800f8e8:	4638      	mov	r0, r7
 800f8ea:	f7ff ffa7 	bl	800f83c <sbrk_aligned>
 800f8ee:	3001      	adds	r0, #1
 800f8f0:	d037      	beq.n	800f962 <_malloc_r+0xe6>
 800f8f2:	6823      	ldr	r3, [r4, #0]
 800f8f4:	442b      	add	r3, r5
 800f8f6:	6023      	str	r3, [r4, #0]
 800f8f8:	f8d8 3000 	ldr.w	r3, [r8]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d038      	beq.n	800f972 <_malloc_r+0xf6>
 800f900:	685a      	ldr	r2, [r3, #4]
 800f902:	42a2      	cmp	r2, r4
 800f904:	d12b      	bne.n	800f95e <_malloc_r+0xe2>
 800f906:	2200      	movs	r2, #0
 800f908:	605a      	str	r2, [r3, #4]
 800f90a:	e00f      	b.n	800f92c <_malloc_r+0xb0>
 800f90c:	6822      	ldr	r2, [r4, #0]
 800f90e:	1b52      	subs	r2, r2, r5
 800f910:	d41f      	bmi.n	800f952 <_malloc_r+0xd6>
 800f912:	2a0b      	cmp	r2, #11
 800f914:	d917      	bls.n	800f946 <_malloc_r+0xca>
 800f916:	1961      	adds	r1, r4, r5
 800f918:	42a3      	cmp	r3, r4
 800f91a:	6025      	str	r5, [r4, #0]
 800f91c:	bf18      	it	ne
 800f91e:	6059      	strne	r1, [r3, #4]
 800f920:	6863      	ldr	r3, [r4, #4]
 800f922:	bf08      	it	eq
 800f924:	f8c8 1000 	streq.w	r1, [r8]
 800f928:	5162      	str	r2, [r4, r5]
 800f92a:	604b      	str	r3, [r1, #4]
 800f92c:	4638      	mov	r0, r7
 800f92e:	f104 060b 	add.w	r6, r4, #11
 800f932:	f000 f829 	bl	800f988 <__malloc_unlock>
 800f936:	f026 0607 	bic.w	r6, r6, #7
 800f93a:	1d23      	adds	r3, r4, #4
 800f93c:	1af2      	subs	r2, r6, r3
 800f93e:	d0ae      	beq.n	800f89e <_malloc_r+0x22>
 800f940:	1b9b      	subs	r3, r3, r6
 800f942:	50a3      	str	r3, [r4, r2]
 800f944:	e7ab      	b.n	800f89e <_malloc_r+0x22>
 800f946:	42a3      	cmp	r3, r4
 800f948:	6862      	ldr	r2, [r4, #4]
 800f94a:	d1dd      	bne.n	800f908 <_malloc_r+0x8c>
 800f94c:	f8c8 2000 	str.w	r2, [r8]
 800f950:	e7ec      	b.n	800f92c <_malloc_r+0xb0>
 800f952:	4623      	mov	r3, r4
 800f954:	6864      	ldr	r4, [r4, #4]
 800f956:	e7ac      	b.n	800f8b2 <_malloc_r+0x36>
 800f958:	4634      	mov	r4, r6
 800f95a:	6876      	ldr	r6, [r6, #4]
 800f95c:	e7b4      	b.n	800f8c8 <_malloc_r+0x4c>
 800f95e:	4613      	mov	r3, r2
 800f960:	e7cc      	b.n	800f8fc <_malloc_r+0x80>
 800f962:	230c      	movs	r3, #12
 800f964:	603b      	str	r3, [r7, #0]
 800f966:	4638      	mov	r0, r7
 800f968:	f000 f80e 	bl	800f988 <__malloc_unlock>
 800f96c:	e797      	b.n	800f89e <_malloc_r+0x22>
 800f96e:	6025      	str	r5, [r4, #0]
 800f970:	e7dc      	b.n	800f92c <_malloc_r+0xb0>
 800f972:	605b      	str	r3, [r3, #4]
 800f974:	deff      	udf	#255	; 0xff
 800f976:	bf00      	nop
 800f978:	240020d8 	.word	0x240020d8

0800f97c <__malloc_lock>:
 800f97c:	4801      	ldr	r0, [pc, #4]	; (800f984 <__malloc_lock+0x8>)
 800f97e:	f000 bdf8 	b.w	8010572 <__retarget_lock_acquire_recursive>
 800f982:	bf00      	nop
 800f984:	24002220 	.word	0x24002220

0800f988 <__malloc_unlock>:
 800f988:	4801      	ldr	r0, [pc, #4]	; (800f990 <__malloc_unlock+0x8>)
 800f98a:	f000 bdf3 	b.w	8010574 <__retarget_lock_release_recursive>
 800f98e:	bf00      	nop
 800f990:	24002220 	.word	0x24002220

0800f994 <__cvt>:
 800f994:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f996:	ed2d 8b02 	vpush	{d8}
 800f99a:	eeb0 8b40 	vmov.f64	d8, d0
 800f99e:	b085      	sub	sp, #20
 800f9a0:	4617      	mov	r7, r2
 800f9a2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f9a4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f9a6:	ee18 2a90 	vmov	r2, s17
 800f9aa:	f025 0520 	bic.w	r5, r5, #32
 800f9ae:	2a00      	cmp	r2, #0
 800f9b0:	bfb6      	itet	lt
 800f9b2:	222d      	movlt	r2, #45	; 0x2d
 800f9b4:	2200      	movge	r2, #0
 800f9b6:	eeb1 8b40 	vneglt.f64	d8, d0
 800f9ba:	2d46      	cmp	r5, #70	; 0x46
 800f9bc:	460c      	mov	r4, r1
 800f9be:	701a      	strb	r2, [r3, #0]
 800f9c0:	d004      	beq.n	800f9cc <__cvt+0x38>
 800f9c2:	2d45      	cmp	r5, #69	; 0x45
 800f9c4:	d100      	bne.n	800f9c8 <__cvt+0x34>
 800f9c6:	3401      	adds	r4, #1
 800f9c8:	2102      	movs	r1, #2
 800f9ca:	e000      	b.n	800f9ce <__cvt+0x3a>
 800f9cc:	2103      	movs	r1, #3
 800f9ce:	ab03      	add	r3, sp, #12
 800f9d0:	9301      	str	r3, [sp, #4]
 800f9d2:	ab02      	add	r3, sp, #8
 800f9d4:	9300      	str	r3, [sp, #0]
 800f9d6:	4622      	mov	r2, r4
 800f9d8:	4633      	mov	r3, r6
 800f9da:	eeb0 0b48 	vmov.f64	d0, d8
 800f9de:	f000 fe53 	bl	8010688 <_dtoa_r>
 800f9e2:	2d47      	cmp	r5, #71	; 0x47
 800f9e4:	d101      	bne.n	800f9ea <__cvt+0x56>
 800f9e6:	07fb      	lsls	r3, r7, #31
 800f9e8:	d51a      	bpl.n	800fa20 <__cvt+0x8c>
 800f9ea:	2d46      	cmp	r5, #70	; 0x46
 800f9ec:	eb00 0204 	add.w	r2, r0, r4
 800f9f0:	d10c      	bne.n	800fa0c <__cvt+0x78>
 800f9f2:	7803      	ldrb	r3, [r0, #0]
 800f9f4:	2b30      	cmp	r3, #48	; 0x30
 800f9f6:	d107      	bne.n	800fa08 <__cvt+0x74>
 800f9f8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f9fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa00:	bf1c      	itt	ne
 800fa02:	f1c4 0401 	rsbne	r4, r4, #1
 800fa06:	6034      	strne	r4, [r6, #0]
 800fa08:	6833      	ldr	r3, [r6, #0]
 800fa0a:	441a      	add	r2, r3
 800fa0c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800fa10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa14:	bf08      	it	eq
 800fa16:	9203      	streq	r2, [sp, #12]
 800fa18:	2130      	movs	r1, #48	; 0x30
 800fa1a:	9b03      	ldr	r3, [sp, #12]
 800fa1c:	4293      	cmp	r3, r2
 800fa1e:	d307      	bcc.n	800fa30 <__cvt+0x9c>
 800fa20:	9b03      	ldr	r3, [sp, #12]
 800fa22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fa24:	1a1b      	subs	r3, r3, r0
 800fa26:	6013      	str	r3, [r2, #0]
 800fa28:	b005      	add	sp, #20
 800fa2a:	ecbd 8b02 	vpop	{d8}
 800fa2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa30:	1c5c      	adds	r4, r3, #1
 800fa32:	9403      	str	r4, [sp, #12]
 800fa34:	7019      	strb	r1, [r3, #0]
 800fa36:	e7f0      	b.n	800fa1a <__cvt+0x86>

0800fa38 <__exponent>:
 800fa38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	2900      	cmp	r1, #0
 800fa3e:	bfb8      	it	lt
 800fa40:	4249      	neglt	r1, r1
 800fa42:	f803 2b02 	strb.w	r2, [r3], #2
 800fa46:	bfb4      	ite	lt
 800fa48:	222d      	movlt	r2, #45	; 0x2d
 800fa4a:	222b      	movge	r2, #43	; 0x2b
 800fa4c:	2909      	cmp	r1, #9
 800fa4e:	7042      	strb	r2, [r0, #1]
 800fa50:	dd2a      	ble.n	800faa8 <__exponent+0x70>
 800fa52:	f10d 0207 	add.w	r2, sp, #7
 800fa56:	4617      	mov	r7, r2
 800fa58:	260a      	movs	r6, #10
 800fa5a:	4694      	mov	ip, r2
 800fa5c:	fb91 f5f6 	sdiv	r5, r1, r6
 800fa60:	fb06 1415 	mls	r4, r6, r5, r1
 800fa64:	3430      	adds	r4, #48	; 0x30
 800fa66:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800fa6a:	460c      	mov	r4, r1
 800fa6c:	2c63      	cmp	r4, #99	; 0x63
 800fa6e:	f102 32ff 	add.w	r2, r2, #4294967295
 800fa72:	4629      	mov	r1, r5
 800fa74:	dcf1      	bgt.n	800fa5a <__exponent+0x22>
 800fa76:	3130      	adds	r1, #48	; 0x30
 800fa78:	f1ac 0402 	sub.w	r4, ip, #2
 800fa7c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800fa80:	1c41      	adds	r1, r0, #1
 800fa82:	4622      	mov	r2, r4
 800fa84:	42ba      	cmp	r2, r7
 800fa86:	d30a      	bcc.n	800fa9e <__exponent+0x66>
 800fa88:	f10d 0209 	add.w	r2, sp, #9
 800fa8c:	eba2 020c 	sub.w	r2, r2, ip
 800fa90:	42bc      	cmp	r4, r7
 800fa92:	bf88      	it	hi
 800fa94:	2200      	movhi	r2, #0
 800fa96:	4413      	add	r3, r2
 800fa98:	1a18      	subs	r0, r3, r0
 800fa9a:	b003      	add	sp, #12
 800fa9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa9e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800faa2:	f801 5f01 	strb.w	r5, [r1, #1]!
 800faa6:	e7ed      	b.n	800fa84 <__exponent+0x4c>
 800faa8:	2330      	movs	r3, #48	; 0x30
 800faaa:	3130      	adds	r1, #48	; 0x30
 800faac:	7083      	strb	r3, [r0, #2]
 800faae:	70c1      	strb	r1, [r0, #3]
 800fab0:	1d03      	adds	r3, r0, #4
 800fab2:	e7f1      	b.n	800fa98 <__exponent+0x60>
 800fab4:	0000      	movs	r0, r0
	...

0800fab8 <_printf_float>:
 800fab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fabc:	b08b      	sub	sp, #44	; 0x2c
 800fabe:	460c      	mov	r4, r1
 800fac0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800fac4:	4616      	mov	r6, r2
 800fac6:	461f      	mov	r7, r3
 800fac8:	4605      	mov	r5, r0
 800faca:	f000 fccd 	bl	8010468 <_localeconv_r>
 800face:	f8d0 b000 	ldr.w	fp, [r0]
 800fad2:	4658      	mov	r0, fp
 800fad4:	f7f0 fc54 	bl	8000380 <strlen>
 800fad8:	2300      	movs	r3, #0
 800fada:	9308      	str	r3, [sp, #32]
 800fadc:	f8d8 3000 	ldr.w	r3, [r8]
 800fae0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800fae4:	6822      	ldr	r2, [r4, #0]
 800fae6:	3307      	adds	r3, #7
 800fae8:	f023 0307 	bic.w	r3, r3, #7
 800faec:	f103 0108 	add.w	r1, r3, #8
 800faf0:	f8c8 1000 	str.w	r1, [r8]
 800faf4:	ed93 0b00 	vldr	d0, [r3]
 800faf8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800fd58 <_printf_float+0x2a0>
 800fafc:	eeb0 7bc0 	vabs.f64	d7, d0
 800fb00:	eeb4 7b46 	vcmp.f64	d7, d6
 800fb04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb08:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800fb0c:	4682      	mov	sl, r0
 800fb0e:	dd24      	ble.n	800fb5a <_printf_float+0xa2>
 800fb10:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800fb14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb18:	d502      	bpl.n	800fb20 <_printf_float+0x68>
 800fb1a:	232d      	movs	r3, #45	; 0x2d
 800fb1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb20:	498f      	ldr	r1, [pc, #572]	; (800fd60 <_printf_float+0x2a8>)
 800fb22:	4b90      	ldr	r3, [pc, #576]	; (800fd64 <_printf_float+0x2ac>)
 800fb24:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800fb28:	bf94      	ite	ls
 800fb2a:	4688      	movls	r8, r1
 800fb2c:	4698      	movhi	r8, r3
 800fb2e:	2303      	movs	r3, #3
 800fb30:	6123      	str	r3, [r4, #16]
 800fb32:	f022 0204 	bic.w	r2, r2, #4
 800fb36:	2300      	movs	r3, #0
 800fb38:	6022      	str	r2, [r4, #0]
 800fb3a:	9304      	str	r3, [sp, #16]
 800fb3c:	9700      	str	r7, [sp, #0]
 800fb3e:	4633      	mov	r3, r6
 800fb40:	aa09      	add	r2, sp, #36	; 0x24
 800fb42:	4621      	mov	r1, r4
 800fb44:	4628      	mov	r0, r5
 800fb46:	f000 f9d1 	bl	800feec <_printf_common>
 800fb4a:	3001      	adds	r0, #1
 800fb4c:	f040 808a 	bne.w	800fc64 <_printf_float+0x1ac>
 800fb50:	f04f 30ff 	mov.w	r0, #4294967295
 800fb54:	b00b      	add	sp, #44	; 0x2c
 800fb56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb5a:	eeb4 0b40 	vcmp.f64	d0, d0
 800fb5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb62:	d709      	bvc.n	800fb78 <_printf_float+0xc0>
 800fb64:	ee10 3a90 	vmov	r3, s1
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	bfbc      	itt	lt
 800fb6c:	232d      	movlt	r3, #45	; 0x2d
 800fb6e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800fb72:	497d      	ldr	r1, [pc, #500]	; (800fd68 <_printf_float+0x2b0>)
 800fb74:	4b7d      	ldr	r3, [pc, #500]	; (800fd6c <_printf_float+0x2b4>)
 800fb76:	e7d5      	b.n	800fb24 <_printf_float+0x6c>
 800fb78:	6863      	ldr	r3, [r4, #4]
 800fb7a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800fb7e:	9104      	str	r1, [sp, #16]
 800fb80:	1c59      	adds	r1, r3, #1
 800fb82:	d13c      	bne.n	800fbfe <_printf_float+0x146>
 800fb84:	2306      	movs	r3, #6
 800fb86:	6063      	str	r3, [r4, #4]
 800fb88:	2300      	movs	r3, #0
 800fb8a:	9303      	str	r3, [sp, #12]
 800fb8c:	ab08      	add	r3, sp, #32
 800fb8e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800fb92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fb96:	ab07      	add	r3, sp, #28
 800fb98:	6861      	ldr	r1, [r4, #4]
 800fb9a:	9300      	str	r3, [sp, #0]
 800fb9c:	6022      	str	r2, [r4, #0]
 800fb9e:	f10d 031b 	add.w	r3, sp, #27
 800fba2:	4628      	mov	r0, r5
 800fba4:	f7ff fef6 	bl	800f994 <__cvt>
 800fba8:	9b04      	ldr	r3, [sp, #16]
 800fbaa:	9907      	ldr	r1, [sp, #28]
 800fbac:	2b47      	cmp	r3, #71	; 0x47
 800fbae:	4680      	mov	r8, r0
 800fbb0:	d108      	bne.n	800fbc4 <_printf_float+0x10c>
 800fbb2:	1cc8      	adds	r0, r1, #3
 800fbb4:	db02      	blt.n	800fbbc <_printf_float+0x104>
 800fbb6:	6863      	ldr	r3, [r4, #4]
 800fbb8:	4299      	cmp	r1, r3
 800fbba:	dd41      	ble.n	800fc40 <_printf_float+0x188>
 800fbbc:	f1a9 0902 	sub.w	r9, r9, #2
 800fbc0:	fa5f f989 	uxtb.w	r9, r9
 800fbc4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800fbc8:	d820      	bhi.n	800fc0c <_printf_float+0x154>
 800fbca:	3901      	subs	r1, #1
 800fbcc:	464a      	mov	r2, r9
 800fbce:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fbd2:	9107      	str	r1, [sp, #28]
 800fbd4:	f7ff ff30 	bl	800fa38 <__exponent>
 800fbd8:	9a08      	ldr	r2, [sp, #32]
 800fbda:	9004      	str	r0, [sp, #16]
 800fbdc:	1813      	adds	r3, r2, r0
 800fbde:	2a01      	cmp	r2, #1
 800fbe0:	6123      	str	r3, [r4, #16]
 800fbe2:	dc02      	bgt.n	800fbea <_printf_float+0x132>
 800fbe4:	6822      	ldr	r2, [r4, #0]
 800fbe6:	07d2      	lsls	r2, r2, #31
 800fbe8:	d501      	bpl.n	800fbee <_printf_float+0x136>
 800fbea:	3301      	adds	r3, #1
 800fbec:	6123      	str	r3, [r4, #16]
 800fbee:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d0a2      	beq.n	800fb3c <_printf_float+0x84>
 800fbf6:	232d      	movs	r3, #45	; 0x2d
 800fbf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fbfc:	e79e      	b.n	800fb3c <_printf_float+0x84>
 800fbfe:	9904      	ldr	r1, [sp, #16]
 800fc00:	2947      	cmp	r1, #71	; 0x47
 800fc02:	d1c1      	bne.n	800fb88 <_printf_float+0xd0>
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d1bf      	bne.n	800fb88 <_printf_float+0xd0>
 800fc08:	2301      	movs	r3, #1
 800fc0a:	e7bc      	b.n	800fb86 <_printf_float+0xce>
 800fc0c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800fc10:	d118      	bne.n	800fc44 <_printf_float+0x18c>
 800fc12:	2900      	cmp	r1, #0
 800fc14:	6863      	ldr	r3, [r4, #4]
 800fc16:	dd0b      	ble.n	800fc30 <_printf_float+0x178>
 800fc18:	6121      	str	r1, [r4, #16]
 800fc1a:	b913      	cbnz	r3, 800fc22 <_printf_float+0x16a>
 800fc1c:	6822      	ldr	r2, [r4, #0]
 800fc1e:	07d0      	lsls	r0, r2, #31
 800fc20:	d502      	bpl.n	800fc28 <_printf_float+0x170>
 800fc22:	3301      	adds	r3, #1
 800fc24:	440b      	add	r3, r1
 800fc26:	6123      	str	r3, [r4, #16]
 800fc28:	2300      	movs	r3, #0
 800fc2a:	65a1      	str	r1, [r4, #88]	; 0x58
 800fc2c:	9304      	str	r3, [sp, #16]
 800fc2e:	e7de      	b.n	800fbee <_printf_float+0x136>
 800fc30:	b913      	cbnz	r3, 800fc38 <_printf_float+0x180>
 800fc32:	6822      	ldr	r2, [r4, #0]
 800fc34:	07d2      	lsls	r2, r2, #31
 800fc36:	d501      	bpl.n	800fc3c <_printf_float+0x184>
 800fc38:	3302      	adds	r3, #2
 800fc3a:	e7f4      	b.n	800fc26 <_printf_float+0x16e>
 800fc3c:	2301      	movs	r3, #1
 800fc3e:	e7f2      	b.n	800fc26 <_printf_float+0x16e>
 800fc40:	f04f 0967 	mov.w	r9, #103	; 0x67
 800fc44:	9b08      	ldr	r3, [sp, #32]
 800fc46:	4299      	cmp	r1, r3
 800fc48:	db05      	blt.n	800fc56 <_printf_float+0x19e>
 800fc4a:	6823      	ldr	r3, [r4, #0]
 800fc4c:	6121      	str	r1, [r4, #16]
 800fc4e:	07d8      	lsls	r0, r3, #31
 800fc50:	d5ea      	bpl.n	800fc28 <_printf_float+0x170>
 800fc52:	1c4b      	adds	r3, r1, #1
 800fc54:	e7e7      	b.n	800fc26 <_printf_float+0x16e>
 800fc56:	2900      	cmp	r1, #0
 800fc58:	bfd4      	ite	le
 800fc5a:	f1c1 0202 	rsble	r2, r1, #2
 800fc5e:	2201      	movgt	r2, #1
 800fc60:	4413      	add	r3, r2
 800fc62:	e7e0      	b.n	800fc26 <_printf_float+0x16e>
 800fc64:	6823      	ldr	r3, [r4, #0]
 800fc66:	055a      	lsls	r2, r3, #21
 800fc68:	d407      	bmi.n	800fc7a <_printf_float+0x1c2>
 800fc6a:	6923      	ldr	r3, [r4, #16]
 800fc6c:	4642      	mov	r2, r8
 800fc6e:	4631      	mov	r1, r6
 800fc70:	4628      	mov	r0, r5
 800fc72:	47b8      	blx	r7
 800fc74:	3001      	adds	r0, #1
 800fc76:	d12a      	bne.n	800fcce <_printf_float+0x216>
 800fc78:	e76a      	b.n	800fb50 <_printf_float+0x98>
 800fc7a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800fc7e:	f240 80e0 	bls.w	800fe42 <_printf_float+0x38a>
 800fc82:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800fc86:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fc8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc8e:	d133      	bne.n	800fcf8 <_printf_float+0x240>
 800fc90:	4a37      	ldr	r2, [pc, #220]	; (800fd70 <_printf_float+0x2b8>)
 800fc92:	2301      	movs	r3, #1
 800fc94:	4631      	mov	r1, r6
 800fc96:	4628      	mov	r0, r5
 800fc98:	47b8      	blx	r7
 800fc9a:	3001      	adds	r0, #1
 800fc9c:	f43f af58 	beq.w	800fb50 <_printf_float+0x98>
 800fca0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800fca4:	429a      	cmp	r2, r3
 800fca6:	db02      	blt.n	800fcae <_printf_float+0x1f6>
 800fca8:	6823      	ldr	r3, [r4, #0]
 800fcaa:	07d8      	lsls	r0, r3, #31
 800fcac:	d50f      	bpl.n	800fcce <_printf_float+0x216>
 800fcae:	4653      	mov	r3, sl
 800fcb0:	465a      	mov	r2, fp
 800fcb2:	4631      	mov	r1, r6
 800fcb4:	4628      	mov	r0, r5
 800fcb6:	47b8      	blx	r7
 800fcb8:	3001      	adds	r0, #1
 800fcba:	f43f af49 	beq.w	800fb50 <_printf_float+0x98>
 800fcbe:	f04f 0800 	mov.w	r8, #0
 800fcc2:	f104 091a 	add.w	r9, r4, #26
 800fcc6:	9b08      	ldr	r3, [sp, #32]
 800fcc8:	3b01      	subs	r3, #1
 800fcca:	4543      	cmp	r3, r8
 800fccc:	dc09      	bgt.n	800fce2 <_printf_float+0x22a>
 800fcce:	6823      	ldr	r3, [r4, #0]
 800fcd0:	079b      	lsls	r3, r3, #30
 800fcd2:	f100 8106 	bmi.w	800fee2 <_printf_float+0x42a>
 800fcd6:	68e0      	ldr	r0, [r4, #12]
 800fcd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcda:	4298      	cmp	r0, r3
 800fcdc:	bfb8      	it	lt
 800fcde:	4618      	movlt	r0, r3
 800fce0:	e738      	b.n	800fb54 <_printf_float+0x9c>
 800fce2:	2301      	movs	r3, #1
 800fce4:	464a      	mov	r2, r9
 800fce6:	4631      	mov	r1, r6
 800fce8:	4628      	mov	r0, r5
 800fcea:	47b8      	blx	r7
 800fcec:	3001      	adds	r0, #1
 800fcee:	f43f af2f 	beq.w	800fb50 <_printf_float+0x98>
 800fcf2:	f108 0801 	add.w	r8, r8, #1
 800fcf6:	e7e6      	b.n	800fcc6 <_printf_float+0x20e>
 800fcf8:	9b07      	ldr	r3, [sp, #28]
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	dc3a      	bgt.n	800fd74 <_printf_float+0x2bc>
 800fcfe:	4a1c      	ldr	r2, [pc, #112]	; (800fd70 <_printf_float+0x2b8>)
 800fd00:	2301      	movs	r3, #1
 800fd02:	4631      	mov	r1, r6
 800fd04:	4628      	mov	r0, r5
 800fd06:	47b8      	blx	r7
 800fd08:	3001      	adds	r0, #1
 800fd0a:	f43f af21 	beq.w	800fb50 <_printf_float+0x98>
 800fd0e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800fd12:	4313      	orrs	r3, r2
 800fd14:	d102      	bne.n	800fd1c <_printf_float+0x264>
 800fd16:	6823      	ldr	r3, [r4, #0]
 800fd18:	07d9      	lsls	r1, r3, #31
 800fd1a:	d5d8      	bpl.n	800fcce <_printf_float+0x216>
 800fd1c:	4653      	mov	r3, sl
 800fd1e:	465a      	mov	r2, fp
 800fd20:	4631      	mov	r1, r6
 800fd22:	4628      	mov	r0, r5
 800fd24:	47b8      	blx	r7
 800fd26:	3001      	adds	r0, #1
 800fd28:	f43f af12 	beq.w	800fb50 <_printf_float+0x98>
 800fd2c:	f04f 0900 	mov.w	r9, #0
 800fd30:	f104 0a1a 	add.w	sl, r4, #26
 800fd34:	9b07      	ldr	r3, [sp, #28]
 800fd36:	425b      	negs	r3, r3
 800fd38:	454b      	cmp	r3, r9
 800fd3a:	dc01      	bgt.n	800fd40 <_printf_float+0x288>
 800fd3c:	9b08      	ldr	r3, [sp, #32]
 800fd3e:	e795      	b.n	800fc6c <_printf_float+0x1b4>
 800fd40:	2301      	movs	r3, #1
 800fd42:	4652      	mov	r2, sl
 800fd44:	4631      	mov	r1, r6
 800fd46:	4628      	mov	r0, r5
 800fd48:	47b8      	blx	r7
 800fd4a:	3001      	adds	r0, #1
 800fd4c:	f43f af00 	beq.w	800fb50 <_printf_float+0x98>
 800fd50:	f109 0901 	add.w	r9, r9, #1
 800fd54:	e7ee      	b.n	800fd34 <_printf_float+0x27c>
 800fd56:	bf00      	nop
 800fd58:	ffffffff 	.word	0xffffffff
 800fd5c:	7fefffff 	.word	0x7fefffff
 800fd60:	08012f10 	.word	0x08012f10
 800fd64:	08012f14 	.word	0x08012f14
 800fd68:	08012f18 	.word	0x08012f18
 800fd6c:	08012f1c 	.word	0x08012f1c
 800fd70:	08012f20 	.word	0x08012f20
 800fd74:	9a08      	ldr	r2, [sp, #32]
 800fd76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fd78:	429a      	cmp	r2, r3
 800fd7a:	bfa8      	it	ge
 800fd7c:	461a      	movge	r2, r3
 800fd7e:	2a00      	cmp	r2, #0
 800fd80:	4691      	mov	r9, r2
 800fd82:	dc38      	bgt.n	800fdf6 <_printf_float+0x33e>
 800fd84:	2300      	movs	r3, #0
 800fd86:	9305      	str	r3, [sp, #20]
 800fd88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fd8c:	f104 021a 	add.w	r2, r4, #26
 800fd90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fd92:	9905      	ldr	r1, [sp, #20]
 800fd94:	9304      	str	r3, [sp, #16]
 800fd96:	eba3 0309 	sub.w	r3, r3, r9
 800fd9a:	428b      	cmp	r3, r1
 800fd9c:	dc33      	bgt.n	800fe06 <_printf_float+0x34e>
 800fd9e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800fda2:	429a      	cmp	r2, r3
 800fda4:	db3c      	blt.n	800fe20 <_printf_float+0x368>
 800fda6:	6823      	ldr	r3, [r4, #0]
 800fda8:	07da      	lsls	r2, r3, #31
 800fdaa:	d439      	bmi.n	800fe20 <_printf_float+0x368>
 800fdac:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800fdb0:	eba2 0903 	sub.w	r9, r2, r3
 800fdb4:	9b04      	ldr	r3, [sp, #16]
 800fdb6:	1ad2      	subs	r2, r2, r3
 800fdb8:	4591      	cmp	r9, r2
 800fdba:	bfa8      	it	ge
 800fdbc:	4691      	movge	r9, r2
 800fdbe:	f1b9 0f00 	cmp.w	r9, #0
 800fdc2:	dc35      	bgt.n	800fe30 <_printf_float+0x378>
 800fdc4:	f04f 0800 	mov.w	r8, #0
 800fdc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fdcc:	f104 0a1a 	add.w	sl, r4, #26
 800fdd0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800fdd4:	1a9b      	subs	r3, r3, r2
 800fdd6:	eba3 0309 	sub.w	r3, r3, r9
 800fdda:	4543      	cmp	r3, r8
 800fddc:	f77f af77 	ble.w	800fcce <_printf_float+0x216>
 800fde0:	2301      	movs	r3, #1
 800fde2:	4652      	mov	r2, sl
 800fde4:	4631      	mov	r1, r6
 800fde6:	4628      	mov	r0, r5
 800fde8:	47b8      	blx	r7
 800fdea:	3001      	adds	r0, #1
 800fdec:	f43f aeb0 	beq.w	800fb50 <_printf_float+0x98>
 800fdf0:	f108 0801 	add.w	r8, r8, #1
 800fdf4:	e7ec      	b.n	800fdd0 <_printf_float+0x318>
 800fdf6:	4613      	mov	r3, r2
 800fdf8:	4631      	mov	r1, r6
 800fdfa:	4642      	mov	r2, r8
 800fdfc:	4628      	mov	r0, r5
 800fdfe:	47b8      	blx	r7
 800fe00:	3001      	adds	r0, #1
 800fe02:	d1bf      	bne.n	800fd84 <_printf_float+0x2cc>
 800fe04:	e6a4      	b.n	800fb50 <_printf_float+0x98>
 800fe06:	2301      	movs	r3, #1
 800fe08:	4631      	mov	r1, r6
 800fe0a:	4628      	mov	r0, r5
 800fe0c:	9204      	str	r2, [sp, #16]
 800fe0e:	47b8      	blx	r7
 800fe10:	3001      	adds	r0, #1
 800fe12:	f43f ae9d 	beq.w	800fb50 <_printf_float+0x98>
 800fe16:	9b05      	ldr	r3, [sp, #20]
 800fe18:	9a04      	ldr	r2, [sp, #16]
 800fe1a:	3301      	adds	r3, #1
 800fe1c:	9305      	str	r3, [sp, #20]
 800fe1e:	e7b7      	b.n	800fd90 <_printf_float+0x2d8>
 800fe20:	4653      	mov	r3, sl
 800fe22:	465a      	mov	r2, fp
 800fe24:	4631      	mov	r1, r6
 800fe26:	4628      	mov	r0, r5
 800fe28:	47b8      	blx	r7
 800fe2a:	3001      	adds	r0, #1
 800fe2c:	d1be      	bne.n	800fdac <_printf_float+0x2f4>
 800fe2e:	e68f      	b.n	800fb50 <_printf_float+0x98>
 800fe30:	9a04      	ldr	r2, [sp, #16]
 800fe32:	464b      	mov	r3, r9
 800fe34:	4442      	add	r2, r8
 800fe36:	4631      	mov	r1, r6
 800fe38:	4628      	mov	r0, r5
 800fe3a:	47b8      	blx	r7
 800fe3c:	3001      	adds	r0, #1
 800fe3e:	d1c1      	bne.n	800fdc4 <_printf_float+0x30c>
 800fe40:	e686      	b.n	800fb50 <_printf_float+0x98>
 800fe42:	9a08      	ldr	r2, [sp, #32]
 800fe44:	2a01      	cmp	r2, #1
 800fe46:	dc01      	bgt.n	800fe4c <_printf_float+0x394>
 800fe48:	07db      	lsls	r3, r3, #31
 800fe4a:	d537      	bpl.n	800febc <_printf_float+0x404>
 800fe4c:	2301      	movs	r3, #1
 800fe4e:	4642      	mov	r2, r8
 800fe50:	4631      	mov	r1, r6
 800fe52:	4628      	mov	r0, r5
 800fe54:	47b8      	blx	r7
 800fe56:	3001      	adds	r0, #1
 800fe58:	f43f ae7a 	beq.w	800fb50 <_printf_float+0x98>
 800fe5c:	4653      	mov	r3, sl
 800fe5e:	465a      	mov	r2, fp
 800fe60:	4631      	mov	r1, r6
 800fe62:	4628      	mov	r0, r5
 800fe64:	47b8      	blx	r7
 800fe66:	3001      	adds	r0, #1
 800fe68:	f43f ae72 	beq.w	800fb50 <_printf_float+0x98>
 800fe6c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800fe70:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fe74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe78:	9b08      	ldr	r3, [sp, #32]
 800fe7a:	d01a      	beq.n	800feb2 <_printf_float+0x3fa>
 800fe7c:	3b01      	subs	r3, #1
 800fe7e:	f108 0201 	add.w	r2, r8, #1
 800fe82:	4631      	mov	r1, r6
 800fe84:	4628      	mov	r0, r5
 800fe86:	47b8      	blx	r7
 800fe88:	3001      	adds	r0, #1
 800fe8a:	d10e      	bne.n	800feaa <_printf_float+0x3f2>
 800fe8c:	e660      	b.n	800fb50 <_printf_float+0x98>
 800fe8e:	2301      	movs	r3, #1
 800fe90:	464a      	mov	r2, r9
 800fe92:	4631      	mov	r1, r6
 800fe94:	4628      	mov	r0, r5
 800fe96:	47b8      	blx	r7
 800fe98:	3001      	adds	r0, #1
 800fe9a:	f43f ae59 	beq.w	800fb50 <_printf_float+0x98>
 800fe9e:	f108 0801 	add.w	r8, r8, #1
 800fea2:	9b08      	ldr	r3, [sp, #32]
 800fea4:	3b01      	subs	r3, #1
 800fea6:	4543      	cmp	r3, r8
 800fea8:	dcf1      	bgt.n	800fe8e <_printf_float+0x3d6>
 800feaa:	9b04      	ldr	r3, [sp, #16]
 800feac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800feb0:	e6dd      	b.n	800fc6e <_printf_float+0x1b6>
 800feb2:	f04f 0800 	mov.w	r8, #0
 800feb6:	f104 091a 	add.w	r9, r4, #26
 800feba:	e7f2      	b.n	800fea2 <_printf_float+0x3ea>
 800febc:	2301      	movs	r3, #1
 800febe:	4642      	mov	r2, r8
 800fec0:	e7df      	b.n	800fe82 <_printf_float+0x3ca>
 800fec2:	2301      	movs	r3, #1
 800fec4:	464a      	mov	r2, r9
 800fec6:	4631      	mov	r1, r6
 800fec8:	4628      	mov	r0, r5
 800feca:	47b8      	blx	r7
 800fecc:	3001      	adds	r0, #1
 800fece:	f43f ae3f 	beq.w	800fb50 <_printf_float+0x98>
 800fed2:	f108 0801 	add.w	r8, r8, #1
 800fed6:	68e3      	ldr	r3, [r4, #12]
 800fed8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800feda:	1a5b      	subs	r3, r3, r1
 800fedc:	4543      	cmp	r3, r8
 800fede:	dcf0      	bgt.n	800fec2 <_printf_float+0x40a>
 800fee0:	e6f9      	b.n	800fcd6 <_printf_float+0x21e>
 800fee2:	f04f 0800 	mov.w	r8, #0
 800fee6:	f104 0919 	add.w	r9, r4, #25
 800feea:	e7f4      	b.n	800fed6 <_printf_float+0x41e>

0800feec <_printf_common>:
 800feec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fef0:	4616      	mov	r6, r2
 800fef2:	4699      	mov	r9, r3
 800fef4:	688a      	ldr	r2, [r1, #8]
 800fef6:	690b      	ldr	r3, [r1, #16]
 800fef8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fefc:	4293      	cmp	r3, r2
 800fefe:	bfb8      	it	lt
 800ff00:	4613      	movlt	r3, r2
 800ff02:	6033      	str	r3, [r6, #0]
 800ff04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ff08:	4607      	mov	r7, r0
 800ff0a:	460c      	mov	r4, r1
 800ff0c:	b10a      	cbz	r2, 800ff12 <_printf_common+0x26>
 800ff0e:	3301      	adds	r3, #1
 800ff10:	6033      	str	r3, [r6, #0]
 800ff12:	6823      	ldr	r3, [r4, #0]
 800ff14:	0699      	lsls	r1, r3, #26
 800ff16:	bf42      	ittt	mi
 800ff18:	6833      	ldrmi	r3, [r6, #0]
 800ff1a:	3302      	addmi	r3, #2
 800ff1c:	6033      	strmi	r3, [r6, #0]
 800ff1e:	6825      	ldr	r5, [r4, #0]
 800ff20:	f015 0506 	ands.w	r5, r5, #6
 800ff24:	d106      	bne.n	800ff34 <_printf_common+0x48>
 800ff26:	f104 0a19 	add.w	sl, r4, #25
 800ff2a:	68e3      	ldr	r3, [r4, #12]
 800ff2c:	6832      	ldr	r2, [r6, #0]
 800ff2e:	1a9b      	subs	r3, r3, r2
 800ff30:	42ab      	cmp	r3, r5
 800ff32:	dc26      	bgt.n	800ff82 <_printf_common+0x96>
 800ff34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ff38:	1e13      	subs	r3, r2, #0
 800ff3a:	6822      	ldr	r2, [r4, #0]
 800ff3c:	bf18      	it	ne
 800ff3e:	2301      	movne	r3, #1
 800ff40:	0692      	lsls	r2, r2, #26
 800ff42:	d42b      	bmi.n	800ff9c <_printf_common+0xb0>
 800ff44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ff48:	4649      	mov	r1, r9
 800ff4a:	4638      	mov	r0, r7
 800ff4c:	47c0      	blx	r8
 800ff4e:	3001      	adds	r0, #1
 800ff50:	d01e      	beq.n	800ff90 <_printf_common+0xa4>
 800ff52:	6823      	ldr	r3, [r4, #0]
 800ff54:	6922      	ldr	r2, [r4, #16]
 800ff56:	f003 0306 	and.w	r3, r3, #6
 800ff5a:	2b04      	cmp	r3, #4
 800ff5c:	bf02      	ittt	eq
 800ff5e:	68e5      	ldreq	r5, [r4, #12]
 800ff60:	6833      	ldreq	r3, [r6, #0]
 800ff62:	1aed      	subeq	r5, r5, r3
 800ff64:	68a3      	ldr	r3, [r4, #8]
 800ff66:	bf0c      	ite	eq
 800ff68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ff6c:	2500      	movne	r5, #0
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	bfc4      	itt	gt
 800ff72:	1a9b      	subgt	r3, r3, r2
 800ff74:	18ed      	addgt	r5, r5, r3
 800ff76:	2600      	movs	r6, #0
 800ff78:	341a      	adds	r4, #26
 800ff7a:	42b5      	cmp	r5, r6
 800ff7c:	d11a      	bne.n	800ffb4 <_printf_common+0xc8>
 800ff7e:	2000      	movs	r0, #0
 800ff80:	e008      	b.n	800ff94 <_printf_common+0xa8>
 800ff82:	2301      	movs	r3, #1
 800ff84:	4652      	mov	r2, sl
 800ff86:	4649      	mov	r1, r9
 800ff88:	4638      	mov	r0, r7
 800ff8a:	47c0      	blx	r8
 800ff8c:	3001      	adds	r0, #1
 800ff8e:	d103      	bne.n	800ff98 <_printf_common+0xac>
 800ff90:	f04f 30ff 	mov.w	r0, #4294967295
 800ff94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff98:	3501      	adds	r5, #1
 800ff9a:	e7c6      	b.n	800ff2a <_printf_common+0x3e>
 800ff9c:	18e1      	adds	r1, r4, r3
 800ff9e:	1c5a      	adds	r2, r3, #1
 800ffa0:	2030      	movs	r0, #48	; 0x30
 800ffa2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ffa6:	4422      	add	r2, r4
 800ffa8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ffac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ffb0:	3302      	adds	r3, #2
 800ffb2:	e7c7      	b.n	800ff44 <_printf_common+0x58>
 800ffb4:	2301      	movs	r3, #1
 800ffb6:	4622      	mov	r2, r4
 800ffb8:	4649      	mov	r1, r9
 800ffba:	4638      	mov	r0, r7
 800ffbc:	47c0      	blx	r8
 800ffbe:	3001      	adds	r0, #1
 800ffc0:	d0e6      	beq.n	800ff90 <_printf_common+0xa4>
 800ffc2:	3601      	adds	r6, #1
 800ffc4:	e7d9      	b.n	800ff7a <_printf_common+0x8e>
	...

0800ffc8 <_printf_i>:
 800ffc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ffcc:	7e0f      	ldrb	r7, [r1, #24]
 800ffce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ffd0:	2f78      	cmp	r7, #120	; 0x78
 800ffd2:	4691      	mov	r9, r2
 800ffd4:	4680      	mov	r8, r0
 800ffd6:	460c      	mov	r4, r1
 800ffd8:	469a      	mov	sl, r3
 800ffda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ffde:	d807      	bhi.n	800fff0 <_printf_i+0x28>
 800ffe0:	2f62      	cmp	r7, #98	; 0x62
 800ffe2:	d80a      	bhi.n	800fffa <_printf_i+0x32>
 800ffe4:	2f00      	cmp	r7, #0
 800ffe6:	f000 80d4 	beq.w	8010192 <_printf_i+0x1ca>
 800ffea:	2f58      	cmp	r7, #88	; 0x58
 800ffec:	f000 80c0 	beq.w	8010170 <_printf_i+0x1a8>
 800fff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fff4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fff8:	e03a      	b.n	8010070 <_printf_i+0xa8>
 800fffa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fffe:	2b15      	cmp	r3, #21
 8010000:	d8f6      	bhi.n	800fff0 <_printf_i+0x28>
 8010002:	a101      	add	r1, pc, #4	; (adr r1, 8010008 <_printf_i+0x40>)
 8010004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010008:	08010061 	.word	0x08010061
 801000c:	08010075 	.word	0x08010075
 8010010:	0800fff1 	.word	0x0800fff1
 8010014:	0800fff1 	.word	0x0800fff1
 8010018:	0800fff1 	.word	0x0800fff1
 801001c:	0800fff1 	.word	0x0800fff1
 8010020:	08010075 	.word	0x08010075
 8010024:	0800fff1 	.word	0x0800fff1
 8010028:	0800fff1 	.word	0x0800fff1
 801002c:	0800fff1 	.word	0x0800fff1
 8010030:	0800fff1 	.word	0x0800fff1
 8010034:	08010179 	.word	0x08010179
 8010038:	080100a1 	.word	0x080100a1
 801003c:	08010133 	.word	0x08010133
 8010040:	0800fff1 	.word	0x0800fff1
 8010044:	0800fff1 	.word	0x0800fff1
 8010048:	0801019b 	.word	0x0801019b
 801004c:	0800fff1 	.word	0x0800fff1
 8010050:	080100a1 	.word	0x080100a1
 8010054:	0800fff1 	.word	0x0800fff1
 8010058:	0800fff1 	.word	0x0800fff1
 801005c:	0801013b 	.word	0x0801013b
 8010060:	682b      	ldr	r3, [r5, #0]
 8010062:	1d1a      	adds	r2, r3, #4
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	602a      	str	r2, [r5, #0]
 8010068:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801006c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010070:	2301      	movs	r3, #1
 8010072:	e09f      	b.n	80101b4 <_printf_i+0x1ec>
 8010074:	6820      	ldr	r0, [r4, #0]
 8010076:	682b      	ldr	r3, [r5, #0]
 8010078:	0607      	lsls	r7, r0, #24
 801007a:	f103 0104 	add.w	r1, r3, #4
 801007e:	6029      	str	r1, [r5, #0]
 8010080:	d501      	bpl.n	8010086 <_printf_i+0xbe>
 8010082:	681e      	ldr	r6, [r3, #0]
 8010084:	e003      	b.n	801008e <_printf_i+0xc6>
 8010086:	0646      	lsls	r6, r0, #25
 8010088:	d5fb      	bpl.n	8010082 <_printf_i+0xba>
 801008a:	f9b3 6000 	ldrsh.w	r6, [r3]
 801008e:	2e00      	cmp	r6, #0
 8010090:	da03      	bge.n	801009a <_printf_i+0xd2>
 8010092:	232d      	movs	r3, #45	; 0x2d
 8010094:	4276      	negs	r6, r6
 8010096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801009a:	485a      	ldr	r0, [pc, #360]	; (8010204 <_printf_i+0x23c>)
 801009c:	230a      	movs	r3, #10
 801009e:	e012      	b.n	80100c6 <_printf_i+0xfe>
 80100a0:	682b      	ldr	r3, [r5, #0]
 80100a2:	6820      	ldr	r0, [r4, #0]
 80100a4:	1d19      	adds	r1, r3, #4
 80100a6:	6029      	str	r1, [r5, #0]
 80100a8:	0605      	lsls	r5, r0, #24
 80100aa:	d501      	bpl.n	80100b0 <_printf_i+0xe8>
 80100ac:	681e      	ldr	r6, [r3, #0]
 80100ae:	e002      	b.n	80100b6 <_printf_i+0xee>
 80100b0:	0641      	lsls	r1, r0, #25
 80100b2:	d5fb      	bpl.n	80100ac <_printf_i+0xe4>
 80100b4:	881e      	ldrh	r6, [r3, #0]
 80100b6:	4853      	ldr	r0, [pc, #332]	; (8010204 <_printf_i+0x23c>)
 80100b8:	2f6f      	cmp	r7, #111	; 0x6f
 80100ba:	bf0c      	ite	eq
 80100bc:	2308      	moveq	r3, #8
 80100be:	230a      	movne	r3, #10
 80100c0:	2100      	movs	r1, #0
 80100c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80100c6:	6865      	ldr	r5, [r4, #4]
 80100c8:	60a5      	str	r5, [r4, #8]
 80100ca:	2d00      	cmp	r5, #0
 80100cc:	bfa2      	ittt	ge
 80100ce:	6821      	ldrge	r1, [r4, #0]
 80100d0:	f021 0104 	bicge.w	r1, r1, #4
 80100d4:	6021      	strge	r1, [r4, #0]
 80100d6:	b90e      	cbnz	r6, 80100dc <_printf_i+0x114>
 80100d8:	2d00      	cmp	r5, #0
 80100da:	d04b      	beq.n	8010174 <_printf_i+0x1ac>
 80100dc:	4615      	mov	r5, r2
 80100de:	fbb6 f1f3 	udiv	r1, r6, r3
 80100e2:	fb03 6711 	mls	r7, r3, r1, r6
 80100e6:	5dc7      	ldrb	r7, [r0, r7]
 80100e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80100ec:	4637      	mov	r7, r6
 80100ee:	42bb      	cmp	r3, r7
 80100f0:	460e      	mov	r6, r1
 80100f2:	d9f4      	bls.n	80100de <_printf_i+0x116>
 80100f4:	2b08      	cmp	r3, #8
 80100f6:	d10b      	bne.n	8010110 <_printf_i+0x148>
 80100f8:	6823      	ldr	r3, [r4, #0]
 80100fa:	07de      	lsls	r6, r3, #31
 80100fc:	d508      	bpl.n	8010110 <_printf_i+0x148>
 80100fe:	6923      	ldr	r3, [r4, #16]
 8010100:	6861      	ldr	r1, [r4, #4]
 8010102:	4299      	cmp	r1, r3
 8010104:	bfde      	ittt	le
 8010106:	2330      	movle	r3, #48	; 0x30
 8010108:	f805 3c01 	strble.w	r3, [r5, #-1]
 801010c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010110:	1b52      	subs	r2, r2, r5
 8010112:	6122      	str	r2, [r4, #16]
 8010114:	f8cd a000 	str.w	sl, [sp]
 8010118:	464b      	mov	r3, r9
 801011a:	aa03      	add	r2, sp, #12
 801011c:	4621      	mov	r1, r4
 801011e:	4640      	mov	r0, r8
 8010120:	f7ff fee4 	bl	800feec <_printf_common>
 8010124:	3001      	adds	r0, #1
 8010126:	d14a      	bne.n	80101be <_printf_i+0x1f6>
 8010128:	f04f 30ff 	mov.w	r0, #4294967295
 801012c:	b004      	add	sp, #16
 801012e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010132:	6823      	ldr	r3, [r4, #0]
 8010134:	f043 0320 	orr.w	r3, r3, #32
 8010138:	6023      	str	r3, [r4, #0]
 801013a:	4833      	ldr	r0, [pc, #204]	; (8010208 <_printf_i+0x240>)
 801013c:	2778      	movs	r7, #120	; 0x78
 801013e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010142:	6823      	ldr	r3, [r4, #0]
 8010144:	6829      	ldr	r1, [r5, #0]
 8010146:	061f      	lsls	r7, r3, #24
 8010148:	f851 6b04 	ldr.w	r6, [r1], #4
 801014c:	d402      	bmi.n	8010154 <_printf_i+0x18c>
 801014e:	065f      	lsls	r7, r3, #25
 8010150:	bf48      	it	mi
 8010152:	b2b6      	uxthmi	r6, r6
 8010154:	07df      	lsls	r7, r3, #31
 8010156:	bf48      	it	mi
 8010158:	f043 0320 	orrmi.w	r3, r3, #32
 801015c:	6029      	str	r1, [r5, #0]
 801015e:	bf48      	it	mi
 8010160:	6023      	strmi	r3, [r4, #0]
 8010162:	b91e      	cbnz	r6, 801016c <_printf_i+0x1a4>
 8010164:	6823      	ldr	r3, [r4, #0]
 8010166:	f023 0320 	bic.w	r3, r3, #32
 801016a:	6023      	str	r3, [r4, #0]
 801016c:	2310      	movs	r3, #16
 801016e:	e7a7      	b.n	80100c0 <_printf_i+0xf8>
 8010170:	4824      	ldr	r0, [pc, #144]	; (8010204 <_printf_i+0x23c>)
 8010172:	e7e4      	b.n	801013e <_printf_i+0x176>
 8010174:	4615      	mov	r5, r2
 8010176:	e7bd      	b.n	80100f4 <_printf_i+0x12c>
 8010178:	682b      	ldr	r3, [r5, #0]
 801017a:	6826      	ldr	r6, [r4, #0]
 801017c:	6961      	ldr	r1, [r4, #20]
 801017e:	1d18      	adds	r0, r3, #4
 8010180:	6028      	str	r0, [r5, #0]
 8010182:	0635      	lsls	r5, r6, #24
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	d501      	bpl.n	801018c <_printf_i+0x1c4>
 8010188:	6019      	str	r1, [r3, #0]
 801018a:	e002      	b.n	8010192 <_printf_i+0x1ca>
 801018c:	0670      	lsls	r0, r6, #25
 801018e:	d5fb      	bpl.n	8010188 <_printf_i+0x1c0>
 8010190:	8019      	strh	r1, [r3, #0]
 8010192:	2300      	movs	r3, #0
 8010194:	6123      	str	r3, [r4, #16]
 8010196:	4615      	mov	r5, r2
 8010198:	e7bc      	b.n	8010114 <_printf_i+0x14c>
 801019a:	682b      	ldr	r3, [r5, #0]
 801019c:	1d1a      	adds	r2, r3, #4
 801019e:	602a      	str	r2, [r5, #0]
 80101a0:	681d      	ldr	r5, [r3, #0]
 80101a2:	6862      	ldr	r2, [r4, #4]
 80101a4:	2100      	movs	r1, #0
 80101a6:	4628      	mov	r0, r5
 80101a8:	f7f0 f89a 	bl	80002e0 <memchr>
 80101ac:	b108      	cbz	r0, 80101b2 <_printf_i+0x1ea>
 80101ae:	1b40      	subs	r0, r0, r5
 80101b0:	6060      	str	r0, [r4, #4]
 80101b2:	6863      	ldr	r3, [r4, #4]
 80101b4:	6123      	str	r3, [r4, #16]
 80101b6:	2300      	movs	r3, #0
 80101b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80101bc:	e7aa      	b.n	8010114 <_printf_i+0x14c>
 80101be:	6923      	ldr	r3, [r4, #16]
 80101c0:	462a      	mov	r2, r5
 80101c2:	4649      	mov	r1, r9
 80101c4:	4640      	mov	r0, r8
 80101c6:	47d0      	blx	sl
 80101c8:	3001      	adds	r0, #1
 80101ca:	d0ad      	beq.n	8010128 <_printf_i+0x160>
 80101cc:	6823      	ldr	r3, [r4, #0]
 80101ce:	079b      	lsls	r3, r3, #30
 80101d0:	d413      	bmi.n	80101fa <_printf_i+0x232>
 80101d2:	68e0      	ldr	r0, [r4, #12]
 80101d4:	9b03      	ldr	r3, [sp, #12]
 80101d6:	4298      	cmp	r0, r3
 80101d8:	bfb8      	it	lt
 80101da:	4618      	movlt	r0, r3
 80101dc:	e7a6      	b.n	801012c <_printf_i+0x164>
 80101de:	2301      	movs	r3, #1
 80101e0:	4632      	mov	r2, r6
 80101e2:	4649      	mov	r1, r9
 80101e4:	4640      	mov	r0, r8
 80101e6:	47d0      	blx	sl
 80101e8:	3001      	adds	r0, #1
 80101ea:	d09d      	beq.n	8010128 <_printf_i+0x160>
 80101ec:	3501      	adds	r5, #1
 80101ee:	68e3      	ldr	r3, [r4, #12]
 80101f0:	9903      	ldr	r1, [sp, #12]
 80101f2:	1a5b      	subs	r3, r3, r1
 80101f4:	42ab      	cmp	r3, r5
 80101f6:	dcf2      	bgt.n	80101de <_printf_i+0x216>
 80101f8:	e7eb      	b.n	80101d2 <_printf_i+0x20a>
 80101fa:	2500      	movs	r5, #0
 80101fc:	f104 0619 	add.w	r6, r4, #25
 8010200:	e7f5      	b.n	80101ee <_printf_i+0x226>
 8010202:	bf00      	nop
 8010204:	08012f22 	.word	0x08012f22
 8010208:	08012f33 	.word	0x08012f33

0801020c <std>:
 801020c:	2300      	movs	r3, #0
 801020e:	b510      	push	{r4, lr}
 8010210:	4604      	mov	r4, r0
 8010212:	e9c0 3300 	strd	r3, r3, [r0]
 8010216:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801021a:	6083      	str	r3, [r0, #8]
 801021c:	8181      	strh	r1, [r0, #12]
 801021e:	6643      	str	r3, [r0, #100]	; 0x64
 8010220:	81c2      	strh	r2, [r0, #14]
 8010222:	6183      	str	r3, [r0, #24]
 8010224:	4619      	mov	r1, r3
 8010226:	2208      	movs	r2, #8
 8010228:	305c      	adds	r0, #92	; 0x5c
 801022a:	f000 f914 	bl	8010456 <memset>
 801022e:	4b0d      	ldr	r3, [pc, #52]	; (8010264 <std+0x58>)
 8010230:	6263      	str	r3, [r4, #36]	; 0x24
 8010232:	4b0d      	ldr	r3, [pc, #52]	; (8010268 <std+0x5c>)
 8010234:	62a3      	str	r3, [r4, #40]	; 0x28
 8010236:	4b0d      	ldr	r3, [pc, #52]	; (801026c <std+0x60>)
 8010238:	62e3      	str	r3, [r4, #44]	; 0x2c
 801023a:	4b0d      	ldr	r3, [pc, #52]	; (8010270 <std+0x64>)
 801023c:	6323      	str	r3, [r4, #48]	; 0x30
 801023e:	4b0d      	ldr	r3, [pc, #52]	; (8010274 <std+0x68>)
 8010240:	6224      	str	r4, [r4, #32]
 8010242:	429c      	cmp	r4, r3
 8010244:	d006      	beq.n	8010254 <std+0x48>
 8010246:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801024a:	4294      	cmp	r4, r2
 801024c:	d002      	beq.n	8010254 <std+0x48>
 801024e:	33d0      	adds	r3, #208	; 0xd0
 8010250:	429c      	cmp	r4, r3
 8010252:	d105      	bne.n	8010260 <std+0x54>
 8010254:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801025c:	f000 b988 	b.w	8010570 <__retarget_lock_init_recursive>
 8010260:	bd10      	pop	{r4, pc}
 8010262:	bf00      	nop
 8010264:	080103d1 	.word	0x080103d1
 8010268:	080103f3 	.word	0x080103f3
 801026c:	0801042b 	.word	0x0801042b
 8010270:	0801044f 	.word	0x0801044f
 8010274:	240020e0 	.word	0x240020e0

08010278 <stdio_exit_handler>:
 8010278:	4a02      	ldr	r2, [pc, #8]	; (8010284 <stdio_exit_handler+0xc>)
 801027a:	4903      	ldr	r1, [pc, #12]	; (8010288 <stdio_exit_handler+0x10>)
 801027c:	4803      	ldr	r0, [pc, #12]	; (801028c <stdio_exit_handler+0x14>)
 801027e:	f000 b869 	b.w	8010354 <_fwalk_sglue>
 8010282:	bf00      	nop
 8010284:	24000104 	.word	0x24000104
 8010288:	08011cad 	.word	0x08011cad
 801028c:	24000110 	.word	0x24000110

08010290 <cleanup_stdio>:
 8010290:	6841      	ldr	r1, [r0, #4]
 8010292:	4b0c      	ldr	r3, [pc, #48]	; (80102c4 <cleanup_stdio+0x34>)
 8010294:	4299      	cmp	r1, r3
 8010296:	b510      	push	{r4, lr}
 8010298:	4604      	mov	r4, r0
 801029a:	d001      	beq.n	80102a0 <cleanup_stdio+0x10>
 801029c:	f001 fd06 	bl	8011cac <_fflush_r>
 80102a0:	68a1      	ldr	r1, [r4, #8]
 80102a2:	4b09      	ldr	r3, [pc, #36]	; (80102c8 <cleanup_stdio+0x38>)
 80102a4:	4299      	cmp	r1, r3
 80102a6:	d002      	beq.n	80102ae <cleanup_stdio+0x1e>
 80102a8:	4620      	mov	r0, r4
 80102aa:	f001 fcff 	bl	8011cac <_fflush_r>
 80102ae:	68e1      	ldr	r1, [r4, #12]
 80102b0:	4b06      	ldr	r3, [pc, #24]	; (80102cc <cleanup_stdio+0x3c>)
 80102b2:	4299      	cmp	r1, r3
 80102b4:	d004      	beq.n	80102c0 <cleanup_stdio+0x30>
 80102b6:	4620      	mov	r0, r4
 80102b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102bc:	f001 bcf6 	b.w	8011cac <_fflush_r>
 80102c0:	bd10      	pop	{r4, pc}
 80102c2:	bf00      	nop
 80102c4:	240020e0 	.word	0x240020e0
 80102c8:	24002148 	.word	0x24002148
 80102cc:	240021b0 	.word	0x240021b0

080102d0 <global_stdio_init.part.0>:
 80102d0:	b510      	push	{r4, lr}
 80102d2:	4b0b      	ldr	r3, [pc, #44]	; (8010300 <global_stdio_init.part.0+0x30>)
 80102d4:	4c0b      	ldr	r4, [pc, #44]	; (8010304 <global_stdio_init.part.0+0x34>)
 80102d6:	4a0c      	ldr	r2, [pc, #48]	; (8010308 <global_stdio_init.part.0+0x38>)
 80102d8:	601a      	str	r2, [r3, #0]
 80102da:	4620      	mov	r0, r4
 80102dc:	2200      	movs	r2, #0
 80102de:	2104      	movs	r1, #4
 80102e0:	f7ff ff94 	bl	801020c <std>
 80102e4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80102e8:	2201      	movs	r2, #1
 80102ea:	2109      	movs	r1, #9
 80102ec:	f7ff ff8e 	bl	801020c <std>
 80102f0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80102f4:	2202      	movs	r2, #2
 80102f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102fa:	2112      	movs	r1, #18
 80102fc:	f7ff bf86 	b.w	801020c <std>
 8010300:	24002218 	.word	0x24002218
 8010304:	240020e0 	.word	0x240020e0
 8010308:	08010279 	.word	0x08010279

0801030c <__sfp_lock_acquire>:
 801030c:	4801      	ldr	r0, [pc, #4]	; (8010314 <__sfp_lock_acquire+0x8>)
 801030e:	f000 b930 	b.w	8010572 <__retarget_lock_acquire_recursive>
 8010312:	bf00      	nop
 8010314:	24002221 	.word	0x24002221

08010318 <__sfp_lock_release>:
 8010318:	4801      	ldr	r0, [pc, #4]	; (8010320 <__sfp_lock_release+0x8>)
 801031a:	f000 b92b 	b.w	8010574 <__retarget_lock_release_recursive>
 801031e:	bf00      	nop
 8010320:	24002221 	.word	0x24002221

08010324 <__sinit>:
 8010324:	b510      	push	{r4, lr}
 8010326:	4604      	mov	r4, r0
 8010328:	f7ff fff0 	bl	801030c <__sfp_lock_acquire>
 801032c:	6a23      	ldr	r3, [r4, #32]
 801032e:	b11b      	cbz	r3, 8010338 <__sinit+0x14>
 8010330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010334:	f7ff bff0 	b.w	8010318 <__sfp_lock_release>
 8010338:	4b04      	ldr	r3, [pc, #16]	; (801034c <__sinit+0x28>)
 801033a:	6223      	str	r3, [r4, #32]
 801033c:	4b04      	ldr	r3, [pc, #16]	; (8010350 <__sinit+0x2c>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d1f5      	bne.n	8010330 <__sinit+0xc>
 8010344:	f7ff ffc4 	bl	80102d0 <global_stdio_init.part.0>
 8010348:	e7f2      	b.n	8010330 <__sinit+0xc>
 801034a:	bf00      	nop
 801034c:	08010291 	.word	0x08010291
 8010350:	24002218 	.word	0x24002218

08010354 <_fwalk_sglue>:
 8010354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010358:	4607      	mov	r7, r0
 801035a:	4688      	mov	r8, r1
 801035c:	4614      	mov	r4, r2
 801035e:	2600      	movs	r6, #0
 8010360:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010364:	f1b9 0901 	subs.w	r9, r9, #1
 8010368:	d505      	bpl.n	8010376 <_fwalk_sglue+0x22>
 801036a:	6824      	ldr	r4, [r4, #0]
 801036c:	2c00      	cmp	r4, #0
 801036e:	d1f7      	bne.n	8010360 <_fwalk_sglue+0xc>
 8010370:	4630      	mov	r0, r6
 8010372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010376:	89ab      	ldrh	r3, [r5, #12]
 8010378:	2b01      	cmp	r3, #1
 801037a:	d907      	bls.n	801038c <_fwalk_sglue+0x38>
 801037c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010380:	3301      	adds	r3, #1
 8010382:	d003      	beq.n	801038c <_fwalk_sglue+0x38>
 8010384:	4629      	mov	r1, r5
 8010386:	4638      	mov	r0, r7
 8010388:	47c0      	blx	r8
 801038a:	4306      	orrs	r6, r0
 801038c:	3568      	adds	r5, #104	; 0x68
 801038e:	e7e9      	b.n	8010364 <_fwalk_sglue+0x10>

08010390 <siprintf>:
 8010390:	b40e      	push	{r1, r2, r3}
 8010392:	b500      	push	{lr}
 8010394:	b09c      	sub	sp, #112	; 0x70
 8010396:	ab1d      	add	r3, sp, #116	; 0x74
 8010398:	9002      	str	r0, [sp, #8]
 801039a:	9006      	str	r0, [sp, #24]
 801039c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80103a0:	4809      	ldr	r0, [pc, #36]	; (80103c8 <siprintf+0x38>)
 80103a2:	9107      	str	r1, [sp, #28]
 80103a4:	9104      	str	r1, [sp, #16]
 80103a6:	4909      	ldr	r1, [pc, #36]	; (80103cc <siprintf+0x3c>)
 80103a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80103ac:	9105      	str	r1, [sp, #20]
 80103ae:	6800      	ldr	r0, [r0, #0]
 80103b0:	9301      	str	r3, [sp, #4]
 80103b2:	a902      	add	r1, sp, #8
 80103b4:	f001 faf6 	bl	80119a4 <_svfiprintf_r>
 80103b8:	9b02      	ldr	r3, [sp, #8]
 80103ba:	2200      	movs	r2, #0
 80103bc:	701a      	strb	r2, [r3, #0]
 80103be:	b01c      	add	sp, #112	; 0x70
 80103c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80103c4:	b003      	add	sp, #12
 80103c6:	4770      	bx	lr
 80103c8:	2400015c 	.word	0x2400015c
 80103cc:	ffff0208 	.word	0xffff0208

080103d0 <__sread>:
 80103d0:	b510      	push	{r4, lr}
 80103d2:	460c      	mov	r4, r1
 80103d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103d8:	f000 f86c 	bl	80104b4 <_read_r>
 80103dc:	2800      	cmp	r0, #0
 80103de:	bfab      	itete	ge
 80103e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80103e2:	89a3      	ldrhlt	r3, [r4, #12]
 80103e4:	181b      	addge	r3, r3, r0
 80103e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80103ea:	bfac      	ite	ge
 80103ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80103ee:	81a3      	strhlt	r3, [r4, #12]
 80103f0:	bd10      	pop	{r4, pc}

080103f2 <__swrite>:
 80103f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103f6:	461f      	mov	r7, r3
 80103f8:	898b      	ldrh	r3, [r1, #12]
 80103fa:	05db      	lsls	r3, r3, #23
 80103fc:	4605      	mov	r5, r0
 80103fe:	460c      	mov	r4, r1
 8010400:	4616      	mov	r6, r2
 8010402:	d505      	bpl.n	8010410 <__swrite+0x1e>
 8010404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010408:	2302      	movs	r3, #2
 801040a:	2200      	movs	r2, #0
 801040c:	f000 f840 	bl	8010490 <_lseek_r>
 8010410:	89a3      	ldrh	r3, [r4, #12]
 8010412:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010416:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801041a:	81a3      	strh	r3, [r4, #12]
 801041c:	4632      	mov	r2, r6
 801041e:	463b      	mov	r3, r7
 8010420:	4628      	mov	r0, r5
 8010422:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010426:	f000 b867 	b.w	80104f8 <_write_r>

0801042a <__sseek>:
 801042a:	b510      	push	{r4, lr}
 801042c:	460c      	mov	r4, r1
 801042e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010432:	f000 f82d 	bl	8010490 <_lseek_r>
 8010436:	1c43      	adds	r3, r0, #1
 8010438:	89a3      	ldrh	r3, [r4, #12]
 801043a:	bf15      	itete	ne
 801043c:	6560      	strne	r0, [r4, #84]	; 0x54
 801043e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010442:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010446:	81a3      	strheq	r3, [r4, #12]
 8010448:	bf18      	it	ne
 801044a:	81a3      	strhne	r3, [r4, #12]
 801044c:	bd10      	pop	{r4, pc}

0801044e <__sclose>:
 801044e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010452:	f000 b80d 	b.w	8010470 <_close_r>

08010456 <memset>:
 8010456:	4402      	add	r2, r0
 8010458:	4603      	mov	r3, r0
 801045a:	4293      	cmp	r3, r2
 801045c:	d100      	bne.n	8010460 <memset+0xa>
 801045e:	4770      	bx	lr
 8010460:	f803 1b01 	strb.w	r1, [r3], #1
 8010464:	e7f9      	b.n	801045a <memset+0x4>
	...

08010468 <_localeconv_r>:
 8010468:	4800      	ldr	r0, [pc, #0]	; (801046c <_localeconv_r+0x4>)
 801046a:	4770      	bx	lr
 801046c:	24000250 	.word	0x24000250

08010470 <_close_r>:
 8010470:	b538      	push	{r3, r4, r5, lr}
 8010472:	4d06      	ldr	r5, [pc, #24]	; (801048c <_close_r+0x1c>)
 8010474:	2300      	movs	r3, #0
 8010476:	4604      	mov	r4, r0
 8010478:	4608      	mov	r0, r1
 801047a:	602b      	str	r3, [r5, #0]
 801047c:	f7f0 fd8d 	bl	8000f9a <_close>
 8010480:	1c43      	adds	r3, r0, #1
 8010482:	d102      	bne.n	801048a <_close_r+0x1a>
 8010484:	682b      	ldr	r3, [r5, #0]
 8010486:	b103      	cbz	r3, 801048a <_close_r+0x1a>
 8010488:	6023      	str	r3, [r4, #0]
 801048a:	bd38      	pop	{r3, r4, r5, pc}
 801048c:	2400221c 	.word	0x2400221c

08010490 <_lseek_r>:
 8010490:	b538      	push	{r3, r4, r5, lr}
 8010492:	4d07      	ldr	r5, [pc, #28]	; (80104b0 <_lseek_r+0x20>)
 8010494:	4604      	mov	r4, r0
 8010496:	4608      	mov	r0, r1
 8010498:	4611      	mov	r1, r2
 801049a:	2200      	movs	r2, #0
 801049c:	602a      	str	r2, [r5, #0]
 801049e:	461a      	mov	r2, r3
 80104a0:	f7f0 fda2 	bl	8000fe8 <_lseek>
 80104a4:	1c43      	adds	r3, r0, #1
 80104a6:	d102      	bne.n	80104ae <_lseek_r+0x1e>
 80104a8:	682b      	ldr	r3, [r5, #0]
 80104aa:	b103      	cbz	r3, 80104ae <_lseek_r+0x1e>
 80104ac:	6023      	str	r3, [r4, #0]
 80104ae:	bd38      	pop	{r3, r4, r5, pc}
 80104b0:	2400221c 	.word	0x2400221c

080104b4 <_read_r>:
 80104b4:	b538      	push	{r3, r4, r5, lr}
 80104b6:	4d07      	ldr	r5, [pc, #28]	; (80104d4 <_read_r+0x20>)
 80104b8:	4604      	mov	r4, r0
 80104ba:	4608      	mov	r0, r1
 80104bc:	4611      	mov	r1, r2
 80104be:	2200      	movs	r2, #0
 80104c0:	602a      	str	r2, [r5, #0]
 80104c2:	461a      	mov	r2, r3
 80104c4:	f7f0 fd30 	bl	8000f28 <_read>
 80104c8:	1c43      	adds	r3, r0, #1
 80104ca:	d102      	bne.n	80104d2 <_read_r+0x1e>
 80104cc:	682b      	ldr	r3, [r5, #0]
 80104ce:	b103      	cbz	r3, 80104d2 <_read_r+0x1e>
 80104d0:	6023      	str	r3, [r4, #0]
 80104d2:	bd38      	pop	{r3, r4, r5, pc}
 80104d4:	2400221c 	.word	0x2400221c

080104d8 <_sbrk_r>:
 80104d8:	b538      	push	{r3, r4, r5, lr}
 80104da:	4d06      	ldr	r5, [pc, #24]	; (80104f4 <_sbrk_r+0x1c>)
 80104dc:	2300      	movs	r3, #0
 80104de:	4604      	mov	r4, r0
 80104e0:	4608      	mov	r0, r1
 80104e2:	602b      	str	r3, [r5, #0]
 80104e4:	f7f0 fd8e 	bl	8001004 <_sbrk>
 80104e8:	1c43      	adds	r3, r0, #1
 80104ea:	d102      	bne.n	80104f2 <_sbrk_r+0x1a>
 80104ec:	682b      	ldr	r3, [r5, #0]
 80104ee:	b103      	cbz	r3, 80104f2 <_sbrk_r+0x1a>
 80104f0:	6023      	str	r3, [r4, #0]
 80104f2:	bd38      	pop	{r3, r4, r5, pc}
 80104f4:	2400221c 	.word	0x2400221c

080104f8 <_write_r>:
 80104f8:	b538      	push	{r3, r4, r5, lr}
 80104fa:	4d07      	ldr	r5, [pc, #28]	; (8010518 <_write_r+0x20>)
 80104fc:	4604      	mov	r4, r0
 80104fe:	4608      	mov	r0, r1
 8010500:	4611      	mov	r1, r2
 8010502:	2200      	movs	r2, #0
 8010504:	602a      	str	r2, [r5, #0]
 8010506:	461a      	mov	r2, r3
 8010508:	f7f0 fd2b 	bl	8000f62 <_write>
 801050c:	1c43      	adds	r3, r0, #1
 801050e:	d102      	bne.n	8010516 <_write_r+0x1e>
 8010510:	682b      	ldr	r3, [r5, #0]
 8010512:	b103      	cbz	r3, 8010516 <_write_r+0x1e>
 8010514:	6023      	str	r3, [r4, #0]
 8010516:	bd38      	pop	{r3, r4, r5, pc}
 8010518:	2400221c 	.word	0x2400221c

0801051c <__errno>:
 801051c:	4b01      	ldr	r3, [pc, #4]	; (8010524 <__errno+0x8>)
 801051e:	6818      	ldr	r0, [r3, #0]
 8010520:	4770      	bx	lr
 8010522:	bf00      	nop
 8010524:	2400015c 	.word	0x2400015c

08010528 <__libc_init_array>:
 8010528:	b570      	push	{r4, r5, r6, lr}
 801052a:	4d0d      	ldr	r5, [pc, #52]	; (8010560 <__libc_init_array+0x38>)
 801052c:	4c0d      	ldr	r4, [pc, #52]	; (8010564 <__libc_init_array+0x3c>)
 801052e:	1b64      	subs	r4, r4, r5
 8010530:	10a4      	asrs	r4, r4, #2
 8010532:	2600      	movs	r6, #0
 8010534:	42a6      	cmp	r6, r4
 8010536:	d109      	bne.n	801054c <__libc_init_array+0x24>
 8010538:	4d0b      	ldr	r5, [pc, #44]	; (8010568 <__libc_init_array+0x40>)
 801053a:	4c0c      	ldr	r4, [pc, #48]	; (801056c <__libc_init_array+0x44>)
 801053c:	f002 f87e 	bl	801263c <_init>
 8010540:	1b64      	subs	r4, r4, r5
 8010542:	10a4      	asrs	r4, r4, #2
 8010544:	2600      	movs	r6, #0
 8010546:	42a6      	cmp	r6, r4
 8010548:	d105      	bne.n	8010556 <__libc_init_array+0x2e>
 801054a:	bd70      	pop	{r4, r5, r6, pc}
 801054c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010550:	4798      	blx	r3
 8010552:	3601      	adds	r6, #1
 8010554:	e7ee      	b.n	8010534 <__libc_init_array+0xc>
 8010556:	f855 3b04 	ldr.w	r3, [r5], #4
 801055a:	4798      	blx	r3
 801055c:	3601      	adds	r6, #1
 801055e:	e7f2      	b.n	8010546 <__libc_init_array+0x1e>
 8010560:	08013298 	.word	0x08013298
 8010564:	08013298 	.word	0x08013298
 8010568:	08013298 	.word	0x08013298
 801056c:	0801329c 	.word	0x0801329c

08010570 <__retarget_lock_init_recursive>:
 8010570:	4770      	bx	lr

08010572 <__retarget_lock_acquire_recursive>:
 8010572:	4770      	bx	lr

08010574 <__retarget_lock_release_recursive>:
 8010574:	4770      	bx	lr

08010576 <quorem>:
 8010576:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801057a:	6903      	ldr	r3, [r0, #16]
 801057c:	690c      	ldr	r4, [r1, #16]
 801057e:	42a3      	cmp	r3, r4
 8010580:	4607      	mov	r7, r0
 8010582:	db7e      	blt.n	8010682 <quorem+0x10c>
 8010584:	3c01      	subs	r4, #1
 8010586:	f101 0814 	add.w	r8, r1, #20
 801058a:	f100 0514 	add.w	r5, r0, #20
 801058e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010592:	9301      	str	r3, [sp, #4]
 8010594:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010598:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801059c:	3301      	adds	r3, #1
 801059e:	429a      	cmp	r2, r3
 80105a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80105a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80105a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80105ac:	d331      	bcc.n	8010612 <quorem+0x9c>
 80105ae:	f04f 0e00 	mov.w	lr, #0
 80105b2:	4640      	mov	r0, r8
 80105b4:	46ac      	mov	ip, r5
 80105b6:	46f2      	mov	sl, lr
 80105b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80105bc:	b293      	uxth	r3, r2
 80105be:	fb06 e303 	mla	r3, r6, r3, lr
 80105c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80105c6:	0c1a      	lsrs	r2, r3, #16
 80105c8:	b29b      	uxth	r3, r3
 80105ca:	ebaa 0303 	sub.w	r3, sl, r3
 80105ce:	f8dc a000 	ldr.w	sl, [ip]
 80105d2:	fa13 f38a 	uxtah	r3, r3, sl
 80105d6:	fb06 220e 	mla	r2, r6, lr, r2
 80105da:	9300      	str	r3, [sp, #0]
 80105dc:	9b00      	ldr	r3, [sp, #0]
 80105de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80105e2:	b292      	uxth	r2, r2
 80105e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80105e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80105ec:	f8bd 3000 	ldrh.w	r3, [sp]
 80105f0:	4581      	cmp	r9, r0
 80105f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80105f6:	f84c 3b04 	str.w	r3, [ip], #4
 80105fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80105fe:	d2db      	bcs.n	80105b8 <quorem+0x42>
 8010600:	f855 300b 	ldr.w	r3, [r5, fp]
 8010604:	b92b      	cbnz	r3, 8010612 <quorem+0x9c>
 8010606:	9b01      	ldr	r3, [sp, #4]
 8010608:	3b04      	subs	r3, #4
 801060a:	429d      	cmp	r5, r3
 801060c:	461a      	mov	r2, r3
 801060e:	d32c      	bcc.n	801066a <quorem+0xf4>
 8010610:	613c      	str	r4, [r7, #16]
 8010612:	4638      	mov	r0, r7
 8010614:	f001 f86c 	bl	80116f0 <__mcmp>
 8010618:	2800      	cmp	r0, #0
 801061a:	db22      	blt.n	8010662 <quorem+0xec>
 801061c:	3601      	adds	r6, #1
 801061e:	4629      	mov	r1, r5
 8010620:	2000      	movs	r0, #0
 8010622:	f858 2b04 	ldr.w	r2, [r8], #4
 8010626:	f8d1 c000 	ldr.w	ip, [r1]
 801062a:	b293      	uxth	r3, r2
 801062c:	1ac3      	subs	r3, r0, r3
 801062e:	0c12      	lsrs	r2, r2, #16
 8010630:	fa13 f38c 	uxtah	r3, r3, ip
 8010634:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8010638:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801063c:	b29b      	uxth	r3, r3
 801063e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010642:	45c1      	cmp	r9, r8
 8010644:	f841 3b04 	str.w	r3, [r1], #4
 8010648:	ea4f 4022 	mov.w	r0, r2, asr #16
 801064c:	d2e9      	bcs.n	8010622 <quorem+0xac>
 801064e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010652:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010656:	b922      	cbnz	r2, 8010662 <quorem+0xec>
 8010658:	3b04      	subs	r3, #4
 801065a:	429d      	cmp	r5, r3
 801065c:	461a      	mov	r2, r3
 801065e:	d30a      	bcc.n	8010676 <quorem+0x100>
 8010660:	613c      	str	r4, [r7, #16]
 8010662:	4630      	mov	r0, r6
 8010664:	b003      	add	sp, #12
 8010666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801066a:	6812      	ldr	r2, [r2, #0]
 801066c:	3b04      	subs	r3, #4
 801066e:	2a00      	cmp	r2, #0
 8010670:	d1ce      	bne.n	8010610 <quorem+0x9a>
 8010672:	3c01      	subs	r4, #1
 8010674:	e7c9      	b.n	801060a <quorem+0x94>
 8010676:	6812      	ldr	r2, [r2, #0]
 8010678:	3b04      	subs	r3, #4
 801067a:	2a00      	cmp	r2, #0
 801067c:	d1f0      	bne.n	8010660 <quorem+0xea>
 801067e:	3c01      	subs	r4, #1
 8010680:	e7eb      	b.n	801065a <quorem+0xe4>
 8010682:	2000      	movs	r0, #0
 8010684:	e7ee      	b.n	8010664 <quorem+0xee>
	...

08010688 <_dtoa_r>:
 8010688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801068c:	ed2d 8b02 	vpush	{d8}
 8010690:	69c5      	ldr	r5, [r0, #28]
 8010692:	b091      	sub	sp, #68	; 0x44
 8010694:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010698:	ec59 8b10 	vmov	r8, r9, d0
 801069c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801069e:	9106      	str	r1, [sp, #24]
 80106a0:	4606      	mov	r6, r0
 80106a2:	9208      	str	r2, [sp, #32]
 80106a4:	930c      	str	r3, [sp, #48]	; 0x30
 80106a6:	b975      	cbnz	r5, 80106c6 <_dtoa_r+0x3e>
 80106a8:	2010      	movs	r0, #16
 80106aa:	f7ff f8bf 	bl	800f82c <malloc>
 80106ae:	4602      	mov	r2, r0
 80106b0:	61f0      	str	r0, [r6, #28]
 80106b2:	b920      	cbnz	r0, 80106be <_dtoa_r+0x36>
 80106b4:	4ba6      	ldr	r3, [pc, #664]	; (8010950 <_dtoa_r+0x2c8>)
 80106b6:	21ef      	movs	r1, #239	; 0xef
 80106b8:	48a6      	ldr	r0, [pc, #664]	; (8010954 <_dtoa_r+0x2cc>)
 80106ba:	f001 fb47 	bl	8011d4c <__assert_func>
 80106be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80106c2:	6005      	str	r5, [r0, #0]
 80106c4:	60c5      	str	r5, [r0, #12]
 80106c6:	69f3      	ldr	r3, [r6, #28]
 80106c8:	6819      	ldr	r1, [r3, #0]
 80106ca:	b151      	cbz	r1, 80106e2 <_dtoa_r+0x5a>
 80106cc:	685a      	ldr	r2, [r3, #4]
 80106ce:	604a      	str	r2, [r1, #4]
 80106d0:	2301      	movs	r3, #1
 80106d2:	4093      	lsls	r3, r2
 80106d4:	608b      	str	r3, [r1, #8]
 80106d6:	4630      	mov	r0, r6
 80106d8:	f000 fdce 	bl	8011278 <_Bfree>
 80106dc:	69f3      	ldr	r3, [r6, #28]
 80106de:	2200      	movs	r2, #0
 80106e0:	601a      	str	r2, [r3, #0]
 80106e2:	f1b9 0300 	subs.w	r3, r9, #0
 80106e6:	bfbb      	ittet	lt
 80106e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80106ec:	9303      	strlt	r3, [sp, #12]
 80106ee:	2300      	movge	r3, #0
 80106f0:	2201      	movlt	r2, #1
 80106f2:	bfac      	ite	ge
 80106f4:	6023      	strge	r3, [r4, #0]
 80106f6:	6022      	strlt	r2, [r4, #0]
 80106f8:	4b97      	ldr	r3, [pc, #604]	; (8010958 <_dtoa_r+0x2d0>)
 80106fa:	9c03      	ldr	r4, [sp, #12]
 80106fc:	43a3      	bics	r3, r4
 80106fe:	d11c      	bne.n	801073a <_dtoa_r+0xb2>
 8010700:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010702:	f242 730f 	movw	r3, #9999	; 0x270f
 8010706:	6013      	str	r3, [r2, #0]
 8010708:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801070c:	ea53 0308 	orrs.w	r3, r3, r8
 8010710:	f000 84fb 	beq.w	801110a <_dtoa_r+0xa82>
 8010714:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010716:	b963      	cbnz	r3, 8010732 <_dtoa_r+0xaa>
 8010718:	4b90      	ldr	r3, [pc, #576]	; (801095c <_dtoa_r+0x2d4>)
 801071a:	e020      	b.n	801075e <_dtoa_r+0xd6>
 801071c:	4b90      	ldr	r3, [pc, #576]	; (8010960 <_dtoa_r+0x2d8>)
 801071e:	9301      	str	r3, [sp, #4]
 8010720:	3308      	adds	r3, #8
 8010722:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010724:	6013      	str	r3, [r2, #0]
 8010726:	9801      	ldr	r0, [sp, #4]
 8010728:	b011      	add	sp, #68	; 0x44
 801072a:	ecbd 8b02 	vpop	{d8}
 801072e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010732:	4b8a      	ldr	r3, [pc, #552]	; (801095c <_dtoa_r+0x2d4>)
 8010734:	9301      	str	r3, [sp, #4]
 8010736:	3303      	adds	r3, #3
 8010738:	e7f3      	b.n	8010722 <_dtoa_r+0x9a>
 801073a:	ed9d 8b02 	vldr	d8, [sp, #8]
 801073e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010746:	d10c      	bne.n	8010762 <_dtoa_r+0xda>
 8010748:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801074a:	2301      	movs	r3, #1
 801074c:	6013      	str	r3, [r2, #0]
 801074e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010750:	2b00      	cmp	r3, #0
 8010752:	f000 84d7 	beq.w	8011104 <_dtoa_r+0xa7c>
 8010756:	4b83      	ldr	r3, [pc, #524]	; (8010964 <_dtoa_r+0x2dc>)
 8010758:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801075a:	6013      	str	r3, [r2, #0]
 801075c:	3b01      	subs	r3, #1
 801075e:	9301      	str	r3, [sp, #4]
 8010760:	e7e1      	b.n	8010726 <_dtoa_r+0x9e>
 8010762:	aa0e      	add	r2, sp, #56	; 0x38
 8010764:	a90f      	add	r1, sp, #60	; 0x3c
 8010766:	4630      	mov	r0, r6
 8010768:	eeb0 0b48 	vmov.f64	d0, d8
 801076c:	f001 f866 	bl	801183c <__d2b>
 8010770:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8010774:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010776:	4605      	mov	r5, r0
 8010778:	2b00      	cmp	r3, #0
 801077a:	d046      	beq.n	801080a <_dtoa_r+0x182>
 801077c:	eeb0 7b48 	vmov.f64	d7, d8
 8010780:	ee18 1a90 	vmov	r1, s17
 8010784:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010788:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801078c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8010790:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010794:	2000      	movs	r0, #0
 8010796:	ee07 1a90 	vmov	s15, r1
 801079a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801079e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8010938 <_dtoa_r+0x2b0>
 80107a2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80107a6:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8010940 <_dtoa_r+0x2b8>
 80107aa:	eea7 6b05 	vfma.f64	d6, d7, d5
 80107ae:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8010948 <_dtoa_r+0x2c0>
 80107b2:	ee07 3a90 	vmov	s15, r3
 80107b6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80107ba:	eeb0 7b46 	vmov.f64	d7, d6
 80107be:	eea4 7b05 	vfma.f64	d7, d4, d5
 80107c2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80107c6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80107ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107ce:	ee16 ba90 	vmov	fp, s13
 80107d2:	9009      	str	r0, [sp, #36]	; 0x24
 80107d4:	d508      	bpl.n	80107e8 <_dtoa_r+0x160>
 80107d6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80107da:	eeb4 6b47 	vcmp.f64	d6, d7
 80107de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107e2:	bf18      	it	ne
 80107e4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80107e8:	f1bb 0f16 	cmp.w	fp, #22
 80107ec:	d82b      	bhi.n	8010846 <_dtoa_r+0x1be>
 80107ee:	495e      	ldr	r1, [pc, #376]	; (8010968 <_dtoa_r+0x2e0>)
 80107f0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80107f4:	ed91 7b00 	vldr	d7, [r1]
 80107f8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80107fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010800:	d501      	bpl.n	8010806 <_dtoa_r+0x17e>
 8010802:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010806:	2100      	movs	r1, #0
 8010808:	e01e      	b.n	8010848 <_dtoa_r+0x1c0>
 801080a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801080c:	4413      	add	r3, r2
 801080e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8010812:	2920      	cmp	r1, #32
 8010814:	bfc1      	itttt	gt
 8010816:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801081a:	408c      	lslgt	r4, r1
 801081c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8010820:	fa28 f101 	lsrgt.w	r1, r8, r1
 8010824:	bfd6      	itet	le
 8010826:	f1c1 0120 	rsble	r1, r1, #32
 801082a:	4321      	orrgt	r1, r4
 801082c:	fa08 f101 	lslle.w	r1, r8, r1
 8010830:	ee07 1a90 	vmov	s15, r1
 8010834:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010838:	3b01      	subs	r3, #1
 801083a:	ee17 1a90 	vmov	r1, s15
 801083e:	2001      	movs	r0, #1
 8010840:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8010844:	e7a7      	b.n	8010796 <_dtoa_r+0x10e>
 8010846:	2101      	movs	r1, #1
 8010848:	1ad2      	subs	r2, r2, r3
 801084a:	1e53      	subs	r3, r2, #1
 801084c:	9305      	str	r3, [sp, #20]
 801084e:	bf45      	ittet	mi
 8010850:	f1c2 0301 	rsbmi	r3, r2, #1
 8010854:	9304      	strmi	r3, [sp, #16]
 8010856:	2300      	movpl	r3, #0
 8010858:	2300      	movmi	r3, #0
 801085a:	bf4c      	ite	mi
 801085c:	9305      	strmi	r3, [sp, #20]
 801085e:	9304      	strpl	r3, [sp, #16]
 8010860:	f1bb 0f00 	cmp.w	fp, #0
 8010864:	910b      	str	r1, [sp, #44]	; 0x2c
 8010866:	db18      	blt.n	801089a <_dtoa_r+0x212>
 8010868:	9b05      	ldr	r3, [sp, #20]
 801086a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801086e:	445b      	add	r3, fp
 8010870:	9305      	str	r3, [sp, #20]
 8010872:	2300      	movs	r3, #0
 8010874:	9a06      	ldr	r2, [sp, #24]
 8010876:	2a09      	cmp	r2, #9
 8010878:	d848      	bhi.n	801090c <_dtoa_r+0x284>
 801087a:	2a05      	cmp	r2, #5
 801087c:	bfc4      	itt	gt
 801087e:	3a04      	subgt	r2, #4
 8010880:	9206      	strgt	r2, [sp, #24]
 8010882:	9a06      	ldr	r2, [sp, #24]
 8010884:	f1a2 0202 	sub.w	r2, r2, #2
 8010888:	bfcc      	ite	gt
 801088a:	2400      	movgt	r4, #0
 801088c:	2401      	movle	r4, #1
 801088e:	2a03      	cmp	r2, #3
 8010890:	d847      	bhi.n	8010922 <_dtoa_r+0x29a>
 8010892:	e8df f002 	tbb	[pc, r2]
 8010896:	2d0b      	.short	0x2d0b
 8010898:	392b      	.short	0x392b
 801089a:	9b04      	ldr	r3, [sp, #16]
 801089c:	2200      	movs	r2, #0
 801089e:	eba3 030b 	sub.w	r3, r3, fp
 80108a2:	9304      	str	r3, [sp, #16]
 80108a4:	920a      	str	r2, [sp, #40]	; 0x28
 80108a6:	f1cb 0300 	rsb	r3, fp, #0
 80108aa:	e7e3      	b.n	8010874 <_dtoa_r+0x1ec>
 80108ac:	2200      	movs	r2, #0
 80108ae:	9207      	str	r2, [sp, #28]
 80108b0:	9a08      	ldr	r2, [sp, #32]
 80108b2:	2a00      	cmp	r2, #0
 80108b4:	dc38      	bgt.n	8010928 <_dtoa_r+0x2a0>
 80108b6:	f04f 0a01 	mov.w	sl, #1
 80108ba:	46d1      	mov	r9, sl
 80108bc:	4652      	mov	r2, sl
 80108be:	f8cd a020 	str.w	sl, [sp, #32]
 80108c2:	69f7      	ldr	r7, [r6, #28]
 80108c4:	2100      	movs	r1, #0
 80108c6:	2004      	movs	r0, #4
 80108c8:	f100 0c14 	add.w	ip, r0, #20
 80108cc:	4594      	cmp	ip, r2
 80108ce:	d930      	bls.n	8010932 <_dtoa_r+0x2aa>
 80108d0:	6079      	str	r1, [r7, #4]
 80108d2:	4630      	mov	r0, r6
 80108d4:	930d      	str	r3, [sp, #52]	; 0x34
 80108d6:	f000 fc8f 	bl	80111f8 <_Balloc>
 80108da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80108dc:	9001      	str	r0, [sp, #4]
 80108de:	4602      	mov	r2, r0
 80108e0:	2800      	cmp	r0, #0
 80108e2:	d145      	bne.n	8010970 <_dtoa_r+0x2e8>
 80108e4:	4b21      	ldr	r3, [pc, #132]	; (801096c <_dtoa_r+0x2e4>)
 80108e6:	f240 11af 	movw	r1, #431	; 0x1af
 80108ea:	e6e5      	b.n	80106b8 <_dtoa_r+0x30>
 80108ec:	2201      	movs	r2, #1
 80108ee:	e7de      	b.n	80108ae <_dtoa_r+0x226>
 80108f0:	2200      	movs	r2, #0
 80108f2:	9207      	str	r2, [sp, #28]
 80108f4:	9a08      	ldr	r2, [sp, #32]
 80108f6:	eb0b 0a02 	add.w	sl, fp, r2
 80108fa:	f10a 0901 	add.w	r9, sl, #1
 80108fe:	464a      	mov	r2, r9
 8010900:	2a01      	cmp	r2, #1
 8010902:	bfb8      	it	lt
 8010904:	2201      	movlt	r2, #1
 8010906:	e7dc      	b.n	80108c2 <_dtoa_r+0x23a>
 8010908:	2201      	movs	r2, #1
 801090a:	e7f2      	b.n	80108f2 <_dtoa_r+0x26a>
 801090c:	2401      	movs	r4, #1
 801090e:	2200      	movs	r2, #0
 8010910:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8010914:	f04f 3aff 	mov.w	sl, #4294967295
 8010918:	2100      	movs	r1, #0
 801091a:	46d1      	mov	r9, sl
 801091c:	2212      	movs	r2, #18
 801091e:	9108      	str	r1, [sp, #32]
 8010920:	e7cf      	b.n	80108c2 <_dtoa_r+0x23a>
 8010922:	2201      	movs	r2, #1
 8010924:	9207      	str	r2, [sp, #28]
 8010926:	e7f5      	b.n	8010914 <_dtoa_r+0x28c>
 8010928:	f8dd a020 	ldr.w	sl, [sp, #32]
 801092c:	46d1      	mov	r9, sl
 801092e:	4652      	mov	r2, sl
 8010930:	e7c7      	b.n	80108c2 <_dtoa_r+0x23a>
 8010932:	3101      	adds	r1, #1
 8010934:	0040      	lsls	r0, r0, #1
 8010936:	e7c7      	b.n	80108c8 <_dtoa_r+0x240>
 8010938:	636f4361 	.word	0x636f4361
 801093c:	3fd287a7 	.word	0x3fd287a7
 8010940:	8b60c8b3 	.word	0x8b60c8b3
 8010944:	3fc68a28 	.word	0x3fc68a28
 8010948:	509f79fb 	.word	0x509f79fb
 801094c:	3fd34413 	.word	0x3fd34413
 8010950:	08012f51 	.word	0x08012f51
 8010954:	08012f68 	.word	0x08012f68
 8010958:	7ff00000 	.word	0x7ff00000
 801095c:	08012f4d 	.word	0x08012f4d
 8010960:	08012f44 	.word	0x08012f44
 8010964:	08012f21 	.word	0x08012f21
 8010968:	08013058 	.word	0x08013058
 801096c:	08012fc0 	.word	0x08012fc0
 8010970:	69f2      	ldr	r2, [r6, #28]
 8010972:	9901      	ldr	r1, [sp, #4]
 8010974:	6011      	str	r1, [r2, #0]
 8010976:	f1b9 0f0e 	cmp.w	r9, #14
 801097a:	d86c      	bhi.n	8010a56 <_dtoa_r+0x3ce>
 801097c:	2c00      	cmp	r4, #0
 801097e:	d06a      	beq.n	8010a56 <_dtoa_r+0x3ce>
 8010980:	f1bb 0f00 	cmp.w	fp, #0
 8010984:	f340 80a0 	ble.w	8010ac8 <_dtoa_r+0x440>
 8010988:	4ac1      	ldr	r2, [pc, #772]	; (8010c90 <_dtoa_r+0x608>)
 801098a:	f00b 010f 	and.w	r1, fp, #15
 801098e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010992:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8010996:	ed92 7b00 	vldr	d7, [r2]
 801099a:	ea4f 122b 	mov.w	r2, fp, asr #4
 801099e:	f000 8087 	beq.w	8010ab0 <_dtoa_r+0x428>
 80109a2:	49bc      	ldr	r1, [pc, #752]	; (8010c94 <_dtoa_r+0x60c>)
 80109a4:	ed91 6b08 	vldr	d6, [r1, #32]
 80109a8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80109ac:	ed8d 6b02 	vstr	d6, [sp, #8]
 80109b0:	f002 020f 	and.w	r2, r2, #15
 80109b4:	2103      	movs	r1, #3
 80109b6:	48b7      	ldr	r0, [pc, #732]	; (8010c94 <_dtoa_r+0x60c>)
 80109b8:	2a00      	cmp	r2, #0
 80109ba:	d17b      	bne.n	8010ab4 <_dtoa_r+0x42c>
 80109bc:	ed9d 6b02 	vldr	d6, [sp, #8]
 80109c0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80109c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80109c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80109ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80109ce:	2a00      	cmp	r2, #0
 80109d0:	f000 80a0 	beq.w	8010b14 <_dtoa_r+0x48c>
 80109d4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80109d8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80109dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e0:	f140 8098 	bpl.w	8010b14 <_dtoa_r+0x48c>
 80109e4:	f1b9 0f00 	cmp.w	r9, #0
 80109e8:	f000 8094 	beq.w	8010b14 <_dtoa_r+0x48c>
 80109ec:	f1ba 0f00 	cmp.w	sl, #0
 80109f0:	dd2f      	ble.n	8010a52 <_dtoa_r+0x3ca>
 80109f2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80109f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80109fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80109fe:	f10b 32ff 	add.w	r2, fp, #4294967295
 8010a02:	3101      	adds	r1, #1
 8010a04:	4654      	mov	r4, sl
 8010a06:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010a0a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8010a0e:	ee07 1a90 	vmov	s15, r1
 8010a12:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010a16:	eea7 5b06 	vfma.f64	d5, d7, d6
 8010a1a:	ee15 7a90 	vmov	r7, s11
 8010a1e:	ec51 0b15 	vmov	r0, r1, d5
 8010a22:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8010a26:	2c00      	cmp	r4, #0
 8010a28:	d177      	bne.n	8010b1a <_dtoa_r+0x492>
 8010a2a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8010a2e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8010a32:	ec41 0b17 	vmov	d7, r0, r1
 8010a36:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a3e:	f300 826a 	bgt.w	8010f16 <_dtoa_r+0x88e>
 8010a42:	eeb1 7b47 	vneg.f64	d7, d7
 8010a46:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a4e:	f100 8260 	bmi.w	8010f12 <_dtoa_r+0x88a>
 8010a52:	ed8d 8b02 	vstr	d8, [sp, #8]
 8010a56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010a58:	2a00      	cmp	r2, #0
 8010a5a:	f2c0 811d 	blt.w	8010c98 <_dtoa_r+0x610>
 8010a5e:	f1bb 0f0e 	cmp.w	fp, #14
 8010a62:	f300 8119 	bgt.w	8010c98 <_dtoa_r+0x610>
 8010a66:	4b8a      	ldr	r3, [pc, #552]	; (8010c90 <_dtoa_r+0x608>)
 8010a68:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010a6c:	ed93 6b00 	vldr	d6, [r3]
 8010a70:	9b08      	ldr	r3, [sp, #32]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	f280 80b7 	bge.w	8010be6 <_dtoa_r+0x55e>
 8010a78:	f1b9 0f00 	cmp.w	r9, #0
 8010a7c:	f300 80b3 	bgt.w	8010be6 <_dtoa_r+0x55e>
 8010a80:	f040 8246 	bne.w	8010f10 <_dtoa_r+0x888>
 8010a84:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8010a88:	ee26 6b07 	vmul.f64	d6, d6, d7
 8010a8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010a90:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a98:	464c      	mov	r4, r9
 8010a9a:	464f      	mov	r7, r9
 8010a9c:	f280 821c 	bge.w	8010ed8 <_dtoa_r+0x850>
 8010aa0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010aa4:	2331      	movs	r3, #49	; 0x31
 8010aa6:	f808 3b01 	strb.w	r3, [r8], #1
 8010aaa:	f10b 0b01 	add.w	fp, fp, #1
 8010aae:	e218      	b.n	8010ee2 <_dtoa_r+0x85a>
 8010ab0:	2102      	movs	r1, #2
 8010ab2:	e780      	b.n	80109b6 <_dtoa_r+0x32e>
 8010ab4:	07d4      	lsls	r4, r2, #31
 8010ab6:	d504      	bpl.n	8010ac2 <_dtoa_r+0x43a>
 8010ab8:	ed90 6b00 	vldr	d6, [r0]
 8010abc:	3101      	adds	r1, #1
 8010abe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010ac2:	1052      	asrs	r2, r2, #1
 8010ac4:	3008      	adds	r0, #8
 8010ac6:	e777      	b.n	80109b8 <_dtoa_r+0x330>
 8010ac8:	d022      	beq.n	8010b10 <_dtoa_r+0x488>
 8010aca:	f1cb 0200 	rsb	r2, fp, #0
 8010ace:	4970      	ldr	r1, [pc, #448]	; (8010c90 <_dtoa_r+0x608>)
 8010ad0:	f002 000f 	and.w	r0, r2, #15
 8010ad4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010ad8:	ed91 7b00 	vldr	d7, [r1]
 8010adc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8010ae0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010ae4:	486b      	ldr	r0, [pc, #428]	; (8010c94 <_dtoa_r+0x60c>)
 8010ae6:	1112      	asrs	r2, r2, #4
 8010ae8:	2400      	movs	r4, #0
 8010aea:	2102      	movs	r1, #2
 8010aec:	b92a      	cbnz	r2, 8010afa <_dtoa_r+0x472>
 8010aee:	2c00      	cmp	r4, #0
 8010af0:	f43f af6a 	beq.w	80109c8 <_dtoa_r+0x340>
 8010af4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010af8:	e766      	b.n	80109c8 <_dtoa_r+0x340>
 8010afa:	07d7      	lsls	r7, r2, #31
 8010afc:	d505      	bpl.n	8010b0a <_dtoa_r+0x482>
 8010afe:	ed90 6b00 	vldr	d6, [r0]
 8010b02:	3101      	adds	r1, #1
 8010b04:	2401      	movs	r4, #1
 8010b06:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010b0a:	1052      	asrs	r2, r2, #1
 8010b0c:	3008      	adds	r0, #8
 8010b0e:	e7ed      	b.n	8010aec <_dtoa_r+0x464>
 8010b10:	2102      	movs	r1, #2
 8010b12:	e759      	b.n	80109c8 <_dtoa_r+0x340>
 8010b14:	465a      	mov	r2, fp
 8010b16:	464c      	mov	r4, r9
 8010b18:	e775      	b.n	8010a06 <_dtoa_r+0x37e>
 8010b1a:	ec41 0b17 	vmov	d7, r0, r1
 8010b1e:	495c      	ldr	r1, [pc, #368]	; (8010c90 <_dtoa_r+0x608>)
 8010b20:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8010b24:	ed11 4b02 	vldr	d4, [r1, #-8]
 8010b28:	9901      	ldr	r1, [sp, #4]
 8010b2a:	440c      	add	r4, r1
 8010b2c:	9907      	ldr	r1, [sp, #28]
 8010b2e:	b351      	cbz	r1, 8010b86 <_dtoa_r+0x4fe>
 8010b30:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8010b34:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8010b38:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010b3c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8010b40:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8010b44:	ee35 7b47 	vsub.f64	d7, d5, d7
 8010b48:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010b4c:	ee14 1a90 	vmov	r1, s9
 8010b50:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010b54:	3130      	adds	r1, #48	; 0x30
 8010b56:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010b5a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b62:	f808 1b01 	strb.w	r1, [r8], #1
 8010b66:	d439      	bmi.n	8010bdc <_dtoa_r+0x554>
 8010b68:	ee32 5b46 	vsub.f64	d5, d2, d6
 8010b6c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8010b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b74:	d472      	bmi.n	8010c5c <_dtoa_r+0x5d4>
 8010b76:	45a0      	cmp	r8, r4
 8010b78:	f43f af6b 	beq.w	8010a52 <_dtoa_r+0x3ca>
 8010b7c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8010b80:	ee26 6b03 	vmul.f64	d6, d6, d3
 8010b84:	e7e0      	b.n	8010b48 <_dtoa_r+0x4c0>
 8010b86:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010b8a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010b8e:	4620      	mov	r0, r4
 8010b90:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8010b94:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010b98:	ee14 1a90 	vmov	r1, s9
 8010b9c:	3130      	adds	r1, #48	; 0x30
 8010b9e:	f808 1b01 	strb.w	r1, [r8], #1
 8010ba2:	45a0      	cmp	r8, r4
 8010ba4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010ba8:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010bac:	d118      	bne.n	8010be0 <_dtoa_r+0x558>
 8010bae:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8010bb2:	ee37 4b05 	vadd.f64	d4, d7, d5
 8010bb6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8010bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bbe:	dc4d      	bgt.n	8010c5c <_dtoa_r+0x5d4>
 8010bc0:	ee35 5b47 	vsub.f64	d5, d5, d7
 8010bc4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8010bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bcc:	f57f af41 	bpl.w	8010a52 <_dtoa_r+0x3ca>
 8010bd0:	4680      	mov	r8, r0
 8010bd2:	3801      	subs	r0, #1
 8010bd4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8010bd8:	2b30      	cmp	r3, #48	; 0x30
 8010bda:	d0f9      	beq.n	8010bd0 <_dtoa_r+0x548>
 8010bdc:	4693      	mov	fp, r2
 8010bde:	e02a      	b.n	8010c36 <_dtoa_r+0x5ae>
 8010be0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8010be4:	e7d6      	b.n	8010b94 <_dtoa_r+0x50c>
 8010be6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010bea:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8010bee:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010bf2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8010bf6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8010bfa:	ee15 3a10 	vmov	r3, s10
 8010bfe:	3330      	adds	r3, #48	; 0x30
 8010c00:	f808 3b01 	strb.w	r3, [r8], #1
 8010c04:	9b01      	ldr	r3, [sp, #4]
 8010c06:	eba8 0303 	sub.w	r3, r8, r3
 8010c0a:	4599      	cmp	r9, r3
 8010c0c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8010c10:	eea3 7b46 	vfms.f64	d7, d3, d6
 8010c14:	d133      	bne.n	8010c7e <_dtoa_r+0x5f6>
 8010c16:	ee37 7b07 	vadd.f64	d7, d7, d7
 8010c1a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c22:	dc1a      	bgt.n	8010c5a <_dtoa_r+0x5d2>
 8010c24:	eeb4 7b46 	vcmp.f64	d7, d6
 8010c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c2c:	d103      	bne.n	8010c36 <_dtoa_r+0x5ae>
 8010c2e:	ee15 3a10 	vmov	r3, s10
 8010c32:	07d9      	lsls	r1, r3, #31
 8010c34:	d411      	bmi.n	8010c5a <_dtoa_r+0x5d2>
 8010c36:	4629      	mov	r1, r5
 8010c38:	4630      	mov	r0, r6
 8010c3a:	f000 fb1d 	bl	8011278 <_Bfree>
 8010c3e:	2300      	movs	r3, #0
 8010c40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c42:	f888 3000 	strb.w	r3, [r8]
 8010c46:	f10b 0301 	add.w	r3, fp, #1
 8010c4a:	6013      	str	r3, [r2, #0]
 8010c4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	f43f ad69 	beq.w	8010726 <_dtoa_r+0x9e>
 8010c54:	f8c3 8000 	str.w	r8, [r3]
 8010c58:	e565      	b.n	8010726 <_dtoa_r+0x9e>
 8010c5a:	465a      	mov	r2, fp
 8010c5c:	4643      	mov	r3, r8
 8010c5e:	4698      	mov	r8, r3
 8010c60:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8010c64:	2939      	cmp	r1, #57	; 0x39
 8010c66:	d106      	bne.n	8010c76 <_dtoa_r+0x5ee>
 8010c68:	9901      	ldr	r1, [sp, #4]
 8010c6a:	4299      	cmp	r1, r3
 8010c6c:	d1f7      	bne.n	8010c5e <_dtoa_r+0x5d6>
 8010c6e:	9801      	ldr	r0, [sp, #4]
 8010c70:	2130      	movs	r1, #48	; 0x30
 8010c72:	3201      	adds	r2, #1
 8010c74:	7001      	strb	r1, [r0, #0]
 8010c76:	7819      	ldrb	r1, [r3, #0]
 8010c78:	3101      	adds	r1, #1
 8010c7a:	7019      	strb	r1, [r3, #0]
 8010c7c:	e7ae      	b.n	8010bdc <_dtoa_r+0x554>
 8010c7e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010c82:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c8a:	d1b2      	bne.n	8010bf2 <_dtoa_r+0x56a>
 8010c8c:	e7d3      	b.n	8010c36 <_dtoa_r+0x5ae>
 8010c8e:	bf00      	nop
 8010c90:	08013058 	.word	0x08013058
 8010c94:	08013030 	.word	0x08013030
 8010c98:	9907      	ldr	r1, [sp, #28]
 8010c9a:	2900      	cmp	r1, #0
 8010c9c:	f000 80d0 	beq.w	8010e40 <_dtoa_r+0x7b8>
 8010ca0:	9906      	ldr	r1, [sp, #24]
 8010ca2:	2901      	cmp	r1, #1
 8010ca4:	f300 80b4 	bgt.w	8010e10 <_dtoa_r+0x788>
 8010ca8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010caa:	2900      	cmp	r1, #0
 8010cac:	f000 80ac 	beq.w	8010e08 <_dtoa_r+0x780>
 8010cb0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010cb4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010cb8:	461c      	mov	r4, r3
 8010cba:	9309      	str	r3, [sp, #36]	; 0x24
 8010cbc:	9b04      	ldr	r3, [sp, #16]
 8010cbe:	4413      	add	r3, r2
 8010cc0:	9304      	str	r3, [sp, #16]
 8010cc2:	9b05      	ldr	r3, [sp, #20]
 8010cc4:	2101      	movs	r1, #1
 8010cc6:	4413      	add	r3, r2
 8010cc8:	4630      	mov	r0, r6
 8010cca:	9305      	str	r3, [sp, #20]
 8010ccc:	f000 fb8a 	bl	80113e4 <__i2b>
 8010cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010cd2:	4607      	mov	r7, r0
 8010cd4:	f1b8 0f00 	cmp.w	r8, #0
 8010cd8:	d00d      	beq.n	8010cf6 <_dtoa_r+0x66e>
 8010cda:	9a05      	ldr	r2, [sp, #20]
 8010cdc:	2a00      	cmp	r2, #0
 8010cde:	dd0a      	ble.n	8010cf6 <_dtoa_r+0x66e>
 8010ce0:	4542      	cmp	r2, r8
 8010ce2:	9904      	ldr	r1, [sp, #16]
 8010ce4:	bfa8      	it	ge
 8010ce6:	4642      	movge	r2, r8
 8010ce8:	1a89      	subs	r1, r1, r2
 8010cea:	9104      	str	r1, [sp, #16]
 8010cec:	9905      	ldr	r1, [sp, #20]
 8010cee:	eba8 0802 	sub.w	r8, r8, r2
 8010cf2:	1a8a      	subs	r2, r1, r2
 8010cf4:	9205      	str	r2, [sp, #20]
 8010cf6:	b303      	cbz	r3, 8010d3a <_dtoa_r+0x6b2>
 8010cf8:	9a07      	ldr	r2, [sp, #28]
 8010cfa:	2a00      	cmp	r2, #0
 8010cfc:	f000 80a5 	beq.w	8010e4a <_dtoa_r+0x7c2>
 8010d00:	2c00      	cmp	r4, #0
 8010d02:	dd13      	ble.n	8010d2c <_dtoa_r+0x6a4>
 8010d04:	4639      	mov	r1, r7
 8010d06:	4622      	mov	r2, r4
 8010d08:	4630      	mov	r0, r6
 8010d0a:	930d      	str	r3, [sp, #52]	; 0x34
 8010d0c:	f000 fc2a 	bl	8011564 <__pow5mult>
 8010d10:	462a      	mov	r2, r5
 8010d12:	4601      	mov	r1, r0
 8010d14:	4607      	mov	r7, r0
 8010d16:	4630      	mov	r0, r6
 8010d18:	f000 fb7a 	bl	8011410 <__multiply>
 8010d1c:	4629      	mov	r1, r5
 8010d1e:	9009      	str	r0, [sp, #36]	; 0x24
 8010d20:	4630      	mov	r0, r6
 8010d22:	f000 faa9 	bl	8011278 <_Bfree>
 8010d26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d2a:	4615      	mov	r5, r2
 8010d2c:	1b1a      	subs	r2, r3, r4
 8010d2e:	d004      	beq.n	8010d3a <_dtoa_r+0x6b2>
 8010d30:	4629      	mov	r1, r5
 8010d32:	4630      	mov	r0, r6
 8010d34:	f000 fc16 	bl	8011564 <__pow5mult>
 8010d38:	4605      	mov	r5, r0
 8010d3a:	2101      	movs	r1, #1
 8010d3c:	4630      	mov	r0, r6
 8010d3e:	f000 fb51 	bl	80113e4 <__i2b>
 8010d42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	4604      	mov	r4, r0
 8010d48:	f340 8081 	ble.w	8010e4e <_dtoa_r+0x7c6>
 8010d4c:	461a      	mov	r2, r3
 8010d4e:	4601      	mov	r1, r0
 8010d50:	4630      	mov	r0, r6
 8010d52:	f000 fc07 	bl	8011564 <__pow5mult>
 8010d56:	9b06      	ldr	r3, [sp, #24]
 8010d58:	2b01      	cmp	r3, #1
 8010d5a:	4604      	mov	r4, r0
 8010d5c:	dd7a      	ble.n	8010e54 <_dtoa_r+0x7cc>
 8010d5e:	2300      	movs	r3, #0
 8010d60:	9309      	str	r3, [sp, #36]	; 0x24
 8010d62:	6922      	ldr	r2, [r4, #16]
 8010d64:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8010d68:	6910      	ldr	r0, [r2, #16]
 8010d6a:	f000 faed 	bl	8011348 <__hi0bits>
 8010d6e:	f1c0 0020 	rsb	r0, r0, #32
 8010d72:	9b05      	ldr	r3, [sp, #20]
 8010d74:	4418      	add	r0, r3
 8010d76:	f010 001f 	ands.w	r0, r0, #31
 8010d7a:	f000 8093 	beq.w	8010ea4 <_dtoa_r+0x81c>
 8010d7e:	f1c0 0220 	rsb	r2, r0, #32
 8010d82:	2a04      	cmp	r2, #4
 8010d84:	f340 8085 	ble.w	8010e92 <_dtoa_r+0x80a>
 8010d88:	9b04      	ldr	r3, [sp, #16]
 8010d8a:	f1c0 001c 	rsb	r0, r0, #28
 8010d8e:	4403      	add	r3, r0
 8010d90:	9304      	str	r3, [sp, #16]
 8010d92:	9b05      	ldr	r3, [sp, #20]
 8010d94:	4480      	add	r8, r0
 8010d96:	4403      	add	r3, r0
 8010d98:	9305      	str	r3, [sp, #20]
 8010d9a:	9b04      	ldr	r3, [sp, #16]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	dd05      	ble.n	8010dac <_dtoa_r+0x724>
 8010da0:	4629      	mov	r1, r5
 8010da2:	461a      	mov	r2, r3
 8010da4:	4630      	mov	r0, r6
 8010da6:	f000 fc37 	bl	8011618 <__lshift>
 8010daa:	4605      	mov	r5, r0
 8010dac:	9b05      	ldr	r3, [sp, #20]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	dd05      	ble.n	8010dbe <_dtoa_r+0x736>
 8010db2:	4621      	mov	r1, r4
 8010db4:	461a      	mov	r2, r3
 8010db6:	4630      	mov	r0, r6
 8010db8:	f000 fc2e 	bl	8011618 <__lshift>
 8010dbc:	4604      	mov	r4, r0
 8010dbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d071      	beq.n	8010ea8 <_dtoa_r+0x820>
 8010dc4:	4621      	mov	r1, r4
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	f000 fc92 	bl	80116f0 <__mcmp>
 8010dcc:	2800      	cmp	r0, #0
 8010dce:	da6b      	bge.n	8010ea8 <_dtoa_r+0x820>
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	4629      	mov	r1, r5
 8010dd4:	220a      	movs	r2, #10
 8010dd6:	4630      	mov	r0, r6
 8010dd8:	f000 fa70 	bl	80112bc <__multadd>
 8010ddc:	9b07      	ldr	r3, [sp, #28]
 8010dde:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010de2:	4605      	mov	r5, r0
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	f000 8197 	beq.w	8011118 <_dtoa_r+0xa90>
 8010dea:	4639      	mov	r1, r7
 8010dec:	2300      	movs	r3, #0
 8010dee:	220a      	movs	r2, #10
 8010df0:	4630      	mov	r0, r6
 8010df2:	f000 fa63 	bl	80112bc <__multadd>
 8010df6:	f1ba 0f00 	cmp.w	sl, #0
 8010dfa:	4607      	mov	r7, r0
 8010dfc:	f300 8093 	bgt.w	8010f26 <_dtoa_r+0x89e>
 8010e00:	9b06      	ldr	r3, [sp, #24]
 8010e02:	2b02      	cmp	r3, #2
 8010e04:	dc57      	bgt.n	8010eb6 <_dtoa_r+0x82e>
 8010e06:	e08e      	b.n	8010f26 <_dtoa_r+0x89e>
 8010e08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010e0a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010e0e:	e751      	b.n	8010cb4 <_dtoa_r+0x62c>
 8010e10:	f109 34ff 	add.w	r4, r9, #4294967295
 8010e14:	42a3      	cmp	r3, r4
 8010e16:	bfbf      	itttt	lt
 8010e18:	1ae2      	sublt	r2, r4, r3
 8010e1a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010e1c:	189b      	addlt	r3, r3, r2
 8010e1e:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010e20:	bfae      	itee	ge
 8010e22:	1b1c      	subge	r4, r3, r4
 8010e24:	4623      	movlt	r3, r4
 8010e26:	2400      	movlt	r4, #0
 8010e28:	f1b9 0f00 	cmp.w	r9, #0
 8010e2c:	bfb5      	itete	lt
 8010e2e:	9a04      	ldrlt	r2, [sp, #16]
 8010e30:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8010e34:	eba2 0809 	sublt.w	r8, r2, r9
 8010e38:	464a      	movge	r2, r9
 8010e3a:	bfb8      	it	lt
 8010e3c:	2200      	movlt	r2, #0
 8010e3e:	e73c      	b.n	8010cba <_dtoa_r+0x632>
 8010e40:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010e44:	9f07      	ldr	r7, [sp, #28]
 8010e46:	461c      	mov	r4, r3
 8010e48:	e744      	b.n	8010cd4 <_dtoa_r+0x64c>
 8010e4a:	461a      	mov	r2, r3
 8010e4c:	e770      	b.n	8010d30 <_dtoa_r+0x6a8>
 8010e4e:	9b06      	ldr	r3, [sp, #24]
 8010e50:	2b01      	cmp	r3, #1
 8010e52:	dc18      	bgt.n	8010e86 <_dtoa_r+0x7fe>
 8010e54:	9b02      	ldr	r3, [sp, #8]
 8010e56:	b9b3      	cbnz	r3, 8010e86 <_dtoa_r+0x7fe>
 8010e58:	9b03      	ldr	r3, [sp, #12]
 8010e5a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8010e5e:	b9a2      	cbnz	r2, 8010e8a <_dtoa_r+0x802>
 8010e60:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010e64:	0d12      	lsrs	r2, r2, #20
 8010e66:	0512      	lsls	r2, r2, #20
 8010e68:	b18a      	cbz	r2, 8010e8e <_dtoa_r+0x806>
 8010e6a:	9b04      	ldr	r3, [sp, #16]
 8010e6c:	3301      	adds	r3, #1
 8010e6e:	9304      	str	r3, [sp, #16]
 8010e70:	9b05      	ldr	r3, [sp, #20]
 8010e72:	3301      	adds	r3, #1
 8010e74:	9305      	str	r3, [sp, #20]
 8010e76:	2301      	movs	r3, #1
 8010e78:	9309      	str	r3, [sp, #36]	; 0x24
 8010e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	f47f af70 	bne.w	8010d62 <_dtoa_r+0x6da>
 8010e82:	2001      	movs	r0, #1
 8010e84:	e775      	b.n	8010d72 <_dtoa_r+0x6ea>
 8010e86:	2300      	movs	r3, #0
 8010e88:	e7f6      	b.n	8010e78 <_dtoa_r+0x7f0>
 8010e8a:	9b02      	ldr	r3, [sp, #8]
 8010e8c:	e7f4      	b.n	8010e78 <_dtoa_r+0x7f0>
 8010e8e:	9209      	str	r2, [sp, #36]	; 0x24
 8010e90:	e7f3      	b.n	8010e7a <_dtoa_r+0x7f2>
 8010e92:	d082      	beq.n	8010d9a <_dtoa_r+0x712>
 8010e94:	9b04      	ldr	r3, [sp, #16]
 8010e96:	321c      	adds	r2, #28
 8010e98:	4413      	add	r3, r2
 8010e9a:	9304      	str	r3, [sp, #16]
 8010e9c:	9b05      	ldr	r3, [sp, #20]
 8010e9e:	4490      	add	r8, r2
 8010ea0:	4413      	add	r3, r2
 8010ea2:	e779      	b.n	8010d98 <_dtoa_r+0x710>
 8010ea4:	4602      	mov	r2, r0
 8010ea6:	e7f5      	b.n	8010e94 <_dtoa_r+0x80c>
 8010ea8:	f1b9 0f00 	cmp.w	r9, #0
 8010eac:	dc36      	bgt.n	8010f1c <_dtoa_r+0x894>
 8010eae:	9b06      	ldr	r3, [sp, #24]
 8010eb0:	2b02      	cmp	r3, #2
 8010eb2:	dd33      	ble.n	8010f1c <_dtoa_r+0x894>
 8010eb4:	46ca      	mov	sl, r9
 8010eb6:	f1ba 0f00 	cmp.w	sl, #0
 8010eba:	d10d      	bne.n	8010ed8 <_dtoa_r+0x850>
 8010ebc:	4621      	mov	r1, r4
 8010ebe:	4653      	mov	r3, sl
 8010ec0:	2205      	movs	r2, #5
 8010ec2:	4630      	mov	r0, r6
 8010ec4:	f000 f9fa 	bl	80112bc <__multadd>
 8010ec8:	4601      	mov	r1, r0
 8010eca:	4604      	mov	r4, r0
 8010ecc:	4628      	mov	r0, r5
 8010ece:	f000 fc0f 	bl	80116f0 <__mcmp>
 8010ed2:	2800      	cmp	r0, #0
 8010ed4:	f73f ade4 	bgt.w	8010aa0 <_dtoa_r+0x418>
 8010ed8:	9b08      	ldr	r3, [sp, #32]
 8010eda:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010ede:	ea6f 0b03 	mvn.w	fp, r3
 8010ee2:	f04f 0900 	mov.w	r9, #0
 8010ee6:	4621      	mov	r1, r4
 8010ee8:	4630      	mov	r0, r6
 8010eea:	f000 f9c5 	bl	8011278 <_Bfree>
 8010eee:	2f00      	cmp	r7, #0
 8010ef0:	f43f aea1 	beq.w	8010c36 <_dtoa_r+0x5ae>
 8010ef4:	f1b9 0f00 	cmp.w	r9, #0
 8010ef8:	d005      	beq.n	8010f06 <_dtoa_r+0x87e>
 8010efa:	45b9      	cmp	r9, r7
 8010efc:	d003      	beq.n	8010f06 <_dtoa_r+0x87e>
 8010efe:	4649      	mov	r1, r9
 8010f00:	4630      	mov	r0, r6
 8010f02:	f000 f9b9 	bl	8011278 <_Bfree>
 8010f06:	4639      	mov	r1, r7
 8010f08:	4630      	mov	r0, r6
 8010f0a:	f000 f9b5 	bl	8011278 <_Bfree>
 8010f0e:	e692      	b.n	8010c36 <_dtoa_r+0x5ae>
 8010f10:	2400      	movs	r4, #0
 8010f12:	4627      	mov	r7, r4
 8010f14:	e7e0      	b.n	8010ed8 <_dtoa_r+0x850>
 8010f16:	4693      	mov	fp, r2
 8010f18:	4627      	mov	r7, r4
 8010f1a:	e5c1      	b.n	8010aa0 <_dtoa_r+0x418>
 8010f1c:	9b07      	ldr	r3, [sp, #28]
 8010f1e:	46ca      	mov	sl, r9
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	f000 8100 	beq.w	8011126 <_dtoa_r+0xa9e>
 8010f26:	f1b8 0f00 	cmp.w	r8, #0
 8010f2a:	dd05      	ble.n	8010f38 <_dtoa_r+0x8b0>
 8010f2c:	4639      	mov	r1, r7
 8010f2e:	4642      	mov	r2, r8
 8010f30:	4630      	mov	r0, r6
 8010f32:	f000 fb71 	bl	8011618 <__lshift>
 8010f36:	4607      	mov	r7, r0
 8010f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d05d      	beq.n	8010ffa <_dtoa_r+0x972>
 8010f3e:	6879      	ldr	r1, [r7, #4]
 8010f40:	4630      	mov	r0, r6
 8010f42:	f000 f959 	bl	80111f8 <_Balloc>
 8010f46:	4680      	mov	r8, r0
 8010f48:	b928      	cbnz	r0, 8010f56 <_dtoa_r+0x8ce>
 8010f4a:	4b82      	ldr	r3, [pc, #520]	; (8011154 <_dtoa_r+0xacc>)
 8010f4c:	4602      	mov	r2, r0
 8010f4e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8010f52:	f7ff bbb1 	b.w	80106b8 <_dtoa_r+0x30>
 8010f56:	693a      	ldr	r2, [r7, #16]
 8010f58:	3202      	adds	r2, #2
 8010f5a:	0092      	lsls	r2, r2, #2
 8010f5c:	f107 010c 	add.w	r1, r7, #12
 8010f60:	300c      	adds	r0, #12
 8010f62:	f000 fee5 	bl	8011d30 <memcpy>
 8010f66:	2201      	movs	r2, #1
 8010f68:	4641      	mov	r1, r8
 8010f6a:	4630      	mov	r0, r6
 8010f6c:	f000 fb54 	bl	8011618 <__lshift>
 8010f70:	9b01      	ldr	r3, [sp, #4]
 8010f72:	3301      	adds	r3, #1
 8010f74:	9304      	str	r3, [sp, #16]
 8010f76:	9b01      	ldr	r3, [sp, #4]
 8010f78:	4453      	add	r3, sl
 8010f7a:	9308      	str	r3, [sp, #32]
 8010f7c:	9b02      	ldr	r3, [sp, #8]
 8010f7e:	f003 0301 	and.w	r3, r3, #1
 8010f82:	46b9      	mov	r9, r7
 8010f84:	9307      	str	r3, [sp, #28]
 8010f86:	4607      	mov	r7, r0
 8010f88:	9b04      	ldr	r3, [sp, #16]
 8010f8a:	4621      	mov	r1, r4
 8010f8c:	3b01      	subs	r3, #1
 8010f8e:	4628      	mov	r0, r5
 8010f90:	9302      	str	r3, [sp, #8]
 8010f92:	f7ff faf0 	bl	8010576 <quorem>
 8010f96:	4603      	mov	r3, r0
 8010f98:	3330      	adds	r3, #48	; 0x30
 8010f9a:	9005      	str	r0, [sp, #20]
 8010f9c:	4649      	mov	r1, r9
 8010f9e:	4628      	mov	r0, r5
 8010fa0:	9309      	str	r3, [sp, #36]	; 0x24
 8010fa2:	f000 fba5 	bl	80116f0 <__mcmp>
 8010fa6:	463a      	mov	r2, r7
 8010fa8:	4682      	mov	sl, r0
 8010faa:	4621      	mov	r1, r4
 8010fac:	4630      	mov	r0, r6
 8010fae:	f000 fbbb 	bl	8011728 <__mdiff>
 8010fb2:	68c2      	ldr	r2, [r0, #12]
 8010fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fb6:	4680      	mov	r8, r0
 8010fb8:	bb0a      	cbnz	r2, 8010ffe <_dtoa_r+0x976>
 8010fba:	4601      	mov	r1, r0
 8010fbc:	4628      	mov	r0, r5
 8010fbe:	f000 fb97 	bl	80116f0 <__mcmp>
 8010fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fc4:	4602      	mov	r2, r0
 8010fc6:	4641      	mov	r1, r8
 8010fc8:	4630      	mov	r0, r6
 8010fca:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8010fce:	f000 f953 	bl	8011278 <_Bfree>
 8010fd2:	9b06      	ldr	r3, [sp, #24]
 8010fd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010fd6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010fda:	ea43 0102 	orr.w	r1, r3, r2
 8010fde:	9b07      	ldr	r3, [sp, #28]
 8010fe0:	4319      	orrs	r1, r3
 8010fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fe4:	d10d      	bne.n	8011002 <_dtoa_r+0x97a>
 8010fe6:	2b39      	cmp	r3, #57	; 0x39
 8010fe8:	d029      	beq.n	801103e <_dtoa_r+0x9b6>
 8010fea:	f1ba 0f00 	cmp.w	sl, #0
 8010fee:	dd01      	ble.n	8010ff4 <_dtoa_r+0x96c>
 8010ff0:	9b05      	ldr	r3, [sp, #20]
 8010ff2:	3331      	adds	r3, #49	; 0x31
 8010ff4:	9a02      	ldr	r2, [sp, #8]
 8010ff6:	7013      	strb	r3, [r2, #0]
 8010ff8:	e775      	b.n	8010ee6 <_dtoa_r+0x85e>
 8010ffa:	4638      	mov	r0, r7
 8010ffc:	e7b8      	b.n	8010f70 <_dtoa_r+0x8e8>
 8010ffe:	2201      	movs	r2, #1
 8011000:	e7e1      	b.n	8010fc6 <_dtoa_r+0x93e>
 8011002:	f1ba 0f00 	cmp.w	sl, #0
 8011006:	db06      	blt.n	8011016 <_dtoa_r+0x98e>
 8011008:	9906      	ldr	r1, [sp, #24]
 801100a:	ea41 0a0a 	orr.w	sl, r1, sl
 801100e:	9907      	ldr	r1, [sp, #28]
 8011010:	ea5a 0a01 	orrs.w	sl, sl, r1
 8011014:	d120      	bne.n	8011058 <_dtoa_r+0x9d0>
 8011016:	2a00      	cmp	r2, #0
 8011018:	ddec      	ble.n	8010ff4 <_dtoa_r+0x96c>
 801101a:	4629      	mov	r1, r5
 801101c:	2201      	movs	r2, #1
 801101e:	4630      	mov	r0, r6
 8011020:	9304      	str	r3, [sp, #16]
 8011022:	f000 faf9 	bl	8011618 <__lshift>
 8011026:	4621      	mov	r1, r4
 8011028:	4605      	mov	r5, r0
 801102a:	f000 fb61 	bl	80116f0 <__mcmp>
 801102e:	2800      	cmp	r0, #0
 8011030:	9b04      	ldr	r3, [sp, #16]
 8011032:	dc02      	bgt.n	801103a <_dtoa_r+0x9b2>
 8011034:	d1de      	bne.n	8010ff4 <_dtoa_r+0x96c>
 8011036:	07da      	lsls	r2, r3, #31
 8011038:	d5dc      	bpl.n	8010ff4 <_dtoa_r+0x96c>
 801103a:	2b39      	cmp	r3, #57	; 0x39
 801103c:	d1d8      	bne.n	8010ff0 <_dtoa_r+0x968>
 801103e:	9a02      	ldr	r2, [sp, #8]
 8011040:	2339      	movs	r3, #57	; 0x39
 8011042:	7013      	strb	r3, [r2, #0]
 8011044:	4643      	mov	r3, r8
 8011046:	4698      	mov	r8, r3
 8011048:	3b01      	subs	r3, #1
 801104a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801104e:	2a39      	cmp	r2, #57	; 0x39
 8011050:	d051      	beq.n	80110f6 <_dtoa_r+0xa6e>
 8011052:	3201      	adds	r2, #1
 8011054:	701a      	strb	r2, [r3, #0]
 8011056:	e746      	b.n	8010ee6 <_dtoa_r+0x85e>
 8011058:	2a00      	cmp	r2, #0
 801105a:	dd03      	ble.n	8011064 <_dtoa_r+0x9dc>
 801105c:	2b39      	cmp	r3, #57	; 0x39
 801105e:	d0ee      	beq.n	801103e <_dtoa_r+0x9b6>
 8011060:	3301      	adds	r3, #1
 8011062:	e7c7      	b.n	8010ff4 <_dtoa_r+0x96c>
 8011064:	9a04      	ldr	r2, [sp, #16]
 8011066:	9908      	ldr	r1, [sp, #32]
 8011068:	f802 3c01 	strb.w	r3, [r2, #-1]
 801106c:	428a      	cmp	r2, r1
 801106e:	d02b      	beq.n	80110c8 <_dtoa_r+0xa40>
 8011070:	4629      	mov	r1, r5
 8011072:	2300      	movs	r3, #0
 8011074:	220a      	movs	r2, #10
 8011076:	4630      	mov	r0, r6
 8011078:	f000 f920 	bl	80112bc <__multadd>
 801107c:	45b9      	cmp	r9, r7
 801107e:	4605      	mov	r5, r0
 8011080:	f04f 0300 	mov.w	r3, #0
 8011084:	f04f 020a 	mov.w	r2, #10
 8011088:	4649      	mov	r1, r9
 801108a:	4630      	mov	r0, r6
 801108c:	d107      	bne.n	801109e <_dtoa_r+0xa16>
 801108e:	f000 f915 	bl	80112bc <__multadd>
 8011092:	4681      	mov	r9, r0
 8011094:	4607      	mov	r7, r0
 8011096:	9b04      	ldr	r3, [sp, #16]
 8011098:	3301      	adds	r3, #1
 801109a:	9304      	str	r3, [sp, #16]
 801109c:	e774      	b.n	8010f88 <_dtoa_r+0x900>
 801109e:	f000 f90d 	bl	80112bc <__multadd>
 80110a2:	4639      	mov	r1, r7
 80110a4:	4681      	mov	r9, r0
 80110a6:	2300      	movs	r3, #0
 80110a8:	220a      	movs	r2, #10
 80110aa:	4630      	mov	r0, r6
 80110ac:	f000 f906 	bl	80112bc <__multadd>
 80110b0:	4607      	mov	r7, r0
 80110b2:	e7f0      	b.n	8011096 <_dtoa_r+0xa0e>
 80110b4:	f1ba 0f00 	cmp.w	sl, #0
 80110b8:	9a01      	ldr	r2, [sp, #4]
 80110ba:	bfcc      	ite	gt
 80110bc:	46d0      	movgt	r8, sl
 80110be:	f04f 0801 	movle.w	r8, #1
 80110c2:	4490      	add	r8, r2
 80110c4:	f04f 0900 	mov.w	r9, #0
 80110c8:	4629      	mov	r1, r5
 80110ca:	2201      	movs	r2, #1
 80110cc:	4630      	mov	r0, r6
 80110ce:	9302      	str	r3, [sp, #8]
 80110d0:	f000 faa2 	bl	8011618 <__lshift>
 80110d4:	4621      	mov	r1, r4
 80110d6:	4605      	mov	r5, r0
 80110d8:	f000 fb0a 	bl	80116f0 <__mcmp>
 80110dc:	2800      	cmp	r0, #0
 80110de:	dcb1      	bgt.n	8011044 <_dtoa_r+0x9bc>
 80110e0:	d102      	bne.n	80110e8 <_dtoa_r+0xa60>
 80110e2:	9b02      	ldr	r3, [sp, #8]
 80110e4:	07db      	lsls	r3, r3, #31
 80110e6:	d4ad      	bmi.n	8011044 <_dtoa_r+0x9bc>
 80110e8:	4643      	mov	r3, r8
 80110ea:	4698      	mov	r8, r3
 80110ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110f0:	2a30      	cmp	r2, #48	; 0x30
 80110f2:	d0fa      	beq.n	80110ea <_dtoa_r+0xa62>
 80110f4:	e6f7      	b.n	8010ee6 <_dtoa_r+0x85e>
 80110f6:	9a01      	ldr	r2, [sp, #4]
 80110f8:	429a      	cmp	r2, r3
 80110fa:	d1a4      	bne.n	8011046 <_dtoa_r+0x9be>
 80110fc:	f10b 0b01 	add.w	fp, fp, #1
 8011100:	2331      	movs	r3, #49	; 0x31
 8011102:	e778      	b.n	8010ff6 <_dtoa_r+0x96e>
 8011104:	4b14      	ldr	r3, [pc, #80]	; (8011158 <_dtoa_r+0xad0>)
 8011106:	f7ff bb2a 	b.w	801075e <_dtoa_r+0xd6>
 801110a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801110c:	2b00      	cmp	r3, #0
 801110e:	f47f ab05 	bne.w	801071c <_dtoa_r+0x94>
 8011112:	4b12      	ldr	r3, [pc, #72]	; (801115c <_dtoa_r+0xad4>)
 8011114:	f7ff bb23 	b.w	801075e <_dtoa_r+0xd6>
 8011118:	f1ba 0f00 	cmp.w	sl, #0
 801111c:	dc03      	bgt.n	8011126 <_dtoa_r+0xa9e>
 801111e:	9b06      	ldr	r3, [sp, #24]
 8011120:	2b02      	cmp	r3, #2
 8011122:	f73f aec8 	bgt.w	8010eb6 <_dtoa_r+0x82e>
 8011126:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801112a:	4621      	mov	r1, r4
 801112c:	4628      	mov	r0, r5
 801112e:	f7ff fa22 	bl	8010576 <quorem>
 8011132:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011136:	f808 3b01 	strb.w	r3, [r8], #1
 801113a:	9a01      	ldr	r2, [sp, #4]
 801113c:	eba8 0202 	sub.w	r2, r8, r2
 8011140:	4592      	cmp	sl, r2
 8011142:	ddb7      	ble.n	80110b4 <_dtoa_r+0xa2c>
 8011144:	4629      	mov	r1, r5
 8011146:	2300      	movs	r3, #0
 8011148:	220a      	movs	r2, #10
 801114a:	4630      	mov	r0, r6
 801114c:	f000 f8b6 	bl	80112bc <__multadd>
 8011150:	4605      	mov	r5, r0
 8011152:	e7ea      	b.n	801112a <_dtoa_r+0xaa2>
 8011154:	08012fc0 	.word	0x08012fc0
 8011158:	08012f20 	.word	0x08012f20
 801115c:	08012f44 	.word	0x08012f44

08011160 <_free_r>:
 8011160:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011162:	2900      	cmp	r1, #0
 8011164:	d044      	beq.n	80111f0 <_free_r+0x90>
 8011166:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801116a:	9001      	str	r0, [sp, #4]
 801116c:	2b00      	cmp	r3, #0
 801116e:	f1a1 0404 	sub.w	r4, r1, #4
 8011172:	bfb8      	it	lt
 8011174:	18e4      	addlt	r4, r4, r3
 8011176:	f7fe fc01 	bl	800f97c <__malloc_lock>
 801117a:	4a1e      	ldr	r2, [pc, #120]	; (80111f4 <_free_r+0x94>)
 801117c:	9801      	ldr	r0, [sp, #4]
 801117e:	6813      	ldr	r3, [r2, #0]
 8011180:	b933      	cbnz	r3, 8011190 <_free_r+0x30>
 8011182:	6063      	str	r3, [r4, #4]
 8011184:	6014      	str	r4, [r2, #0]
 8011186:	b003      	add	sp, #12
 8011188:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801118c:	f7fe bbfc 	b.w	800f988 <__malloc_unlock>
 8011190:	42a3      	cmp	r3, r4
 8011192:	d908      	bls.n	80111a6 <_free_r+0x46>
 8011194:	6825      	ldr	r5, [r4, #0]
 8011196:	1961      	adds	r1, r4, r5
 8011198:	428b      	cmp	r3, r1
 801119a:	bf01      	itttt	eq
 801119c:	6819      	ldreq	r1, [r3, #0]
 801119e:	685b      	ldreq	r3, [r3, #4]
 80111a0:	1949      	addeq	r1, r1, r5
 80111a2:	6021      	streq	r1, [r4, #0]
 80111a4:	e7ed      	b.n	8011182 <_free_r+0x22>
 80111a6:	461a      	mov	r2, r3
 80111a8:	685b      	ldr	r3, [r3, #4]
 80111aa:	b10b      	cbz	r3, 80111b0 <_free_r+0x50>
 80111ac:	42a3      	cmp	r3, r4
 80111ae:	d9fa      	bls.n	80111a6 <_free_r+0x46>
 80111b0:	6811      	ldr	r1, [r2, #0]
 80111b2:	1855      	adds	r5, r2, r1
 80111b4:	42a5      	cmp	r5, r4
 80111b6:	d10b      	bne.n	80111d0 <_free_r+0x70>
 80111b8:	6824      	ldr	r4, [r4, #0]
 80111ba:	4421      	add	r1, r4
 80111bc:	1854      	adds	r4, r2, r1
 80111be:	42a3      	cmp	r3, r4
 80111c0:	6011      	str	r1, [r2, #0]
 80111c2:	d1e0      	bne.n	8011186 <_free_r+0x26>
 80111c4:	681c      	ldr	r4, [r3, #0]
 80111c6:	685b      	ldr	r3, [r3, #4]
 80111c8:	6053      	str	r3, [r2, #4]
 80111ca:	440c      	add	r4, r1
 80111cc:	6014      	str	r4, [r2, #0]
 80111ce:	e7da      	b.n	8011186 <_free_r+0x26>
 80111d0:	d902      	bls.n	80111d8 <_free_r+0x78>
 80111d2:	230c      	movs	r3, #12
 80111d4:	6003      	str	r3, [r0, #0]
 80111d6:	e7d6      	b.n	8011186 <_free_r+0x26>
 80111d8:	6825      	ldr	r5, [r4, #0]
 80111da:	1961      	adds	r1, r4, r5
 80111dc:	428b      	cmp	r3, r1
 80111de:	bf04      	itt	eq
 80111e0:	6819      	ldreq	r1, [r3, #0]
 80111e2:	685b      	ldreq	r3, [r3, #4]
 80111e4:	6063      	str	r3, [r4, #4]
 80111e6:	bf04      	itt	eq
 80111e8:	1949      	addeq	r1, r1, r5
 80111ea:	6021      	streq	r1, [r4, #0]
 80111ec:	6054      	str	r4, [r2, #4]
 80111ee:	e7ca      	b.n	8011186 <_free_r+0x26>
 80111f0:	b003      	add	sp, #12
 80111f2:	bd30      	pop	{r4, r5, pc}
 80111f4:	240020d8 	.word	0x240020d8

080111f8 <_Balloc>:
 80111f8:	b570      	push	{r4, r5, r6, lr}
 80111fa:	69c6      	ldr	r6, [r0, #28]
 80111fc:	4604      	mov	r4, r0
 80111fe:	460d      	mov	r5, r1
 8011200:	b976      	cbnz	r6, 8011220 <_Balloc+0x28>
 8011202:	2010      	movs	r0, #16
 8011204:	f7fe fb12 	bl	800f82c <malloc>
 8011208:	4602      	mov	r2, r0
 801120a:	61e0      	str	r0, [r4, #28]
 801120c:	b920      	cbnz	r0, 8011218 <_Balloc+0x20>
 801120e:	4b18      	ldr	r3, [pc, #96]	; (8011270 <_Balloc+0x78>)
 8011210:	4818      	ldr	r0, [pc, #96]	; (8011274 <_Balloc+0x7c>)
 8011212:	216b      	movs	r1, #107	; 0x6b
 8011214:	f000 fd9a 	bl	8011d4c <__assert_func>
 8011218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801121c:	6006      	str	r6, [r0, #0]
 801121e:	60c6      	str	r6, [r0, #12]
 8011220:	69e6      	ldr	r6, [r4, #28]
 8011222:	68f3      	ldr	r3, [r6, #12]
 8011224:	b183      	cbz	r3, 8011248 <_Balloc+0x50>
 8011226:	69e3      	ldr	r3, [r4, #28]
 8011228:	68db      	ldr	r3, [r3, #12]
 801122a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801122e:	b9b8      	cbnz	r0, 8011260 <_Balloc+0x68>
 8011230:	2101      	movs	r1, #1
 8011232:	fa01 f605 	lsl.w	r6, r1, r5
 8011236:	1d72      	adds	r2, r6, #5
 8011238:	0092      	lsls	r2, r2, #2
 801123a:	4620      	mov	r0, r4
 801123c:	f000 fda4 	bl	8011d88 <_calloc_r>
 8011240:	b160      	cbz	r0, 801125c <_Balloc+0x64>
 8011242:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011246:	e00e      	b.n	8011266 <_Balloc+0x6e>
 8011248:	2221      	movs	r2, #33	; 0x21
 801124a:	2104      	movs	r1, #4
 801124c:	4620      	mov	r0, r4
 801124e:	f000 fd9b 	bl	8011d88 <_calloc_r>
 8011252:	69e3      	ldr	r3, [r4, #28]
 8011254:	60f0      	str	r0, [r6, #12]
 8011256:	68db      	ldr	r3, [r3, #12]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d1e4      	bne.n	8011226 <_Balloc+0x2e>
 801125c:	2000      	movs	r0, #0
 801125e:	bd70      	pop	{r4, r5, r6, pc}
 8011260:	6802      	ldr	r2, [r0, #0]
 8011262:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011266:	2300      	movs	r3, #0
 8011268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801126c:	e7f7      	b.n	801125e <_Balloc+0x66>
 801126e:	bf00      	nop
 8011270:	08012f51 	.word	0x08012f51
 8011274:	08012fd1 	.word	0x08012fd1

08011278 <_Bfree>:
 8011278:	b570      	push	{r4, r5, r6, lr}
 801127a:	69c6      	ldr	r6, [r0, #28]
 801127c:	4605      	mov	r5, r0
 801127e:	460c      	mov	r4, r1
 8011280:	b976      	cbnz	r6, 80112a0 <_Bfree+0x28>
 8011282:	2010      	movs	r0, #16
 8011284:	f7fe fad2 	bl	800f82c <malloc>
 8011288:	4602      	mov	r2, r0
 801128a:	61e8      	str	r0, [r5, #28]
 801128c:	b920      	cbnz	r0, 8011298 <_Bfree+0x20>
 801128e:	4b09      	ldr	r3, [pc, #36]	; (80112b4 <_Bfree+0x3c>)
 8011290:	4809      	ldr	r0, [pc, #36]	; (80112b8 <_Bfree+0x40>)
 8011292:	218f      	movs	r1, #143	; 0x8f
 8011294:	f000 fd5a 	bl	8011d4c <__assert_func>
 8011298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801129c:	6006      	str	r6, [r0, #0]
 801129e:	60c6      	str	r6, [r0, #12]
 80112a0:	b13c      	cbz	r4, 80112b2 <_Bfree+0x3a>
 80112a2:	69eb      	ldr	r3, [r5, #28]
 80112a4:	6862      	ldr	r2, [r4, #4]
 80112a6:	68db      	ldr	r3, [r3, #12]
 80112a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80112ac:	6021      	str	r1, [r4, #0]
 80112ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80112b2:	bd70      	pop	{r4, r5, r6, pc}
 80112b4:	08012f51 	.word	0x08012f51
 80112b8:	08012fd1 	.word	0x08012fd1

080112bc <__multadd>:
 80112bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112c0:	690d      	ldr	r5, [r1, #16]
 80112c2:	4607      	mov	r7, r0
 80112c4:	460c      	mov	r4, r1
 80112c6:	461e      	mov	r6, r3
 80112c8:	f101 0c14 	add.w	ip, r1, #20
 80112cc:	2000      	movs	r0, #0
 80112ce:	f8dc 3000 	ldr.w	r3, [ip]
 80112d2:	b299      	uxth	r1, r3
 80112d4:	fb02 6101 	mla	r1, r2, r1, r6
 80112d8:	0c1e      	lsrs	r6, r3, #16
 80112da:	0c0b      	lsrs	r3, r1, #16
 80112dc:	fb02 3306 	mla	r3, r2, r6, r3
 80112e0:	b289      	uxth	r1, r1
 80112e2:	3001      	adds	r0, #1
 80112e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80112e8:	4285      	cmp	r5, r0
 80112ea:	f84c 1b04 	str.w	r1, [ip], #4
 80112ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80112f2:	dcec      	bgt.n	80112ce <__multadd+0x12>
 80112f4:	b30e      	cbz	r6, 801133a <__multadd+0x7e>
 80112f6:	68a3      	ldr	r3, [r4, #8]
 80112f8:	42ab      	cmp	r3, r5
 80112fa:	dc19      	bgt.n	8011330 <__multadd+0x74>
 80112fc:	6861      	ldr	r1, [r4, #4]
 80112fe:	4638      	mov	r0, r7
 8011300:	3101      	adds	r1, #1
 8011302:	f7ff ff79 	bl	80111f8 <_Balloc>
 8011306:	4680      	mov	r8, r0
 8011308:	b928      	cbnz	r0, 8011316 <__multadd+0x5a>
 801130a:	4602      	mov	r2, r0
 801130c:	4b0c      	ldr	r3, [pc, #48]	; (8011340 <__multadd+0x84>)
 801130e:	480d      	ldr	r0, [pc, #52]	; (8011344 <__multadd+0x88>)
 8011310:	21ba      	movs	r1, #186	; 0xba
 8011312:	f000 fd1b 	bl	8011d4c <__assert_func>
 8011316:	6922      	ldr	r2, [r4, #16]
 8011318:	3202      	adds	r2, #2
 801131a:	f104 010c 	add.w	r1, r4, #12
 801131e:	0092      	lsls	r2, r2, #2
 8011320:	300c      	adds	r0, #12
 8011322:	f000 fd05 	bl	8011d30 <memcpy>
 8011326:	4621      	mov	r1, r4
 8011328:	4638      	mov	r0, r7
 801132a:	f7ff ffa5 	bl	8011278 <_Bfree>
 801132e:	4644      	mov	r4, r8
 8011330:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011334:	3501      	adds	r5, #1
 8011336:	615e      	str	r6, [r3, #20]
 8011338:	6125      	str	r5, [r4, #16]
 801133a:	4620      	mov	r0, r4
 801133c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011340:	08012fc0 	.word	0x08012fc0
 8011344:	08012fd1 	.word	0x08012fd1

08011348 <__hi0bits>:
 8011348:	0c03      	lsrs	r3, r0, #16
 801134a:	041b      	lsls	r3, r3, #16
 801134c:	b9d3      	cbnz	r3, 8011384 <__hi0bits+0x3c>
 801134e:	0400      	lsls	r0, r0, #16
 8011350:	2310      	movs	r3, #16
 8011352:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011356:	bf04      	itt	eq
 8011358:	0200      	lsleq	r0, r0, #8
 801135a:	3308      	addeq	r3, #8
 801135c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011360:	bf04      	itt	eq
 8011362:	0100      	lsleq	r0, r0, #4
 8011364:	3304      	addeq	r3, #4
 8011366:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801136a:	bf04      	itt	eq
 801136c:	0080      	lsleq	r0, r0, #2
 801136e:	3302      	addeq	r3, #2
 8011370:	2800      	cmp	r0, #0
 8011372:	db05      	blt.n	8011380 <__hi0bits+0x38>
 8011374:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011378:	f103 0301 	add.w	r3, r3, #1
 801137c:	bf08      	it	eq
 801137e:	2320      	moveq	r3, #32
 8011380:	4618      	mov	r0, r3
 8011382:	4770      	bx	lr
 8011384:	2300      	movs	r3, #0
 8011386:	e7e4      	b.n	8011352 <__hi0bits+0xa>

08011388 <__lo0bits>:
 8011388:	6803      	ldr	r3, [r0, #0]
 801138a:	f013 0207 	ands.w	r2, r3, #7
 801138e:	d00c      	beq.n	80113aa <__lo0bits+0x22>
 8011390:	07d9      	lsls	r1, r3, #31
 8011392:	d422      	bmi.n	80113da <__lo0bits+0x52>
 8011394:	079a      	lsls	r2, r3, #30
 8011396:	bf49      	itett	mi
 8011398:	085b      	lsrmi	r3, r3, #1
 801139a:	089b      	lsrpl	r3, r3, #2
 801139c:	6003      	strmi	r3, [r0, #0]
 801139e:	2201      	movmi	r2, #1
 80113a0:	bf5c      	itt	pl
 80113a2:	6003      	strpl	r3, [r0, #0]
 80113a4:	2202      	movpl	r2, #2
 80113a6:	4610      	mov	r0, r2
 80113a8:	4770      	bx	lr
 80113aa:	b299      	uxth	r1, r3
 80113ac:	b909      	cbnz	r1, 80113b2 <__lo0bits+0x2a>
 80113ae:	0c1b      	lsrs	r3, r3, #16
 80113b0:	2210      	movs	r2, #16
 80113b2:	b2d9      	uxtb	r1, r3
 80113b4:	b909      	cbnz	r1, 80113ba <__lo0bits+0x32>
 80113b6:	3208      	adds	r2, #8
 80113b8:	0a1b      	lsrs	r3, r3, #8
 80113ba:	0719      	lsls	r1, r3, #28
 80113bc:	bf04      	itt	eq
 80113be:	091b      	lsreq	r3, r3, #4
 80113c0:	3204      	addeq	r2, #4
 80113c2:	0799      	lsls	r1, r3, #30
 80113c4:	bf04      	itt	eq
 80113c6:	089b      	lsreq	r3, r3, #2
 80113c8:	3202      	addeq	r2, #2
 80113ca:	07d9      	lsls	r1, r3, #31
 80113cc:	d403      	bmi.n	80113d6 <__lo0bits+0x4e>
 80113ce:	085b      	lsrs	r3, r3, #1
 80113d0:	f102 0201 	add.w	r2, r2, #1
 80113d4:	d003      	beq.n	80113de <__lo0bits+0x56>
 80113d6:	6003      	str	r3, [r0, #0]
 80113d8:	e7e5      	b.n	80113a6 <__lo0bits+0x1e>
 80113da:	2200      	movs	r2, #0
 80113dc:	e7e3      	b.n	80113a6 <__lo0bits+0x1e>
 80113de:	2220      	movs	r2, #32
 80113e0:	e7e1      	b.n	80113a6 <__lo0bits+0x1e>
	...

080113e4 <__i2b>:
 80113e4:	b510      	push	{r4, lr}
 80113e6:	460c      	mov	r4, r1
 80113e8:	2101      	movs	r1, #1
 80113ea:	f7ff ff05 	bl	80111f8 <_Balloc>
 80113ee:	4602      	mov	r2, r0
 80113f0:	b928      	cbnz	r0, 80113fe <__i2b+0x1a>
 80113f2:	4b05      	ldr	r3, [pc, #20]	; (8011408 <__i2b+0x24>)
 80113f4:	4805      	ldr	r0, [pc, #20]	; (801140c <__i2b+0x28>)
 80113f6:	f240 1145 	movw	r1, #325	; 0x145
 80113fa:	f000 fca7 	bl	8011d4c <__assert_func>
 80113fe:	2301      	movs	r3, #1
 8011400:	6144      	str	r4, [r0, #20]
 8011402:	6103      	str	r3, [r0, #16]
 8011404:	bd10      	pop	{r4, pc}
 8011406:	bf00      	nop
 8011408:	08012fc0 	.word	0x08012fc0
 801140c:	08012fd1 	.word	0x08012fd1

08011410 <__multiply>:
 8011410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011414:	4691      	mov	r9, r2
 8011416:	690a      	ldr	r2, [r1, #16]
 8011418:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801141c:	429a      	cmp	r2, r3
 801141e:	bfb8      	it	lt
 8011420:	460b      	movlt	r3, r1
 8011422:	460c      	mov	r4, r1
 8011424:	bfbc      	itt	lt
 8011426:	464c      	movlt	r4, r9
 8011428:	4699      	movlt	r9, r3
 801142a:	6927      	ldr	r7, [r4, #16]
 801142c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011430:	68a3      	ldr	r3, [r4, #8]
 8011432:	6861      	ldr	r1, [r4, #4]
 8011434:	eb07 060a 	add.w	r6, r7, sl
 8011438:	42b3      	cmp	r3, r6
 801143a:	b085      	sub	sp, #20
 801143c:	bfb8      	it	lt
 801143e:	3101      	addlt	r1, #1
 8011440:	f7ff feda 	bl	80111f8 <_Balloc>
 8011444:	b930      	cbnz	r0, 8011454 <__multiply+0x44>
 8011446:	4602      	mov	r2, r0
 8011448:	4b44      	ldr	r3, [pc, #272]	; (801155c <__multiply+0x14c>)
 801144a:	4845      	ldr	r0, [pc, #276]	; (8011560 <__multiply+0x150>)
 801144c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8011450:	f000 fc7c 	bl	8011d4c <__assert_func>
 8011454:	f100 0514 	add.w	r5, r0, #20
 8011458:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801145c:	462b      	mov	r3, r5
 801145e:	2200      	movs	r2, #0
 8011460:	4543      	cmp	r3, r8
 8011462:	d321      	bcc.n	80114a8 <__multiply+0x98>
 8011464:	f104 0314 	add.w	r3, r4, #20
 8011468:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801146c:	f109 0314 	add.w	r3, r9, #20
 8011470:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011474:	9202      	str	r2, [sp, #8]
 8011476:	1b3a      	subs	r2, r7, r4
 8011478:	3a15      	subs	r2, #21
 801147a:	f022 0203 	bic.w	r2, r2, #3
 801147e:	3204      	adds	r2, #4
 8011480:	f104 0115 	add.w	r1, r4, #21
 8011484:	428f      	cmp	r7, r1
 8011486:	bf38      	it	cc
 8011488:	2204      	movcc	r2, #4
 801148a:	9201      	str	r2, [sp, #4]
 801148c:	9a02      	ldr	r2, [sp, #8]
 801148e:	9303      	str	r3, [sp, #12]
 8011490:	429a      	cmp	r2, r3
 8011492:	d80c      	bhi.n	80114ae <__multiply+0x9e>
 8011494:	2e00      	cmp	r6, #0
 8011496:	dd03      	ble.n	80114a0 <__multiply+0x90>
 8011498:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801149c:	2b00      	cmp	r3, #0
 801149e:	d05b      	beq.n	8011558 <__multiply+0x148>
 80114a0:	6106      	str	r6, [r0, #16]
 80114a2:	b005      	add	sp, #20
 80114a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114a8:	f843 2b04 	str.w	r2, [r3], #4
 80114ac:	e7d8      	b.n	8011460 <__multiply+0x50>
 80114ae:	f8b3 a000 	ldrh.w	sl, [r3]
 80114b2:	f1ba 0f00 	cmp.w	sl, #0
 80114b6:	d024      	beq.n	8011502 <__multiply+0xf2>
 80114b8:	f104 0e14 	add.w	lr, r4, #20
 80114bc:	46a9      	mov	r9, r5
 80114be:	f04f 0c00 	mov.w	ip, #0
 80114c2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80114c6:	f8d9 1000 	ldr.w	r1, [r9]
 80114ca:	fa1f fb82 	uxth.w	fp, r2
 80114ce:	b289      	uxth	r1, r1
 80114d0:	fb0a 110b 	mla	r1, sl, fp, r1
 80114d4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80114d8:	f8d9 2000 	ldr.w	r2, [r9]
 80114dc:	4461      	add	r1, ip
 80114de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80114e2:	fb0a c20b 	mla	r2, sl, fp, ip
 80114e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80114ea:	b289      	uxth	r1, r1
 80114ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80114f0:	4577      	cmp	r7, lr
 80114f2:	f849 1b04 	str.w	r1, [r9], #4
 80114f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80114fa:	d8e2      	bhi.n	80114c2 <__multiply+0xb2>
 80114fc:	9a01      	ldr	r2, [sp, #4]
 80114fe:	f845 c002 	str.w	ip, [r5, r2]
 8011502:	9a03      	ldr	r2, [sp, #12]
 8011504:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011508:	3304      	adds	r3, #4
 801150a:	f1b9 0f00 	cmp.w	r9, #0
 801150e:	d021      	beq.n	8011554 <__multiply+0x144>
 8011510:	6829      	ldr	r1, [r5, #0]
 8011512:	f104 0c14 	add.w	ip, r4, #20
 8011516:	46ae      	mov	lr, r5
 8011518:	f04f 0a00 	mov.w	sl, #0
 801151c:	f8bc b000 	ldrh.w	fp, [ip]
 8011520:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011524:	fb09 220b 	mla	r2, r9, fp, r2
 8011528:	4452      	add	r2, sl
 801152a:	b289      	uxth	r1, r1
 801152c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011530:	f84e 1b04 	str.w	r1, [lr], #4
 8011534:	f85c 1b04 	ldr.w	r1, [ip], #4
 8011538:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801153c:	f8be 1000 	ldrh.w	r1, [lr]
 8011540:	fb09 110a 	mla	r1, r9, sl, r1
 8011544:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8011548:	4567      	cmp	r7, ip
 801154a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801154e:	d8e5      	bhi.n	801151c <__multiply+0x10c>
 8011550:	9a01      	ldr	r2, [sp, #4]
 8011552:	50a9      	str	r1, [r5, r2]
 8011554:	3504      	adds	r5, #4
 8011556:	e799      	b.n	801148c <__multiply+0x7c>
 8011558:	3e01      	subs	r6, #1
 801155a:	e79b      	b.n	8011494 <__multiply+0x84>
 801155c:	08012fc0 	.word	0x08012fc0
 8011560:	08012fd1 	.word	0x08012fd1

08011564 <__pow5mult>:
 8011564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011568:	4615      	mov	r5, r2
 801156a:	f012 0203 	ands.w	r2, r2, #3
 801156e:	4606      	mov	r6, r0
 8011570:	460f      	mov	r7, r1
 8011572:	d007      	beq.n	8011584 <__pow5mult+0x20>
 8011574:	4c25      	ldr	r4, [pc, #148]	; (801160c <__pow5mult+0xa8>)
 8011576:	3a01      	subs	r2, #1
 8011578:	2300      	movs	r3, #0
 801157a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801157e:	f7ff fe9d 	bl	80112bc <__multadd>
 8011582:	4607      	mov	r7, r0
 8011584:	10ad      	asrs	r5, r5, #2
 8011586:	d03d      	beq.n	8011604 <__pow5mult+0xa0>
 8011588:	69f4      	ldr	r4, [r6, #28]
 801158a:	b97c      	cbnz	r4, 80115ac <__pow5mult+0x48>
 801158c:	2010      	movs	r0, #16
 801158e:	f7fe f94d 	bl	800f82c <malloc>
 8011592:	4602      	mov	r2, r0
 8011594:	61f0      	str	r0, [r6, #28]
 8011596:	b928      	cbnz	r0, 80115a4 <__pow5mult+0x40>
 8011598:	4b1d      	ldr	r3, [pc, #116]	; (8011610 <__pow5mult+0xac>)
 801159a:	481e      	ldr	r0, [pc, #120]	; (8011614 <__pow5mult+0xb0>)
 801159c:	f240 11b3 	movw	r1, #435	; 0x1b3
 80115a0:	f000 fbd4 	bl	8011d4c <__assert_func>
 80115a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80115a8:	6004      	str	r4, [r0, #0]
 80115aa:	60c4      	str	r4, [r0, #12]
 80115ac:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80115b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80115b4:	b94c      	cbnz	r4, 80115ca <__pow5mult+0x66>
 80115b6:	f240 2171 	movw	r1, #625	; 0x271
 80115ba:	4630      	mov	r0, r6
 80115bc:	f7ff ff12 	bl	80113e4 <__i2b>
 80115c0:	2300      	movs	r3, #0
 80115c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80115c6:	4604      	mov	r4, r0
 80115c8:	6003      	str	r3, [r0, #0]
 80115ca:	f04f 0900 	mov.w	r9, #0
 80115ce:	07eb      	lsls	r3, r5, #31
 80115d0:	d50a      	bpl.n	80115e8 <__pow5mult+0x84>
 80115d2:	4639      	mov	r1, r7
 80115d4:	4622      	mov	r2, r4
 80115d6:	4630      	mov	r0, r6
 80115d8:	f7ff ff1a 	bl	8011410 <__multiply>
 80115dc:	4639      	mov	r1, r7
 80115de:	4680      	mov	r8, r0
 80115e0:	4630      	mov	r0, r6
 80115e2:	f7ff fe49 	bl	8011278 <_Bfree>
 80115e6:	4647      	mov	r7, r8
 80115e8:	106d      	asrs	r5, r5, #1
 80115ea:	d00b      	beq.n	8011604 <__pow5mult+0xa0>
 80115ec:	6820      	ldr	r0, [r4, #0]
 80115ee:	b938      	cbnz	r0, 8011600 <__pow5mult+0x9c>
 80115f0:	4622      	mov	r2, r4
 80115f2:	4621      	mov	r1, r4
 80115f4:	4630      	mov	r0, r6
 80115f6:	f7ff ff0b 	bl	8011410 <__multiply>
 80115fa:	6020      	str	r0, [r4, #0]
 80115fc:	f8c0 9000 	str.w	r9, [r0]
 8011600:	4604      	mov	r4, r0
 8011602:	e7e4      	b.n	80115ce <__pow5mult+0x6a>
 8011604:	4638      	mov	r0, r7
 8011606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801160a:	bf00      	nop
 801160c:	08013120 	.word	0x08013120
 8011610:	08012f51 	.word	0x08012f51
 8011614:	08012fd1 	.word	0x08012fd1

08011618 <__lshift>:
 8011618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801161c:	460c      	mov	r4, r1
 801161e:	6849      	ldr	r1, [r1, #4]
 8011620:	6923      	ldr	r3, [r4, #16]
 8011622:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011626:	68a3      	ldr	r3, [r4, #8]
 8011628:	4607      	mov	r7, r0
 801162a:	4691      	mov	r9, r2
 801162c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011630:	f108 0601 	add.w	r6, r8, #1
 8011634:	42b3      	cmp	r3, r6
 8011636:	db0b      	blt.n	8011650 <__lshift+0x38>
 8011638:	4638      	mov	r0, r7
 801163a:	f7ff fddd 	bl	80111f8 <_Balloc>
 801163e:	4605      	mov	r5, r0
 8011640:	b948      	cbnz	r0, 8011656 <__lshift+0x3e>
 8011642:	4602      	mov	r2, r0
 8011644:	4b28      	ldr	r3, [pc, #160]	; (80116e8 <__lshift+0xd0>)
 8011646:	4829      	ldr	r0, [pc, #164]	; (80116ec <__lshift+0xd4>)
 8011648:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801164c:	f000 fb7e 	bl	8011d4c <__assert_func>
 8011650:	3101      	adds	r1, #1
 8011652:	005b      	lsls	r3, r3, #1
 8011654:	e7ee      	b.n	8011634 <__lshift+0x1c>
 8011656:	2300      	movs	r3, #0
 8011658:	f100 0114 	add.w	r1, r0, #20
 801165c:	f100 0210 	add.w	r2, r0, #16
 8011660:	4618      	mov	r0, r3
 8011662:	4553      	cmp	r3, sl
 8011664:	db33      	blt.n	80116ce <__lshift+0xb6>
 8011666:	6920      	ldr	r0, [r4, #16]
 8011668:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801166c:	f104 0314 	add.w	r3, r4, #20
 8011670:	f019 091f 	ands.w	r9, r9, #31
 8011674:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011678:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801167c:	d02b      	beq.n	80116d6 <__lshift+0xbe>
 801167e:	f1c9 0e20 	rsb	lr, r9, #32
 8011682:	468a      	mov	sl, r1
 8011684:	2200      	movs	r2, #0
 8011686:	6818      	ldr	r0, [r3, #0]
 8011688:	fa00 f009 	lsl.w	r0, r0, r9
 801168c:	4310      	orrs	r0, r2
 801168e:	f84a 0b04 	str.w	r0, [sl], #4
 8011692:	f853 2b04 	ldr.w	r2, [r3], #4
 8011696:	459c      	cmp	ip, r3
 8011698:	fa22 f20e 	lsr.w	r2, r2, lr
 801169c:	d8f3      	bhi.n	8011686 <__lshift+0x6e>
 801169e:	ebac 0304 	sub.w	r3, ip, r4
 80116a2:	3b15      	subs	r3, #21
 80116a4:	f023 0303 	bic.w	r3, r3, #3
 80116a8:	3304      	adds	r3, #4
 80116aa:	f104 0015 	add.w	r0, r4, #21
 80116ae:	4584      	cmp	ip, r0
 80116b0:	bf38      	it	cc
 80116b2:	2304      	movcc	r3, #4
 80116b4:	50ca      	str	r2, [r1, r3]
 80116b6:	b10a      	cbz	r2, 80116bc <__lshift+0xa4>
 80116b8:	f108 0602 	add.w	r6, r8, #2
 80116bc:	3e01      	subs	r6, #1
 80116be:	4638      	mov	r0, r7
 80116c0:	612e      	str	r6, [r5, #16]
 80116c2:	4621      	mov	r1, r4
 80116c4:	f7ff fdd8 	bl	8011278 <_Bfree>
 80116c8:	4628      	mov	r0, r5
 80116ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80116d2:	3301      	adds	r3, #1
 80116d4:	e7c5      	b.n	8011662 <__lshift+0x4a>
 80116d6:	3904      	subs	r1, #4
 80116d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80116dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80116e0:	459c      	cmp	ip, r3
 80116e2:	d8f9      	bhi.n	80116d8 <__lshift+0xc0>
 80116e4:	e7ea      	b.n	80116bc <__lshift+0xa4>
 80116e6:	bf00      	nop
 80116e8:	08012fc0 	.word	0x08012fc0
 80116ec:	08012fd1 	.word	0x08012fd1

080116f0 <__mcmp>:
 80116f0:	b530      	push	{r4, r5, lr}
 80116f2:	6902      	ldr	r2, [r0, #16]
 80116f4:	690c      	ldr	r4, [r1, #16]
 80116f6:	1b12      	subs	r2, r2, r4
 80116f8:	d10e      	bne.n	8011718 <__mcmp+0x28>
 80116fa:	f100 0314 	add.w	r3, r0, #20
 80116fe:	3114      	adds	r1, #20
 8011700:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011704:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011708:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801170c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011710:	42a5      	cmp	r5, r4
 8011712:	d003      	beq.n	801171c <__mcmp+0x2c>
 8011714:	d305      	bcc.n	8011722 <__mcmp+0x32>
 8011716:	2201      	movs	r2, #1
 8011718:	4610      	mov	r0, r2
 801171a:	bd30      	pop	{r4, r5, pc}
 801171c:	4283      	cmp	r3, r0
 801171e:	d3f3      	bcc.n	8011708 <__mcmp+0x18>
 8011720:	e7fa      	b.n	8011718 <__mcmp+0x28>
 8011722:	f04f 32ff 	mov.w	r2, #4294967295
 8011726:	e7f7      	b.n	8011718 <__mcmp+0x28>

08011728 <__mdiff>:
 8011728:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801172c:	460c      	mov	r4, r1
 801172e:	4606      	mov	r6, r0
 8011730:	4611      	mov	r1, r2
 8011732:	4620      	mov	r0, r4
 8011734:	4690      	mov	r8, r2
 8011736:	f7ff ffdb 	bl	80116f0 <__mcmp>
 801173a:	1e05      	subs	r5, r0, #0
 801173c:	d110      	bne.n	8011760 <__mdiff+0x38>
 801173e:	4629      	mov	r1, r5
 8011740:	4630      	mov	r0, r6
 8011742:	f7ff fd59 	bl	80111f8 <_Balloc>
 8011746:	b930      	cbnz	r0, 8011756 <__mdiff+0x2e>
 8011748:	4b3a      	ldr	r3, [pc, #232]	; (8011834 <__mdiff+0x10c>)
 801174a:	4602      	mov	r2, r0
 801174c:	f240 2137 	movw	r1, #567	; 0x237
 8011750:	4839      	ldr	r0, [pc, #228]	; (8011838 <__mdiff+0x110>)
 8011752:	f000 fafb 	bl	8011d4c <__assert_func>
 8011756:	2301      	movs	r3, #1
 8011758:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801175c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011760:	bfa4      	itt	ge
 8011762:	4643      	movge	r3, r8
 8011764:	46a0      	movge	r8, r4
 8011766:	4630      	mov	r0, r6
 8011768:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801176c:	bfa6      	itte	ge
 801176e:	461c      	movge	r4, r3
 8011770:	2500      	movge	r5, #0
 8011772:	2501      	movlt	r5, #1
 8011774:	f7ff fd40 	bl	80111f8 <_Balloc>
 8011778:	b920      	cbnz	r0, 8011784 <__mdiff+0x5c>
 801177a:	4b2e      	ldr	r3, [pc, #184]	; (8011834 <__mdiff+0x10c>)
 801177c:	4602      	mov	r2, r0
 801177e:	f240 2145 	movw	r1, #581	; 0x245
 8011782:	e7e5      	b.n	8011750 <__mdiff+0x28>
 8011784:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011788:	6926      	ldr	r6, [r4, #16]
 801178a:	60c5      	str	r5, [r0, #12]
 801178c:	f104 0914 	add.w	r9, r4, #20
 8011790:	f108 0514 	add.w	r5, r8, #20
 8011794:	f100 0e14 	add.w	lr, r0, #20
 8011798:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801179c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80117a0:	f108 0210 	add.w	r2, r8, #16
 80117a4:	46f2      	mov	sl, lr
 80117a6:	2100      	movs	r1, #0
 80117a8:	f859 3b04 	ldr.w	r3, [r9], #4
 80117ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80117b0:	fa11 f88b 	uxtah	r8, r1, fp
 80117b4:	b299      	uxth	r1, r3
 80117b6:	0c1b      	lsrs	r3, r3, #16
 80117b8:	eba8 0801 	sub.w	r8, r8, r1
 80117bc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80117c0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80117c4:	fa1f f888 	uxth.w	r8, r8
 80117c8:	1419      	asrs	r1, r3, #16
 80117ca:	454e      	cmp	r6, r9
 80117cc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80117d0:	f84a 3b04 	str.w	r3, [sl], #4
 80117d4:	d8e8      	bhi.n	80117a8 <__mdiff+0x80>
 80117d6:	1b33      	subs	r3, r6, r4
 80117d8:	3b15      	subs	r3, #21
 80117da:	f023 0303 	bic.w	r3, r3, #3
 80117de:	3304      	adds	r3, #4
 80117e0:	3415      	adds	r4, #21
 80117e2:	42a6      	cmp	r6, r4
 80117e4:	bf38      	it	cc
 80117e6:	2304      	movcc	r3, #4
 80117e8:	441d      	add	r5, r3
 80117ea:	4473      	add	r3, lr
 80117ec:	469e      	mov	lr, r3
 80117ee:	462e      	mov	r6, r5
 80117f0:	4566      	cmp	r6, ip
 80117f2:	d30e      	bcc.n	8011812 <__mdiff+0xea>
 80117f4:	f10c 0203 	add.w	r2, ip, #3
 80117f8:	1b52      	subs	r2, r2, r5
 80117fa:	f022 0203 	bic.w	r2, r2, #3
 80117fe:	3d03      	subs	r5, #3
 8011800:	45ac      	cmp	ip, r5
 8011802:	bf38      	it	cc
 8011804:	2200      	movcc	r2, #0
 8011806:	4413      	add	r3, r2
 8011808:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801180c:	b17a      	cbz	r2, 801182e <__mdiff+0x106>
 801180e:	6107      	str	r7, [r0, #16]
 8011810:	e7a4      	b.n	801175c <__mdiff+0x34>
 8011812:	f856 8b04 	ldr.w	r8, [r6], #4
 8011816:	fa11 f288 	uxtah	r2, r1, r8
 801181a:	1414      	asrs	r4, r2, #16
 801181c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011820:	b292      	uxth	r2, r2
 8011822:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011826:	f84e 2b04 	str.w	r2, [lr], #4
 801182a:	1421      	asrs	r1, r4, #16
 801182c:	e7e0      	b.n	80117f0 <__mdiff+0xc8>
 801182e:	3f01      	subs	r7, #1
 8011830:	e7ea      	b.n	8011808 <__mdiff+0xe0>
 8011832:	bf00      	nop
 8011834:	08012fc0 	.word	0x08012fc0
 8011838:	08012fd1 	.word	0x08012fd1

0801183c <__d2b>:
 801183c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011840:	460f      	mov	r7, r1
 8011842:	2101      	movs	r1, #1
 8011844:	ec59 8b10 	vmov	r8, r9, d0
 8011848:	4616      	mov	r6, r2
 801184a:	f7ff fcd5 	bl	80111f8 <_Balloc>
 801184e:	4604      	mov	r4, r0
 8011850:	b930      	cbnz	r0, 8011860 <__d2b+0x24>
 8011852:	4602      	mov	r2, r0
 8011854:	4b24      	ldr	r3, [pc, #144]	; (80118e8 <__d2b+0xac>)
 8011856:	4825      	ldr	r0, [pc, #148]	; (80118ec <__d2b+0xb0>)
 8011858:	f240 310f 	movw	r1, #783	; 0x30f
 801185c:	f000 fa76 	bl	8011d4c <__assert_func>
 8011860:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011864:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011868:	bb2d      	cbnz	r5, 80118b6 <__d2b+0x7a>
 801186a:	9301      	str	r3, [sp, #4]
 801186c:	f1b8 0300 	subs.w	r3, r8, #0
 8011870:	d026      	beq.n	80118c0 <__d2b+0x84>
 8011872:	4668      	mov	r0, sp
 8011874:	9300      	str	r3, [sp, #0]
 8011876:	f7ff fd87 	bl	8011388 <__lo0bits>
 801187a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801187e:	b1e8      	cbz	r0, 80118bc <__d2b+0x80>
 8011880:	f1c0 0320 	rsb	r3, r0, #32
 8011884:	fa02 f303 	lsl.w	r3, r2, r3
 8011888:	430b      	orrs	r3, r1
 801188a:	40c2      	lsrs	r2, r0
 801188c:	6163      	str	r3, [r4, #20]
 801188e:	9201      	str	r2, [sp, #4]
 8011890:	9b01      	ldr	r3, [sp, #4]
 8011892:	61a3      	str	r3, [r4, #24]
 8011894:	2b00      	cmp	r3, #0
 8011896:	bf14      	ite	ne
 8011898:	2202      	movne	r2, #2
 801189a:	2201      	moveq	r2, #1
 801189c:	6122      	str	r2, [r4, #16]
 801189e:	b1bd      	cbz	r5, 80118d0 <__d2b+0x94>
 80118a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80118a4:	4405      	add	r5, r0
 80118a6:	603d      	str	r5, [r7, #0]
 80118a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80118ac:	6030      	str	r0, [r6, #0]
 80118ae:	4620      	mov	r0, r4
 80118b0:	b003      	add	sp, #12
 80118b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80118ba:	e7d6      	b.n	801186a <__d2b+0x2e>
 80118bc:	6161      	str	r1, [r4, #20]
 80118be:	e7e7      	b.n	8011890 <__d2b+0x54>
 80118c0:	a801      	add	r0, sp, #4
 80118c2:	f7ff fd61 	bl	8011388 <__lo0bits>
 80118c6:	9b01      	ldr	r3, [sp, #4]
 80118c8:	6163      	str	r3, [r4, #20]
 80118ca:	3020      	adds	r0, #32
 80118cc:	2201      	movs	r2, #1
 80118ce:	e7e5      	b.n	801189c <__d2b+0x60>
 80118d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80118d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80118d8:	6038      	str	r0, [r7, #0]
 80118da:	6918      	ldr	r0, [r3, #16]
 80118dc:	f7ff fd34 	bl	8011348 <__hi0bits>
 80118e0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80118e4:	e7e2      	b.n	80118ac <__d2b+0x70>
 80118e6:	bf00      	nop
 80118e8:	08012fc0 	.word	0x08012fc0
 80118ec:	08012fd1 	.word	0x08012fd1

080118f0 <__ssputs_r>:
 80118f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118f4:	688e      	ldr	r6, [r1, #8]
 80118f6:	461f      	mov	r7, r3
 80118f8:	42be      	cmp	r6, r7
 80118fa:	680b      	ldr	r3, [r1, #0]
 80118fc:	4682      	mov	sl, r0
 80118fe:	460c      	mov	r4, r1
 8011900:	4690      	mov	r8, r2
 8011902:	d82c      	bhi.n	801195e <__ssputs_r+0x6e>
 8011904:	898a      	ldrh	r2, [r1, #12]
 8011906:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801190a:	d026      	beq.n	801195a <__ssputs_r+0x6a>
 801190c:	6965      	ldr	r5, [r4, #20]
 801190e:	6909      	ldr	r1, [r1, #16]
 8011910:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011914:	eba3 0901 	sub.w	r9, r3, r1
 8011918:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801191c:	1c7b      	adds	r3, r7, #1
 801191e:	444b      	add	r3, r9
 8011920:	106d      	asrs	r5, r5, #1
 8011922:	429d      	cmp	r5, r3
 8011924:	bf38      	it	cc
 8011926:	461d      	movcc	r5, r3
 8011928:	0553      	lsls	r3, r2, #21
 801192a:	d527      	bpl.n	801197c <__ssputs_r+0x8c>
 801192c:	4629      	mov	r1, r5
 801192e:	f7fd ffa5 	bl	800f87c <_malloc_r>
 8011932:	4606      	mov	r6, r0
 8011934:	b360      	cbz	r0, 8011990 <__ssputs_r+0xa0>
 8011936:	6921      	ldr	r1, [r4, #16]
 8011938:	464a      	mov	r2, r9
 801193a:	f000 f9f9 	bl	8011d30 <memcpy>
 801193e:	89a3      	ldrh	r3, [r4, #12]
 8011940:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011948:	81a3      	strh	r3, [r4, #12]
 801194a:	6126      	str	r6, [r4, #16]
 801194c:	6165      	str	r5, [r4, #20]
 801194e:	444e      	add	r6, r9
 8011950:	eba5 0509 	sub.w	r5, r5, r9
 8011954:	6026      	str	r6, [r4, #0]
 8011956:	60a5      	str	r5, [r4, #8]
 8011958:	463e      	mov	r6, r7
 801195a:	42be      	cmp	r6, r7
 801195c:	d900      	bls.n	8011960 <__ssputs_r+0x70>
 801195e:	463e      	mov	r6, r7
 8011960:	6820      	ldr	r0, [r4, #0]
 8011962:	4632      	mov	r2, r6
 8011964:	4641      	mov	r1, r8
 8011966:	f000 f9c9 	bl	8011cfc <memmove>
 801196a:	68a3      	ldr	r3, [r4, #8]
 801196c:	1b9b      	subs	r3, r3, r6
 801196e:	60a3      	str	r3, [r4, #8]
 8011970:	6823      	ldr	r3, [r4, #0]
 8011972:	4433      	add	r3, r6
 8011974:	6023      	str	r3, [r4, #0]
 8011976:	2000      	movs	r0, #0
 8011978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801197c:	462a      	mov	r2, r5
 801197e:	f000 fa2b 	bl	8011dd8 <_realloc_r>
 8011982:	4606      	mov	r6, r0
 8011984:	2800      	cmp	r0, #0
 8011986:	d1e0      	bne.n	801194a <__ssputs_r+0x5a>
 8011988:	6921      	ldr	r1, [r4, #16]
 801198a:	4650      	mov	r0, sl
 801198c:	f7ff fbe8 	bl	8011160 <_free_r>
 8011990:	230c      	movs	r3, #12
 8011992:	f8ca 3000 	str.w	r3, [sl]
 8011996:	89a3      	ldrh	r3, [r4, #12]
 8011998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801199c:	81a3      	strh	r3, [r4, #12]
 801199e:	f04f 30ff 	mov.w	r0, #4294967295
 80119a2:	e7e9      	b.n	8011978 <__ssputs_r+0x88>

080119a4 <_svfiprintf_r>:
 80119a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119a8:	4698      	mov	r8, r3
 80119aa:	898b      	ldrh	r3, [r1, #12]
 80119ac:	061b      	lsls	r3, r3, #24
 80119ae:	b09d      	sub	sp, #116	; 0x74
 80119b0:	4607      	mov	r7, r0
 80119b2:	460d      	mov	r5, r1
 80119b4:	4614      	mov	r4, r2
 80119b6:	d50e      	bpl.n	80119d6 <_svfiprintf_r+0x32>
 80119b8:	690b      	ldr	r3, [r1, #16]
 80119ba:	b963      	cbnz	r3, 80119d6 <_svfiprintf_r+0x32>
 80119bc:	2140      	movs	r1, #64	; 0x40
 80119be:	f7fd ff5d 	bl	800f87c <_malloc_r>
 80119c2:	6028      	str	r0, [r5, #0]
 80119c4:	6128      	str	r0, [r5, #16]
 80119c6:	b920      	cbnz	r0, 80119d2 <_svfiprintf_r+0x2e>
 80119c8:	230c      	movs	r3, #12
 80119ca:	603b      	str	r3, [r7, #0]
 80119cc:	f04f 30ff 	mov.w	r0, #4294967295
 80119d0:	e0d0      	b.n	8011b74 <_svfiprintf_r+0x1d0>
 80119d2:	2340      	movs	r3, #64	; 0x40
 80119d4:	616b      	str	r3, [r5, #20]
 80119d6:	2300      	movs	r3, #0
 80119d8:	9309      	str	r3, [sp, #36]	; 0x24
 80119da:	2320      	movs	r3, #32
 80119dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80119e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80119e4:	2330      	movs	r3, #48	; 0x30
 80119e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011b8c <_svfiprintf_r+0x1e8>
 80119ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80119ee:	f04f 0901 	mov.w	r9, #1
 80119f2:	4623      	mov	r3, r4
 80119f4:	469a      	mov	sl, r3
 80119f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119fa:	b10a      	cbz	r2, 8011a00 <_svfiprintf_r+0x5c>
 80119fc:	2a25      	cmp	r2, #37	; 0x25
 80119fe:	d1f9      	bne.n	80119f4 <_svfiprintf_r+0x50>
 8011a00:	ebba 0b04 	subs.w	fp, sl, r4
 8011a04:	d00b      	beq.n	8011a1e <_svfiprintf_r+0x7a>
 8011a06:	465b      	mov	r3, fp
 8011a08:	4622      	mov	r2, r4
 8011a0a:	4629      	mov	r1, r5
 8011a0c:	4638      	mov	r0, r7
 8011a0e:	f7ff ff6f 	bl	80118f0 <__ssputs_r>
 8011a12:	3001      	adds	r0, #1
 8011a14:	f000 80a9 	beq.w	8011b6a <_svfiprintf_r+0x1c6>
 8011a18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011a1a:	445a      	add	r2, fp
 8011a1c:	9209      	str	r2, [sp, #36]	; 0x24
 8011a1e:	f89a 3000 	ldrb.w	r3, [sl]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	f000 80a1 	beq.w	8011b6a <_svfiprintf_r+0x1c6>
 8011a28:	2300      	movs	r3, #0
 8011a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8011a2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a32:	f10a 0a01 	add.w	sl, sl, #1
 8011a36:	9304      	str	r3, [sp, #16]
 8011a38:	9307      	str	r3, [sp, #28]
 8011a3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011a3e:	931a      	str	r3, [sp, #104]	; 0x68
 8011a40:	4654      	mov	r4, sl
 8011a42:	2205      	movs	r2, #5
 8011a44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a48:	4850      	ldr	r0, [pc, #320]	; (8011b8c <_svfiprintf_r+0x1e8>)
 8011a4a:	f7ee fc49 	bl	80002e0 <memchr>
 8011a4e:	9a04      	ldr	r2, [sp, #16]
 8011a50:	b9d8      	cbnz	r0, 8011a8a <_svfiprintf_r+0xe6>
 8011a52:	06d0      	lsls	r0, r2, #27
 8011a54:	bf44      	itt	mi
 8011a56:	2320      	movmi	r3, #32
 8011a58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011a5c:	0711      	lsls	r1, r2, #28
 8011a5e:	bf44      	itt	mi
 8011a60:	232b      	movmi	r3, #43	; 0x2b
 8011a62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011a66:	f89a 3000 	ldrb.w	r3, [sl]
 8011a6a:	2b2a      	cmp	r3, #42	; 0x2a
 8011a6c:	d015      	beq.n	8011a9a <_svfiprintf_r+0xf6>
 8011a6e:	9a07      	ldr	r2, [sp, #28]
 8011a70:	4654      	mov	r4, sl
 8011a72:	2000      	movs	r0, #0
 8011a74:	f04f 0c0a 	mov.w	ip, #10
 8011a78:	4621      	mov	r1, r4
 8011a7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a7e:	3b30      	subs	r3, #48	; 0x30
 8011a80:	2b09      	cmp	r3, #9
 8011a82:	d94d      	bls.n	8011b20 <_svfiprintf_r+0x17c>
 8011a84:	b1b0      	cbz	r0, 8011ab4 <_svfiprintf_r+0x110>
 8011a86:	9207      	str	r2, [sp, #28]
 8011a88:	e014      	b.n	8011ab4 <_svfiprintf_r+0x110>
 8011a8a:	eba0 0308 	sub.w	r3, r0, r8
 8011a8e:	fa09 f303 	lsl.w	r3, r9, r3
 8011a92:	4313      	orrs	r3, r2
 8011a94:	9304      	str	r3, [sp, #16]
 8011a96:	46a2      	mov	sl, r4
 8011a98:	e7d2      	b.n	8011a40 <_svfiprintf_r+0x9c>
 8011a9a:	9b03      	ldr	r3, [sp, #12]
 8011a9c:	1d19      	adds	r1, r3, #4
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	9103      	str	r1, [sp, #12]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	bfbb      	ittet	lt
 8011aa6:	425b      	neglt	r3, r3
 8011aa8:	f042 0202 	orrlt.w	r2, r2, #2
 8011aac:	9307      	strge	r3, [sp, #28]
 8011aae:	9307      	strlt	r3, [sp, #28]
 8011ab0:	bfb8      	it	lt
 8011ab2:	9204      	strlt	r2, [sp, #16]
 8011ab4:	7823      	ldrb	r3, [r4, #0]
 8011ab6:	2b2e      	cmp	r3, #46	; 0x2e
 8011ab8:	d10c      	bne.n	8011ad4 <_svfiprintf_r+0x130>
 8011aba:	7863      	ldrb	r3, [r4, #1]
 8011abc:	2b2a      	cmp	r3, #42	; 0x2a
 8011abe:	d134      	bne.n	8011b2a <_svfiprintf_r+0x186>
 8011ac0:	9b03      	ldr	r3, [sp, #12]
 8011ac2:	1d1a      	adds	r2, r3, #4
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	9203      	str	r2, [sp, #12]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	bfb8      	it	lt
 8011acc:	f04f 33ff 	movlt.w	r3, #4294967295
 8011ad0:	3402      	adds	r4, #2
 8011ad2:	9305      	str	r3, [sp, #20]
 8011ad4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8011b9c <_svfiprintf_r+0x1f8>
 8011ad8:	7821      	ldrb	r1, [r4, #0]
 8011ada:	2203      	movs	r2, #3
 8011adc:	4650      	mov	r0, sl
 8011ade:	f7ee fbff 	bl	80002e0 <memchr>
 8011ae2:	b138      	cbz	r0, 8011af4 <_svfiprintf_r+0x150>
 8011ae4:	9b04      	ldr	r3, [sp, #16]
 8011ae6:	eba0 000a 	sub.w	r0, r0, sl
 8011aea:	2240      	movs	r2, #64	; 0x40
 8011aec:	4082      	lsls	r2, r0
 8011aee:	4313      	orrs	r3, r2
 8011af0:	3401      	adds	r4, #1
 8011af2:	9304      	str	r3, [sp, #16]
 8011af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011af8:	4825      	ldr	r0, [pc, #148]	; (8011b90 <_svfiprintf_r+0x1ec>)
 8011afa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011afe:	2206      	movs	r2, #6
 8011b00:	f7ee fbee 	bl	80002e0 <memchr>
 8011b04:	2800      	cmp	r0, #0
 8011b06:	d038      	beq.n	8011b7a <_svfiprintf_r+0x1d6>
 8011b08:	4b22      	ldr	r3, [pc, #136]	; (8011b94 <_svfiprintf_r+0x1f0>)
 8011b0a:	bb1b      	cbnz	r3, 8011b54 <_svfiprintf_r+0x1b0>
 8011b0c:	9b03      	ldr	r3, [sp, #12]
 8011b0e:	3307      	adds	r3, #7
 8011b10:	f023 0307 	bic.w	r3, r3, #7
 8011b14:	3308      	adds	r3, #8
 8011b16:	9303      	str	r3, [sp, #12]
 8011b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b1a:	4433      	add	r3, r6
 8011b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8011b1e:	e768      	b.n	80119f2 <_svfiprintf_r+0x4e>
 8011b20:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b24:	460c      	mov	r4, r1
 8011b26:	2001      	movs	r0, #1
 8011b28:	e7a6      	b.n	8011a78 <_svfiprintf_r+0xd4>
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	3401      	adds	r4, #1
 8011b2e:	9305      	str	r3, [sp, #20]
 8011b30:	4619      	mov	r1, r3
 8011b32:	f04f 0c0a 	mov.w	ip, #10
 8011b36:	4620      	mov	r0, r4
 8011b38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b3c:	3a30      	subs	r2, #48	; 0x30
 8011b3e:	2a09      	cmp	r2, #9
 8011b40:	d903      	bls.n	8011b4a <_svfiprintf_r+0x1a6>
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d0c6      	beq.n	8011ad4 <_svfiprintf_r+0x130>
 8011b46:	9105      	str	r1, [sp, #20]
 8011b48:	e7c4      	b.n	8011ad4 <_svfiprintf_r+0x130>
 8011b4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b4e:	4604      	mov	r4, r0
 8011b50:	2301      	movs	r3, #1
 8011b52:	e7f0      	b.n	8011b36 <_svfiprintf_r+0x192>
 8011b54:	ab03      	add	r3, sp, #12
 8011b56:	9300      	str	r3, [sp, #0]
 8011b58:	462a      	mov	r2, r5
 8011b5a:	4b0f      	ldr	r3, [pc, #60]	; (8011b98 <_svfiprintf_r+0x1f4>)
 8011b5c:	a904      	add	r1, sp, #16
 8011b5e:	4638      	mov	r0, r7
 8011b60:	f7fd ffaa 	bl	800fab8 <_printf_float>
 8011b64:	1c42      	adds	r2, r0, #1
 8011b66:	4606      	mov	r6, r0
 8011b68:	d1d6      	bne.n	8011b18 <_svfiprintf_r+0x174>
 8011b6a:	89ab      	ldrh	r3, [r5, #12]
 8011b6c:	065b      	lsls	r3, r3, #25
 8011b6e:	f53f af2d 	bmi.w	80119cc <_svfiprintf_r+0x28>
 8011b72:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011b74:	b01d      	add	sp, #116	; 0x74
 8011b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b7a:	ab03      	add	r3, sp, #12
 8011b7c:	9300      	str	r3, [sp, #0]
 8011b7e:	462a      	mov	r2, r5
 8011b80:	4b05      	ldr	r3, [pc, #20]	; (8011b98 <_svfiprintf_r+0x1f4>)
 8011b82:	a904      	add	r1, sp, #16
 8011b84:	4638      	mov	r0, r7
 8011b86:	f7fe fa1f 	bl	800ffc8 <_printf_i>
 8011b8a:	e7eb      	b.n	8011b64 <_svfiprintf_r+0x1c0>
 8011b8c:	0801312c 	.word	0x0801312c
 8011b90:	08013136 	.word	0x08013136
 8011b94:	0800fab9 	.word	0x0800fab9
 8011b98:	080118f1 	.word	0x080118f1
 8011b9c:	08013132 	.word	0x08013132

08011ba0 <__sflush_r>:
 8011ba0:	898a      	ldrh	r2, [r1, #12]
 8011ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ba6:	4605      	mov	r5, r0
 8011ba8:	0710      	lsls	r0, r2, #28
 8011baa:	460c      	mov	r4, r1
 8011bac:	d458      	bmi.n	8011c60 <__sflush_r+0xc0>
 8011bae:	684b      	ldr	r3, [r1, #4]
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	dc05      	bgt.n	8011bc0 <__sflush_r+0x20>
 8011bb4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	dc02      	bgt.n	8011bc0 <__sflush_r+0x20>
 8011bba:	2000      	movs	r0, #0
 8011bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011bc2:	2e00      	cmp	r6, #0
 8011bc4:	d0f9      	beq.n	8011bba <__sflush_r+0x1a>
 8011bc6:	2300      	movs	r3, #0
 8011bc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011bcc:	682f      	ldr	r7, [r5, #0]
 8011bce:	6a21      	ldr	r1, [r4, #32]
 8011bd0:	602b      	str	r3, [r5, #0]
 8011bd2:	d032      	beq.n	8011c3a <__sflush_r+0x9a>
 8011bd4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011bd6:	89a3      	ldrh	r3, [r4, #12]
 8011bd8:	075a      	lsls	r2, r3, #29
 8011bda:	d505      	bpl.n	8011be8 <__sflush_r+0x48>
 8011bdc:	6863      	ldr	r3, [r4, #4]
 8011bde:	1ac0      	subs	r0, r0, r3
 8011be0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011be2:	b10b      	cbz	r3, 8011be8 <__sflush_r+0x48>
 8011be4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011be6:	1ac0      	subs	r0, r0, r3
 8011be8:	2300      	movs	r3, #0
 8011bea:	4602      	mov	r2, r0
 8011bec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011bee:	6a21      	ldr	r1, [r4, #32]
 8011bf0:	4628      	mov	r0, r5
 8011bf2:	47b0      	blx	r6
 8011bf4:	1c43      	adds	r3, r0, #1
 8011bf6:	89a3      	ldrh	r3, [r4, #12]
 8011bf8:	d106      	bne.n	8011c08 <__sflush_r+0x68>
 8011bfa:	6829      	ldr	r1, [r5, #0]
 8011bfc:	291d      	cmp	r1, #29
 8011bfe:	d82b      	bhi.n	8011c58 <__sflush_r+0xb8>
 8011c00:	4a29      	ldr	r2, [pc, #164]	; (8011ca8 <__sflush_r+0x108>)
 8011c02:	410a      	asrs	r2, r1
 8011c04:	07d6      	lsls	r6, r2, #31
 8011c06:	d427      	bmi.n	8011c58 <__sflush_r+0xb8>
 8011c08:	2200      	movs	r2, #0
 8011c0a:	6062      	str	r2, [r4, #4]
 8011c0c:	04d9      	lsls	r1, r3, #19
 8011c0e:	6922      	ldr	r2, [r4, #16]
 8011c10:	6022      	str	r2, [r4, #0]
 8011c12:	d504      	bpl.n	8011c1e <__sflush_r+0x7e>
 8011c14:	1c42      	adds	r2, r0, #1
 8011c16:	d101      	bne.n	8011c1c <__sflush_r+0x7c>
 8011c18:	682b      	ldr	r3, [r5, #0]
 8011c1a:	b903      	cbnz	r3, 8011c1e <__sflush_r+0x7e>
 8011c1c:	6560      	str	r0, [r4, #84]	; 0x54
 8011c1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c20:	602f      	str	r7, [r5, #0]
 8011c22:	2900      	cmp	r1, #0
 8011c24:	d0c9      	beq.n	8011bba <__sflush_r+0x1a>
 8011c26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c2a:	4299      	cmp	r1, r3
 8011c2c:	d002      	beq.n	8011c34 <__sflush_r+0x94>
 8011c2e:	4628      	mov	r0, r5
 8011c30:	f7ff fa96 	bl	8011160 <_free_r>
 8011c34:	2000      	movs	r0, #0
 8011c36:	6360      	str	r0, [r4, #52]	; 0x34
 8011c38:	e7c0      	b.n	8011bbc <__sflush_r+0x1c>
 8011c3a:	2301      	movs	r3, #1
 8011c3c:	4628      	mov	r0, r5
 8011c3e:	47b0      	blx	r6
 8011c40:	1c41      	adds	r1, r0, #1
 8011c42:	d1c8      	bne.n	8011bd6 <__sflush_r+0x36>
 8011c44:	682b      	ldr	r3, [r5, #0]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d0c5      	beq.n	8011bd6 <__sflush_r+0x36>
 8011c4a:	2b1d      	cmp	r3, #29
 8011c4c:	d001      	beq.n	8011c52 <__sflush_r+0xb2>
 8011c4e:	2b16      	cmp	r3, #22
 8011c50:	d101      	bne.n	8011c56 <__sflush_r+0xb6>
 8011c52:	602f      	str	r7, [r5, #0]
 8011c54:	e7b1      	b.n	8011bba <__sflush_r+0x1a>
 8011c56:	89a3      	ldrh	r3, [r4, #12]
 8011c58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c5c:	81a3      	strh	r3, [r4, #12]
 8011c5e:	e7ad      	b.n	8011bbc <__sflush_r+0x1c>
 8011c60:	690f      	ldr	r7, [r1, #16]
 8011c62:	2f00      	cmp	r7, #0
 8011c64:	d0a9      	beq.n	8011bba <__sflush_r+0x1a>
 8011c66:	0793      	lsls	r3, r2, #30
 8011c68:	680e      	ldr	r6, [r1, #0]
 8011c6a:	bf08      	it	eq
 8011c6c:	694b      	ldreq	r3, [r1, #20]
 8011c6e:	600f      	str	r7, [r1, #0]
 8011c70:	bf18      	it	ne
 8011c72:	2300      	movne	r3, #0
 8011c74:	eba6 0807 	sub.w	r8, r6, r7
 8011c78:	608b      	str	r3, [r1, #8]
 8011c7a:	f1b8 0f00 	cmp.w	r8, #0
 8011c7e:	dd9c      	ble.n	8011bba <__sflush_r+0x1a>
 8011c80:	6a21      	ldr	r1, [r4, #32]
 8011c82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011c84:	4643      	mov	r3, r8
 8011c86:	463a      	mov	r2, r7
 8011c88:	4628      	mov	r0, r5
 8011c8a:	47b0      	blx	r6
 8011c8c:	2800      	cmp	r0, #0
 8011c8e:	dc06      	bgt.n	8011c9e <__sflush_r+0xfe>
 8011c90:	89a3      	ldrh	r3, [r4, #12]
 8011c92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c96:	81a3      	strh	r3, [r4, #12]
 8011c98:	f04f 30ff 	mov.w	r0, #4294967295
 8011c9c:	e78e      	b.n	8011bbc <__sflush_r+0x1c>
 8011c9e:	4407      	add	r7, r0
 8011ca0:	eba8 0800 	sub.w	r8, r8, r0
 8011ca4:	e7e9      	b.n	8011c7a <__sflush_r+0xda>
 8011ca6:	bf00      	nop
 8011ca8:	dfbffffe 	.word	0xdfbffffe

08011cac <_fflush_r>:
 8011cac:	b538      	push	{r3, r4, r5, lr}
 8011cae:	690b      	ldr	r3, [r1, #16]
 8011cb0:	4605      	mov	r5, r0
 8011cb2:	460c      	mov	r4, r1
 8011cb4:	b913      	cbnz	r3, 8011cbc <_fflush_r+0x10>
 8011cb6:	2500      	movs	r5, #0
 8011cb8:	4628      	mov	r0, r5
 8011cba:	bd38      	pop	{r3, r4, r5, pc}
 8011cbc:	b118      	cbz	r0, 8011cc6 <_fflush_r+0x1a>
 8011cbe:	6a03      	ldr	r3, [r0, #32]
 8011cc0:	b90b      	cbnz	r3, 8011cc6 <_fflush_r+0x1a>
 8011cc2:	f7fe fb2f 	bl	8010324 <__sinit>
 8011cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d0f3      	beq.n	8011cb6 <_fflush_r+0xa>
 8011cce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011cd0:	07d0      	lsls	r0, r2, #31
 8011cd2:	d404      	bmi.n	8011cde <_fflush_r+0x32>
 8011cd4:	0599      	lsls	r1, r3, #22
 8011cd6:	d402      	bmi.n	8011cde <_fflush_r+0x32>
 8011cd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011cda:	f7fe fc4a 	bl	8010572 <__retarget_lock_acquire_recursive>
 8011cde:	4628      	mov	r0, r5
 8011ce0:	4621      	mov	r1, r4
 8011ce2:	f7ff ff5d 	bl	8011ba0 <__sflush_r>
 8011ce6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011ce8:	07da      	lsls	r2, r3, #31
 8011cea:	4605      	mov	r5, r0
 8011cec:	d4e4      	bmi.n	8011cb8 <_fflush_r+0xc>
 8011cee:	89a3      	ldrh	r3, [r4, #12]
 8011cf0:	059b      	lsls	r3, r3, #22
 8011cf2:	d4e1      	bmi.n	8011cb8 <_fflush_r+0xc>
 8011cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011cf6:	f7fe fc3d 	bl	8010574 <__retarget_lock_release_recursive>
 8011cfa:	e7dd      	b.n	8011cb8 <_fflush_r+0xc>

08011cfc <memmove>:
 8011cfc:	4288      	cmp	r0, r1
 8011cfe:	b510      	push	{r4, lr}
 8011d00:	eb01 0402 	add.w	r4, r1, r2
 8011d04:	d902      	bls.n	8011d0c <memmove+0x10>
 8011d06:	4284      	cmp	r4, r0
 8011d08:	4623      	mov	r3, r4
 8011d0a:	d807      	bhi.n	8011d1c <memmove+0x20>
 8011d0c:	1e43      	subs	r3, r0, #1
 8011d0e:	42a1      	cmp	r1, r4
 8011d10:	d008      	beq.n	8011d24 <memmove+0x28>
 8011d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011d16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011d1a:	e7f8      	b.n	8011d0e <memmove+0x12>
 8011d1c:	4402      	add	r2, r0
 8011d1e:	4601      	mov	r1, r0
 8011d20:	428a      	cmp	r2, r1
 8011d22:	d100      	bne.n	8011d26 <memmove+0x2a>
 8011d24:	bd10      	pop	{r4, pc}
 8011d26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011d2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011d2e:	e7f7      	b.n	8011d20 <memmove+0x24>

08011d30 <memcpy>:
 8011d30:	440a      	add	r2, r1
 8011d32:	4291      	cmp	r1, r2
 8011d34:	f100 33ff 	add.w	r3, r0, #4294967295
 8011d38:	d100      	bne.n	8011d3c <memcpy+0xc>
 8011d3a:	4770      	bx	lr
 8011d3c:	b510      	push	{r4, lr}
 8011d3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011d46:	4291      	cmp	r1, r2
 8011d48:	d1f9      	bne.n	8011d3e <memcpy+0xe>
 8011d4a:	bd10      	pop	{r4, pc}

08011d4c <__assert_func>:
 8011d4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011d4e:	4614      	mov	r4, r2
 8011d50:	461a      	mov	r2, r3
 8011d52:	4b09      	ldr	r3, [pc, #36]	; (8011d78 <__assert_func+0x2c>)
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	4605      	mov	r5, r0
 8011d58:	68d8      	ldr	r0, [r3, #12]
 8011d5a:	b14c      	cbz	r4, 8011d70 <__assert_func+0x24>
 8011d5c:	4b07      	ldr	r3, [pc, #28]	; (8011d7c <__assert_func+0x30>)
 8011d5e:	9100      	str	r1, [sp, #0]
 8011d60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011d64:	4906      	ldr	r1, [pc, #24]	; (8011d80 <__assert_func+0x34>)
 8011d66:	462b      	mov	r3, r5
 8011d68:	f000 f872 	bl	8011e50 <fiprintf>
 8011d6c:	f000 f882 	bl	8011e74 <abort>
 8011d70:	4b04      	ldr	r3, [pc, #16]	; (8011d84 <__assert_func+0x38>)
 8011d72:	461c      	mov	r4, r3
 8011d74:	e7f3      	b.n	8011d5e <__assert_func+0x12>
 8011d76:	bf00      	nop
 8011d78:	2400015c 	.word	0x2400015c
 8011d7c:	08013147 	.word	0x08013147
 8011d80:	08013154 	.word	0x08013154
 8011d84:	08013182 	.word	0x08013182

08011d88 <_calloc_r>:
 8011d88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011d8a:	fba1 2402 	umull	r2, r4, r1, r2
 8011d8e:	b94c      	cbnz	r4, 8011da4 <_calloc_r+0x1c>
 8011d90:	4611      	mov	r1, r2
 8011d92:	9201      	str	r2, [sp, #4]
 8011d94:	f7fd fd72 	bl	800f87c <_malloc_r>
 8011d98:	9a01      	ldr	r2, [sp, #4]
 8011d9a:	4605      	mov	r5, r0
 8011d9c:	b930      	cbnz	r0, 8011dac <_calloc_r+0x24>
 8011d9e:	4628      	mov	r0, r5
 8011da0:	b003      	add	sp, #12
 8011da2:	bd30      	pop	{r4, r5, pc}
 8011da4:	220c      	movs	r2, #12
 8011da6:	6002      	str	r2, [r0, #0]
 8011da8:	2500      	movs	r5, #0
 8011daa:	e7f8      	b.n	8011d9e <_calloc_r+0x16>
 8011dac:	4621      	mov	r1, r4
 8011dae:	f7fe fb52 	bl	8010456 <memset>
 8011db2:	e7f4      	b.n	8011d9e <_calloc_r+0x16>

08011db4 <__ascii_mbtowc>:
 8011db4:	b082      	sub	sp, #8
 8011db6:	b901      	cbnz	r1, 8011dba <__ascii_mbtowc+0x6>
 8011db8:	a901      	add	r1, sp, #4
 8011dba:	b142      	cbz	r2, 8011dce <__ascii_mbtowc+0x1a>
 8011dbc:	b14b      	cbz	r3, 8011dd2 <__ascii_mbtowc+0x1e>
 8011dbe:	7813      	ldrb	r3, [r2, #0]
 8011dc0:	600b      	str	r3, [r1, #0]
 8011dc2:	7812      	ldrb	r2, [r2, #0]
 8011dc4:	1e10      	subs	r0, r2, #0
 8011dc6:	bf18      	it	ne
 8011dc8:	2001      	movne	r0, #1
 8011dca:	b002      	add	sp, #8
 8011dcc:	4770      	bx	lr
 8011dce:	4610      	mov	r0, r2
 8011dd0:	e7fb      	b.n	8011dca <__ascii_mbtowc+0x16>
 8011dd2:	f06f 0001 	mvn.w	r0, #1
 8011dd6:	e7f8      	b.n	8011dca <__ascii_mbtowc+0x16>

08011dd8 <_realloc_r>:
 8011dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ddc:	4680      	mov	r8, r0
 8011dde:	4614      	mov	r4, r2
 8011de0:	460e      	mov	r6, r1
 8011de2:	b921      	cbnz	r1, 8011dee <_realloc_r+0x16>
 8011de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011de8:	4611      	mov	r1, r2
 8011dea:	f7fd bd47 	b.w	800f87c <_malloc_r>
 8011dee:	b92a      	cbnz	r2, 8011dfc <_realloc_r+0x24>
 8011df0:	f7ff f9b6 	bl	8011160 <_free_r>
 8011df4:	4625      	mov	r5, r4
 8011df6:	4628      	mov	r0, r5
 8011df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011dfc:	f000 f841 	bl	8011e82 <_malloc_usable_size_r>
 8011e00:	4284      	cmp	r4, r0
 8011e02:	4607      	mov	r7, r0
 8011e04:	d802      	bhi.n	8011e0c <_realloc_r+0x34>
 8011e06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011e0a:	d812      	bhi.n	8011e32 <_realloc_r+0x5a>
 8011e0c:	4621      	mov	r1, r4
 8011e0e:	4640      	mov	r0, r8
 8011e10:	f7fd fd34 	bl	800f87c <_malloc_r>
 8011e14:	4605      	mov	r5, r0
 8011e16:	2800      	cmp	r0, #0
 8011e18:	d0ed      	beq.n	8011df6 <_realloc_r+0x1e>
 8011e1a:	42bc      	cmp	r4, r7
 8011e1c:	4622      	mov	r2, r4
 8011e1e:	4631      	mov	r1, r6
 8011e20:	bf28      	it	cs
 8011e22:	463a      	movcs	r2, r7
 8011e24:	f7ff ff84 	bl	8011d30 <memcpy>
 8011e28:	4631      	mov	r1, r6
 8011e2a:	4640      	mov	r0, r8
 8011e2c:	f7ff f998 	bl	8011160 <_free_r>
 8011e30:	e7e1      	b.n	8011df6 <_realloc_r+0x1e>
 8011e32:	4635      	mov	r5, r6
 8011e34:	e7df      	b.n	8011df6 <_realloc_r+0x1e>

08011e36 <__ascii_wctomb>:
 8011e36:	b149      	cbz	r1, 8011e4c <__ascii_wctomb+0x16>
 8011e38:	2aff      	cmp	r2, #255	; 0xff
 8011e3a:	bf85      	ittet	hi
 8011e3c:	238a      	movhi	r3, #138	; 0x8a
 8011e3e:	6003      	strhi	r3, [r0, #0]
 8011e40:	700a      	strbls	r2, [r1, #0]
 8011e42:	f04f 30ff 	movhi.w	r0, #4294967295
 8011e46:	bf98      	it	ls
 8011e48:	2001      	movls	r0, #1
 8011e4a:	4770      	bx	lr
 8011e4c:	4608      	mov	r0, r1
 8011e4e:	4770      	bx	lr

08011e50 <fiprintf>:
 8011e50:	b40e      	push	{r1, r2, r3}
 8011e52:	b503      	push	{r0, r1, lr}
 8011e54:	4601      	mov	r1, r0
 8011e56:	ab03      	add	r3, sp, #12
 8011e58:	4805      	ldr	r0, [pc, #20]	; (8011e70 <fiprintf+0x20>)
 8011e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e5e:	6800      	ldr	r0, [r0, #0]
 8011e60:	9301      	str	r3, [sp, #4]
 8011e62:	f000 f83f 	bl	8011ee4 <_vfiprintf_r>
 8011e66:	b002      	add	sp, #8
 8011e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e6c:	b003      	add	sp, #12
 8011e6e:	4770      	bx	lr
 8011e70:	2400015c 	.word	0x2400015c

08011e74 <abort>:
 8011e74:	b508      	push	{r3, lr}
 8011e76:	2006      	movs	r0, #6
 8011e78:	f000 fa0c 	bl	8012294 <raise>
 8011e7c:	2001      	movs	r0, #1
 8011e7e:	f7ef f849 	bl	8000f14 <_exit>

08011e82 <_malloc_usable_size_r>:
 8011e82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e86:	1f18      	subs	r0, r3, #4
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	bfbc      	itt	lt
 8011e8c:	580b      	ldrlt	r3, [r1, r0]
 8011e8e:	18c0      	addlt	r0, r0, r3
 8011e90:	4770      	bx	lr

08011e92 <__sfputc_r>:
 8011e92:	6893      	ldr	r3, [r2, #8]
 8011e94:	3b01      	subs	r3, #1
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	b410      	push	{r4}
 8011e9a:	6093      	str	r3, [r2, #8]
 8011e9c:	da08      	bge.n	8011eb0 <__sfputc_r+0x1e>
 8011e9e:	6994      	ldr	r4, [r2, #24]
 8011ea0:	42a3      	cmp	r3, r4
 8011ea2:	db01      	blt.n	8011ea8 <__sfputc_r+0x16>
 8011ea4:	290a      	cmp	r1, #10
 8011ea6:	d103      	bne.n	8011eb0 <__sfputc_r+0x1e>
 8011ea8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011eac:	f000 b934 	b.w	8012118 <__swbuf_r>
 8011eb0:	6813      	ldr	r3, [r2, #0]
 8011eb2:	1c58      	adds	r0, r3, #1
 8011eb4:	6010      	str	r0, [r2, #0]
 8011eb6:	7019      	strb	r1, [r3, #0]
 8011eb8:	4608      	mov	r0, r1
 8011eba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ebe:	4770      	bx	lr

08011ec0 <__sfputs_r>:
 8011ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ec2:	4606      	mov	r6, r0
 8011ec4:	460f      	mov	r7, r1
 8011ec6:	4614      	mov	r4, r2
 8011ec8:	18d5      	adds	r5, r2, r3
 8011eca:	42ac      	cmp	r4, r5
 8011ecc:	d101      	bne.n	8011ed2 <__sfputs_r+0x12>
 8011ece:	2000      	movs	r0, #0
 8011ed0:	e007      	b.n	8011ee2 <__sfputs_r+0x22>
 8011ed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ed6:	463a      	mov	r2, r7
 8011ed8:	4630      	mov	r0, r6
 8011eda:	f7ff ffda 	bl	8011e92 <__sfputc_r>
 8011ede:	1c43      	adds	r3, r0, #1
 8011ee0:	d1f3      	bne.n	8011eca <__sfputs_r+0xa>
 8011ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011ee4 <_vfiprintf_r>:
 8011ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ee8:	460d      	mov	r5, r1
 8011eea:	b09d      	sub	sp, #116	; 0x74
 8011eec:	4614      	mov	r4, r2
 8011eee:	4698      	mov	r8, r3
 8011ef0:	4606      	mov	r6, r0
 8011ef2:	b118      	cbz	r0, 8011efc <_vfiprintf_r+0x18>
 8011ef4:	6a03      	ldr	r3, [r0, #32]
 8011ef6:	b90b      	cbnz	r3, 8011efc <_vfiprintf_r+0x18>
 8011ef8:	f7fe fa14 	bl	8010324 <__sinit>
 8011efc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011efe:	07d9      	lsls	r1, r3, #31
 8011f00:	d405      	bmi.n	8011f0e <_vfiprintf_r+0x2a>
 8011f02:	89ab      	ldrh	r3, [r5, #12]
 8011f04:	059a      	lsls	r2, r3, #22
 8011f06:	d402      	bmi.n	8011f0e <_vfiprintf_r+0x2a>
 8011f08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f0a:	f7fe fb32 	bl	8010572 <__retarget_lock_acquire_recursive>
 8011f0e:	89ab      	ldrh	r3, [r5, #12]
 8011f10:	071b      	lsls	r3, r3, #28
 8011f12:	d501      	bpl.n	8011f18 <_vfiprintf_r+0x34>
 8011f14:	692b      	ldr	r3, [r5, #16]
 8011f16:	b99b      	cbnz	r3, 8011f40 <_vfiprintf_r+0x5c>
 8011f18:	4629      	mov	r1, r5
 8011f1a:	4630      	mov	r0, r6
 8011f1c:	f000 f93a 	bl	8012194 <__swsetup_r>
 8011f20:	b170      	cbz	r0, 8011f40 <_vfiprintf_r+0x5c>
 8011f22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f24:	07dc      	lsls	r4, r3, #31
 8011f26:	d504      	bpl.n	8011f32 <_vfiprintf_r+0x4e>
 8011f28:	f04f 30ff 	mov.w	r0, #4294967295
 8011f2c:	b01d      	add	sp, #116	; 0x74
 8011f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f32:	89ab      	ldrh	r3, [r5, #12]
 8011f34:	0598      	lsls	r0, r3, #22
 8011f36:	d4f7      	bmi.n	8011f28 <_vfiprintf_r+0x44>
 8011f38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f3a:	f7fe fb1b 	bl	8010574 <__retarget_lock_release_recursive>
 8011f3e:	e7f3      	b.n	8011f28 <_vfiprintf_r+0x44>
 8011f40:	2300      	movs	r3, #0
 8011f42:	9309      	str	r3, [sp, #36]	; 0x24
 8011f44:	2320      	movs	r3, #32
 8011f46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011f4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f4e:	2330      	movs	r3, #48	; 0x30
 8011f50:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8012104 <_vfiprintf_r+0x220>
 8011f54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011f58:	f04f 0901 	mov.w	r9, #1
 8011f5c:	4623      	mov	r3, r4
 8011f5e:	469a      	mov	sl, r3
 8011f60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f64:	b10a      	cbz	r2, 8011f6a <_vfiprintf_r+0x86>
 8011f66:	2a25      	cmp	r2, #37	; 0x25
 8011f68:	d1f9      	bne.n	8011f5e <_vfiprintf_r+0x7a>
 8011f6a:	ebba 0b04 	subs.w	fp, sl, r4
 8011f6e:	d00b      	beq.n	8011f88 <_vfiprintf_r+0xa4>
 8011f70:	465b      	mov	r3, fp
 8011f72:	4622      	mov	r2, r4
 8011f74:	4629      	mov	r1, r5
 8011f76:	4630      	mov	r0, r6
 8011f78:	f7ff ffa2 	bl	8011ec0 <__sfputs_r>
 8011f7c:	3001      	adds	r0, #1
 8011f7e:	f000 80a9 	beq.w	80120d4 <_vfiprintf_r+0x1f0>
 8011f82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011f84:	445a      	add	r2, fp
 8011f86:	9209      	str	r2, [sp, #36]	; 0x24
 8011f88:	f89a 3000 	ldrb.w	r3, [sl]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	f000 80a1 	beq.w	80120d4 <_vfiprintf_r+0x1f0>
 8011f92:	2300      	movs	r3, #0
 8011f94:	f04f 32ff 	mov.w	r2, #4294967295
 8011f98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f9c:	f10a 0a01 	add.w	sl, sl, #1
 8011fa0:	9304      	str	r3, [sp, #16]
 8011fa2:	9307      	str	r3, [sp, #28]
 8011fa4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011fa8:	931a      	str	r3, [sp, #104]	; 0x68
 8011faa:	4654      	mov	r4, sl
 8011fac:	2205      	movs	r2, #5
 8011fae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fb2:	4854      	ldr	r0, [pc, #336]	; (8012104 <_vfiprintf_r+0x220>)
 8011fb4:	f7ee f994 	bl	80002e0 <memchr>
 8011fb8:	9a04      	ldr	r2, [sp, #16]
 8011fba:	b9d8      	cbnz	r0, 8011ff4 <_vfiprintf_r+0x110>
 8011fbc:	06d1      	lsls	r1, r2, #27
 8011fbe:	bf44      	itt	mi
 8011fc0:	2320      	movmi	r3, #32
 8011fc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fc6:	0713      	lsls	r3, r2, #28
 8011fc8:	bf44      	itt	mi
 8011fca:	232b      	movmi	r3, #43	; 0x2b
 8011fcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fd0:	f89a 3000 	ldrb.w	r3, [sl]
 8011fd4:	2b2a      	cmp	r3, #42	; 0x2a
 8011fd6:	d015      	beq.n	8012004 <_vfiprintf_r+0x120>
 8011fd8:	9a07      	ldr	r2, [sp, #28]
 8011fda:	4654      	mov	r4, sl
 8011fdc:	2000      	movs	r0, #0
 8011fde:	f04f 0c0a 	mov.w	ip, #10
 8011fe2:	4621      	mov	r1, r4
 8011fe4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fe8:	3b30      	subs	r3, #48	; 0x30
 8011fea:	2b09      	cmp	r3, #9
 8011fec:	d94d      	bls.n	801208a <_vfiprintf_r+0x1a6>
 8011fee:	b1b0      	cbz	r0, 801201e <_vfiprintf_r+0x13a>
 8011ff0:	9207      	str	r2, [sp, #28]
 8011ff2:	e014      	b.n	801201e <_vfiprintf_r+0x13a>
 8011ff4:	eba0 0308 	sub.w	r3, r0, r8
 8011ff8:	fa09 f303 	lsl.w	r3, r9, r3
 8011ffc:	4313      	orrs	r3, r2
 8011ffe:	9304      	str	r3, [sp, #16]
 8012000:	46a2      	mov	sl, r4
 8012002:	e7d2      	b.n	8011faa <_vfiprintf_r+0xc6>
 8012004:	9b03      	ldr	r3, [sp, #12]
 8012006:	1d19      	adds	r1, r3, #4
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	9103      	str	r1, [sp, #12]
 801200c:	2b00      	cmp	r3, #0
 801200e:	bfbb      	ittet	lt
 8012010:	425b      	neglt	r3, r3
 8012012:	f042 0202 	orrlt.w	r2, r2, #2
 8012016:	9307      	strge	r3, [sp, #28]
 8012018:	9307      	strlt	r3, [sp, #28]
 801201a:	bfb8      	it	lt
 801201c:	9204      	strlt	r2, [sp, #16]
 801201e:	7823      	ldrb	r3, [r4, #0]
 8012020:	2b2e      	cmp	r3, #46	; 0x2e
 8012022:	d10c      	bne.n	801203e <_vfiprintf_r+0x15a>
 8012024:	7863      	ldrb	r3, [r4, #1]
 8012026:	2b2a      	cmp	r3, #42	; 0x2a
 8012028:	d134      	bne.n	8012094 <_vfiprintf_r+0x1b0>
 801202a:	9b03      	ldr	r3, [sp, #12]
 801202c:	1d1a      	adds	r2, r3, #4
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	9203      	str	r2, [sp, #12]
 8012032:	2b00      	cmp	r3, #0
 8012034:	bfb8      	it	lt
 8012036:	f04f 33ff 	movlt.w	r3, #4294967295
 801203a:	3402      	adds	r4, #2
 801203c:	9305      	str	r3, [sp, #20]
 801203e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8012114 <_vfiprintf_r+0x230>
 8012042:	7821      	ldrb	r1, [r4, #0]
 8012044:	2203      	movs	r2, #3
 8012046:	4650      	mov	r0, sl
 8012048:	f7ee f94a 	bl	80002e0 <memchr>
 801204c:	b138      	cbz	r0, 801205e <_vfiprintf_r+0x17a>
 801204e:	9b04      	ldr	r3, [sp, #16]
 8012050:	eba0 000a 	sub.w	r0, r0, sl
 8012054:	2240      	movs	r2, #64	; 0x40
 8012056:	4082      	lsls	r2, r0
 8012058:	4313      	orrs	r3, r2
 801205a:	3401      	adds	r4, #1
 801205c:	9304      	str	r3, [sp, #16]
 801205e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012062:	4829      	ldr	r0, [pc, #164]	; (8012108 <_vfiprintf_r+0x224>)
 8012064:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012068:	2206      	movs	r2, #6
 801206a:	f7ee f939 	bl	80002e0 <memchr>
 801206e:	2800      	cmp	r0, #0
 8012070:	d03f      	beq.n	80120f2 <_vfiprintf_r+0x20e>
 8012072:	4b26      	ldr	r3, [pc, #152]	; (801210c <_vfiprintf_r+0x228>)
 8012074:	bb1b      	cbnz	r3, 80120be <_vfiprintf_r+0x1da>
 8012076:	9b03      	ldr	r3, [sp, #12]
 8012078:	3307      	adds	r3, #7
 801207a:	f023 0307 	bic.w	r3, r3, #7
 801207e:	3308      	adds	r3, #8
 8012080:	9303      	str	r3, [sp, #12]
 8012082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012084:	443b      	add	r3, r7
 8012086:	9309      	str	r3, [sp, #36]	; 0x24
 8012088:	e768      	b.n	8011f5c <_vfiprintf_r+0x78>
 801208a:	fb0c 3202 	mla	r2, ip, r2, r3
 801208e:	460c      	mov	r4, r1
 8012090:	2001      	movs	r0, #1
 8012092:	e7a6      	b.n	8011fe2 <_vfiprintf_r+0xfe>
 8012094:	2300      	movs	r3, #0
 8012096:	3401      	adds	r4, #1
 8012098:	9305      	str	r3, [sp, #20]
 801209a:	4619      	mov	r1, r3
 801209c:	f04f 0c0a 	mov.w	ip, #10
 80120a0:	4620      	mov	r0, r4
 80120a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80120a6:	3a30      	subs	r2, #48	; 0x30
 80120a8:	2a09      	cmp	r2, #9
 80120aa:	d903      	bls.n	80120b4 <_vfiprintf_r+0x1d0>
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d0c6      	beq.n	801203e <_vfiprintf_r+0x15a>
 80120b0:	9105      	str	r1, [sp, #20]
 80120b2:	e7c4      	b.n	801203e <_vfiprintf_r+0x15a>
 80120b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80120b8:	4604      	mov	r4, r0
 80120ba:	2301      	movs	r3, #1
 80120bc:	e7f0      	b.n	80120a0 <_vfiprintf_r+0x1bc>
 80120be:	ab03      	add	r3, sp, #12
 80120c0:	9300      	str	r3, [sp, #0]
 80120c2:	462a      	mov	r2, r5
 80120c4:	4b12      	ldr	r3, [pc, #72]	; (8012110 <_vfiprintf_r+0x22c>)
 80120c6:	a904      	add	r1, sp, #16
 80120c8:	4630      	mov	r0, r6
 80120ca:	f7fd fcf5 	bl	800fab8 <_printf_float>
 80120ce:	4607      	mov	r7, r0
 80120d0:	1c78      	adds	r0, r7, #1
 80120d2:	d1d6      	bne.n	8012082 <_vfiprintf_r+0x19e>
 80120d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80120d6:	07d9      	lsls	r1, r3, #31
 80120d8:	d405      	bmi.n	80120e6 <_vfiprintf_r+0x202>
 80120da:	89ab      	ldrh	r3, [r5, #12]
 80120dc:	059a      	lsls	r2, r3, #22
 80120de:	d402      	bmi.n	80120e6 <_vfiprintf_r+0x202>
 80120e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80120e2:	f7fe fa47 	bl	8010574 <__retarget_lock_release_recursive>
 80120e6:	89ab      	ldrh	r3, [r5, #12]
 80120e8:	065b      	lsls	r3, r3, #25
 80120ea:	f53f af1d 	bmi.w	8011f28 <_vfiprintf_r+0x44>
 80120ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80120f0:	e71c      	b.n	8011f2c <_vfiprintf_r+0x48>
 80120f2:	ab03      	add	r3, sp, #12
 80120f4:	9300      	str	r3, [sp, #0]
 80120f6:	462a      	mov	r2, r5
 80120f8:	4b05      	ldr	r3, [pc, #20]	; (8012110 <_vfiprintf_r+0x22c>)
 80120fa:	a904      	add	r1, sp, #16
 80120fc:	4630      	mov	r0, r6
 80120fe:	f7fd ff63 	bl	800ffc8 <_printf_i>
 8012102:	e7e4      	b.n	80120ce <_vfiprintf_r+0x1ea>
 8012104:	0801312c 	.word	0x0801312c
 8012108:	08013136 	.word	0x08013136
 801210c:	0800fab9 	.word	0x0800fab9
 8012110:	08011ec1 	.word	0x08011ec1
 8012114:	08013132 	.word	0x08013132

08012118 <__swbuf_r>:
 8012118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801211a:	460e      	mov	r6, r1
 801211c:	4614      	mov	r4, r2
 801211e:	4605      	mov	r5, r0
 8012120:	b118      	cbz	r0, 801212a <__swbuf_r+0x12>
 8012122:	6a03      	ldr	r3, [r0, #32]
 8012124:	b90b      	cbnz	r3, 801212a <__swbuf_r+0x12>
 8012126:	f7fe f8fd 	bl	8010324 <__sinit>
 801212a:	69a3      	ldr	r3, [r4, #24]
 801212c:	60a3      	str	r3, [r4, #8]
 801212e:	89a3      	ldrh	r3, [r4, #12]
 8012130:	071a      	lsls	r2, r3, #28
 8012132:	d525      	bpl.n	8012180 <__swbuf_r+0x68>
 8012134:	6923      	ldr	r3, [r4, #16]
 8012136:	b31b      	cbz	r3, 8012180 <__swbuf_r+0x68>
 8012138:	6823      	ldr	r3, [r4, #0]
 801213a:	6922      	ldr	r2, [r4, #16]
 801213c:	1a98      	subs	r0, r3, r2
 801213e:	6963      	ldr	r3, [r4, #20]
 8012140:	b2f6      	uxtb	r6, r6
 8012142:	4283      	cmp	r3, r0
 8012144:	4637      	mov	r7, r6
 8012146:	dc04      	bgt.n	8012152 <__swbuf_r+0x3a>
 8012148:	4621      	mov	r1, r4
 801214a:	4628      	mov	r0, r5
 801214c:	f7ff fdae 	bl	8011cac <_fflush_r>
 8012150:	b9e0      	cbnz	r0, 801218c <__swbuf_r+0x74>
 8012152:	68a3      	ldr	r3, [r4, #8]
 8012154:	3b01      	subs	r3, #1
 8012156:	60a3      	str	r3, [r4, #8]
 8012158:	6823      	ldr	r3, [r4, #0]
 801215a:	1c5a      	adds	r2, r3, #1
 801215c:	6022      	str	r2, [r4, #0]
 801215e:	701e      	strb	r6, [r3, #0]
 8012160:	6962      	ldr	r2, [r4, #20]
 8012162:	1c43      	adds	r3, r0, #1
 8012164:	429a      	cmp	r2, r3
 8012166:	d004      	beq.n	8012172 <__swbuf_r+0x5a>
 8012168:	89a3      	ldrh	r3, [r4, #12]
 801216a:	07db      	lsls	r3, r3, #31
 801216c:	d506      	bpl.n	801217c <__swbuf_r+0x64>
 801216e:	2e0a      	cmp	r6, #10
 8012170:	d104      	bne.n	801217c <__swbuf_r+0x64>
 8012172:	4621      	mov	r1, r4
 8012174:	4628      	mov	r0, r5
 8012176:	f7ff fd99 	bl	8011cac <_fflush_r>
 801217a:	b938      	cbnz	r0, 801218c <__swbuf_r+0x74>
 801217c:	4638      	mov	r0, r7
 801217e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012180:	4621      	mov	r1, r4
 8012182:	4628      	mov	r0, r5
 8012184:	f000 f806 	bl	8012194 <__swsetup_r>
 8012188:	2800      	cmp	r0, #0
 801218a:	d0d5      	beq.n	8012138 <__swbuf_r+0x20>
 801218c:	f04f 37ff 	mov.w	r7, #4294967295
 8012190:	e7f4      	b.n	801217c <__swbuf_r+0x64>
	...

08012194 <__swsetup_r>:
 8012194:	b538      	push	{r3, r4, r5, lr}
 8012196:	4b2a      	ldr	r3, [pc, #168]	; (8012240 <__swsetup_r+0xac>)
 8012198:	4605      	mov	r5, r0
 801219a:	6818      	ldr	r0, [r3, #0]
 801219c:	460c      	mov	r4, r1
 801219e:	b118      	cbz	r0, 80121a8 <__swsetup_r+0x14>
 80121a0:	6a03      	ldr	r3, [r0, #32]
 80121a2:	b90b      	cbnz	r3, 80121a8 <__swsetup_r+0x14>
 80121a4:	f7fe f8be 	bl	8010324 <__sinit>
 80121a8:	89a3      	ldrh	r3, [r4, #12]
 80121aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80121ae:	0718      	lsls	r0, r3, #28
 80121b0:	d422      	bmi.n	80121f8 <__swsetup_r+0x64>
 80121b2:	06d9      	lsls	r1, r3, #27
 80121b4:	d407      	bmi.n	80121c6 <__swsetup_r+0x32>
 80121b6:	2309      	movs	r3, #9
 80121b8:	602b      	str	r3, [r5, #0]
 80121ba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80121be:	81a3      	strh	r3, [r4, #12]
 80121c0:	f04f 30ff 	mov.w	r0, #4294967295
 80121c4:	e034      	b.n	8012230 <__swsetup_r+0x9c>
 80121c6:	0758      	lsls	r0, r3, #29
 80121c8:	d512      	bpl.n	80121f0 <__swsetup_r+0x5c>
 80121ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80121cc:	b141      	cbz	r1, 80121e0 <__swsetup_r+0x4c>
 80121ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80121d2:	4299      	cmp	r1, r3
 80121d4:	d002      	beq.n	80121dc <__swsetup_r+0x48>
 80121d6:	4628      	mov	r0, r5
 80121d8:	f7fe ffc2 	bl	8011160 <_free_r>
 80121dc:	2300      	movs	r3, #0
 80121de:	6363      	str	r3, [r4, #52]	; 0x34
 80121e0:	89a3      	ldrh	r3, [r4, #12]
 80121e2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80121e6:	81a3      	strh	r3, [r4, #12]
 80121e8:	2300      	movs	r3, #0
 80121ea:	6063      	str	r3, [r4, #4]
 80121ec:	6923      	ldr	r3, [r4, #16]
 80121ee:	6023      	str	r3, [r4, #0]
 80121f0:	89a3      	ldrh	r3, [r4, #12]
 80121f2:	f043 0308 	orr.w	r3, r3, #8
 80121f6:	81a3      	strh	r3, [r4, #12]
 80121f8:	6923      	ldr	r3, [r4, #16]
 80121fa:	b94b      	cbnz	r3, 8012210 <__swsetup_r+0x7c>
 80121fc:	89a3      	ldrh	r3, [r4, #12]
 80121fe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012202:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012206:	d003      	beq.n	8012210 <__swsetup_r+0x7c>
 8012208:	4621      	mov	r1, r4
 801220a:	4628      	mov	r0, r5
 801220c:	f000 f884 	bl	8012318 <__smakebuf_r>
 8012210:	89a0      	ldrh	r0, [r4, #12]
 8012212:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012216:	f010 0301 	ands.w	r3, r0, #1
 801221a:	d00a      	beq.n	8012232 <__swsetup_r+0x9e>
 801221c:	2300      	movs	r3, #0
 801221e:	60a3      	str	r3, [r4, #8]
 8012220:	6963      	ldr	r3, [r4, #20]
 8012222:	425b      	negs	r3, r3
 8012224:	61a3      	str	r3, [r4, #24]
 8012226:	6923      	ldr	r3, [r4, #16]
 8012228:	b943      	cbnz	r3, 801223c <__swsetup_r+0xa8>
 801222a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801222e:	d1c4      	bne.n	80121ba <__swsetup_r+0x26>
 8012230:	bd38      	pop	{r3, r4, r5, pc}
 8012232:	0781      	lsls	r1, r0, #30
 8012234:	bf58      	it	pl
 8012236:	6963      	ldrpl	r3, [r4, #20]
 8012238:	60a3      	str	r3, [r4, #8]
 801223a:	e7f4      	b.n	8012226 <__swsetup_r+0x92>
 801223c:	2000      	movs	r0, #0
 801223e:	e7f7      	b.n	8012230 <__swsetup_r+0x9c>
 8012240:	2400015c 	.word	0x2400015c

08012244 <_raise_r>:
 8012244:	291f      	cmp	r1, #31
 8012246:	b538      	push	{r3, r4, r5, lr}
 8012248:	4604      	mov	r4, r0
 801224a:	460d      	mov	r5, r1
 801224c:	d904      	bls.n	8012258 <_raise_r+0x14>
 801224e:	2316      	movs	r3, #22
 8012250:	6003      	str	r3, [r0, #0]
 8012252:	f04f 30ff 	mov.w	r0, #4294967295
 8012256:	bd38      	pop	{r3, r4, r5, pc}
 8012258:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801225a:	b112      	cbz	r2, 8012262 <_raise_r+0x1e>
 801225c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012260:	b94b      	cbnz	r3, 8012276 <_raise_r+0x32>
 8012262:	4620      	mov	r0, r4
 8012264:	f000 f830 	bl	80122c8 <_getpid_r>
 8012268:	462a      	mov	r2, r5
 801226a:	4601      	mov	r1, r0
 801226c:	4620      	mov	r0, r4
 801226e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012272:	f000 b817 	b.w	80122a4 <_kill_r>
 8012276:	2b01      	cmp	r3, #1
 8012278:	d00a      	beq.n	8012290 <_raise_r+0x4c>
 801227a:	1c59      	adds	r1, r3, #1
 801227c:	d103      	bne.n	8012286 <_raise_r+0x42>
 801227e:	2316      	movs	r3, #22
 8012280:	6003      	str	r3, [r0, #0]
 8012282:	2001      	movs	r0, #1
 8012284:	e7e7      	b.n	8012256 <_raise_r+0x12>
 8012286:	2400      	movs	r4, #0
 8012288:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801228c:	4628      	mov	r0, r5
 801228e:	4798      	blx	r3
 8012290:	2000      	movs	r0, #0
 8012292:	e7e0      	b.n	8012256 <_raise_r+0x12>

08012294 <raise>:
 8012294:	4b02      	ldr	r3, [pc, #8]	; (80122a0 <raise+0xc>)
 8012296:	4601      	mov	r1, r0
 8012298:	6818      	ldr	r0, [r3, #0]
 801229a:	f7ff bfd3 	b.w	8012244 <_raise_r>
 801229e:	bf00      	nop
 80122a0:	2400015c 	.word	0x2400015c

080122a4 <_kill_r>:
 80122a4:	b538      	push	{r3, r4, r5, lr}
 80122a6:	4d07      	ldr	r5, [pc, #28]	; (80122c4 <_kill_r+0x20>)
 80122a8:	2300      	movs	r3, #0
 80122aa:	4604      	mov	r4, r0
 80122ac:	4608      	mov	r0, r1
 80122ae:	4611      	mov	r1, r2
 80122b0:	602b      	str	r3, [r5, #0]
 80122b2:	f7ee fe1f 	bl	8000ef4 <_kill>
 80122b6:	1c43      	adds	r3, r0, #1
 80122b8:	d102      	bne.n	80122c0 <_kill_r+0x1c>
 80122ba:	682b      	ldr	r3, [r5, #0]
 80122bc:	b103      	cbz	r3, 80122c0 <_kill_r+0x1c>
 80122be:	6023      	str	r3, [r4, #0]
 80122c0:	bd38      	pop	{r3, r4, r5, pc}
 80122c2:	bf00      	nop
 80122c4:	2400221c 	.word	0x2400221c

080122c8 <_getpid_r>:
 80122c8:	f7ee be0c 	b.w	8000ee4 <_getpid>

080122cc <__swhatbuf_r>:
 80122cc:	b570      	push	{r4, r5, r6, lr}
 80122ce:	460c      	mov	r4, r1
 80122d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122d4:	2900      	cmp	r1, #0
 80122d6:	b096      	sub	sp, #88	; 0x58
 80122d8:	4615      	mov	r5, r2
 80122da:	461e      	mov	r6, r3
 80122dc:	da0d      	bge.n	80122fa <__swhatbuf_r+0x2e>
 80122de:	89a3      	ldrh	r3, [r4, #12]
 80122e0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80122e4:	f04f 0100 	mov.w	r1, #0
 80122e8:	bf0c      	ite	eq
 80122ea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80122ee:	2340      	movne	r3, #64	; 0x40
 80122f0:	2000      	movs	r0, #0
 80122f2:	6031      	str	r1, [r6, #0]
 80122f4:	602b      	str	r3, [r5, #0]
 80122f6:	b016      	add	sp, #88	; 0x58
 80122f8:	bd70      	pop	{r4, r5, r6, pc}
 80122fa:	466a      	mov	r2, sp
 80122fc:	f000 f848 	bl	8012390 <_fstat_r>
 8012300:	2800      	cmp	r0, #0
 8012302:	dbec      	blt.n	80122de <__swhatbuf_r+0x12>
 8012304:	9901      	ldr	r1, [sp, #4]
 8012306:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801230a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801230e:	4259      	negs	r1, r3
 8012310:	4159      	adcs	r1, r3
 8012312:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012316:	e7eb      	b.n	80122f0 <__swhatbuf_r+0x24>

08012318 <__smakebuf_r>:
 8012318:	898b      	ldrh	r3, [r1, #12]
 801231a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801231c:	079d      	lsls	r5, r3, #30
 801231e:	4606      	mov	r6, r0
 8012320:	460c      	mov	r4, r1
 8012322:	d507      	bpl.n	8012334 <__smakebuf_r+0x1c>
 8012324:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012328:	6023      	str	r3, [r4, #0]
 801232a:	6123      	str	r3, [r4, #16]
 801232c:	2301      	movs	r3, #1
 801232e:	6163      	str	r3, [r4, #20]
 8012330:	b002      	add	sp, #8
 8012332:	bd70      	pop	{r4, r5, r6, pc}
 8012334:	ab01      	add	r3, sp, #4
 8012336:	466a      	mov	r2, sp
 8012338:	f7ff ffc8 	bl	80122cc <__swhatbuf_r>
 801233c:	9900      	ldr	r1, [sp, #0]
 801233e:	4605      	mov	r5, r0
 8012340:	4630      	mov	r0, r6
 8012342:	f7fd fa9b 	bl	800f87c <_malloc_r>
 8012346:	b948      	cbnz	r0, 801235c <__smakebuf_r+0x44>
 8012348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801234c:	059a      	lsls	r2, r3, #22
 801234e:	d4ef      	bmi.n	8012330 <__smakebuf_r+0x18>
 8012350:	f023 0303 	bic.w	r3, r3, #3
 8012354:	f043 0302 	orr.w	r3, r3, #2
 8012358:	81a3      	strh	r3, [r4, #12]
 801235a:	e7e3      	b.n	8012324 <__smakebuf_r+0xc>
 801235c:	89a3      	ldrh	r3, [r4, #12]
 801235e:	6020      	str	r0, [r4, #0]
 8012360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012364:	81a3      	strh	r3, [r4, #12]
 8012366:	9b00      	ldr	r3, [sp, #0]
 8012368:	6163      	str	r3, [r4, #20]
 801236a:	9b01      	ldr	r3, [sp, #4]
 801236c:	6120      	str	r0, [r4, #16]
 801236e:	b15b      	cbz	r3, 8012388 <__smakebuf_r+0x70>
 8012370:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012374:	4630      	mov	r0, r6
 8012376:	f000 f81d 	bl	80123b4 <_isatty_r>
 801237a:	b128      	cbz	r0, 8012388 <__smakebuf_r+0x70>
 801237c:	89a3      	ldrh	r3, [r4, #12]
 801237e:	f023 0303 	bic.w	r3, r3, #3
 8012382:	f043 0301 	orr.w	r3, r3, #1
 8012386:	81a3      	strh	r3, [r4, #12]
 8012388:	89a3      	ldrh	r3, [r4, #12]
 801238a:	431d      	orrs	r5, r3
 801238c:	81a5      	strh	r5, [r4, #12]
 801238e:	e7cf      	b.n	8012330 <__smakebuf_r+0x18>

08012390 <_fstat_r>:
 8012390:	b538      	push	{r3, r4, r5, lr}
 8012392:	4d07      	ldr	r5, [pc, #28]	; (80123b0 <_fstat_r+0x20>)
 8012394:	2300      	movs	r3, #0
 8012396:	4604      	mov	r4, r0
 8012398:	4608      	mov	r0, r1
 801239a:	4611      	mov	r1, r2
 801239c:	602b      	str	r3, [r5, #0]
 801239e:	f7ee fe08 	bl	8000fb2 <_fstat>
 80123a2:	1c43      	adds	r3, r0, #1
 80123a4:	d102      	bne.n	80123ac <_fstat_r+0x1c>
 80123a6:	682b      	ldr	r3, [r5, #0]
 80123a8:	b103      	cbz	r3, 80123ac <_fstat_r+0x1c>
 80123aa:	6023      	str	r3, [r4, #0]
 80123ac:	bd38      	pop	{r3, r4, r5, pc}
 80123ae:	bf00      	nop
 80123b0:	2400221c 	.word	0x2400221c

080123b4 <_isatty_r>:
 80123b4:	b538      	push	{r3, r4, r5, lr}
 80123b6:	4d06      	ldr	r5, [pc, #24]	; (80123d0 <_isatty_r+0x1c>)
 80123b8:	2300      	movs	r3, #0
 80123ba:	4604      	mov	r4, r0
 80123bc:	4608      	mov	r0, r1
 80123be:	602b      	str	r3, [r5, #0]
 80123c0:	f7ee fe07 	bl	8000fd2 <_isatty>
 80123c4:	1c43      	adds	r3, r0, #1
 80123c6:	d102      	bne.n	80123ce <_isatty_r+0x1a>
 80123c8:	682b      	ldr	r3, [r5, #0]
 80123ca:	b103      	cbz	r3, 80123ce <_isatty_r+0x1a>
 80123cc:	6023      	str	r3, [r4, #0]
 80123ce:	bd38      	pop	{r3, r4, r5, pc}
 80123d0:	2400221c 	.word	0x2400221c
 80123d4:	00000000 	.word	0x00000000

080123d8 <fmod>:
 80123d8:	b508      	push	{r3, lr}
 80123da:	ed2d 8b04 	vpush	{d8-d9}
 80123de:	eeb0 9b40 	vmov.f64	d9, d0
 80123e2:	eeb0 8b41 	vmov.f64	d8, d1
 80123e6:	f000 f81b 	bl	8012420 <__ieee754_fmod>
 80123ea:	eeb4 9b48 	vcmp.f64	d9, d8
 80123ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123f2:	d60c      	bvs.n	801240e <fmod+0x36>
 80123f4:	ed9f 9b08 	vldr	d9, [pc, #32]	; 8012418 <fmod+0x40>
 80123f8:	eeb4 8b49 	vcmp.f64	d8, d9
 80123fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012400:	d105      	bne.n	801240e <fmod+0x36>
 8012402:	f7fe f88b 	bl	801051c <__errno>
 8012406:	ee89 0b09 	vdiv.f64	d0, d9, d9
 801240a:	2321      	movs	r3, #33	; 0x21
 801240c:	6003      	str	r3, [r0, #0]
 801240e:	ecbd 8b04 	vpop	{d8-d9}
 8012412:	bd08      	pop	{r3, pc}
 8012414:	f3af 8000 	nop.w
	...

08012420 <__ieee754_fmod>:
 8012420:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012424:	ed8d 1b00 	vstr	d1, [sp]
 8012428:	e9dd 6500 	ldrd	r6, r5, [sp]
 801242c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8012430:	ea57 0306 	orrs.w	r3, r7, r6
 8012434:	46b6      	mov	lr, r6
 8012436:	d00d      	beq.n	8012454 <__ieee754_fmod+0x34>
 8012438:	ee10 ca90 	vmov	ip, s1
 801243c:	4b79      	ldr	r3, [pc, #484]	; (8012624 <__ieee754_fmod+0x204>)
 801243e:	f02c 4800 	bic.w	r8, ip, #2147483648	; 0x80000000
 8012442:	4598      	cmp	r8, r3
 8012444:	dc06      	bgt.n	8012454 <__ieee754_fmod+0x34>
 8012446:	4273      	negs	r3, r6
 8012448:	4a77      	ldr	r2, [pc, #476]	; (8012628 <__ieee754_fmod+0x208>)
 801244a:	4333      	orrs	r3, r6
 801244c:	ea47 73d3 	orr.w	r3, r7, r3, lsr #31
 8012450:	4293      	cmp	r3, r2
 8012452:	d908      	bls.n	8012466 <__ieee754_fmod+0x46>
 8012454:	ed9d 7b00 	vldr	d7, [sp]
 8012458:	ee20 7b07 	vmul.f64	d7, d0, d7
 801245c:	ee87 0b07 	vdiv.f64	d0, d7, d7
 8012460:	b003      	add	sp, #12
 8012462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012466:	45b8      	cmp	r8, r7
 8012468:	ee10 9a10 	vmov	r9, s0
 801246c:	ee10 1a10 	vmov	r1, s0
 8012470:	f00c 4400 	and.w	r4, ip, #2147483648	; 0x80000000
 8012474:	dc09      	bgt.n	801248a <__ieee754_fmod+0x6a>
 8012476:	dbf3      	blt.n	8012460 <__ieee754_fmod+0x40>
 8012478:	45b1      	cmp	r9, r6
 801247a:	d3f1      	bcc.n	8012460 <__ieee754_fmod+0x40>
 801247c:	d105      	bne.n	801248a <__ieee754_fmod+0x6a>
 801247e:	4b6b      	ldr	r3, [pc, #428]	; (801262c <__ieee754_fmod+0x20c>)
 8012480:	eb03 7314 	add.w	r3, r3, r4, lsr #28
 8012484:	ed93 0b00 	vldr	d0, [r3]
 8012488:	e7ea      	b.n	8012460 <__ieee754_fmod+0x40>
 801248a:	4a67      	ldr	r2, [pc, #412]	; (8012628 <__ieee754_fmod+0x208>)
 801248c:	ea1c 0f02 	tst.w	ip, r2
 8012490:	d14a      	bne.n	8012528 <__ieee754_fmod+0x108>
 8012492:	f1b8 0f00 	cmp.w	r8, #0
 8012496:	d13f      	bne.n	8012518 <__ieee754_fmod+0xf8>
 8012498:	4865      	ldr	r0, [pc, #404]	; (8012630 <__ieee754_fmod+0x210>)
 801249a:	464b      	mov	r3, r9
 801249c:	2b00      	cmp	r3, #0
 801249e:	dc38      	bgt.n	8012512 <__ieee754_fmod+0xf2>
 80124a0:	4215      	tst	r5, r2
 80124a2:	d150      	bne.n	8012546 <__ieee754_fmod+0x126>
 80124a4:	2f00      	cmp	r7, #0
 80124a6:	d147      	bne.n	8012538 <__ieee754_fmod+0x118>
 80124a8:	4a61      	ldr	r2, [pc, #388]	; (8012630 <__ieee754_fmod+0x210>)
 80124aa:	4633      	mov	r3, r6
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	dc40      	bgt.n	8012532 <__ieee754_fmod+0x112>
 80124b0:	4b60      	ldr	r3, [pc, #384]	; (8012634 <__ieee754_fmod+0x214>)
 80124b2:	4298      	cmp	r0, r3
 80124b4:	db4b      	blt.n	801254e <__ieee754_fmod+0x12e>
 80124b6:	f3cc 0313 	ubfx	r3, ip, #0, #20
 80124ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80124be:	f8df c174 	ldr.w	ip, [pc, #372]	; 8012634 <__ieee754_fmod+0x214>
 80124c2:	4562      	cmp	r2, ip
 80124c4:	db58      	blt.n	8012578 <__ieee754_fmod+0x158>
 80124c6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80124ca:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
 80124ce:	1a80      	subs	r0, r0, r2
 80124d0:	1b5e      	subs	r6, r3, r5
 80124d2:	eba1 070e 	sub.w	r7, r1, lr
 80124d6:	2800      	cmp	r0, #0
 80124d8:	d164      	bne.n	80125a4 <__ieee754_fmod+0x184>
 80124da:	4571      	cmp	r1, lr
 80124dc:	bf38      	it	cc
 80124de:	f106 36ff 	addcc.w	r6, r6, #4294967295
 80124e2:	2e00      	cmp	r6, #0
 80124e4:	bfa4      	itt	ge
 80124e6:	4639      	movge	r1, r7
 80124e8:	4633      	movge	r3, r6
 80124ea:	ea53 0001 	orrs.w	r0, r3, r1
 80124ee:	d0c6      	beq.n	801247e <__ieee754_fmod+0x5e>
 80124f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80124f4:	db6b      	blt.n	80125ce <__ieee754_fmod+0x1ae>
 80124f6:	484f      	ldr	r0, [pc, #316]	; (8012634 <__ieee754_fmod+0x214>)
 80124f8:	4282      	cmp	r2, r0
 80124fa:	db6e      	blt.n	80125da <__ieee754_fmod+0x1ba>
 80124fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8012500:	4323      	orrs	r3, r4
 8012502:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8012506:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801250a:	460c      	mov	r4, r1
 801250c:	ec45 4b10 	vmov	d0, r4, r5
 8012510:	e7a6      	b.n	8012460 <__ieee754_fmod+0x40>
 8012512:	3801      	subs	r0, #1
 8012514:	005b      	lsls	r3, r3, #1
 8012516:	e7c1      	b.n	801249c <__ieee754_fmod+0x7c>
 8012518:	4846      	ldr	r0, [pc, #280]	; (8012634 <__ieee754_fmod+0x214>)
 801251a:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 801251e:	2b00      	cmp	r3, #0
 8012520:	ddbe      	ble.n	80124a0 <__ieee754_fmod+0x80>
 8012522:	3801      	subs	r0, #1
 8012524:	005b      	lsls	r3, r3, #1
 8012526:	e7fa      	b.n	801251e <__ieee754_fmod+0xfe>
 8012528:	ea4f 5028 	mov.w	r0, r8, asr #20
 801252c:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8012530:	e7b6      	b.n	80124a0 <__ieee754_fmod+0x80>
 8012532:	3a01      	subs	r2, #1
 8012534:	005b      	lsls	r3, r3, #1
 8012536:	e7b9      	b.n	80124ac <__ieee754_fmod+0x8c>
 8012538:	4a3e      	ldr	r2, [pc, #248]	; (8012634 <__ieee754_fmod+0x214>)
 801253a:	02fb      	lsls	r3, r7, #11
 801253c:	2b00      	cmp	r3, #0
 801253e:	ddb7      	ble.n	80124b0 <__ieee754_fmod+0x90>
 8012540:	3a01      	subs	r2, #1
 8012542:	005b      	lsls	r3, r3, #1
 8012544:	e7fa      	b.n	801253c <__ieee754_fmod+0x11c>
 8012546:	153a      	asrs	r2, r7, #20
 8012548:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801254c:	e7b0      	b.n	80124b0 <__ieee754_fmod+0x90>
 801254e:	eba3 0c00 	sub.w	ip, r3, r0
 8012552:	f1bc 0f1f 	cmp.w	ip, #31
 8012556:	dc09      	bgt.n	801256c <__ieee754_fmod+0x14c>
 8012558:	f200 431e 	addw	r3, r0, #1054	; 0x41e
 801255c:	fa08 f10c 	lsl.w	r1, r8, ip
 8012560:	fa29 f303 	lsr.w	r3, r9, r3
 8012564:	430b      	orrs	r3, r1
 8012566:	fa09 f10c 	lsl.w	r1, r9, ip
 801256a:	e7a8      	b.n	80124be <__ieee754_fmod+0x9e>
 801256c:	4b32      	ldr	r3, [pc, #200]	; (8012638 <__ieee754_fmod+0x218>)
 801256e:	1a1b      	subs	r3, r3, r0
 8012570:	fa09 f303 	lsl.w	r3, r9, r3
 8012574:	2100      	movs	r1, #0
 8012576:	e7a2      	b.n	80124be <__ieee754_fmod+0x9e>
 8012578:	ebac 0c02 	sub.w	ip, ip, r2
 801257c:	f1bc 0f1f 	cmp.w	ip, #31
 8012580:	dc09      	bgt.n	8012596 <__ieee754_fmod+0x176>
 8012582:	f202 451e 	addw	r5, r2, #1054	; 0x41e
 8012586:	fa07 f70c 	lsl.w	r7, r7, ip
 801258a:	fa26 f505 	lsr.w	r5, r6, r5
 801258e:	433d      	orrs	r5, r7
 8012590:	fa06 fe0c 	lsl.w	lr, r6, ip
 8012594:	e79b      	b.n	80124ce <__ieee754_fmod+0xae>
 8012596:	4d28      	ldr	r5, [pc, #160]	; (8012638 <__ieee754_fmod+0x218>)
 8012598:	1aad      	subs	r5, r5, r2
 801259a:	fa06 f505 	lsl.w	r5, r6, r5
 801259e:	f04f 0e00 	mov.w	lr, #0
 80125a2:	e794      	b.n	80124ce <__ieee754_fmod+0xae>
 80125a4:	4571      	cmp	r1, lr
 80125a6:	bf38      	it	cc
 80125a8:	f106 36ff 	addcc.w	r6, r6, #4294967295
 80125ac:	2e00      	cmp	r6, #0
 80125ae:	da05      	bge.n	80125bc <__ieee754_fmod+0x19c>
 80125b0:	0fce      	lsrs	r6, r1, #31
 80125b2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 80125b6:	0049      	lsls	r1, r1, #1
 80125b8:	3801      	subs	r0, #1
 80125ba:	e789      	b.n	80124d0 <__ieee754_fmod+0xb0>
 80125bc:	ea56 0307 	orrs.w	r3, r6, r7
 80125c0:	f43f af5d 	beq.w	801247e <__ieee754_fmod+0x5e>
 80125c4:	0ffb      	lsrs	r3, r7, #31
 80125c6:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 80125ca:	0079      	lsls	r1, r7, #1
 80125cc:	e7f4      	b.n	80125b8 <__ieee754_fmod+0x198>
 80125ce:	0fc8      	lsrs	r0, r1, #31
 80125d0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80125d4:	0049      	lsls	r1, r1, #1
 80125d6:	3a01      	subs	r2, #1
 80125d8:	e78a      	b.n	80124f0 <__ieee754_fmod+0xd0>
 80125da:	1a80      	subs	r0, r0, r2
 80125dc:	2814      	cmp	r0, #20
 80125de:	dc0c      	bgt.n	80125fa <__ieee754_fmod+0x1da>
 80125e0:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 80125e4:	fa03 f202 	lsl.w	r2, r3, r2
 80125e8:	40c1      	lsrs	r1, r0
 80125ea:	430a      	orrs	r2, r1
 80125ec:	4103      	asrs	r3, r0
 80125ee:	ea43 0104 	orr.w	r1, r3, r4
 80125f2:	4610      	mov	r0, r2
 80125f4:	ec41 0b10 	vmov	d0, r0, r1
 80125f8:	e732      	b.n	8012460 <__ieee754_fmod+0x40>
 80125fa:	281f      	cmp	r0, #31
 80125fc:	dc07      	bgt.n	801260e <__ieee754_fmod+0x1ee>
 80125fe:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8012602:	40c1      	lsrs	r1, r0
 8012604:	fa03 f202 	lsl.w	r2, r3, r2
 8012608:	430a      	orrs	r2, r1
 801260a:	4623      	mov	r3, r4
 801260c:	e7ef      	b.n	80125ee <__ieee754_fmod+0x1ce>
 801260e:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8012612:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8012616:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 801261a:	32e2      	adds	r2, #226	; 0xe2
 801261c:	fa43 f202 	asr.w	r2, r3, r2
 8012620:	e7f3      	b.n	801260a <__ieee754_fmod+0x1ea>
 8012622:	bf00      	nop
 8012624:	7fefffff 	.word	0x7fefffff
 8012628:	7ff00000 	.word	0x7ff00000
 801262c:	08013288 	.word	0x08013288
 8012630:	fffffbed 	.word	0xfffffbed
 8012634:	fffffc02 	.word	0xfffffc02
 8012638:	fffffbe2 	.word	0xfffffbe2

0801263c <_init>:
 801263c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801263e:	bf00      	nop
 8012640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012642:	bc08      	pop	{r3}
 8012644:	469e      	mov	lr, r3
 8012646:	4770      	bx	lr

08012648 <_fini>:
 8012648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801264a:	bf00      	nop
 801264c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801264e:	bc08      	pop	{r3}
 8012650:	469e      	mov	lr, r3
 8012652:	4770      	bx	lr
