$date
	Thu Oct 12 14:45:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority_encoder_tb $end
$var wire 2 ! out [1:0] $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var reg 2 $ out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#10
b0 !
b0 $
b0 "
b0 #
#20
b1 "
b1 #
#30
b1 !
b1 $
b11 "
b11 #
#40
b10 !
b10 $
b101 "
b101 #
#50
b11 !
b11 $
b1111 "
b1111 #
#150
