Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot can_transceiver_com_tb_behav xil_defaultlib.can_transceiver_com_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.can_register_asyn_syn(WIDTH=1)
Compiling module xil_defaultlib.can_register_asyn(WIDTH=4)
Compiling module xil_defaultlib.can_register_asyn(WIDTH=3)
Compiling module xil_defaultlib.can_register_asyn_syn(WIDTH=2)
Compiling module xil_defaultlib.can_register
Compiling module xil_defaultlib.can_register_asyn
Compiling module xil_defaultlib.can_register_asyn(WIDTH=1)
Compiling module xil_defaultlib.can_registers
Compiling module xil_defaultlib.can_btl
Compiling module xil_defaultlib.can_crc
Compiling module xil_defaultlib.can_acf
Compiling module xil_defaultlib.can_fifo
Compiling module xil_defaultlib.can_ibo
Compiling module xil_defaultlib.can_bsp
Compiling module xil_defaultlib.can_top_split
Compiling module xil_defaultlib.can_split_can_top_split_0_0
Compiling module xil_defaultlib.can_split_can_top_split_1_0
Compiling module xil_defaultlib.can_transceiver
Compiling module xil_defaultlib.can_split_can_transceiver_0_0
Compiling module xil_defaultlib.can_split_can_transceiver_0_1
Compiling module xil_defaultlib.can_split
Compiling module xil_defaultlib.can_split_wrapper
Compiling module xil_defaultlib.can_transceiver_com_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot can_transceiver_com_tb_behav
