Analysis & Synthesis Status : Successful - Tue Sep  3 19:52:55 2024
Quartus Prime Version : 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Revision Name : Lab1_FPGA_RTL
Top-level Entity Name : LAB2_FPGA_NIOS
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 935
Total pins : 15
Total virtual pins : 0
Total block memory bits : 535,552
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
