<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>RomeoSweep_Test</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./RomeoSweep_Test.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./RomeoSweep_Test_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="2"><name>../../Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.cxf</name><userFileType>CXF</userFileType></file><file fileid="3"><name>../../Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="4"><name>./RomeoSweep_Test.vhd</name><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesignTestBench</category><function>SmartDesignTestBench</function><variation>SmartDesignTestBench</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesignTestBench</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="Simulation" id_name="CLK_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="CLK_GEN" state="GOOD" type="3"/><module id_library="Simulation" id_name="CLK_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="CLK_GEN" state="GOOD" type="3"/><module id_library="Simulation" id_name="RESET_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="RESET_GEN" state="GOOD" type="3"/><module file="hdl\ADC_Data_Packer.vhd" module_class="HdlModule" name="ADC_Data_Packer" state="GOOD" type="2"/><module file="hdl\ADC_READ.vhd" module_class="HdlModule" name="ADC_READ" state="GOOD" type="2"/><module file="hdl\DAC_SET.vhd" module_class="HdlModule" name="DAC_SET" state="GOOD" type="2"/><module module_class="ComponentModule" name="SweepTable::work" state="GOOD" type="1"/><module file="hdl\SWEEP_SPIDER2.vhd" module_class="HdlModule" name="SWEEP_SPIDER2" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>LDCS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LDSDI</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LDCLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ADC_CS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ADC_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ADC_CST</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SET</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>new_SC_packet</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>G1</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>G2</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SC_packet</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>