{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1408977296239 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EXE EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"EXE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1408977296252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408977296285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408977296285 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1408977297780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1408977297790 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408977299272 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1408977299272 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 1937 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408977299373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 1938 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408977299373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 1939 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408977299373 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1408977299373 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "348 348 " "No exact pin location assignment(s) for 348 pins of 348 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[0\] " "Pin pc_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[1\] " "Pin pc_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[2\] " "Pin pc_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[3\] " "Pin pc_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[4\] " "Pin pc_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[5\] " "Pin pc_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[6\] " "Pin pc_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[7\] " "Pin pc_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[8\] " "Pin pc_in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[9\] " "Pin pc_in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[10\] " "Pin pc_in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[11\] " "Pin pc_in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[12\] " "Pin pc_in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[13\] " "Pin pc_in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[14\] " "Pin pc_in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[15\] " "Pin pc_in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[16\] " "Pin pc_in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[17\] " "Pin pc_in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[18\] " "Pin pc_in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[19\] " "Pin pc_in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[20\] " "Pin pc_in\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[21\] " "Pin pc_in\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[22\] " "Pin pc_in\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[23\] " "Pin pc_in\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[24\] " "Pin pc_in\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[25\] " "Pin pc_in\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[26\] " "Pin pc_in\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[27\] " "Pin pc_in\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[28\] " "Pin pc_in\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[29\] " "Pin pc_in\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[30\] " "Pin pc_in\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in\[31\] " "Pin pc_in\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_in[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[29\] " "Pin ir_in\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[30\] " "Pin ir_in\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[31\] " "Pin ir_in\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_type.INVALID " "Pin instr_type.INVALID not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr_type.INVALID } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_type.INVALID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_type.RMW " "Pin instr_type.RMW not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr_type.RMW } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_type.RMW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[31\] " "Pin rs_in\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[0\] " "Pin reg_a\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[1\] " "Pin reg_a\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[2\] " "Pin reg_a\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[3\] " "Pin reg_a\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[4\] " "Pin reg_a\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[5\] " "Pin reg_a\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[6\] " "Pin reg_a\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[7\] " "Pin reg_a\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[8\] " "Pin reg_a\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[9\] " "Pin reg_a\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[10\] " "Pin reg_a\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[11\] " "Pin reg_a\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[12\] " "Pin reg_a\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[13\] " "Pin reg_a\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[14\] " "Pin reg_a\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[15\] " "Pin reg_a\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[16\] " "Pin reg_a\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[17\] " "Pin reg_a\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[18\] " "Pin reg_a\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[19\] " "Pin reg_a\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[20\] " "Pin reg_a\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[21\] " "Pin reg_a\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[22\] " "Pin reg_a\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[23\] " "Pin reg_a\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[24\] " "Pin reg_a\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[25\] " "Pin reg_a\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[26\] " "Pin reg_a\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[27\] " "Pin reg_a\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[28\] " "Pin reg_a\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[29\] " "Pin reg_a\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[30\] " "Pin reg_a\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[31\] " "Pin reg_a\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_a[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 31 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_a\[0\] " "Pin reg_no_a\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_a[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 32 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_a\[1\] " "Pin reg_no_a\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_a[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 32 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_a\[2\] " "Pin reg_no_a\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_a[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 32 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_a\[3\] " "Pin reg_no_a\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_a[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 32 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_wr_a " "Pin reg_wr_a not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_wr_a } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 33 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_wr_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[0\] " "Pin reg_b\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[1\] " "Pin reg_b\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[2\] " "Pin reg_b\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[3\] " "Pin reg_b\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[4\] " "Pin reg_b\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[5\] " "Pin reg_b\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[6\] " "Pin reg_b\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[7\] " "Pin reg_b\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[8\] " "Pin reg_b\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[9\] " "Pin reg_b\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[10\] " "Pin reg_b\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[11\] " "Pin reg_b\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[12\] " "Pin reg_b\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[13\] " "Pin reg_b\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[14\] " "Pin reg_b\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[15\] " "Pin reg_b\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[16\] " "Pin reg_b\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[17\] " "Pin reg_b\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[18\] " "Pin reg_b\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[19\] " "Pin reg_b\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[20\] " "Pin reg_b\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[21\] " "Pin reg_b\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[22\] " "Pin reg_b\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[23\] " "Pin reg_b\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[24\] " "Pin reg_b\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[25\] " "Pin reg_b\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[26\] " "Pin reg_b\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[27\] " "Pin reg_b\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[28\] " "Pin reg_b\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[29\] " "Pin reg_b\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[30\] " "Pin reg_b\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[31\] " "Pin reg_b\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_b[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_b\[0\] " "Pin reg_no_b\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_b[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 36 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_b\[1\] " "Pin reg_no_b\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_b[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 36 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_b\[2\] " "Pin reg_no_b\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_b[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 36 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_no_b\[3\] " "Pin reg_no_b\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_no_b[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 36 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_no_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_wr_b " "Pin reg_wr_b not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_wr_b } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 37 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_wr_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[0\] " "Pin jmp_addr_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[1\] " "Pin jmp_addr_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[2\] " "Pin jmp_addr_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[3\] " "Pin jmp_addr_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[4\] " "Pin jmp_addr_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[5\] " "Pin jmp_addr_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[6\] " "Pin jmp_addr_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[7\] " "Pin jmp_addr_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[8\] " "Pin jmp_addr_out\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[9\] " "Pin jmp_addr_out\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[10\] " "Pin jmp_addr_out\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[11\] " "Pin jmp_addr_out\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[12\] " "Pin jmp_addr_out\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[13\] " "Pin jmp_addr_out\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[14\] " "Pin jmp_addr_out\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[15\] " "Pin jmp_addr_out\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[16\] " "Pin jmp_addr_out\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[17\] " "Pin jmp_addr_out\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[18\] " "Pin jmp_addr_out\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[19\] " "Pin jmp_addr_out\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[20\] " "Pin jmp_addr_out\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[21\] " "Pin jmp_addr_out\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[22\] " "Pin jmp_addr_out\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[23\] " "Pin jmp_addr_out\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[24\] " "Pin jmp_addr_out\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[25\] " "Pin jmp_addr_out\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[26\] " "Pin jmp_addr_out\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[27\] " "Pin jmp_addr_out\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[28\] " "Pin jmp_addr_out\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[29\] " "Pin jmp_addr_out\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[30\] " "Pin jmp_addr_out\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr_out\[31\] " "Pin jmp_addr_out\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr_out[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 39 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bbl_flag_out " "Pin bbl_flag_out not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bbl_flag_out } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 41 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bbl_flag_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stop_out " "Pin stop_out not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stop_out } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 43 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stop_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dont_update " "Pin dont_update not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dont_update } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 45 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dont_update } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csr_reg_out\[0\] " "Pin csr_reg_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { csr_reg_out[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 47 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { csr_reg_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csr_reg_out\[1\] " "Pin csr_reg_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { csr_reg_out[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 47 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { csr_reg_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csr_reg_out\[2\] " "Pin csr_reg_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { csr_reg_out[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 47 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { csr_reg_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csr_reg_out\[3\] " "Pin csr_reg_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { csr_reg_out[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 47 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { csr_reg_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[0\] " "Pin rd_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_type.DP_R " "Pin instr_type.DP_R not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr_type.DP_R } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_type.DP_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[7\] " "Pin ir_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[6\] " "Pin ir_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[5\] " "Pin ir_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[2\] " "Pin rs_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[1\] " "Pin rn_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[3\] " "Pin rn_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[0\] " "Pin rs_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[1\] " "Pin rs_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[2\] " "Pin rn_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[4\] " "Pin rn_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[9\] " "Pin rn_in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[11\] " "Pin rn_in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[10\] " "Pin rn_in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[12\] " "Pin rn_in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[3\] " "Pin rs_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[5\] " "Pin rn_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[7\] " "Pin rn_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[6\] " "Pin rn_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[8\] " "Pin rn_in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[13\] " "Pin rn_in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[15\] " "Pin rn_in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[14\] " "Pin rn_in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[16\] " "Pin rn_in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[21\] " "Pin rn_in\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[23\] " "Pin rn_in\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[22\] " "Pin rn_in\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[24\] " "Pin rn_in\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[30\] " "Pin rn_in\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[0\] " "Pin rn_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[29\] " "Pin rn_in\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[31\] " "Pin rn_in\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[17\] " "Pin rn_in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[19\] " "Pin rn_in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[18\] " "Pin rn_in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[20\] " "Pin rn_in\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[25\] " "Pin rn_in\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[27\] " "Pin rn_in\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[26\] " "Pin rn_in\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rn_in\[28\] " "Pin rn_in\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rn_in[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rn_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[4\] " "Pin rs_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[5\] " "Pin rs_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[6\] " "Pin rs_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[7\] " "Pin rs_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[8\] " "Pin rs_in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[9\] " "Pin rs_in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[10\] " "Pin rs_in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[11\] " "Pin rs_in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[12\] " "Pin rs_in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[13\] " "Pin rs_in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[14\] " "Pin rs_in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[15\] " "Pin rs_in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[16\] " "Pin rs_in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[17\] " "Pin rs_in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[18\] " "Pin rs_in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[19\] " "Pin rs_in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[20\] " "Pin rs_in\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[21\] " "Pin rs_in\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[22\] " "Pin rs_in\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[23\] " "Pin rs_in\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[24\] " "Pin rs_in\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[25\] " "Pin rs_in\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[26\] " "Pin rs_in\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[27\] " "Pin rs_in\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[28\] " "Pin rs_in\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[29\] " "Pin rs_in\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs_in\[30\] " "Pin rs_in\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs_in[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[0\] " "Pin rm_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[0\] " "Pin ir_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[27\] " "Pin ir_in\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[28\] " "Pin ir_in\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[25\] " "Pin ir_in\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[26\] " "Pin ir_in\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_type.DP_I " "Pin instr_type.DP_I not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr_type.DP_I } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_type.DP_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[0\] " "Pin cache_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[0] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_type.LS " "Pin instr_type.LS not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr_type.LS } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_type.LS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[1\] " "Pin rd_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[1\] " "Pin rm_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[1\] " "Pin ir_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[1\] " "Pin cache_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[1] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[2\] " "Pin rd_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[2\] " "Pin rm_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[2\] " "Pin ir_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[2\] " "Pin cache_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[2] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[3\] " "Pin rd_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[3\] " "Pin rm_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[3\] " "Pin ir_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[3\] " "Pin cache_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[3] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[4\] " "Pin rd_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[4\] " "Pin rm_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[4\] " "Pin ir_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[4\] " "Pin cache_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[4] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[5\] " "Pin rd_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[5\] " "Pin rm_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[5\] " "Pin cache_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[5] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[6\] " "Pin rd_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[6\] " "Pin rm_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[6\] " "Pin cache_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[6] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[7\] " "Pin rd_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[7\] " "Pin rm_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[7\] " "Pin cache_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[7] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[8\] " "Pin rd_in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[8\] " "Pin rm_in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[8\] " "Pin ir_in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[8\] " "Pin cache_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[8] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[9\] " "Pin rd_in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[9\] " "Pin rm_in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[9\] " "Pin ir_in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[9\] " "Pin cache_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[9] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[10\] " "Pin rd_in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[10\] " "Pin rm_in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[10\] " "Pin ir_in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[10\] " "Pin cache_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[10] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[11\] " "Pin rd_in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[11\] " "Pin rm_in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[11\] " "Pin ir_in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[11\] " "Pin cache_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[11] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[12\] " "Pin rd_in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[12\] " "Pin rm_in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[12\] " "Pin ir_in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[12\] " "Pin cache_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[12] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[13\] " "Pin rd_in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[13\] " "Pin rm_in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[13\] " "Pin ir_in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[13\] " "Pin cache_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[13] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[14\] " "Pin rd_in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[14\] " "Pin rm_in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[14\] " "Pin ir_in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[14\] " "Pin cache_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[14] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[15\] " "Pin rd_in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[15\] " "Pin rm_in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[15\] " "Pin ir_in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[15\] " "Pin cache_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[15] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[16\] " "Pin rd_in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[16\] " "Pin rm_in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[16\] " "Pin ir_in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[16\] " "Pin cache_data\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[16] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[17\] " "Pin rd_in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[17\] " "Pin rm_in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[17\] " "Pin cache_data\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[18\] " "Pin rd_in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[18\] " "Pin rm_in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[18\] " "Pin cache_data\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[19\] " "Pin rd_in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[19\] " "Pin rm_in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[19\] " "Pin cache_data\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[20\] " "Pin rd_in\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[20\] " "Pin rm_in\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[20\] " "Pin cache_data\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[21\] " "Pin rd_in\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[21\] " "Pin rm_in\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[21\] " "Pin cache_data\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[22\] " "Pin rd_in\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[22\] " "Pin rm_in\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[22\] " "Pin cache_data\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[23\] " "Pin rd_in\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[23\] " "Pin rm_in\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[23\] " "Pin cache_data\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[24\] " "Pin rd_in\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[24\] " "Pin rm_in\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[24\] " "Pin cache_data\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[25\] " "Pin rd_in\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[25\] " "Pin rm_in\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[25\] " "Pin cache_data\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[25] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[26\] " "Pin rd_in\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[26\] " "Pin rm_in\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[26\] " "Pin cache_data\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[26] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[27\] " "Pin rd_in\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[27\] " "Pin rm_in\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[27\] " "Pin cache_data\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[27] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[28\] " "Pin rd_in\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[28\] " "Pin rm_in\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[28\] " "Pin cache_data\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[28] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[29\] " "Pin rd_in\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[29\] " "Pin rm_in\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[29\] " "Pin cache_data\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[29] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[30\] " "Pin rd_in\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[30\] " "Pin rm_in\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[30\] " "Pin cache_data\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[30] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_in\[31\] " "Pin rd_in\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd_in[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm_in\[31\] " "Pin rm_in\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rm_in[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rm_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_data\[31\] " "Pin cache_data\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cache_data[31] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[17\] " "Pin ir_in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[17] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[18\] " "Pin ir_in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[18] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[19\] " "Pin ir_in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[19] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[20\] " "Pin ir_in\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[20] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_type.STP " "Pin instr_type.STP not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr_type.STP } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_type.STP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_type.BBL " "Pin instr_type.BBL not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr_type.BBL } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_type.BBL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[22\] " "Pin ir_in\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[22] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[21\] " "Pin ir_in\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[21] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[24\] " "Pin ir_in\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[24] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_in\[23\] " "Pin ir_in\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_in[23] } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall " "Pin stall not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stall } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enable } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408977300346 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1408977300346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EXE.sdc " "Synopsys Design Constraints File file not found: 'EXE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1408977301115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1408977301166 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1408977301233 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408977301373 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408977301373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408977301374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "csr:csr\|process_1~0 " "Destination node csr:csr\|process_1~0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { csr:csr|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 1802 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408977301374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "csr:csr\|process_1~1 " "Destination node csr:csr\|process_1~1" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { csr:csr|process_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 1843 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408977301374 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408977301374 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408977301374 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1408977301898 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408977301901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408977301909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408977301913 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408977301916 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1408977301924 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1408977301924 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1408977301926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1408977301927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1408977301929 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1408977301929 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "346 unused 3.3V 233 113 0 " "Number of I/O pins in group: 346 (unused VREF, 3.3V VCCIO, 233 input, 113 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1408977301958 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1408977301958 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1408977301958 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408977301960 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1408977301960 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1408977301960 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408977302328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1408977306444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408977307265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1408977307338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1408977312546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408977312546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1408977312777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1408977315491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1408977315491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408977316726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1408977316728 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1408977316728 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1408977316851 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408977316861 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "113 " "Found 113 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[0\] 0 " "Pin \"reg_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[1\] 0 " "Pin \"reg_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[2\] 0 " "Pin \"reg_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[3\] 0 " "Pin \"reg_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[4\] 0 " "Pin \"reg_a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[5\] 0 " "Pin \"reg_a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[6\] 0 " "Pin \"reg_a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[7\] 0 " "Pin \"reg_a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[8\] 0 " "Pin \"reg_a\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[9\] 0 " "Pin \"reg_a\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[10\] 0 " "Pin \"reg_a\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[11\] 0 " "Pin \"reg_a\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[12\] 0 " "Pin \"reg_a\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[13\] 0 " "Pin \"reg_a\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[14\] 0 " "Pin \"reg_a\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[15\] 0 " "Pin \"reg_a\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[16\] 0 " "Pin \"reg_a\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[17\] 0 " "Pin \"reg_a\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[18\] 0 " "Pin \"reg_a\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[19\] 0 " "Pin \"reg_a\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[20\] 0 " "Pin \"reg_a\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[21\] 0 " "Pin \"reg_a\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[22\] 0 " "Pin \"reg_a\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[23\] 0 " "Pin \"reg_a\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[24\] 0 " "Pin \"reg_a\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[25\] 0 " "Pin \"reg_a\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[26\] 0 " "Pin \"reg_a\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[27\] 0 " "Pin \"reg_a\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[28\] 0 " "Pin \"reg_a\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[29\] 0 " "Pin \"reg_a\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[30\] 0 " "Pin \"reg_a\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_a\[31\] 0 " "Pin \"reg_a\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_a\[0\] 0 " "Pin \"reg_no_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_a\[1\] 0 " "Pin \"reg_no_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_a\[2\] 0 " "Pin \"reg_no_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_a\[3\] 0 " "Pin \"reg_no_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_wr_a 0 " "Pin \"reg_wr_a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[0\] 0 " "Pin \"reg_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[1\] 0 " "Pin \"reg_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[2\] 0 " "Pin \"reg_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[3\] 0 " "Pin \"reg_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[4\] 0 " "Pin \"reg_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[5\] 0 " "Pin \"reg_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[6\] 0 " "Pin \"reg_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[7\] 0 " "Pin \"reg_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[8\] 0 " "Pin \"reg_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[9\] 0 " "Pin \"reg_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[10\] 0 " "Pin \"reg_b\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[11\] 0 " "Pin \"reg_b\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[12\] 0 " "Pin \"reg_b\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[13\] 0 " "Pin \"reg_b\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[14\] 0 " "Pin \"reg_b\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[15\] 0 " "Pin \"reg_b\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[16\] 0 " "Pin \"reg_b\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[17\] 0 " "Pin \"reg_b\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[18\] 0 " "Pin \"reg_b\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[19\] 0 " "Pin \"reg_b\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[20\] 0 " "Pin \"reg_b\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[21\] 0 " "Pin \"reg_b\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[22\] 0 " "Pin \"reg_b\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[23\] 0 " "Pin \"reg_b\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[24\] 0 " "Pin \"reg_b\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[25\] 0 " "Pin \"reg_b\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[26\] 0 " "Pin \"reg_b\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[27\] 0 " "Pin \"reg_b\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[28\] 0 " "Pin \"reg_b\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[29\] 0 " "Pin \"reg_b\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[30\] 0 " "Pin \"reg_b\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_b\[31\] 0 " "Pin \"reg_b\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_b\[0\] 0 " "Pin \"reg_no_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_b\[1\] 0 " "Pin \"reg_no_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_b\[2\] 0 " "Pin \"reg_no_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_no_b\[3\] 0 " "Pin \"reg_no_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_wr_b 0 " "Pin \"reg_wr_b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[0\] 0 " "Pin \"jmp_addr_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[1\] 0 " "Pin \"jmp_addr_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[2\] 0 " "Pin \"jmp_addr_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[3\] 0 " "Pin \"jmp_addr_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[4\] 0 " "Pin \"jmp_addr_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[5\] 0 " "Pin \"jmp_addr_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[6\] 0 " "Pin \"jmp_addr_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[7\] 0 " "Pin \"jmp_addr_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[8\] 0 " "Pin \"jmp_addr_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[9\] 0 " "Pin \"jmp_addr_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[10\] 0 " "Pin \"jmp_addr_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[11\] 0 " "Pin \"jmp_addr_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[12\] 0 " "Pin \"jmp_addr_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[13\] 0 " "Pin \"jmp_addr_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[14\] 0 " "Pin \"jmp_addr_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[15\] 0 " "Pin \"jmp_addr_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[16\] 0 " "Pin \"jmp_addr_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[17\] 0 " "Pin \"jmp_addr_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[18\] 0 " "Pin \"jmp_addr_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[19\] 0 " "Pin \"jmp_addr_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[20\] 0 " "Pin \"jmp_addr_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[21\] 0 " "Pin \"jmp_addr_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[22\] 0 " "Pin \"jmp_addr_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[23\] 0 " "Pin \"jmp_addr_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[24\] 0 " "Pin \"jmp_addr_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[25\] 0 " "Pin \"jmp_addr_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[26\] 0 " "Pin \"jmp_addr_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[27\] 0 " "Pin \"jmp_addr_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[28\] 0 " "Pin \"jmp_addr_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[29\] 0 " "Pin \"jmp_addr_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[30\] 0 " "Pin \"jmp_addr_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_addr_out\[31\] 0 " "Pin \"jmp_addr_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bbl_flag_out 0 " "Pin \"bbl_flag_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stop_out 0 " "Pin \"stop_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dont_update 0 " "Pin \"dont_update\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "csr_reg_out\[0\] 0 " "Pin \"csr_reg_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "csr_reg_out\[1\] 0 " "Pin \"csr_reg_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "csr_reg_out\[2\] 0 " "Pin \"csr_reg_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "csr_reg_out\[3\] 0 " "Pin \"csr_reg_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408977316904 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1408977316904 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408977317578 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408977317647 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408977318260 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408977319114 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1408977319568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/output_files/EXE.fit.smsg " "Generated suppressed messages file D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/output_files/EXE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1408977320119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408977320611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 16:35:20 2014 " "Processing ended: Mon Aug 25 16:35:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408977320611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408977320611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408977320611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1408977320611 ""}
