#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10c70c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1089320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1091250 .functor NOT 1, L_0x10f7ee0, C4<0>, C4<0>, C4<0>;
L_0x10f7cc0 .functor XOR 2, L_0x10f7b60, L_0x10f7c20, C4<00>, C4<00>;
L_0x10f7dd0 .functor XOR 2, L_0x10f7cc0, L_0x10f7d30, C4<00>, C4<00>;
v0x10f0d70_0 .net *"_ivl_10", 1 0, L_0x10f7d30;  1 drivers
v0x10f0e70_0 .net *"_ivl_12", 1 0, L_0x10f7dd0;  1 drivers
v0x10f0f50_0 .net *"_ivl_2", 1 0, L_0x10f3ff0;  1 drivers
v0x10f1010_0 .net *"_ivl_4", 1 0, L_0x10f7b60;  1 drivers
v0x10f10f0_0 .net *"_ivl_6", 1 0, L_0x10f7c20;  1 drivers
v0x10f1220_0 .net *"_ivl_8", 1 0, L_0x10f7cc0;  1 drivers
v0x10f1300_0 .net "a", 0 0, v0x10ecaa0_0;  1 drivers
v0x10f13a0_0 .net "b", 0 0, v0x10ecb40_0;  1 drivers
v0x10f1440_0 .net "c", 0 0, v0x10ecbe0_0;  1 drivers
v0x10f14e0_0 .var "clk", 0 0;
v0x10f1580_0 .net "d", 0 0, v0x10ecd20_0;  1 drivers
v0x10f1620_0 .net "out_pos_dut", 0 0, L_0x10f7a50;  1 drivers
v0x10f16c0_0 .net "out_pos_ref", 0 0, L_0x10f2bf0;  1 drivers
v0x10f1760_0 .net "out_sop_dut", 0 0, L_0x10f5a40;  1 drivers
v0x10f1800_0 .net "out_sop_ref", 0 0, L_0x10c85d0;  1 drivers
v0x10f18a0_0 .var/2u "stats1", 223 0;
v0x10f1940_0 .var/2u "strobe", 0 0;
v0x10f19e0_0 .net "tb_match", 0 0, L_0x10f7ee0;  1 drivers
v0x10f1ab0_0 .net "tb_mismatch", 0 0, L_0x1091250;  1 drivers
v0x10f1b50_0 .net "wavedrom_enable", 0 0, v0x10ecff0_0;  1 drivers
v0x10f1c20_0 .net "wavedrom_title", 511 0, v0x10ed090_0;  1 drivers
L_0x10f3ff0 .concat [ 1 1 0 0], L_0x10f2bf0, L_0x10c85d0;
L_0x10f7b60 .concat [ 1 1 0 0], L_0x10f2bf0, L_0x10c85d0;
L_0x10f7c20 .concat [ 1 1 0 0], L_0x10f7a50, L_0x10f5a40;
L_0x10f7d30 .concat [ 1 1 0 0], L_0x10f2bf0, L_0x10c85d0;
L_0x10f7ee0 .cmp/eeq 2, L_0x10f3ff0, L_0x10f7dd0;
S_0x108df80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1089320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1091630 .functor AND 1, v0x10ecbe0_0, v0x10ecd20_0, C4<1>, C4<1>;
L_0x1091a10 .functor NOT 1, v0x10ecaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1091df0 .functor NOT 1, v0x10ecb40_0, C4<0>, C4<0>, C4<0>;
L_0x1092070 .functor AND 1, L_0x1091a10, L_0x1091df0, C4<1>, C4<1>;
L_0x10ab3f0 .functor AND 1, L_0x1092070, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10c85d0 .functor OR 1, L_0x1091630, L_0x10ab3f0, C4<0>, C4<0>;
L_0x10f2070 .functor NOT 1, v0x10ecb40_0, C4<0>, C4<0>, C4<0>;
L_0x10f20e0 .functor OR 1, L_0x10f2070, v0x10ecd20_0, C4<0>, C4<0>;
L_0x10f21f0 .functor AND 1, v0x10ecbe0_0, L_0x10f20e0, C4<1>, C4<1>;
L_0x10f22b0 .functor NOT 1, v0x10ecaa0_0, C4<0>, C4<0>, C4<0>;
L_0x10f2380 .functor OR 1, L_0x10f22b0, v0x10ecb40_0, C4<0>, C4<0>;
L_0x10f23f0 .functor AND 1, L_0x10f21f0, L_0x10f2380, C4<1>, C4<1>;
L_0x10f2570 .functor NOT 1, v0x10ecb40_0, C4<0>, C4<0>, C4<0>;
L_0x10f25e0 .functor OR 1, L_0x10f2570, v0x10ecd20_0, C4<0>, C4<0>;
L_0x10f2500 .functor AND 1, v0x10ecbe0_0, L_0x10f25e0, C4<1>, C4<1>;
L_0x10f2770 .functor NOT 1, v0x10ecaa0_0, C4<0>, C4<0>, C4<0>;
L_0x10f2870 .functor OR 1, L_0x10f2770, v0x10ecd20_0, C4<0>, C4<0>;
L_0x10f2930 .functor AND 1, L_0x10f2500, L_0x10f2870, C4<1>, C4<1>;
L_0x10f2ae0 .functor XNOR 1, L_0x10f23f0, L_0x10f2930, C4<0>, C4<0>;
v0x1090b80_0 .net *"_ivl_0", 0 0, L_0x1091630;  1 drivers
v0x1090f80_0 .net *"_ivl_12", 0 0, L_0x10f2070;  1 drivers
v0x1091360_0 .net *"_ivl_14", 0 0, L_0x10f20e0;  1 drivers
v0x1091740_0 .net *"_ivl_16", 0 0, L_0x10f21f0;  1 drivers
v0x1091b20_0 .net *"_ivl_18", 0 0, L_0x10f22b0;  1 drivers
v0x1091f00_0 .net *"_ivl_2", 0 0, L_0x1091a10;  1 drivers
v0x1092180_0 .net *"_ivl_20", 0 0, L_0x10f2380;  1 drivers
v0x10eb010_0 .net *"_ivl_24", 0 0, L_0x10f2570;  1 drivers
v0x10eb0f0_0 .net *"_ivl_26", 0 0, L_0x10f25e0;  1 drivers
v0x10eb1d0_0 .net *"_ivl_28", 0 0, L_0x10f2500;  1 drivers
v0x10eb2b0_0 .net *"_ivl_30", 0 0, L_0x10f2770;  1 drivers
v0x10eb390_0 .net *"_ivl_32", 0 0, L_0x10f2870;  1 drivers
v0x10eb470_0 .net *"_ivl_36", 0 0, L_0x10f2ae0;  1 drivers
L_0x7fc5bc7b0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10eb530_0 .net *"_ivl_38", 0 0, L_0x7fc5bc7b0018;  1 drivers
v0x10eb610_0 .net *"_ivl_4", 0 0, L_0x1091df0;  1 drivers
v0x10eb6f0_0 .net *"_ivl_6", 0 0, L_0x1092070;  1 drivers
v0x10eb7d0_0 .net *"_ivl_8", 0 0, L_0x10ab3f0;  1 drivers
v0x10eb8b0_0 .net "a", 0 0, v0x10ecaa0_0;  alias, 1 drivers
v0x10eb970_0 .net "b", 0 0, v0x10ecb40_0;  alias, 1 drivers
v0x10eba30_0 .net "c", 0 0, v0x10ecbe0_0;  alias, 1 drivers
v0x10ebaf0_0 .net "d", 0 0, v0x10ecd20_0;  alias, 1 drivers
v0x10ebbb0_0 .net "out_pos", 0 0, L_0x10f2bf0;  alias, 1 drivers
v0x10ebc70_0 .net "out_sop", 0 0, L_0x10c85d0;  alias, 1 drivers
v0x10ebd30_0 .net "pos0", 0 0, L_0x10f23f0;  1 drivers
v0x10ebdf0_0 .net "pos1", 0 0, L_0x10f2930;  1 drivers
L_0x10f2bf0 .functor MUXZ 1, L_0x7fc5bc7b0018, L_0x10f23f0, L_0x10f2ae0, C4<>;
S_0x10ebf70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1089320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10ecaa0_0 .var "a", 0 0;
v0x10ecb40_0 .var "b", 0 0;
v0x10ecbe0_0 .var "c", 0 0;
v0x10ecc80_0 .net "clk", 0 0, v0x10f14e0_0;  1 drivers
v0x10ecd20_0 .var "d", 0 0;
v0x10ece10_0 .var/2u "fail", 0 0;
v0x10eceb0_0 .var/2u "fail1", 0 0;
v0x10ecf50_0 .net "tb_match", 0 0, L_0x10f7ee0;  alias, 1 drivers
v0x10ecff0_0 .var "wavedrom_enable", 0 0;
v0x10ed090_0 .var "wavedrom_title", 511 0;
E_0x109eea0/0 .event negedge, v0x10ecc80_0;
E_0x109eea0/1 .event posedge, v0x10ecc80_0;
E_0x109eea0 .event/or E_0x109eea0/0, E_0x109eea0/1;
S_0x10ec2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10ebf70;
 .timescale -12 -12;
v0x10ec4e0_0 .var/2s "i", 31 0;
E_0x109ed40 .event posedge, v0x10ecc80_0;
S_0x10ec5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10ebf70;
 .timescale -12 -12;
v0x10ec7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10ec8c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10ebf70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10ed270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1089320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10f2da0 .functor AND 1, v0x10ecaa0_0, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f2f40 .functor AND 1, L_0x10f2da0, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10f3130 .functor AND 1, L_0x10f2f40, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f3300 .functor NOT 1, L_0x10f3130, C4<0>, C4<0>, C4<0>;
L_0x10f33f0 .functor AND 1, v0x10ecaa0_0, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f3570 .functor NOT 1, v0x10ecbe0_0, C4<0>, C4<0>, C4<0>;
L_0x10f3620 .functor AND 1, L_0x10f33f0, L_0x10f3570, C4<1>, C4<1>;
L_0x10f3730 .functor NOT 1, v0x10ecd20_0, C4<0>, C4<0>, C4<0>;
L_0x10f37f0 .functor AND 1, L_0x10f3620, L_0x10f3730, C4<1>, C4<1>;
L_0x10f3900 .functor AND 1, v0x10ecaa0_0, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f39d0 .functor NOT 1, v0x10ecbe0_0, C4<0>, C4<0>, C4<0>;
L_0x10f3a40 .functor AND 1, L_0x10f3900, L_0x10f39d0, C4<1>, C4<1>;
L_0x10f3b70 .functor AND 1, L_0x10f3a40, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f3c30 .functor AND 1, v0x10ecaa0_0, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f3b00 .functor AND 1, L_0x10f3c30, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10f3d70 .functor NOT 1, v0x10ecd20_0, C4<0>, C4<0>, C4<0>;
L_0x10f3e70 .functor AND 1, L_0x10f3b00, L_0x10f3d70, C4<1>, C4<1>;
L_0x10f3f80 .functor AND 1, v0x10ecaa0_0, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f4090 .functor AND 1, L_0x10f3f80, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10f4150 .functor AND 1, L_0x10f4090, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f42c0 .functor NOT 1, v0x10ecb40_0, C4<0>, C4<0>, C4<0>;
L_0x10f4330 .functor AND 1, v0x10ecaa0_0, L_0x10f42c0, C4<1>, C4<1>;
L_0x10f44b0 .functor AND 1, L_0x10f4330, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10f4570 .functor AND 1, L_0x10f44b0, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f4700 .functor NOT 1, v0x10ecaa0_0, C4<0>, C4<0>, C4<0>;
L_0x10f4770 .functor AND 1, L_0x10f4700, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f4910 .functor AND 1, L_0x10f4770, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10f49d0 .functor AND 1, L_0x10f4910, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f4b80 .functor NOT 1, v0x10ecb40_0, C4<0>, C4<0>, C4<0>;
L_0x10f4bf0 .functor AND 1, v0x10ecaa0_0, L_0x10f4b80, C4<1>, C4<1>;
L_0x10f4de0 .functor NOT 1, v0x10ecbe0_0, C4<0>, C4<0>, C4<0>;
L_0x10f4e50 .functor AND 1, L_0x10f4bf0, L_0x10f4de0, C4<1>, C4<1>;
L_0x10f50a0 .functor AND 1, L_0x10f4e50, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f5160 .functor OR 1, L_0x10f3300, L_0x10f37f0, C4<0>, C4<0>;
L_0x10f5390 .functor OR 1, L_0x10f5160, L_0x10f3b70, C4<0>, C4<0>;
L_0x10f54a0 .functor OR 1, L_0x10f5390, L_0x10f3e70, C4<0>, C4<0>;
L_0x10f56e0 .functor OR 1, L_0x10f54a0, L_0x10f4150, C4<0>, C4<0>;
L_0x10f57f0 .functor OR 1, L_0x10f56e0, L_0x10f4570, C4<0>, C4<0>;
L_0x10f55b0 .functor OR 1, L_0x10f57f0, L_0x10f49d0, C4<0>, C4<0>;
L_0x10f5a40 .functor OR 1, L_0x10f55b0, L_0x10f50a0, C4<0>, C4<0>;
L_0x10f5cf0 .functor NOT 1, v0x10ecaa0_0, C4<0>, C4<0>, C4<0>;
L_0x10f5d60 .functor AND 1, L_0x10f5cf0, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f6190 .functor AND 1, L_0x10f5d60, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10f6460 .functor AND 1, L_0x10f6190, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f68a0 .functor AND 1, v0x10ecaa0_0, v0x10ecb40_0, C4<1>, C4<1>;
L_0x10f6b20 .functor NOT 1, v0x10ecbe0_0, C4<0>, C4<0>, C4<0>;
L_0x10f6d10 .functor AND 1, L_0x10f68a0, L_0x10f6b20, C4<1>, C4<1>;
L_0x10f6e20 .functor AND 1, L_0x10f6d10, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f7070 .functor OR 1, L_0x10f6460, L_0x10f6e20, C4<0>, C4<0>;
L_0x10f7180 .functor NOT 1, v0x10ecb40_0, C4<0>, C4<0>, C4<0>;
L_0x10f7390 .functor AND 1, v0x10ecaa0_0, L_0x10f7180, C4<1>, C4<1>;
L_0x10f7450 .functor AND 1, L_0x10f7390, v0x10ecbe0_0, C4<1>, C4<1>;
L_0x10f76c0 .functor AND 1, L_0x10f7450, v0x10ecd20_0, C4<1>, C4<1>;
L_0x10f7780 .functor OR 1, L_0x10f7070, L_0x10f76c0, C4<0>, C4<0>;
L_0x10f7a50 .functor NOT 1, L_0x10f7780, C4<0>, C4<0>, C4<0>;
v0x10ed430_0 .net *"_ivl_0", 0 0, L_0x10f2da0;  1 drivers
v0x10ed510_0 .net *"_ivl_10", 0 0, L_0x10f3570;  1 drivers
v0x10ed5f0_0 .net *"_ivl_100", 0 0, L_0x10f7390;  1 drivers
v0x10ed6e0_0 .net *"_ivl_102", 0 0, L_0x10f7450;  1 drivers
v0x10ed7c0_0 .net *"_ivl_104", 0 0, L_0x10f76c0;  1 drivers
v0x10ed8f0_0 .net *"_ivl_106", 0 0, L_0x10f7780;  1 drivers
v0x10ed9d0_0 .net *"_ivl_12", 0 0, L_0x10f3620;  1 drivers
v0x10edab0_0 .net *"_ivl_14", 0 0, L_0x10f3730;  1 drivers
v0x10edb90_0 .net *"_ivl_18", 0 0, L_0x10f3900;  1 drivers
v0x10edd00_0 .net *"_ivl_2", 0 0, L_0x10f2f40;  1 drivers
v0x10edde0_0 .net *"_ivl_20", 0 0, L_0x10f39d0;  1 drivers
v0x10edec0_0 .net *"_ivl_22", 0 0, L_0x10f3a40;  1 drivers
v0x10edfa0_0 .net *"_ivl_26", 0 0, L_0x10f3c30;  1 drivers
v0x10ee080_0 .net *"_ivl_28", 0 0, L_0x10f3b00;  1 drivers
v0x10ee160_0 .net *"_ivl_30", 0 0, L_0x10f3d70;  1 drivers
v0x10ee240_0 .net *"_ivl_34", 0 0, L_0x10f3f80;  1 drivers
v0x10ee320_0 .net *"_ivl_36", 0 0, L_0x10f4090;  1 drivers
v0x10ee510_0 .net *"_ivl_4", 0 0, L_0x10f3130;  1 drivers
v0x10ee5f0_0 .net *"_ivl_40", 0 0, L_0x10f42c0;  1 drivers
v0x10ee6d0_0 .net *"_ivl_42", 0 0, L_0x10f4330;  1 drivers
v0x10ee7b0_0 .net *"_ivl_44", 0 0, L_0x10f44b0;  1 drivers
v0x10ee890_0 .net *"_ivl_48", 0 0, L_0x10f4700;  1 drivers
v0x10ee970_0 .net *"_ivl_50", 0 0, L_0x10f4770;  1 drivers
v0x10eea50_0 .net *"_ivl_52", 0 0, L_0x10f4910;  1 drivers
v0x10eeb30_0 .net *"_ivl_56", 0 0, L_0x10f4b80;  1 drivers
v0x10eec10_0 .net *"_ivl_58", 0 0, L_0x10f4bf0;  1 drivers
v0x10eecf0_0 .net *"_ivl_60", 0 0, L_0x10f4de0;  1 drivers
v0x10eedd0_0 .net *"_ivl_62", 0 0, L_0x10f4e50;  1 drivers
v0x10eeeb0_0 .net *"_ivl_66", 0 0, L_0x10f5160;  1 drivers
v0x10eef90_0 .net *"_ivl_68", 0 0, L_0x10f5390;  1 drivers
v0x10ef070_0 .net *"_ivl_70", 0 0, L_0x10f54a0;  1 drivers
v0x10ef150_0 .net *"_ivl_72", 0 0, L_0x10f56e0;  1 drivers
v0x10ef230_0 .net *"_ivl_74", 0 0, L_0x10f57f0;  1 drivers
v0x10ef520_0 .net *"_ivl_76", 0 0, L_0x10f55b0;  1 drivers
v0x10ef600_0 .net *"_ivl_8", 0 0, L_0x10f33f0;  1 drivers
v0x10ef6e0_0 .net *"_ivl_80", 0 0, L_0x10f5cf0;  1 drivers
v0x10ef7c0_0 .net *"_ivl_82", 0 0, L_0x10f5d60;  1 drivers
v0x10ef8a0_0 .net *"_ivl_84", 0 0, L_0x10f6190;  1 drivers
v0x10ef980_0 .net *"_ivl_86", 0 0, L_0x10f6460;  1 drivers
v0x10efa60_0 .net *"_ivl_88", 0 0, L_0x10f68a0;  1 drivers
v0x10efb40_0 .net *"_ivl_90", 0 0, L_0x10f6b20;  1 drivers
v0x10efc20_0 .net *"_ivl_92", 0 0, L_0x10f6d10;  1 drivers
v0x10efd00_0 .net *"_ivl_94", 0 0, L_0x10f6e20;  1 drivers
v0x10efde0_0 .net *"_ivl_96", 0 0, L_0x10f7070;  1 drivers
v0x10efec0_0 .net *"_ivl_98", 0 0, L_0x10f7180;  1 drivers
v0x10effa0_0 .net "a", 0 0, v0x10ecaa0_0;  alias, 1 drivers
v0x10f0040_0 .net "b", 0 0, v0x10ecb40_0;  alias, 1 drivers
v0x10f0130_0 .net "c", 0 0, v0x10ecbe0_0;  alias, 1 drivers
v0x10f0220_0 .net "d", 0 0, v0x10ecd20_0;  alias, 1 drivers
v0x10f0310_0 .net "out_pos", 0 0, L_0x10f7a50;  alias, 1 drivers
v0x10f03d0_0 .net "out_sop", 0 0, L_0x10f5a40;  alias, 1 drivers
v0x10f0490_0 .net "y1", 0 0, L_0x10f3300;  1 drivers
v0x10f0550_0 .net "y2", 0 0, L_0x10f37f0;  1 drivers
v0x10f0610_0 .net "y3", 0 0, L_0x10f3b70;  1 drivers
v0x10f06d0_0 .net "y4", 0 0, L_0x10f3e70;  1 drivers
v0x10f0790_0 .net "y5", 0 0, L_0x10f4150;  1 drivers
v0x10f0850_0 .net "y6", 0 0, L_0x10f4570;  1 drivers
v0x10f0910_0 .net "y7", 0 0, L_0x10f49d0;  1 drivers
v0x10f09d0_0 .net "y8", 0 0, L_0x10f50a0;  1 drivers
S_0x10f0b50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1089320;
 .timescale -12 -12;
E_0x10859f0 .event anyedge, v0x10f1940_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10f1940_0;
    %nor/r;
    %assign/vec4 v0x10f1940_0, 0;
    %wait E_0x10859f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10ebf70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10ece10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10eceb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10ebf70;
T_4 ;
    %wait E_0x109eea0;
    %load/vec4 v0x10ecf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10ece10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10ebf70;
T_5 ;
    %wait E_0x109ed40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %wait E_0x109ed40;
    %load/vec4 v0x10ece10_0;
    %store/vec4 v0x10eceb0_0, 0, 1;
    %fork t_1, S_0x10ec2a0;
    %jmp t_0;
    .scope S_0x10ec2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10ec4e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x10ec4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x109ed40;
    %load/vec4 v0x10ec4e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10ec4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x10ec4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10ebf70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x109eea0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10ecd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10ecb40_0, 0;
    %assign/vec4 v0x10ecaa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10ece10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10eceb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1089320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f1940_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1089320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10f14e0_0;
    %inv;
    %store/vec4 v0x10f14e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1089320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10ecc80_0, v0x10f1ab0_0, v0x10f1300_0, v0x10f13a0_0, v0x10f1440_0, v0x10f1580_0, v0x10f1800_0, v0x10f1760_0, v0x10f16c0_0, v0x10f1620_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1089320;
T_9 ;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1089320;
T_10 ;
    %wait E_0x109eea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f18a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f18a0_0, 4, 32;
    %load/vec4 v0x10f19e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f18a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f18a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f18a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10f1800_0;
    %load/vec4 v0x10f1800_0;
    %load/vec4 v0x10f1760_0;
    %xor;
    %load/vec4 v0x10f1800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f18a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f18a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10f16c0_0;
    %load/vec4 v0x10f16c0_0;
    %load/vec4 v0x10f1620_0;
    %xor;
    %load/vec4 v0x10f16c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f18a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10f18a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f18a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter3/response3/top_module.sv";
