
==============================================================================
XRT Build Version: 2.16.204 (2023.2)
       Build Date: 2023-10-11 23:50:49
          Hash ID: fa4c0045003fed0acea4593788dce5ef6d0b66ee
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.2) on 2023-10-11-15:42:10
   Version:                2.16.204
   Kernels:                loopLynx_1, loopLynx_0
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          841c90d7-dc28-cb07-21eb-0b6bc2ccf23e
   UUID (IINTF):           05a5e9d4e079740e76c7499feec81db3
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50lv
   Name:                   gen3x4_xdma_2
   Version:                202010.1
   Generated Version:      Vivado 2020.1 (SW Build: 2901452)
   Created:
               Wed May 27 02:05:58 2020   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          xilinx_u50lv_gen3x4_xdma_2_202010_1
   Static UUID:            05a5e9d4-e079-740e-76c7-499feec81db3
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 399 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 240 MHz

System Clocks
------
   Name:           ulp_ucs_clk_kernel 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 250 MHz
   Achieved Freq:  240.3 MHz

   Name:           ulp_ucs_clk_kernel2 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x20000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         dc_0
   Index:        36
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        37
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: loopLynx_1

Definition
----------
   Signature: loopLynx_1 (unsigned int i_seq, void* host_addr, unsigned int load_weight_layer, void* w_addr_0, void* w_addr_1, void* w_addr_2, void* w_addr_3, void* w_addr_4, void* w_addr_5, void* w_addr_6, void* w_addr_7, stream<ap_uint<256>, 0>& stream_previous, stream<ap_uint<256>, 0>& stream_next)

Ports
-----
   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          STREAM_PREVIOUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          STREAM_NEXT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x8C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        loopLynx_1_1
   Base Address: 0x1840000

   Argument:          i_seq
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          host_addr
   Register Offset:   0x18
   Port:              M_AXI_GMEM8
   Memory:            PLRAM[1] (MEM_DRAM)

   Argument:          load_weight_layer
   Register Offset:   0x24
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          w_addr_0
   Register Offset:   0x2C
   Port:              M_AXI_GMEM0
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          w_addr_1
   Register Offset:   0x38
   Port:              M_AXI_GMEM1
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          w_addr_2
   Register Offset:   0x44
   Port:              M_AXI_GMEM2
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          w_addr_3
   Register Offset:   0x50
   Port:              M_AXI_GMEM3
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          w_addr_4
   Register Offset:   0x5C
   Port:              M_AXI_GMEM4
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          w_addr_5
   Register Offset:   0x68
   Port:              M_AXI_GMEM5
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          w_addr_6
   Register Offset:   0x74
   Port:              M_AXI_GMEM6
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          w_addr_7
   Register Offset:   0x80
   Port:              M_AXI_GMEM7
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          stream_previous
   Register Offset:   0x0
   Port:              STREAM_PREVIOUS
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          stream_next
   Register Offset:   0x0
   Port:              STREAM_NEXT
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)
Kernel: loopLynx_0

Definition
----------
   Signature: loopLynx_0 (unsigned int i_seq, void* host_addr, unsigned int load_weight_layer, void* w_addr_0, void* w_addr_1, void* w_addr_2, void* w_addr_3, void* w_addr_4, void* w_addr_5, void* w_addr_6, void* w_addr_7, stream<ap_uint<256>, 0>& stream_previous, stream<ap_uint<256>, 0>& stream_next)

Ports
-----
   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          STREAM_PREVIOUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          STREAM_NEXT
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x8C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        loopLynx_0_1
   Base Address: 0x1400000

   Argument:          i_seq
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          host_addr
   Register Offset:   0x18
   Port:              M_AXI_GMEM8
   Memory:            PLRAM[0] (MEM_DRAM)

   Argument:          load_weight_layer
   Register Offset:   0x24
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          w_addr_0
   Register Offset:   0x2C
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          w_addr_1
   Register Offset:   0x38
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          w_addr_2
   Register Offset:   0x44
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          w_addr_3
   Register Offset:   0x50
   Port:              M_AXI_GMEM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          w_addr_4
   Register Offset:   0x5C
   Port:              M_AXI_GMEM4
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          w_addr_5
   Register Offset:   0x68
   Port:              M_AXI_GMEM5
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          w_addr_6
   Register Offset:   0x74
   Port:              M_AXI_GMEM6
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          w_addr_7
   Register Offset:   0x80
   Port:              M_AXI_GMEM7
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          stream_previous
   Register Offset:   0x0
   Port:              STREAM_PREVIOUS
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          stream_next
   Register Offset:   0x0
   Port:              STREAM_NEXT
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.2 - 2023-10-11-15:42:10 (SW BUILD: 4026344)
   Command Line:  v++ --config ./connectivity.cfg --connectivity.slr loopLynx_0_1:SLR0 --connectivity.slr loopLynx_1_1:SLR1 --connectivity.sp loopLynx_0_1.host_addr:PLRAM[0] --connectivity.sp loopLynx_0_1.w_addr_0:HBM[0] --connectivity.sp loopLynx_0_1.w_addr_1:HBM[1] --connectivity.sp loopLynx_0_1.w_addr_2:HBM[2] --connectivity.sp loopLynx_0_1.w_addr_3:HBM[3] --connectivity.sp loopLynx_0_1.w_addr_4:HBM[4] --connectivity.sp loopLynx_0_1.w_addr_5:HBM[5] --connectivity.sp loopLynx_0_1.w_addr_6:HBM[6] --connectivity.sp loopLynx_0_1.w_addr_7:HBM[7] --connectivity.sp loopLynx_1_1.host_addr:PLRAM[1] --connectivity.sp loopLynx_1_1.w_addr_0:HBM[16] --connectivity.sp loopLynx_1_1.w_addr_1:HBM[17] --connectivity.sp loopLynx_1_1.w_addr_2:HBM[18] --connectivity.sp loopLynx_1_1.w_addr_3:HBM[19] --connectivity.sp loopLynx_1_1.w_addr_4:HBM[20] --connectivity.sp loopLynx_1_1.w_addr_5:HBM[21] --connectivity.sp loopLynx_1_1.w_addr_6:HBM[22] --connectivity.sp loopLynx_1_1.w_addr_7:HBM[23] --connectivity.stream_connect loopLynx_0_1.stream_next:loopLynx_1_1.stream_previous:64 --connectivity.stream_connect loopLynx_1_1.stream_next:loopLynx_0_1.stream_previous:64 --input_files _x.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1/loopLynx_0.xo --input_files _x.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1/loopLynx_1.xo --kernel_frequency 250 --link --optimize 3 --output ./build_dir.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1/loopLynx.link.xclbin --platform xilinx_u50lv_gen3x4_xdma_2_202010_1 --profile.exec loopLynx_0:loopLynx_0_1:all --profile.exec loopLynx_1:loopLynx_1_1:all --report_level 0 --save-temps --target hw --temp_dir ./_x.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1 
   Options:       --config ./connectivity.cfg
                  --connectivity.slr loopLynx_0_1:SLR0
                  --connectivity.slr loopLynx_1_1:SLR1
                  --connectivity.sp loopLynx_0_1.host_addr:PLRAM[0]
                  --connectivity.sp loopLynx_0_1.w_addr_0:HBM[0]
                  --connectivity.sp loopLynx_0_1.w_addr_1:HBM[1]
                  --connectivity.sp loopLynx_0_1.w_addr_2:HBM[2]
                  --connectivity.sp loopLynx_0_1.w_addr_3:HBM[3]
                  --connectivity.sp loopLynx_0_1.w_addr_4:HBM[4]
                  --connectivity.sp loopLynx_0_1.w_addr_5:HBM[5]
                  --connectivity.sp loopLynx_0_1.w_addr_6:HBM[6]
                  --connectivity.sp loopLynx_0_1.w_addr_7:HBM[7]
                  --connectivity.sp loopLynx_1_1.host_addr:PLRAM[1]
                  --connectivity.sp loopLynx_1_1.w_addr_0:HBM[16]
                  --connectivity.sp loopLynx_1_1.w_addr_1:HBM[17]
                  --connectivity.sp loopLynx_1_1.w_addr_2:HBM[18]
                  --connectivity.sp loopLynx_1_1.w_addr_3:HBM[19]
                  --connectivity.sp loopLynx_1_1.w_addr_4:HBM[20]
                  --connectivity.sp loopLynx_1_1.w_addr_5:HBM[21]
                  --connectivity.sp loopLynx_1_1.w_addr_6:HBM[22]
                  --connectivity.sp loopLynx_1_1.w_addr_7:HBM[23]
                  --connectivity.stream_connect loopLynx_0_1.stream_next:loopLynx_1_1.stream_previous:64
                  --connectivity.stream_connect loopLynx_1_1.stream_next:loopLynx_0_1.stream_previous:64
                  --input_files _x.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1/loopLynx_0.xo
                  --input_files _x.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1/loopLynx_1.xo
                  --kernel_frequency 250
                  --link
                  --optimize 3
                  --output ./build_dir.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1/loopLynx.link.xclbin
                  --platform xilinx_u50lv_gen3x4_xdma_2_202010_1
                  --profile.exec loopLynx_0:loopLynx_0_1:all
                  --profile.exec loopLynx_1:loopLynx_1_1:all
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./_x.hw.xilinx_u50lv_gen3x4_xdma_2_202010_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
