#ifndef __BSP_JH7110_PLATFORM_H_
#define __BSP_JH7110_PLATFORM_H_

#define JH7110_PLL_OSC_RATE             24000000UL

#define STG_CRG_BASE		0x10230000

#define JH7110_STGCLK_PCIE0_AXI_MST0            0x20
#define JH7110_STGCLK_PCIE0_APB                 0x24
#define JH7110_STGCLK_PCIE0_TL                  0x28
#define JH7110_STGCLK_PCIE1_AXI_MST0            0x2c
#define JH7110_STGCLK_PCIE1_APB                 0x30
#define JH7110_STGCLK_PCIE1_TL                  0x34
#define STG_PCIE_RESET_OFFSET   0x74

#define STG_SYSCON_BASE		0x10240000
#define STG_SYSCON_K_RP_NEP_SHIFT		0x8
#define STG_SYSCON_K_RP_NEP_MASK		0x100
#define STG_SYSCON_AXI4_SLVL_ARFUNC_MASK	0x7FFF00
#define STG_SYSCON_AXI4_SLVL_ARFUNC_SHIFT	0x8
#define STG_SYSCON_AXI4_SLVL_AWFUNC_MASK	0x7FFF
#define STG_SYSCON_AXI4_SLVL_AWFUNC_SHIFT	0x0
#define STG_SYSCON_CLKREQ_SHIFT			0x16
#define STG_SYSCON_CLKREQ_MASK			0x400000
#define STG_SYSCON_CKREF_SRC_SHIFT		0x12
#define STG_SYSCON_CKREF_SRC_MASK		0xC0000
#define PLDA_PHY_FUNC_SHIFT			9

#define SYS_CRG_BASE		0x13020000
#define PERI_ROOT		0x10
#define BUS_ROOT		0x14
#define AXI_CFG			0x1c
#define STG_AXI_AHB		0x20
#define NOC_BUS_STG_AXI		0x180
#define GMAC1_CLK_AHB 		0x184
#define GMAC1_CLK_AXI 		0x188
#define GMAC_CLK_SRC 		0x18c
#define GMAC1_CLK_GTXCLK	0x190
#define GMAC1_CLK_RMII_RTX	0x194
#define GMAC1_CLK_PTP		0x198
#define	GMAC1_CLK_RX		0x19c
#define GMAC1_CLK_RX_INV	0x1a0
#define GMAC1_CLK_TX		0x1a4
#define GMAC1_CLK_TX_INV	0x1a8
#define GMAC1_CLK_GTXC		0x1ac
#define GMAC0_CLK_GTX		0x1b0
#define GMAC0_CLK_PTP		0x1b4
#define GMAC_CLK_PHY		0x1b8
#define GMAC0_CLK_GTXC		0x1bc
#define CAN0_CTRL_CLK_APB	0x1cc
#define CAN0_CTRL_CLK_TIMER	0x1d0
#define CAN0_CTRL_CLK_CORE	0x1d4
#define CAN1_CTRL_CLK_APB	0x1d8
#define CAN1_CTRL_CLK_TIMER	0x1dc
#define CAN1_CTRL_CLK_CORE	0x1e0
#define CLK_UART0_APB_OFFSET	0x244
#define CLK_UART0_CORE_OFFSET	0x248
#define CLK_UART1_APB_OFFSET	0x24c
#define CLK_UART1_CORE_OFFSET	0x250
#define CLK_UART2_APB_OFFSET	0x254
#define CLK_UART2_CORE_OFFSET	0x258
#define CLK_UART3_APB_OFFSET	0x25c
#define CLK_UART3_CORE_OFFSET	0x260
#define CLK_UART4_APB_OFFSET	0x264
#define CLK_UART4_CORE_OFFSET	0x268
#define CLK_UART5_APB_OFFSET	0x26c
#define CLK_UART5_CORE_OFFSET	0x270
#define SYS_CRG_RESET0		0x2f8
#define SYS_CRG_RESET1		0x2fc
#define SYS_CRG_RESET2		0x300
#define GMAC_CLK_AXI_RST	BIT(2)
#define GMAC_CLK_AHB_RST	BIT(3)
#define SYS_CRG_RESET3		0x304

#define SYS_SYSCON_BASE		0x13030000

#define CAN0_FD_OFFSET			0x10
#define JH7110_PLL0_PD_OFFSET           0x18
#define JH7110_PLL0_DACPD_SHIFT         24
#define JH7110_PLL0_DACPD_MASK          BIT(24)
#define JH7110_PLL0_DSMPD_SHIFT         25
#define JH7110_PLL0_DSMPD_MASK          BIT(25)
#define JH7110_PLL0_FBDIV_OFFSET        0x1c
#define JH7110_PLL0_FBDIV_SHIFT         0
#define JH7110_PLL0_FBDIV_MASK          GENMASK(11, 0)
#define JH7110_PLL0_FRAC_OFFSET         0x20
#define JH7110_PLL0_PREDIV_OFFSET       0x24

#define JH7110_PLL1_PD_OFFSET           0x24
#define JH7110_PLL1_DACPD_SHIFT         15
#define JH7110_PLL1_DACPD_MASK          BIT(15)
#define JH7110_PLL1_DSMPD_SHIFT         16
#define JH7110_PLL1_DSMPD_MASK          BIT(16)
#define JH7110_PLL1_FBDIV_OFFSET        0x24
#define JH7110_PLL1_FBDIV_SHIFT         17
#define JH7110_PLL1_FBDIV_MASK          GENMASK(28, 17)
#define JH7110_PLL1_FRAC_OFFSET         0x28
#define JH7110_PLL1_PREDIV_OFFSET       0x2c

#define JH7110_PLL2_PD_OFFSET           0x2c
#define JH7110_PLL2_DACPD_SHIFT         15
#define JH7110_PLL2_DACPD_MASK          BIT(15)
#define JH7110_PLL2_DSMPD_SHIFT         16
#define JH7110_PLL2_DSMPD_MASK          BIT(16)
#define JH7110_PLL2_FBDIV_OFFSET        0x2c
#define JH7110_PLL2_FBDIV_SHIFT         17
#define JH7110_PLL2_FBDIV_MASK          GENMASK(28, 17)
#define JH7110_PLL2_FRAC_OFFSET         0x30
#define JH7110_PLL2_PREDIV_OFFSET       0x34

#define CAN1_FD_OFFSET			0x88

#define JH7110_PLL_FRAC_SHIFT           0
#define JH7110_PLL_FRAC_MASK            GENMASK(23, 0)
#define JH7110_PLL_POSTDIV1_SHIFT       28
#define JH7110_PLL_POSTDIV1_MASK        GENMASK(29, 28)
#define JH7110_PLL_PREDIV_SHIFT         0
#define JH7110_PLL_PREDIV_MASK          GENMASK(5, 0)

#define SYS_IOMUX_BASE		0x13040000
#define OUTEN_BASE		0x0
#define OUTPUT_BASE		0x40
#define INPUT_BASE		0x80
#define JH7110_SYS_GPIOEN		0x0dc
#define JH7110_SYS_GPIOIS0		0x0e0
#define JH7110_SYS_GPIOIS1		0x0e4
#define JH7110_SYS_GPIOIC0		0x0e8
#define JH7110_SYS_GPIOIC1		0x0ec
#define JH7110_SYS_GPIOIBE0		0x0f0
#define JH7110_SYS_GPIOIBE1		0x0f4
#define JH7110_SYS_GPIOIEV0		0x0f8
#define JH7110_SYS_GPIOIEV1		0x0fc
#define JH7110_SYS_GPIOIE0		0x100
#define JH7110_SYS_GPIOIE1		0x104
#define JH7110_SYS_GPIORIS0		0x108
#define JH7110_SYS_GPIORIS1		0x10c
#define JH7110_SYS_GPIOMIS0		0x110
#define JH7110_SYS_GPIOMIS1		0x114
#define JH7110_SYS_GPIOIN 	0x118

#define AON_CRG_BASE 0x17000000
#define GMAC0_CLK_AHB		0x8
#define GMAC0_CLK_AXI 		0xc
#define GMAC0_CLK_RMII_RTX	0x10
#define GMAC0_CLK_TX		0x14
#define GMAC0_CLK_TX_INV	0x18
#define	GMAC0_CLK_RX		0x18
#define GMAC0_CLK_RX_INV	0x1c

#define LINK_WAIT_MAX_RETRIES	10
#define LINK_WAIT_USLEEP_MIN	90000
#define LINK_WAIT_USLEEP_MAX	100000

#endif
