
tdse-tpf_2-01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e48  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000360  08003f54  08003f54  00004f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042b4  080042b4  000060c0  2**0
                  CONTENTS
  4 .ARM          00000008  080042b4  080042b4  000052b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042bc  080042bc  000060c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042bc  080042bc  000052bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080042c0  080042c0  000052c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  080042c4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  200000c0  08004384  000060c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08004384  000063d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000060c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000086fc  00000000  00000000  000060e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f91  00000000  00000000  0000e7e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  00010778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000597  00000000  00000000  00010ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018725  00000000  00000000  0001148f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd0b  00000000  00000000  00029bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083d7a  00000000  00000000  000358bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b9639  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002804  00000000  00000000  000b967c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000bbe80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c0 	.word	0x200000c0
 8000128:	00000000 	.word	0x00000000
 800012c:	08003f3c 	.word	0x08003f3c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000c4 	.word	0x200000c4
 8000148:	08003f3c 	.word	0x08003f3c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000160:	f002 fd36 	bl	8002bd0 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f000 fa7a 	bl	800065c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f809 	bl	800017e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f872 	bl	8000254 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000170:	f000 f846 	bl	8000200 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	/* Application Init */
	app_init();
 8000174:	f001 fad0 	bl	8001718 <app_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /* Application Update */
	  app_update();
 8000178:	f001 fb94 	bl	80018a4 <app_update>
 800017c:	e7fc      	b.n	8000178 <main+0x1c>

0800017e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800017e:	b580      	push	{r7, lr}
 8000180:	b090      	sub	sp, #64	@ 0x40
 8000182:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000184:	f107 0318 	add.w	r3, r7, #24
 8000188:	2228      	movs	r2, #40	@ 0x28
 800018a:	2100      	movs	r1, #0
 800018c:	4618      	mov	r0, r3
 800018e:	f002 ffa4 	bl	80030da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000192:	1d3b      	adds	r3, r7, #4
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
 8000198:	605a      	str	r2, [r3, #4]
 800019a:	609a      	str	r2, [r3, #8]
 800019c:	60da      	str	r2, [r3, #12]
 800019e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001a0:	2302      	movs	r3, #2
 80001a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a4:	2301      	movs	r3, #1
 80001a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001a8:	2310      	movs	r3, #16
 80001aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ac:	2302      	movs	r3, #2
 80001ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001b0:	2300      	movs	r3, #0
 80001b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001b4:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80001b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ba:	f107 0318 	add.w	r3, r7, #24
 80001be:	4618      	mov	r0, r3
 80001c0:	f000 fdbc 	bl	8000d3c <HAL_RCC_OscConfig>
 80001c4:	4603      	mov	r3, r0
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d001      	beq.n	80001ce <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001ca:	f000 f939 	bl	8000440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ce:	230f      	movs	r3, #15
 80001d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d2:	2302      	movs	r3, #2
 80001d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d6:	2300      	movs	r3, #0
 80001d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80001de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e0:	2300      	movs	r3, #0
 80001e2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001e4:	1d3b      	adds	r3, r7, #4
 80001e6:	2102      	movs	r1, #2
 80001e8:	4618      	mov	r0, r3
 80001ea:	f001 f829 	bl	8001240 <HAL_RCC_ClockConfig>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d001      	beq.n	80001f8 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80001f4:	f000 f924 	bl	8000440 <Error_Handler>
  }
}
 80001f8:	bf00      	nop
 80001fa:	3740      	adds	r7, #64	@ 0x40
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}

08000200 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000204:	4b11      	ldr	r3, [pc, #68]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000206:	4a12      	ldr	r2, [pc, #72]	@ (8000250 <MX_USART2_UART_Init+0x50>)
 8000208:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800020a:	4b10      	ldr	r3, [pc, #64]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800020c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000210:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000212:	4b0e      	ldr	r3, [pc, #56]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000214:	2200      	movs	r2, #0
 8000216:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000218:	4b0c      	ldr	r3, [pc, #48]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800021a:	2200      	movs	r2, #0
 800021c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800021e:	4b0b      	ldr	r3, [pc, #44]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000220:	2200      	movs	r2, #0
 8000222:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000224:	4b09      	ldr	r3, [pc, #36]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000226:	220c      	movs	r2, #12
 8000228:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800022a:	4b08      	ldr	r3, [pc, #32]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800022c:	2200      	movs	r2, #0
 800022e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000230:	4b06      	ldr	r3, [pc, #24]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000232:	2200      	movs	r2, #0
 8000234:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000236:	4805      	ldr	r0, [pc, #20]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000238:	f001 f990 	bl	800155c <HAL_UART_Init>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000242:	f000 f8fd 	bl	8000440 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000246:	bf00      	nop
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	200000dc 	.word	0x200000dc
 8000250:	40004400 	.word	0x40004400

08000254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b08a      	sub	sp, #40	@ 0x28
 8000258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800025a:	f107 0314 	add.w	r3, r7, #20
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
 8000262:	605a      	str	r2, [r3, #4]
 8000264:	609a      	str	r2, [r3, #8]
 8000266:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000268:	4b6f      	ldr	r3, [pc, #444]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	4a6e      	ldr	r2, [pc, #440]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 800026e:	f043 0310 	orr.w	r3, r3, #16
 8000272:	6193      	str	r3, [r2, #24]
 8000274:	4b6c      	ldr	r3, [pc, #432]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	f003 0310 	and.w	r3, r3, #16
 800027c:	613b      	str	r3, [r7, #16]
 800027e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000280:	4b69      	ldr	r3, [pc, #420]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	4a68      	ldr	r2, [pc, #416]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 8000286:	f043 0320 	orr.w	r3, r3, #32
 800028a:	6193      	str	r3, [r2, #24]
 800028c:	4b66      	ldr	r3, [pc, #408]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	f003 0320 	and.w	r3, r3, #32
 8000294:	60fb      	str	r3, [r7, #12]
 8000296:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000298:	4b63      	ldr	r3, [pc, #396]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	4a62      	ldr	r2, [pc, #392]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 800029e:	f043 0304 	orr.w	r3, r3, #4
 80002a2:	6193      	str	r3, [r2, #24]
 80002a4:	4b60      	ldr	r3, [pc, #384]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	f003 0304 	and.w	r3, r3, #4
 80002ac:	60bb      	str	r3, [r7, #8]
 80002ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b0:	4b5d      	ldr	r3, [pc, #372]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 80002b2:	699b      	ldr	r3, [r3, #24]
 80002b4:	4a5c      	ldr	r2, [pc, #368]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 80002b6:	f043 0308 	orr.w	r3, r3, #8
 80002ba:	6193      	str	r3, [r2, #24]
 80002bc:	4b5a      	ldr	r3, [pc, #360]	@ (8000428 <MX_GPIO_Init+0x1d4>)
 80002be:	699b      	ldr	r3, [r3, #24]
 80002c0:	f003 0308 	and.w	r3, r3, #8
 80002c4:	607b      	str	r3, [r7, #4]
 80002c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D13_Pin|D12_Pin|D11_Pin, GPIO_PIN_SET);
 80002c8:	2201      	movs	r2, #1
 80002ca:	21e0      	movs	r1, #224	@ 0xe0
 80002cc:	4857      	ldr	r0, [pc, #348]	@ (800042c <MX_GPIO_Init+0x1d8>)
 80002ce:	f000 fcfa 	bl	8000cc6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 80002d2:	2200      	movs	r2, #0
 80002d4:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 80002d8:	4855      	ldr	r0, [pc, #340]	@ (8000430 <MX_GPIO_Init+0x1dc>)
 80002da:	f000 fcf4 	bl	8000cc6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, GPIO_PIN_RESET);
 80002de:	2200      	movs	r2, #0
 80002e0:	2180      	movs	r1, #128	@ 0x80
 80002e2:	4854      	ldr	r0, [pc, #336]	@ (8000434 <MX_GPIO_Init+0x1e0>)
 80002e4:	f000 fcef 	bl	8000cc6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D8_Pin, GPIO_PIN_RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80002ee:	484f      	ldr	r0, [pc, #316]	@ (800042c <MX_GPIO_Init+0x1d8>)
 80002f0:	f000 fce9 	bl	8000cc6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D10_GPIO_Port, D10_Pin, GPIO_PIN_SET);
 80002f4:	2201      	movs	r2, #1
 80002f6:	2140      	movs	r1, #64	@ 0x40
 80002f8:	484d      	ldr	r0, [pc, #308]	@ (8000430 <MX_GPIO_Init+0x1dc>)
 80002fa:	f000 fce4 	bl	8000cc6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000304:	4b4c      	ldr	r3, [pc, #304]	@ (8000438 <MX_GPIO_Init+0x1e4>)
 8000306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000308:	2300      	movs	r3, #0
 800030a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800030c:	f107 0314 	add.w	r3, r7, #20
 8000310:	4619      	mov	r1, r3
 8000312:	4848      	ldr	r0, [pc, #288]	@ (8000434 <MX_GPIO_Init+0x1e0>)
 8000314:	f000 fb3c 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A4_Pin D2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A4_Pin|D2_Pin;
 8000318:	f240 4313 	movw	r3, #1043	@ 0x413
 800031c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800031e:	2300      	movs	r3, #0
 8000320:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000322:	2301      	movs	r3, #1
 8000324:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000326:	f107 0314 	add.w	r3, r7, #20
 800032a:	4619      	mov	r1, r3
 800032c:	483f      	ldr	r0, [pc, #252]	@ (800042c <MX_GPIO_Init+0x1d8>)
 800032e:	f000 fb2f 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D12_Pin D11_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D12_Pin|D11_Pin;
 8000332:	23e0      	movs	r3, #224	@ 0xe0
 8000334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000336:	2301      	movs	r3, #1
 8000338:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033a:	2300      	movs	r3, #0
 800033c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033e:	2302      	movs	r3, #2
 8000340:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000342:	f107 0314 	add.w	r3, r7, #20
 8000346:	4619      	mov	r1, r3
 8000348:	4838      	ldr	r0, [pc, #224]	@ (800042c <MX_GPIO_Init+0x1d8>)
 800034a:	f000 fb21 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 800034e:	2301      	movs	r3, #1
 8000350:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000352:	2300      	movs	r3, #0
 8000354:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000356:	2301      	movs	r3, #1
 8000358:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 800035a:	f107 0314 	add.w	r3, r7, #20
 800035e:	4619      	mov	r1, r3
 8000360:	4833      	ldr	r0, [pc, #204]	@ (8000430 <MX_GPIO_Init+0x1dc>)
 8000362:	f000 fb15 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D5_Pin|D4_Pin;
 8000366:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 800036a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800036c:	2301      	movs	r3, #1
 800036e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000370:	2301      	movs	r3, #1
 8000372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000374:	2302      	movs	r3, #2
 8000376:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000378:	f107 0314 	add.w	r3, r7, #20
 800037c:	4619      	mov	r1, r3
 800037e:	482c      	ldr	r0, [pc, #176]	@ (8000430 <MX_GPIO_Init+0x1dc>)
 8000380:	f000 fb06 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pin : D9_Pin */
  GPIO_InitStruct.Pin = D9_Pin;
 8000384:	2380      	movs	r3, #128	@ 0x80
 8000386:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000388:	2301      	movs	r3, #1
 800038a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800038c:	2301      	movs	r3, #1
 800038e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000390:	2302      	movs	r3, #2
 8000392:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D9_GPIO_Port, &GPIO_InitStruct);
 8000394:	f107 0314 	add.w	r3, r7, #20
 8000398:	4619      	mov	r1, r3
 800039a:	4826      	ldr	r0, [pc, #152]	@ (8000434 <MX_GPIO_Init+0x1e0>)
 800039c:	f000 faf8 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D8_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D8_Pin;
 80003a0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80003a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a6:	2301      	movs	r3, #1
 80003a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003aa:	2301      	movs	r3, #1
 80003ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ae:	2302      	movs	r3, #2
 80003b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b2:	f107 0314 	add.w	r3, r7, #20
 80003b6:	4619      	mov	r1, r3
 80003b8:	481c      	ldr	r0, [pc, #112]	@ (800042c <MX_GPIO_Init+0x1d8>)
 80003ba:	f000 fae9 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pin : D10_Pin */
  GPIO_InitStruct.Pin = D10_Pin;
 80003be:	2340      	movs	r3, #64	@ 0x40
 80003c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c2:	2301      	movs	r3, #1
 80003c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003c6:	2300      	movs	r3, #0
 80003c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ca:	2302      	movs	r3, #2
 80003cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D10_GPIO_Port, &GPIO_InitStruct);
 80003ce:	f107 0314 	add.w	r3, r7, #20
 80003d2:	4619      	mov	r1, r3
 80003d4:	4816      	ldr	r0, [pc, #88]	@ (8000430 <MX_GPIO_Init+0x1dc>)
 80003d6:	f000 fadb 	bl	8000990 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80003da:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80003de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80003e0:	2312      	movs	r3, #18
 80003e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003e4:	2303      	movs	r3, #3
 80003e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003e8:	f107 0314 	add.w	r3, r7, #20
 80003ec:	4619      	mov	r1, r3
 80003ee:	4810      	ldr	r0, [pc, #64]	@ (8000430 <MX_GPIO_Init+0x1dc>)
 80003f0:	f000 face 	bl	8000990 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_I2C1_ENABLE();
 80003f4:	4b11      	ldr	r3, [pc, #68]	@ (800043c <MX_GPIO_Init+0x1e8>)
 80003f6:	685b      	ldr	r3, [r3, #4]
 80003f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80003fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003fc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000400:	627b      	str	r3, [r7, #36]	@ 0x24
 8000402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000404:	f043 0302 	orr.w	r3, r3, #2
 8000408:	627b      	str	r3, [r7, #36]	@ 0x24
 800040a:	4a0c      	ldr	r2, [pc, #48]	@ (800043c <MX_GPIO_Init+0x1e8>)
 800040c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800040e:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000410:	2200      	movs	r2, #0
 8000412:	2100      	movs	r1, #0
 8000414:	2028      	movs	r0, #40	@ 0x28
 8000416:	f000 fa7e 	bl	8000916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800041a:	2028      	movs	r0, #40	@ 0x28
 800041c:	f000 fa97 	bl	800094e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000420:	bf00      	nop
 8000422:	3728      	adds	r7, #40	@ 0x28
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40021000 	.word	0x40021000
 800042c:	40010800 	.word	0x40010800
 8000430:	40010c00 	.word	0x40010c00
 8000434:	40011000 	.word	0x40011000
 8000438:	10110000 	.word	0x10110000
 800043c:	40010000 	.word	0x40010000

08000440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000444:	b672      	cpsid	i
}
 8000446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000448:	bf00      	nop
 800044a:	e7fd      	b.n	8000448 <Error_Handler+0x8>

0800044c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800044c:	b480      	push	{r7}
 800044e:	b085      	sub	sp, #20
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000452:	4b15      	ldr	r3, [pc, #84]	@ (80004a8 <HAL_MspInit+0x5c>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	4a14      	ldr	r2, [pc, #80]	@ (80004a8 <HAL_MspInit+0x5c>)
 8000458:	f043 0301 	orr.w	r3, r3, #1
 800045c:	6193      	str	r3, [r2, #24]
 800045e:	4b12      	ldr	r3, [pc, #72]	@ (80004a8 <HAL_MspInit+0x5c>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	f003 0301 	and.w	r3, r3, #1
 8000466:	60bb      	str	r3, [r7, #8]
 8000468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800046a:	4b0f      	ldr	r3, [pc, #60]	@ (80004a8 <HAL_MspInit+0x5c>)
 800046c:	69db      	ldr	r3, [r3, #28]
 800046e:	4a0e      	ldr	r2, [pc, #56]	@ (80004a8 <HAL_MspInit+0x5c>)
 8000470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000474:	61d3      	str	r3, [r2, #28]
 8000476:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <HAL_MspInit+0x5c>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000482:	4b0a      	ldr	r3, [pc, #40]	@ (80004ac <HAL_MspInit+0x60>)
 8000484:	685b      	ldr	r3, [r3, #4]
 8000486:	60fb      	str	r3, [r7, #12]
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	4a04      	ldr	r2, [pc, #16]	@ (80004ac <HAL_MspInit+0x60>)
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800049e:	bf00      	nop
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr
 80004a8:	40021000 	.word	0x40021000
 80004ac:	40010000 	.word	0x40010000

080004b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b088      	sub	sp, #32
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b8:	f107 0310 	add.w	r3, r7, #16
 80004bc:	2200      	movs	r2, #0
 80004be:	601a      	str	r2, [r3, #0]
 80004c0:	605a      	str	r2, [r3, #4]
 80004c2:	609a      	str	r2, [r3, #8]
 80004c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	4a15      	ldr	r2, [pc, #84]	@ (8000520 <HAL_UART_MspInit+0x70>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d123      	bne.n	8000518 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004d0:	4b14      	ldr	r3, [pc, #80]	@ (8000524 <HAL_UART_MspInit+0x74>)
 80004d2:	69db      	ldr	r3, [r3, #28]
 80004d4:	4a13      	ldr	r2, [pc, #76]	@ (8000524 <HAL_UART_MspInit+0x74>)
 80004d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004da:	61d3      	str	r3, [r2, #28]
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <HAL_UART_MspInit+0x74>)
 80004de:	69db      	ldr	r3, [r3, #28]
 80004e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004e4:	60fb      	str	r3, [r7, #12]
 80004e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000524 <HAL_UART_MspInit+0x74>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000524 <HAL_UART_MspInit+0x74>)
 80004ee:	f043 0304 	orr.w	r3, r3, #4
 80004f2:	6193      	str	r3, [r2, #24]
 80004f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000524 <HAL_UART_MspInit+0x74>)
 80004f6:	699b      	ldr	r3, [r3, #24]
 80004f8:	f003 0304 	and.w	r3, r3, #4
 80004fc:	60bb      	str	r3, [r7, #8]
 80004fe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000500:	230c      	movs	r3, #12
 8000502:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000504:	2302      	movs	r3, #2
 8000506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000508:	2302      	movs	r3, #2
 800050a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800050c:	f107 0310 	add.w	r3, r7, #16
 8000510:	4619      	mov	r1, r3
 8000512:	4805      	ldr	r0, [pc, #20]	@ (8000528 <HAL_UART_MspInit+0x78>)
 8000514:	f000 fa3c 	bl	8000990 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000518:	bf00      	nop
 800051a:	3720      	adds	r7, #32
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40004400 	.word	0x40004400
 8000524:	40021000 	.word	0x40021000
 8000528:	40010800 	.word	0x40010800

0800052c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <NMI_Handler+0x4>

08000534 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000538:	bf00      	nop
 800053a:	e7fd      	b.n	8000538 <HardFault_Handler+0x4>

0800053c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000540:	bf00      	nop
 8000542:	e7fd      	b.n	8000540 <MemManage_Handler+0x4>

08000544 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <BusFault_Handler+0x4>

0800054c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000550:	bf00      	nop
 8000552:	e7fd      	b.n	8000550 <UsageFault_Handler+0x4>

08000554 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000558:	bf00      	nop
 800055a:	46bd      	mov	sp, r7
 800055c:	bc80      	pop	{r7}
 800055e:	4770      	bx	lr

08000560 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr

0800056c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000570:	bf00      	nop
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr

08000578 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800057c:	f000 f8b4 	bl	80006e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  	HAL_SYSTICK_IRQHandler();
 8000580:	f000 f9ff 	bl	8000982 <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}

08000588 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800058c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000590:	f000 fbb2 	bl	8000cf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}

08000598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b086      	sub	sp, #24
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005a0:	4a14      	ldr	r2, [pc, #80]	@ (80005f4 <_sbrk+0x5c>)
 80005a2:	4b15      	ldr	r3, [pc, #84]	@ (80005f8 <_sbrk+0x60>)
 80005a4:	1ad3      	subs	r3, r2, r3
 80005a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005ac:	4b13      	ldr	r3, [pc, #76]	@ (80005fc <_sbrk+0x64>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d102      	bne.n	80005ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005b4:	4b11      	ldr	r3, [pc, #68]	@ (80005fc <_sbrk+0x64>)
 80005b6:	4a12      	ldr	r2, [pc, #72]	@ (8000600 <_sbrk+0x68>)
 80005b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005ba:	4b10      	ldr	r3, [pc, #64]	@ (80005fc <_sbrk+0x64>)
 80005bc:	681a      	ldr	r2, [r3, #0]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4413      	add	r3, r2
 80005c2:	693a      	ldr	r2, [r7, #16]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d207      	bcs.n	80005d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005c8:	f002 fdd6 	bl	8003178 <__errno>
 80005cc:	4603      	mov	r3, r0
 80005ce:	220c      	movs	r2, #12
 80005d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005d2:	f04f 33ff 	mov.w	r3, #4294967295
 80005d6:	e009      	b.n	80005ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005d8:	4b08      	ldr	r3, [pc, #32]	@ (80005fc <_sbrk+0x64>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005de:	4b07      	ldr	r3, [pc, #28]	@ (80005fc <_sbrk+0x64>)
 80005e0:	681a      	ldr	r2, [r3, #0]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4413      	add	r3, r2
 80005e6:	4a05      	ldr	r2, [pc, #20]	@ (80005fc <_sbrk+0x64>)
 80005e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005ea:	68fb      	ldr	r3, [r7, #12]
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20005000 	.word	0x20005000
 80005f8:	00000400 	.word	0x00000400
 80005fc:	20000124 	.word	0x20000124
 8000600:	200003d8 	.word	0x200003d8

08000604 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000608:	bf00      	nop
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr

08000610 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000610:	f7ff fff8 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000614:	480b      	ldr	r0, [pc, #44]	@ (8000644 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000616:	490c      	ldr	r1, [pc, #48]	@ (8000648 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000618:	4a0c      	ldr	r2, [pc, #48]	@ (800064c <LoopFillZerobss+0x16>)
  movs r3, #0
 800061a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800061c:	e002      	b.n	8000624 <LoopCopyDataInit>

0800061e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800061e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000622:	3304      	adds	r3, #4

08000624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000628:	d3f9      	bcc.n	800061e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800062a:	4a09      	ldr	r2, [pc, #36]	@ (8000650 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800062c:	4c09      	ldr	r4, [pc, #36]	@ (8000654 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000630:	e001      	b.n	8000636 <LoopFillZerobss>

08000632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000634:	3204      	adds	r2, #4

08000636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000638:	d3fb      	bcc.n	8000632 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800063a:	f002 fda3 	bl	8003184 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800063e:	f7ff fd8d 	bl	800015c <main>
  bx lr
 8000642:	4770      	bx	lr
  ldr r0, =_sdata
 8000644:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000648:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 800064c:	080042c4 	.word	0x080042c4
  ldr r2, =_sbss
 8000650:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8000654:	200003d4 	.word	0x200003d4

08000658 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000658:	e7fe      	b.n	8000658 <ADC1_2_IRQHandler>
	...

0800065c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000660:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <HAL_Init+0x28>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a07      	ldr	r2, [pc, #28]	@ (8000684 <HAL_Init+0x28>)
 8000666:	f043 0310 	orr.w	r3, r3, #16
 800066a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800066c:	2003      	movs	r0, #3
 800066e:	f000 f947 	bl	8000900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000672:	2000      	movs	r0, #0
 8000674:	f000 f808 	bl	8000688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000678:	f7ff fee8 	bl	800044c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40022000 	.word	0x40022000

08000688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000690:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <HAL_InitTick+0x54>)
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	4b12      	ldr	r3, [pc, #72]	@ (80006e0 <HAL_InitTick+0x58>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	4619      	mov	r1, r3
 800069a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800069e:	fbb3 f3f1 	udiv	r3, r3, r1
 80006a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 f95f 	bl	800096a <HAL_SYSTICK_Config>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006b2:	2301      	movs	r3, #1
 80006b4:	e00e      	b.n	80006d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2b0f      	cmp	r3, #15
 80006ba:	d80a      	bhi.n	80006d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006bc:	2200      	movs	r2, #0
 80006be:	6879      	ldr	r1, [r7, #4]
 80006c0:	f04f 30ff 	mov.w	r0, #4294967295
 80006c4:	f000 f927 	bl	8000916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006c8:	4a06      	ldr	r2, [pc, #24]	@ (80006e4 <HAL_InitTick+0x5c>)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006ce:	2300      	movs	r3, #0
 80006d0:	e000      	b.n	80006d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006d2:	2301      	movs	r3, #1
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000000 	.word	0x20000000
 80006e0:	20000008 	.word	0x20000008
 80006e4:	20000004 	.word	0x20000004

080006e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006ec:	4b05      	ldr	r3, [pc, #20]	@ (8000704 <HAL_IncTick+0x1c>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	461a      	mov	r2, r3
 80006f2:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <HAL_IncTick+0x20>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4413      	add	r3, r2
 80006f8:	4a03      	ldr	r2, [pc, #12]	@ (8000708 <HAL_IncTick+0x20>)
 80006fa:	6013      	str	r3, [r2, #0]
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	20000008 	.word	0x20000008
 8000708:	20000128 	.word	0x20000128

0800070c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  return uwTick;
 8000710:	4b02      	ldr	r3, [pc, #8]	@ (800071c <HAL_GetTick+0x10>)
 8000712:	681b      	ldr	r3, [r3, #0]
}
 8000714:	4618      	mov	r0, r3
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr
 800071c:	20000128 	.word	0x20000128

08000720 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000728:	f7ff fff0 	bl	800070c <HAL_GetTick>
 800072c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000738:	d005      	beq.n	8000746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800073a:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <HAL_Delay+0x44>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	461a      	mov	r2, r3
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	4413      	add	r3, r2
 8000744:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000746:	bf00      	nop
 8000748:	f7ff ffe0 	bl	800070c <HAL_GetTick>
 800074c:	4602      	mov	r2, r0
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	429a      	cmp	r2, r3
 8000756:	d8f7      	bhi.n	8000748 <HAL_Delay+0x28>
  {
  }
}
 8000758:	bf00      	nop
 800075a:	bf00      	nop
 800075c:	3710      	adds	r7, #16
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000008 	.word	0x20000008

08000768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f003 0307 	and.w	r3, r3, #7
 8000776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000778:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <__NVIC_SetPriorityGrouping+0x44>)
 800077a:	68db      	ldr	r3, [r3, #12]
 800077c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000784:	4013      	ands	r3, r2
 8000786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000790:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800079a:	4a04      	ldr	r2, [pc, #16]	@ (80007ac <__NVIC_SetPriorityGrouping+0x44>)
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	60d3      	str	r3, [r2, #12]
}
 80007a0:	bf00      	nop
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b4:	4b04      	ldr	r3, [pc, #16]	@ (80007c8 <__NVIC_GetPriorityGrouping+0x18>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	0a1b      	lsrs	r3, r3, #8
 80007ba:	f003 0307 	and.w	r3, r3, #7
}
 80007be:	4618      	mov	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	e000ed00 	.word	0xe000ed00

080007cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	db0b      	blt.n	80007f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	f003 021f 	and.w	r2, r3, #31
 80007e4:	4906      	ldr	r1, [pc, #24]	@ (8000800 <__NVIC_EnableIRQ+0x34>)
 80007e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ea:	095b      	lsrs	r3, r3, #5
 80007ec:	2001      	movs	r0, #1
 80007ee:	fa00 f202 	lsl.w	r2, r0, r2
 80007f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007f6:	bf00      	nop
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr
 8000800:	e000e100 	.word	0xe000e100

08000804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	6039      	str	r1, [r7, #0]
 800080e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000814:	2b00      	cmp	r3, #0
 8000816:	db0a      	blt.n	800082e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	b2da      	uxtb	r2, r3
 800081c:	490c      	ldr	r1, [pc, #48]	@ (8000850 <__NVIC_SetPriority+0x4c>)
 800081e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000822:	0112      	lsls	r2, r2, #4
 8000824:	b2d2      	uxtb	r2, r2
 8000826:	440b      	add	r3, r1
 8000828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800082c:	e00a      	b.n	8000844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	b2da      	uxtb	r2, r3
 8000832:	4908      	ldr	r1, [pc, #32]	@ (8000854 <__NVIC_SetPriority+0x50>)
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	f003 030f 	and.w	r3, r3, #15
 800083a:	3b04      	subs	r3, #4
 800083c:	0112      	lsls	r2, r2, #4
 800083e:	b2d2      	uxtb	r2, r2
 8000840:	440b      	add	r3, r1
 8000842:	761a      	strb	r2, [r3, #24]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	bc80      	pop	{r7}
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	e000e100 	.word	0xe000e100
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000858:	b480      	push	{r7}
 800085a:	b089      	sub	sp, #36	@ 0x24
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	f003 0307 	and.w	r3, r3, #7
 800086a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800086c:	69fb      	ldr	r3, [r7, #28]
 800086e:	f1c3 0307 	rsb	r3, r3, #7
 8000872:	2b04      	cmp	r3, #4
 8000874:	bf28      	it	cs
 8000876:	2304      	movcs	r3, #4
 8000878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800087a:	69fb      	ldr	r3, [r7, #28]
 800087c:	3304      	adds	r3, #4
 800087e:	2b06      	cmp	r3, #6
 8000880:	d902      	bls.n	8000888 <NVIC_EncodePriority+0x30>
 8000882:	69fb      	ldr	r3, [r7, #28]
 8000884:	3b03      	subs	r3, #3
 8000886:	e000      	b.n	800088a <NVIC_EncodePriority+0x32>
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800088c:	f04f 32ff 	mov.w	r2, #4294967295
 8000890:	69bb      	ldr	r3, [r7, #24]
 8000892:	fa02 f303 	lsl.w	r3, r2, r3
 8000896:	43da      	mvns	r2, r3
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	401a      	ands	r2, r3
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008a0:	f04f 31ff 	mov.w	r1, #4294967295
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	fa01 f303 	lsl.w	r3, r1, r3
 80008aa:	43d9      	mvns	r1, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b0:	4313      	orrs	r3, r2
         );
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3724      	adds	r7, #36	@ 0x24
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bc80      	pop	{r7}
 80008ba:	4770      	bx	lr

080008bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	3b01      	subs	r3, #1
 80008c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008cc:	d301      	bcc.n	80008d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ce:	2301      	movs	r3, #1
 80008d0:	e00f      	b.n	80008f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008d2:	4a0a      	ldr	r2, [pc, #40]	@ (80008fc <SysTick_Config+0x40>)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3b01      	subs	r3, #1
 80008d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008da:	210f      	movs	r1, #15
 80008dc:	f04f 30ff 	mov.w	r0, #4294967295
 80008e0:	f7ff ff90 	bl	8000804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008e4:	4b05      	ldr	r3, [pc, #20]	@ (80008fc <SysTick_Config+0x40>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ea:	4b04      	ldr	r3, [pc, #16]	@ (80008fc <SysTick_Config+0x40>)
 80008ec:	2207      	movs	r2, #7
 80008ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	e000e010 	.word	0xe000e010

08000900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f7ff ff2d 	bl	8000768 <__NVIC_SetPriorityGrouping>
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000916:	b580      	push	{r7, lr}
 8000918:	b086      	sub	sp, #24
 800091a:	af00      	add	r7, sp, #0
 800091c:	4603      	mov	r3, r0
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	607a      	str	r2, [r7, #4]
 8000922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000928:	f7ff ff42 	bl	80007b0 <__NVIC_GetPriorityGrouping>
 800092c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	6978      	ldr	r0, [r7, #20]
 8000934:	f7ff ff90 	bl	8000858 <NVIC_EncodePriority>
 8000938:	4602      	mov	r2, r0
 800093a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800093e:	4611      	mov	r1, r2
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff5f 	bl	8000804 <__NVIC_SetPriority>
}
 8000946:	bf00      	nop
 8000948:	3718      	adds	r7, #24
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}

0800094e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800094e:	b580      	push	{r7, lr}
 8000950:	b082      	sub	sp, #8
 8000952:	af00      	add	r7, sp, #0
 8000954:	4603      	mov	r3, r0
 8000956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff ff35 	bl	80007cc <__NVIC_EnableIRQ>
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	b082      	sub	sp, #8
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f7ff ffa2 	bl	80008bc <SysTick_Config>
 8000978:	4603      	mov	r3, r0
}
 800097a:	4618      	mov	r0, r3
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000986:	f000 fff3 	bl	8001970 <HAL_SYSTICK_Callback>
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000990:	b480      	push	{r7}
 8000992:	b08b      	sub	sp, #44	@ 0x2c
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800099a:	2300      	movs	r3, #0
 800099c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009a2:	e169      	b.n	8000c78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009a4:	2201      	movs	r2, #1
 80009a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	69fa      	ldr	r2, [r7, #28]
 80009b4:	4013      	ands	r3, r2
 80009b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009b8:	69ba      	ldr	r2, [r7, #24]
 80009ba:	69fb      	ldr	r3, [r7, #28]
 80009bc:	429a      	cmp	r2, r3
 80009be:	f040 8158 	bne.w	8000c72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	4a9a      	ldr	r2, [pc, #616]	@ (8000c30 <HAL_GPIO_Init+0x2a0>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d05e      	beq.n	8000a8a <HAL_GPIO_Init+0xfa>
 80009cc:	4a98      	ldr	r2, [pc, #608]	@ (8000c30 <HAL_GPIO_Init+0x2a0>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d875      	bhi.n	8000abe <HAL_GPIO_Init+0x12e>
 80009d2:	4a98      	ldr	r2, [pc, #608]	@ (8000c34 <HAL_GPIO_Init+0x2a4>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d058      	beq.n	8000a8a <HAL_GPIO_Init+0xfa>
 80009d8:	4a96      	ldr	r2, [pc, #600]	@ (8000c34 <HAL_GPIO_Init+0x2a4>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d86f      	bhi.n	8000abe <HAL_GPIO_Init+0x12e>
 80009de:	4a96      	ldr	r2, [pc, #600]	@ (8000c38 <HAL_GPIO_Init+0x2a8>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d052      	beq.n	8000a8a <HAL_GPIO_Init+0xfa>
 80009e4:	4a94      	ldr	r2, [pc, #592]	@ (8000c38 <HAL_GPIO_Init+0x2a8>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d869      	bhi.n	8000abe <HAL_GPIO_Init+0x12e>
 80009ea:	4a94      	ldr	r2, [pc, #592]	@ (8000c3c <HAL_GPIO_Init+0x2ac>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d04c      	beq.n	8000a8a <HAL_GPIO_Init+0xfa>
 80009f0:	4a92      	ldr	r2, [pc, #584]	@ (8000c3c <HAL_GPIO_Init+0x2ac>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d863      	bhi.n	8000abe <HAL_GPIO_Init+0x12e>
 80009f6:	4a92      	ldr	r2, [pc, #584]	@ (8000c40 <HAL_GPIO_Init+0x2b0>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d046      	beq.n	8000a8a <HAL_GPIO_Init+0xfa>
 80009fc:	4a90      	ldr	r2, [pc, #576]	@ (8000c40 <HAL_GPIO_Init+0x2b0>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d85d      	bhi.n	8000abe <HAL_GPIO_Init+0x12e>
 8000a02:	2b12      	cmp	r3, #18
 8000a04:	d82a      	bhi.n	8000a5c <HAL_GPIO_Init+0xcc>
 8000a06:	2b12      	cmp	r3, #18
 8000a08:	d859      	bhi.n	8000abe <HAL_GPIO_Init+0x12e>
 8000a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a10 <HAL_GPIO_Init+0x80>)
 8000a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a10:	08000a8b 	.word	0x08000a8b
 8000a14:	08000a65 	.word	0x08000a65
 8000a18:	08000a77 	.word	0x08000a77
 8000a1c:	08000ab9 	.word	0x08000ab9
 8000a20:	08000abf 	.word	0x08000abf
 8000a24:	08000abf 	.word	0x08000abf
 8000a28:	08000abf 	.word	0x08000abf
 8000a2c:	08000abf 	.word	0x08000abf
 8000a30:	08000abf 	.word	0x08000abf
 8000a34:	08000abf 	.word	0x08000abf
 8000a38:	08000abf 	.word	0x08000abf
 8000a3c:	08000abf 	.word	0x08000abf
 8000a40:	08000abf 	.word	0x08000abf
 8000a44:	08000abf 	.word	0x08000abf
 8000a48:	08000abf 	.word	0x08000abf
 8000a4c:	08000abf 	.word	0x08000abf
 8000a50:	08000abf 	.word	0x08000abf
 8000a54:	08000a6d 	.word	0x08000a6d
 8000a58:	08000a81 	.word	0x08000a81
 8000a5c:	4a79      	ldr	r2, [pc, #484]	@ (8000c44 <HAL_GPIO_Init+0x2b4>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d013      	beq.n	8000a8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a62:	e02c      	b.n	8000abe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	623b      	str	r3, [r7, #32]
          break;
 8000a6a:	e029      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	3304      	adds	r3, #4
 8000a72:	623b      	str	r3, [r7, #32]
          break;
 8000a74:	e024      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	3308      	adds	r3, #8
 8000a7c:	623b      	str	r3, [r7, #32]
          break;
 8000a7e:	e01f      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	330c      	adds	r3, #12
 8000a86:	623b      	str	r3, [r7, #32]
          break;
 8000a88:	e01a      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d102      	bne.n	8000a98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a92:	2304      	movs	r3, #4
 8000a94:	623b      	str	r3, [r7, #32]
          break;
 8000a96:	e013      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d105      	bne.n	8000aac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000aa0:	2308      	movs	r3, #8
 8000aa2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	69fa      	ldr	r2, [r7, #28]
 8000aa8:	611a      	str	r2, [r3, #16]
          break;
 8000aaa:	e009      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000aac:	2308      	movs	r3, #8
 8000aae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	69fa      	ldr	r2, [r7, #28]
 8000ab4:	615a      	str	r2, [r3, #20]
          break;
 8000ab6:	e003      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	623b      	str	r3, [r7, #32]
          break;
 8000abc:	e000      	b.n	8000ac0 <HAL_GPIO_Init+0x130>
          break;
 8000abe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	2bff      	cmp	r3, #255	@ 0xff
 8000ac4:	d801      	bhi.n	8000aca <HAL_GPIO_Init+0x13a>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	e001      	b.n	8000ace <HAL_GPIO_Init+0x13e>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	3304      	adds	r3, #4
 8000ace:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	2bff      	cmp	r3, #255	@ 0xff
 8000ad4:	d802      	bhi.n	8000adc <HAL_GPIO_Init+0x14c>
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	e002      	b.n	8000ae2 <HAL_GPIO_Init+0x152>
 8000adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ade:	3b08      	subs	r3, #8
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	210f      	movs	r1, #15
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	fa01 f303 	lsl.w	r3, r1, r3
 8000af0:	43db      	mvns	r3, r3
 8000af2:	401a      	ands	r2, r3
 8000af4:	6a39      	ldr	r1, [r7, #32]
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	fa01 f303 	lsl.w	r3, r1, r3
 8000afc:	431a      	orrs	r2, r3
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	f000 80b1 	beq.w	8000c72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b10:	4b4d      	ldr	r3, [pc, #308]	@ (8000c48 <HAL_GPIO_Init+0x2b8>)
 8000b12:	699b      	ldr	r3, [r3, #24]
 8000b14:	4a4c      	ldr	r2, [pc, #304]	@ (8000c48 <HAL_GPIO_Init+0x2b8>)
 8000b16:	f043 0301 	orr.w	r3, r3, #1
 8000b1a:	6193      	str	r3, [r2, #24]
 8000b1c:	4b4a      	ldr	r3, [pc, #296]	@ (8000c48 <HAL_GPIO_Init+0x2b8>)
 8000b1e:	699b      	ldr	r3, [r3, #24]
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b28:	4a48      	ldr	r2, [pc, #288]	@ (8000c4c <HAL_GPIO_Init+0x2bc>)
 8000b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2c:	089b      	lsrs	r3, r3, #2
 8000b2e:	3302      	adds	r3, #2
 8000b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b38:	f003 0303 	and.w	r3, r3, #3
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	220f      	movs	r2, #15
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	43db      	mvns	r3, r3
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4a40      	ldr	r2, [pc, #256]	@ (8000c50 <HAL_GPIO_Init+0x2c0>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d013      	beq.n	8000b7c <HAL_GPIO_Init+0x1ec>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4a3f      	ldr	r2, [pc, #252]	@ (8000c54 <HAL_GPIO_Init+0x2c4>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d00d      	beq.n	8000b78 <HAL_GPIO_Init+0x1e8>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a3e      	ldr	r2, [pc, #248]	@ (8000c58 <HAL_GPIO_Init+0x2c8>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d007      	beq.n	8000b74 <HAL_GPIO_Init+0x1e4>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a3d      	ldr	r2, [pc, #244]	@ (8000c5c <HAL_GPIO_Init+0x2cc>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d101      	bne.n	8000b70 <HAL_GPIO_Init+0x1e0>
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	e006      	b.n	8000b7e <HAL_GPIO_Init+0x1ee>
 8000b70:	2304      	movs	r3, #4
 8000b72:	e004      	b.n	8000b7e <HAL_GPIO_Init+0x1ee>
 8000b74:	2302      	movs	r3, #2
 8000b76:	e002      	b.n	8000b7e <HAL_GPIO_Init+0x1ee>
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e000      	b.n	8000b7e <HAL_GPIO_Init+0x1ee>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b80:	f002 0203 	and.w	r2, r2, #3
 8000b84:	0092      	lsls	r2, r2, #2
 8000b86:	4093      	lsls	r3, r2
 8000b88:	68fa      	ldr	r2, [r7, #12]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b8e:	492f      	ldr	r1, [pc, #188]	@ (8000c4c <HAL_GPIO_Init+0x2bc>)
 8000b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b92:	089b      	lsrs	r3, r3, #2
 8000b94:	3302      	adds	r3, #2
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d006      	beq.n	8000bb6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000baa:	689a      	ldr	r2, [r3, #8]
 8000bac:	492c      	ldr	r1, [pc, #176]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000bae:	69bb      	ldr	r3, [r7, #24]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	608b      	str	r3, [r1, #8]
 8000bb4:	e006      	b.n	8000bc4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bb6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000bb8:	689a      	ldr	r2, [r3, #8]
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	4928      	ldr	r1, [pc, #160]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d006      	beq.n	8000bde <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bd0:	4b23      	ldr	r3, [pc, #140]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000bd2:	68da      	ldr	r2, [r3, #12]
 8000bd4:	4922      	ldr	r1, [pc, #136]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	60cb      	str	r3, [r1, #12]
 8000bdc:	e006      	b.n	8000bec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bde:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000be0:	68da      	ldr	r2, [r3, #12]
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	43db      	mvns	r3, r3
 8000be6:	491e      	ldr	r1, [pc, #120]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000be8:	4013      	ands	r3, r2
 8000bea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d006      	beq.n	8000c06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bf8:	4b19      	ldr	r3, [pc, #100]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000bfa:	685a      	ldr	r2, [r3, #4]
 8000bfc:	4918      	ldr	r1, [pc, #96]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000bfe:	69bb      	ldr	r3, [r7, #24]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	604b      	str	r3, [r1, #4]
 8000c04:	e006      	b.n	8000c14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c06:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000c08:	685a      	ldr	r2, [r3, #4]
 8000c0a:	69bb      	ldr	r3, [r7, #24]
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	4914      	ldr	r1, [pc, #80]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000c10:	4013      	ands	r3, r2
 8000c12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d021      	beq.n	8000c64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c20:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	490e      	ldr	r1, [pc, #56]	@ (8000c60 <HAL_GPIO_Init+0x2d0>)
 8000c26:	69bb      	ldr	r3, [r7, #24]
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	600b      	str	r3, [r1, #0]
 8000c2c:	e021      	b.n	8000c72 <HAL_GPIO_Init+0x2e2>
 8000c2e:	bf00      	nop
 8000c30:	10320000 	.word	0x10320000
 8000c34:	10310000 	.word	0x10310000
 8000c38:	10220000 	.word	0x10220000
 8000c3c:	10210000 	.word	0x10210000
 8000c40:	10120000 	.word	0x10120000
 8000c44:	10110000 	.word	0x10110000
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	40010000 	.word	0x40010000
 8000c50:	40010800 	.word	0x40010800
 8000c54:	40010c00 	.word	0x40010c00
 8000c58:	40011000 	.word	0x40011000
 8000c5c:	40011400 	.word	0x40011400
 8000c60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c64:	4b0b      	ldr	r3, [pc, #44]	@ (8000c94 <HAL_GPIO_Init+0x304>)
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	43db      	mvns	r3, r3
 8000c6c:	4909      	ldr	r1, [pc, #36]	@ (8000c94 <HAL_GPIO_Init+0x304>)
 8000c6e:	4013      	ands	r3, r2
 8000c70:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c74:	3301      	adds	r3, #1
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f47f ae8e 	bne.w	80009a4 <HAL_GPIO_Init+0x14>
  }
}
 8000c88:	bf00      	nop
 8000c8a:	bf00      	nop
 8000c8c:	372c      	adds	r7, #44	@ 0x2c
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	40010400 	.word	0x40010400

08000c98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	689a      	ldr	r2, [r3, #8]
 8000ca8:	887b      	ldrh	r3, [r7, #2]
 8000caa:	4013      	ands	r3, r2
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d002      	beq.n	8000cb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	73fb      	strb	r3, [r7, #15]
 8000cb4:	e001      	b.n	8000cba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3714      	adds	r7, #20
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr

08000cc6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	b083      	sub	sp, #12
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
 8000cce:	460b      	mov	r3, r1
 8000cd0:	807b      	strh	r3, [r7, #2]
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cd6:	787b      	ldrb	r3, [r7, #1]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d003      	beq.n	8000ce4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cdc:	887a      	ldrh	r2, [r7, #2]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ce2:	e003      	b.n	8000cec <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ce4:	887b      	ldrh	r3, [r7, #2]
 8000ce6:	041a      	lsls	r2, r3, #16
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	611a      	str	r2, [r3, #16]
}
 8000cec:	bf00      	nop
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr
	...

08000cf8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000d02:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d04:	695a      	ldr	r2, [r3, #20]
 8000d06:	88fb      	ldrh	r3, [r7, #6]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d006      	beq.n	8000d1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d0e:	4a05      	ldr	r2, [pc, #20]	@ (8000d24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d10:	88fb      	ldrh	r3, [r7, #6]
 8000d12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d14:	88fb      	ldrh	r3, [r7, #6]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f806 	bl	8000d28 <HAL_GPIO_EXTI_Callback>
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40010400 	.word	0x40010400

08000d28 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e272      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 8087 	beq.w	8000e6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d5c:	4b92      	ldr	r3, [pc, #584]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 030c 	and.w	r3, r3, #12
 8000d64:	2b04      	cmp	r3, #4
 8000d66:	d00c      	beq.n	8000d82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d68:	4b8f      	ldr	r3, [pc, #572]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f003 030c 	and.w	r3, r3, #12
 8000d70:	2b08      	cmp	r3, #8
 8000d72:	d112      	bne.n	8000d9a <HAL_RCC_OscConfig+0x5e>
 8000d74:	4b8c      	ldr	r3, [pc, #560]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d80:	d10b      	bne.n	8000d9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d82:	4b89      	ldr	r3, [pc, #548]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d06c      	beq.n	8000e68 <HAL_RCC_OscConfig+0x12c>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d168      	bne.n	8000e68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e24c      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000da2:	d106      	bne.n	8000db2 <HAL_RCC_OscConfig+0x76>
 8000da4:	4b80      	ldr	r3, [pc, #512]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a7f      	ldr	r2, [pc, #508]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000daa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	e02e      	b.n	8000e10 <HAL_RCC_OscConfig+0xd4>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d10c      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x98>
 8000dba:	4b7b      	ldr	r3, [pc, #492]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a7a      	ldr	r2, [pc, #488]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	4b78      	ldr	r3, [pc, #480]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a77      	ldr	r2, [pc, #476]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e01d      	b.n	8000e10 <HAL_RCC_OscConfig+0xd4>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ddc:	d10c      	bne.n	8000df8 <HAL_RCC_OscConfig+0xbc>
 8000dde:	4b72      	ldr	r3, [pc, #456]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a71      	ldr	r2, [pc, #452]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000de8:	6013      	str	r3, [r2, #0]
 8000dea:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a6e      	ldr	r2, [pc, #440]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000df4:	6013      	str	r3, [r2, #0]
 8000df6:	e00b      	b.n	8000e10 <HAL_RCC_OscConfig+0xd4>
 8000df8:	4b6b      	ldr	r3, [pc, #428]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a6a      	ldr	r2, [pc, #424]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e02:	6013      	str	r3, [r2, #0]
 8000e04:	4b68      	ldr	r3, [pc, #416]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a67      	ldr	r2, [pc, #412]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d013      	beq.n	8000e40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e18:	f7ff fc78 	bl	800070c <HAL_GetTick>
 8000e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e1e:	e008      	b.n	8000e32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e20:	f7ff fc74 	bl	800070c <HAL_GetTick>
 8000e24:	4602      	mov	r2, r0
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	2b64      	cmp	r3, #100	@ 0x64
 8000e2c:	d901      	bls.n	8000e32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	e200      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e32:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d0f0      	beq.n	8000e20 <HAL_RCC_OscConfig+0xe4>
 8000e3e:	e014      	b.n	8000e6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e40:	f7ff fc64 	bl	800070c <HAL_GetTick>
 8000e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e48:	f7ff fc60 	bl	800070c <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b64      	cmp	r3, #100	@ 0x64
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e1ec      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e5a:	4b53      	ldr	r3, [pc, #332]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d1f0      	bne.n	8000e48 <HAL_RCC_OscConfig+0x10c>
 8000e66:	e000      	b.n	8000e6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d063      	beq.n	8000f3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e76:	4b4c      	ldr	r3, [pc, #304]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f003 030c 	and.w	r3, r3, #12
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d00b      	beq.n	8000e9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e82:	4b49      	ldr	r3, [pc, #292]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f003 030c 	and.w	r3, r3, #12
 8000e8a:	2b08      	cmp	r3, #8
 8000e8c:	d11c      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x18c>
 8000e8e:	4b46      	ldr	r3, [pc, #280]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d116      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e9a:	4b43      	ldr	r3, [pc, #268]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 0302 	and.w	r3, r3, #2
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d005      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x176>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	691b      	ldr	r3, [r3, #16]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d001      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e1c0      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	4939      	ldr	r1, [pc, #228]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ec6:	e03a      	b.n	8000f3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	691b      	ldr	r3, [r3, #16]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d020      	beq.n	8000f12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed0:	4b36      	ldr	r3, [pc, #216]	@ (8000fac <HAL_RCC_OscConfig+0x270>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed6:	f7ff fc19 	bl	800070c <HAL_GetTick>
 8000eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000edc:	e008      	b.n	8000ef0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ede:	f7ff fc15 	bl	800070c <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d901      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000eec:	2303      	movs	r3, #3
 8000eee:	e1a1      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f003 0302 	and.w	r3, r3, #2
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d0f0      	beq.n	8000ede <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efc:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	695b      	ldr	r3, [r3, #20]
 8000f08:	00db      	lsls	r3, r3, #3
 8000f0a:	4927      	ldr	r1, [pc, #156]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	600b      	str	r3, [r1, #0]
 8000f10:	e015      	b.n	8000f3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f12:	4b26      	ldr	r3, [pc, #152]	@ (8000fac <HAL_RCC_OscConfig+0x270>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f18:	f7ff fbf8 	bl	800070c <HAL_GetTick>
 8000f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f1e:	e008      	b.n	8000f32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f20:	f7ff fbf4 	bl	800070c <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d901      	bls.n	8000f32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e180      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f32:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1f0      	bne.n	8000f20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0308 	and.w	r3, r3, #8
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d03a      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	699b      	ldr	r3, [r3, #24]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d019      	beq.n	8000f86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f52:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <HAL_RCC_OscConfig+0x274>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f58:	f7ff fbd8 	bl	800070c <HAL_GetTick>
 8000f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f5e:	e008      	b.n	8000f72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f60:	f7ff fbd4 	bl	800070c <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d901      	bls.n	8000f72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	e160      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f72:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0f0      	beq.n	8000f60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f7e:	2001      	movs	r0, #1
 8000f80:	f000 face 	bl	8001520 <RCC_Delay>
 8000f84:	e01c      	b.n	8000fc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f86:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb0 <HAL_RCC_OscConfig+0x274>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8c:	f7ff fbbe 	bl	800070c <HAL_GetTick>
 8000f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f92:	e00f      	b.n	8000fb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f94:	f7ff fbba 	bl	800070c <HAL_GetTick>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d908      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e146      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	42420000 	.word	0x42420000
 8000fb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fb4:	4b92      	ldr	r3, [pc, #584]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1e9      	bne.n	8000f94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f000 80a6 	beq.w	800111a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fd2:	4b8b      	ldr	r3, [pc, #556]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10d      	bne.n	8000ffa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b88      	ldr	r3, [pc, #544]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	4a87      	ldr	r2, [pc, #540]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	61d3      	str	r3, [r2, #28]
 8000fea:	4b85      	ldr	r3, [pc, #532]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ffa:	4b82      	ldr	r3, [pc, #520]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001002:	2b00      	cmp	r3, #0
 8001004:	d118      	bne.n	8001038 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001006:	4b7f      	ldr	r3, [pc, #508]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a7e      	ldr	r2, [pc, #504]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 800100c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001012:	f7ff fb7b 	bl	800070c <HAL_GetTick>
 8001016:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001018:	e008      	b.n	800102c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800101a:	f7ff fb77 	bl	800070c <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b64      	cmp	r3, #100	@ 0x64
 8001026:	d901      	bls.n	800102c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e103      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102c:	4b75      	ldr	r3, [pc, #468]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001034:	2b00      	cmp	r3, #0
 8001036:	d0f0      	beq.n	800101a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d106      	bne.n	800104e <HAL_RCC_OscConfig+0x312>
 8001040:	4b6f      	ldr	r3, [pc, #444]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001042:	6a1b      	ldr	r3, [r3, #32]
 8001044:	4a6e      	ldr	r2, [pc, #440]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6213      	str	r3, [r2, #32]
 800104c:	e02d      	b.n	80010aa <HAL_RCC_OscConfig+0x36e>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10c      	bne.n	8001070 <HAL_RCC_OscConfig+0x334>
 8001056:	4b6a      	ldr	r3, [pc, #424]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	4a69      	ldr	r2, [pc, #420]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800105c:	f023 0301 	bic.w	r3, r3, #1
 8001060:	6213      	str	r3, [r2, #32]
 8001062:	4b67      	ldr	r3, [pc, #412]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	4a66      	ldr	r2, [pc, #408]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001068:	f023 0304 	bic.w	r3, r3, #4
 800106c:	6213      	str	r3, [r2, #32]
 800106e:	e01c      	b.n	80010aa <HAL_RCC_OscConfig+0x36e>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	2b05      	cmp	r3, #5
 8001076:	d10c      	bne.n	8001092 <HAL_RCC_OscConfig+0x356>
 8001078:	4b61      	ldr	r3, [pc, #388]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	4a60      	ldr	r2, [pc, #384]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800107e:	f043 0304 	orr.w	r3, r3, #4
 8001082:	6213      	str	r3, [r2, #32]
 8001084:	4b5e      	ldr	r3, [pc, #376]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001086:	6a1b      	ldr	r3, [r3, #32]
 8001088:	4a5d      	ldr	r2, [pc, #372]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	6213      	str	r3, [r2, #32]
 8001090:	e00b      	b.n	80010aa <HAL_RCC_OscConfig+0x36e>
 8001092:	4b5b      	ldr	r3, [pc, #364]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001094:	6a1b      	ldr	r3, [r3, #32]
 8001096:	4a5a      	ldr	r2, [pc, #360]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001098:	f023 0301 	bic.w	r3, r3, #1
 800109c:	6213      	str	r3, [r2, #32]
 800109e:	4b58      	ldr	r3, [pc, #352]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	4a57      	ldr	r2, [pc, #348]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	f023 0304 	bic.w	r3, r3, #4
 80010a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d015      	beq.n	80010de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b2:	f7ff fb2b 	bl	800070c <HAL_GetTick>
 80010b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b8:	e00a      	b.n	80010d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ba:	f7ff fb27 	bl	800070c <HAL_GetTick>
 80010be:	4602      	mov	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e0b1      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	6a1b      	ldr	r3, [r3, #32]
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d0ee      	beq.n	80010ba <HAL_RCC_OscConfig+0x37e>
 80010dc:	e014      	b.n	8001108 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010de:	f7ff fb15 	bl	800070c <HAL_GetTick>
 80010e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010e4:	e00a      	b.n	80010fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010e6:	f7ff fb11 	bl	800070c <HAL_GetTick>
 80010ea:	4602      	mov	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e09b      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010fc:	4b40      	ldr	r3, [pc, #256]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d1ee      	bne.n	80010e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001108:	7dfb      	ldrb	r3, [r7, #23]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d105      	bne.n	800111a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800110e:	4b3c      	ldr	r3, [pc, #240]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	4a3b      	ldr	r2, [pc, #236]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001118:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	2b00      	cmp	r3, #0
 8001120:	f000 8087 	beq.w	8001232 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001124:	4b36      	ldr	r3, [pc, #216]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 030c 	and.w	r3, r3, #12
 800112c:	2b08      	cmp	r3, #8
 800112e:	d061      	beq.n	80011f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	69db      	ldr	r3, [r3, #28]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d146      	bne.n	80011c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001138:	4b33      	ldr	r3, [pc, #204]	@ (8001208 <HAL_RCC_OscConfig+0x4cc>)
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113e:	f7ff fae5 	bl	800070c <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001144:	e008      	b.n	8001158 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001146:	f7ff fae1 	bl	800070c <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e06d      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001158:	4b29      	ldr	r3, [pc, #164]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1f0      	bne.n	8001146 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a1b      	ldr	r3, [r3, #32]
 8001168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800116c:	d108      	bne.n	8001180 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800116e:	4b24      	ldr	r3, [pc, #144]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	4921      	ldr	r1, [pc, #132]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800117c:	4313      	orrs	r3, r2
 800117e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001180:	4b1f      	ldr	r3, [pc, #124]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a19      	ldr	r1, [r3, #32]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001190:	430b      	orrs	r3, r1
 8001192:	491b      	ldr	r1, [pc, #108]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001194:	4313      	orrs	r3, r2
 8001196:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_RCC_OscConfig+0x4cc>)
 800119a:	2201      	movs	r2, #1
 800119c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119e:	f7ff fab5 	bl	800070c <HAL_GetTick>
 80011a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011a4:	e008      	b.n	80011b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011a6:	f7ff fab1 	bl	800070c <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e03d      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011b8:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0f0      	beq.n	80011a6 <HAL_RCC_OscConfig+0x46a>
 80011c4:	e035      	b.n	8001232 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <HAL_RCC_OscConfig+0x4cc>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011cc:	f7ff fa9e 	bl	800070c <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011d4:	f7ff fa9a 	bl	800070c <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e026      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f0      	bne.n	80011d4 <HAL_RCC_OscConfig+0x498>
 80011f2:	e01e      	b.n	8001232 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d107      	bne.n	800120c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e019      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
 8001200:	40021000 	.word	0x40021000
 8001204:	40007000 	.word	0x40007000
 8001208:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <HAL_RCC_OscConfig+0x500>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	429a      	cmp	r2, r3
 800121e:	d106      	bne.n	800122e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800122a:	429a      	cmp	r2, r3
 800122c:	d001      	beq.n	8001232 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e000      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40021000 	.word	0x40021000

08001240 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e0d0      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001254:	4b6a      	ldr	r3, [pc, #424]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0307 	and.w	r3, r3, #7
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d910      	bls.n	8001284 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001262:	4b67      	ldr	r3, [pc, #412]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f023 0207 	bic.w	r2, r3, #7
 800126a:	4965      	ldr	r1, [pc, #404]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	4313      	orrs	r3, r2
 8001270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001272:	4b63      	ldr	r3, [pc, #396]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	429a      	cmp	r2, r3
 800127e:	d001      	beq.n	8001284 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e0b8      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	2b00      	cmp	r3, #0
 800128e:	d020      	beq.n	80012d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 0304 	and.w	r3, r3, #4
 8001298:	2b00      	cmp	r3, #0
 800129a:	d005      	beq.n	80012a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800129c:	4b59      	ldr	r3, [pc, #356]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	4a58      	ldr	r2, [pc, #352]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80012a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0308 	and.w	r3, r3, #8
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d005      	beq.n	80012c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012b4:	4b53      	ldr	r3, [pc, #332]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	4a52      	ldr	r2, [pc, #328]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012ba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80012be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c0:	4b50      	ldr	r3, [pc, #320]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	494d      	ldr	r1, [pc, #308]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d040      	beq.n	8001360 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d107      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e6:	4b47      	ldr	r3, [pc, #284]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d115      	bne.n	800131e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e07f      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d107      	bne.n	800130e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012fe:	4b41      	ldr	r3, [pc, #260]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d109      	bne.n	800131e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e073      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800130e:	4b3d      	ldr	r3, [pc, #244]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e06b      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800131e:	4b39      	ldr	r3, [pc, #228]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f023 0203 	bic.w	r2, r3, #3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	4936      	ldr	r1, [pc, #216]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 800132c:	4313      	orrs	r3, r2
 800132e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001330:	f7ff f9ec 	bl	800070c <HAL_GetTick>
 8001334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001336:	e00a      	b.n	800134e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001338:	f7ff f9e8 	bl	800070c <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001346:	4293      	cmp	r3, r2
 8001348:	d901      	bls.n	800134e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e053      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800134e:	4b2d      	ldr	r3, [pc, #180]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f003 020c 	and.w	r2, r3, #12
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	429a      	cmp	r2, r3
 800135e:	d1eb      	bne.n	8001338 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001360:	4b27      	ldr	r3, [pc, #156]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d210      	bcs.n	8001390 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800136e:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f023 0207 	bic.w	r2, r3, #7
 8001376:	4922      	ldr	r1, [pc, #136]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800137e:	4b20      	ldr	r3, [pc, #128]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d001      	beq.n	8001390 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e032      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	2b00      	cmp	r3, #0
 800139a:	d008      	beq.n	80013ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800139c:	4b19      	ldr	r3, [pc, #100]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	4916      	ldr	r1, [pc, #88]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	4313      	orrs	r3, r2
 80013ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0308 	and.w	r3, r3, #8
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d009      	beq.n	80013ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013ba:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	490e      	ldr	r1, [pc, #56]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013ce:	f000 f821 	bl	8001414 <HAL_RCC_GetSysClockFreq>
 80013d2:	4602      	mov	r2, r0
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	091b      	lsrs	r3, r3, #4
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	490a      	ldr	r1, [pc, #40]	@ (8001408 <HAL_RCC_ClockConfig+0x1c8>)
 80013e0:	5ccb      	ldrb	r3, [r1, r3]
 80013e2:	fa22 f303 	lsr.w	r3, r2, r3
 80013e6:	4a09      	ldr	r2, [pc, #36]	@ (800140c <HAL_RCC_ClockConfig+0x1cc>)
 80013e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <HAL_RCC_ClockConfig+0x1d0>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f94a 	bl	8000688 <HAL_InitTick>

  return HAL_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40022000 	.word	0x40022000
 8001404:	40021000 	.word	0x40021000
 8001408:	080041d0 	.word	0x080041d0
 800140c:	20000000 	.word	0x20000000
 8001410:	20000004 	.word	0x20000004

08001414 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001414:	b480      	push	{r7}
 8001416:	b087      	sub	sp, #28
 8001418:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800142e:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f003 030c 	and.w	r3, r3, #12
 800143a:	2b04      	cmp	r3, #4
 800143c:	d002      	beq.n	8001444 <HAL_RCC_GetSysClockFreq+0x30>
 800143e:	2b08      	cmp	r3, #8
 8001440:	d003      	beq.n	800144a <HAL_RCC_GetSysClockFreq+0x36>
 8001442:	e027      	b.n	8001494 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001444:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <HAL_RCC_GetSysClockFreq+0x98>)
 8001446:	613b      	str	r3, [r7, #16]
      break;
 8001448:	e027      	b.n	800149a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	0c9b      	lsrs	r3, r3, #18
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	4a17      	ldr	r2, [pc, #92]	@ (80014b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001454:	5cd3      	ldrb	r3, [r2, r3]
 8001456:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d010      	beq.n	8001484 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	0c5b      	lsrs	r3, r3, #17
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	4a11      	ldr	r2, [pc, #68]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800146e:	5cd3      	ldrb	r3, [r2, r3]
 8001470:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a0d      	ldr	r2, [pc, #52]	@ (80014ac <HAL_RCC_GetSysClockFreq+0x98>)
 8001476:	fb03 f202 	mul.w	r2, r3, r2
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	e004      	b.n	800148e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a0c      	ldr	r2, [pc, #48]	@ (80014b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	613b      	str	r3, [r7, #16]
      break;
 8001492:	e002      	b.n	800149a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <HAL_RCC_GetSysClockFreq+0x98>)
 8001496:	613b      	str	r3, [r7, #16]
      break;
 8001498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800149a:	693b      	ldr	r3, [r7, #16]
}
 800149c:	4618      	mov	r0, r3
 800149e:	371c      	adds	r7, #28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40021000 	.word	0x40021000
 80014ac:	007a1200 	.word	0x007a1200
 80014b0:	080041e8 	.word	0x080041e8
 80014b4:	080041f8 	.word	0x080041f8
 80014b8:	003d0900 	.word	0x003d0900

080014bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014c0:	4b02      	ldr	r3, [pc, #8]	@ (80014cc <HAL_RCC_GetHCLKFreq+0x10>)
 80014c2:	681b      	ldr	r3, [r3, #0]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	20000000 	.word	0x20000000

080014d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014d4:	f7ff fff2 	bl	80014bc <HAL_RCC_GetHCLKFreq>
 80014d8:	4602      	mov	r2, r0
 80014da:	4b05      	ldr	r3, [pc, #20]	@ (80014f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	0a1b      	lsrs	r3, r3, #8
 80014e0:	f003 0307 	and.w	r3, r3, #7
 80014e4:	4903      	ldr	r1, [pc, #12]	@ (80014f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014e6:	5ccb      	ldrb	r3, [r1, r3]
 80014e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40021000 	.word	0x40021000
 80014f4:	080041e0 	.word	0x080041e0

080014f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014fc:	f7ff ffde 	bl	80014bc <HAL_RCC_GetHCLKFreq>
 8001500:	4602      	mov	r2, r0
 8001502:	4b05      	ldr	r3, [pc, #20]	@ (8001518 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	0adb      	lsrs	r3, r3, #11
 8001508:	f003 0307 	and.w	r3, r3, #7
 800150c:	4903      	ldr	r1, [pc, #12]	@ (800151c <HAL_RCC_GetPCLK2Freq+0x24>)
 800150e:	5ccb      	ldrb	r3, [r1, r3]
 8001510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001514:	4618      	mov	r0, r3
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000
 800151c:	080041e0 	.word	0x080041e0

08001520 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001528:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <RCC_Delay+0x34>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <RCC_Delay+0x38>)
 800152e:	fba2 2303 	umull	r2, r3, r2, r3
 8001532:	0a5b      	lsrs	r3, r3, #9
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	fb02 f303 	mul.w	r3, r2, r3
 800153a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800153c:	bf00      	nop
  }
  while (Delay --);
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	1e5a      	subs	r2, r3, #1
 8001542:	60fa      	str	r2, [r7, #12]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1f9      	bne.n	800153c <RCC_Delay+0x1c>
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	20000000 	.word	0x20000000
 8001558:	10624dd3 	.word	0x10624dd3

0800155c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e042      	b.n	80015f4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d106      	bne.n	8001588 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7fe ff94 	bl	80004b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2224      	movs	r2, #36	@ 0x24
 800158c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68da      	ldr	r2, [r3, #12]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800159e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f000 f82b 	bl	80015fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	691a      	ldr	r2, [r3, #16]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80015b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	695a      	ldr	r2, [r3, #20]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80015c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	68da      	ldr	r2, [r3, #12]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80015d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2220      	movs	r2, #32
 80015e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2220      	movs	r2, #32
 80015e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	691b      	ldr	r3, [r3, #16]
 800160a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	430a      	orrs	r2, r1
 8001618:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689a      	ldr	r2, [r3, #8]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	695b      	ldr	r3, [r3, #20]
 8001628:	4313      	orrs	r3, r2
 800162a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001636:	f023 030c 	bic.w	r3, r3, #12
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	68b9      	ldr	r1, [r7, #8]
 8001640:	430b      	orrs	r3, r1
 8001642:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	699a      	ldr	r2, [r3, #24]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	430a      	orrs	r2, r1
 8001658:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a2c      	ldr	r2, [pc, #176]	@ (8001710 <UART_SetConfig+0x114>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d103      	bne.n	800166c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001664:	f7ff ff48 	bl	80014f8 <HAL_RCC_GetPCLK2Freq>
 8001668:	60f8      	str	r0, [r7, #12]
 800166a:	e002      	b.n	8001672 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800166c:	f7ff ff30 	bl	80014d0 <HAL_RCC_GetPCLK1Freq>
 8001670:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	009a      	lsls	r2, r3, #2
 800167c:	441a      	add	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	fbb2 f3f3 	udiv	r3, r2, r3
 8001688:	4a22      	ldr	r2, [pc, #136]	@ (8001714 <UART_SetConfig+0x118>)
 800168a:	fba2 2303 	umull	r2, r3, r2, r3
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	0119      	lsls	r1, r3, #4
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	4613      	mov	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	009a      	lsls	r2, r3, #2
 800169c:	441a      	add	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80016a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <UART_SetConfig+0x118>)
 80016aa:	fba3 0302 	umull	r0, r3, r3, r2
 80016ae:	095b      	lsrs	r3, r3, #5
 80016b0:	2064      	movs	r0, #100	@ 0x64
 80016b2:	fb00 f303 	mul.w	r3, r0, r3
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	011b      	lsls	r3, r3, #4
 80016ba:	3332      	adds	r3, #50	@ 0x32
 80016bc:	4a15      	ldr	r2, [pc, #84]	@ (8001714 <UART_SetConfig+0x118>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	095b      	lsrs	r3, r3, #5
 80016c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016c8:	4419      	add	r1, r3
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	4613      	mov	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	009a      	lsls	r2, r3, #2
 80016d4:	441a      	add	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <UART_SetConfig+0x118>)
 80016e2:	fba3 0302 	umull	r0, r3, r3, r2
 80016e6:	095b      	lsrs	r3, r3, #5
 80016e8:	2064      	movs	r0, #100	@ 0x64
 80016ea:	fb00 f303 	mul.w	r3, r0, r3
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	011b      	lsls	r3, r3, #4
 80016f2:	3332      	adds	r3, #50	@ 0x32
 80016f4:	4a07      	ldr	r2, [pc, #28]	@ (8001714 <UART_SetConfig+0x118>)
 80016f6:	fba2 2303 	umull	r2, r3, r2, r3
 80016fa:	095b      	lsrs	r3, r3, #5
 80016fc:	f003 020f 	and.w	r2, r3, #15
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	440a      	add	r2, r1
 8001706:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001708:	bf00      	nop
 800170a:	3710      	adds	r7, #16
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40013800 	.word	0x40013800
 8001714:	51eb851f 	.word	0x51eb851f

08001718 <app_init>:

task_dta_t task_dta_list[TASK_QTY];

/********************** external functions definition ************************/
void app_init(void)
{
 8001718:	b590      	push	{r4, r7, lr}
 800171a:	b085      	sub	sp, #20
 800171c:	af02      	add	r7, sp, #8
	uint32_t index;

	/* Print out: Application Initialized */
	LOGGER_LOG("\r\n");
 800171e:	b672      	cpsid	i
 8001720:	4b4f      	ldr	r3, [pc, #316]	@ (8001860 <app_init+0x148>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a4f      	ldr	r2, [pc, #316]	@ (8001864 <app_init+0x14c>)
 8001726:	213f      	movs	r1, #63	@ 0x3f
 8001728:	4618      	mov	r0, r3
 800172a:	f001 fc5f 	bl	8002fec <sniprintf>
 800172e:	4603      	mov	r3, r0
 8001730:	4a4d      	ldr	r2, [pc, #308]	@ (8001868 <app_init+0x150>)
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	4b4a      	ldr	r3, [pc, #296]	@ (8001860 <app_init+0x148>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f000 fb4d 	bl	8001dd8 <logger_log_print_>
 800173e:	b662      	cpsie	i
	LOGGER_LOG("%s is running - Tick [mS] = %lu\r\n", GET_NAME(app_init), HAL_GetTick());
 8001740:	b672      	cpsid	i
 8001742:	4b47      	ldr	r3, [pc, #284]	@ (8001860 <app_init+0x148>)
 8001744:	681c      	ldr	r4, [r3, #0]
 8001746:	f7fe ffe1 	bl	800070c <HAL_GetTick>
 800174a:	4603      	mov	r3, r0
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	4b47      	ldr	r3, [pc, #284]	@ (800186c <app_init+0x154>)
 8001750:	4a47      	ldr	r2, [pc, #284]	@ (8001870 <app_init+0x158>)
 8001752:	213f      	movs	r1, #63	@ 0x3f
 8001754:	4620      	mov	r0, r4
 8001756:	f001 fc49 	bl	8002fec <sniprintf>
 800175a:	4603      	mov	r3, r0
 800175c:	4a42      	ldr	r2, [pc, #264]	@ (8001868 <app_init+0x150>)
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	4b3f      	ldr	r3, [pc, #252]	@ (8001860 <app_init+0x148>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f000 fb37 	bl	8001dd8 <logger_log_print_>
 800176a:	b662      	cpsie	i

	LOGGER_LOG(p_sys);
 800176c:	b672      	cpsid	i
 800176e:	4b3c      	ldr	r3, [pc, #240]	@ (8001860 <app_init+0x148>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a40      	ldr	r2, [pc, #256]	@ (8001874 <app_init+0x15c>)
 8001774:	6812      	ldr	r2, [r2, #0]
 8001776:	213f      	movs	r1, #63	@ 0x3f
 8001778:	4618      	mov	r0, r3
 800177a:	f001 fc37 	bl	8002fec <sniprintf>
 800177e:	4603      	mov	r3, r0
 8001780:	4a39      	ldr	r2, [pc, #228]	@ (8001868 <app_init+0x150>)
 8001782:	6013      	str	r3, [r2, #0]
 8001784:	4b36      	ldr	r3, [pc, #216]	@ (8001860 <app_init+0x148>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f000 fb25 	bl	8001dd8 <logger_log_print_>
 800178e:	b662      	cpsie	i
	LOGGER_LOG(p_app);
 8001790:	b672      	cpsid	i
 8001792:	4b33      	ldr	r3, [pc, #204]	@ (8001860 <app_init+0x148>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a38      	ldr	r2, [pc, #224]	@ (8001878 <app_init+0x160>)
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	213f      	movs	r1, #63	@ 0x3f
 800179c:	4618      	mov	r0, r3
 800179e:	f001 fc25 	bl	8002fec <sniprintf>
 80017a2:	4603      	mov	r3, r0
 80017a4:	4a30      	ldr	r2, [pc, #192]	@ (8001868 <app_init+0x150>)
 80017a6:	6013      	str	r3, [r2, #0]
 80017a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001860 <app_init+0x148>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fb13 	bl	8001dd8 <logger_log_print_>
 80017b2:	b662      	cpsie	i

	g_app_cnt = G_APP_CNT_INI;
 80017b4:	4b31      	ldr	r3, [pc, #196]	@ (800187c <app_init+0x164>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]

	/* Print out: Application execution counter */
	LOGGER_LOG(" %s = %lu\r\n", GET_NAME(g_app_cnt), g_app_cnt);
 80017ba:	b672      	cpsid	i
 80017bc:	4b28      	ldr	r3, [pc, #160]	@ (8001860 <app_init+0x148>)
 80017be:	6818      	ldr	r0, [r3, #0]
 80017c0:	4b2e      	ldr	r3, [pc, #184]	@ (800187c <app_init+0x164>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001880 <app_init+0x168>)
 80017c8:	4a2e      	ldr	r2, [pc, #184]	@ (8001884 <app_init+0x16c>)
 80017ca:	213f      	movs	r1, #63	@ 0x3f
 80017cc:	f001 fc0e 	bl	8002fec <sniprintf>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4a25      	ldr	r2, [pc, #148]	@ (8001868 <app_init+0x150>)
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	4b22      	ldr	r3, [pc, #136]	@ (8001860 <app_init+0x148>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 fafc 	bl	8001dd8 <logger_log_print_>
 80017e0:	b662      	cpsie	i

	/* Go through the task arrays */
	for (index = 0; TASK_QTY > index; index++)
 80017e2:	2300      	movs	r3, #0
 80017e4:	607b      	str	r3, [r7, #4]
 80017e6:	e01a      	b.n	800181e <app_init+0x106>
	{
		/* Run task_x_init */
		(*task_cfg_list[index].task_init)(task_cfg_list[index].parameters);
 80017e8:	4927      	ldr	r1, [pc, #156]	@ (8001888 <app_init+0x170>)
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	4613      	mov	r3, r2
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	4413      	add	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	6819      	ldr	r1, [r3, #0]
 80017f8:	4823      	ldr	r0, [pc, #140]	@ (8001888 <app_init+0x170>)
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	4613      	mov	r3, r2
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4413      	add	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4403      	add	r3, r0
 8001806:	3308      	adds	r3, #8
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	4788      	blx	r1

		/* Init variables */
		task_dta_list[index].WCET = TASK_X_WCET_INI;
 800180e:	4a1f      	ldr	r2, [pc, #124]	@ (800188c <app_init+0x174>)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2100      	movs	r1, #0
 8001814:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (index = 0; TASK_QTY > index; index++)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3301      	adds	r3, #1
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d9e1      	bls.n	80017e8 <app_init+0xd0>
	}

	cycle_counter_init();
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <app_init+0x178>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	4a19      	ldr	r2, [pc, #100]	@ (8001890 <app_init+0x178>)
 800182a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800182e:	60d3      	str	r3, [r2, #12]
 8001830:	4b18      	ldr	r3, [pc, #96]	@ (8001894 <app_init+0x17c>)
 8001832:	2200      	movs	r2, #0
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	4b17      	ldr	r3, [pc, #92]	@ (8001894 <app_init+0x17c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a16      	ldr	r2, [pc, #88]	@ (8001894 <app_init+0x17c>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6013      	str	r3, [r2, #0]

	__asm("CPSID i");	/* disable interrupts*/
 8001842:	b672      	cpsid	i
	g_app_tick_cnt = G_APP_TICK_CNT_INI;
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <app_init+0x180>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
	g_task_sensor_tick_cnt = G_APP_TICK_CNT_INI;
 800184a:	4b14      	ldr	r3, [pc, #80]	@ (800189c <app_init+0x184>)
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
	g_task_menu_tick_cnt = G_APP_TICK_CNT_INI;
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <app_init+0x188>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
    __asm("CPSIE i");	/* enable interrupts*/
 8001856:	b662      	cpsie	i
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	bd90      	pop	{r4, r7, pc}
 8001860:	08004214 	.word	0x08004214
 8001864:	08003fa0 	.word	0x08003fa0
 8001868:	20000184 	.word	0x20000184
 800186c:	08003fa4 	.word	0x08003fa4
 8001870:	08003fb0 	.word	0x08003fb0
 8001874:	2000000c 	.word	0x2000000c
 8001878:	20000010 	.word	0x20000010
 800187c:	2000012c 	.word	0x2000012c
 8001880:	08003fd4 	.word	0x08003fd4
 8001884:	08003fe0 	.word	0x08003fe0
 8001888:	080041fc 	.word	0x080041fc
 800188c:	20000138 	.word	0x20000138
 8001890:	e000edf0 	.word	0xe000edf0
 8001894:	e0001000 	.word	0xe0001000
 8001898:	20000134 	.word	0x20000134
 800189c:	200001d4 	.word	0x200001d4
 80018a0:	20000194 	.word	0x20000194

080018a4 <app_update>:

void app_update(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
	uint32_t index;
	uint32_t cycle_counter_time_us;

	/* Check if it's time to run tasks */
	if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 80018aa:	4b29      	ldr	r3, [pc, #164]	@ (8001950 <app_update+0xac>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d049      	beq.n	8001946 <app_update+0xa2>
    {
    	g_app_tick_cnt--;
 80018b2:	4b27      	ldr	r3, [pc, #156]	@ (8001950 <app_update+0xac>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	4a25      	ldr	r2, [pc, #148]	@ (8001950 <app_update+0xac>)
 80018ba:	6013      	str	r3, [r2, #0]

    	/* Update App Counter */
    	g_app_cnt++;
 80018bc:	4b25      	ldr	r3, [pc, #148]	@ (8001954 <app_update+0xb0>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	3301      	adds	r3, #1
 80018c2:	4a24      	ldr	r2, [pc, #144]	@ (8001954 <app_update+0xb0>)
 80018c4:	6013      	str	r3, [r2, #0]
    	g_app_time_us = 0;
 80018c6:	4b24      	ldr	r3, [pc, #144]	@ (8001958 <app_update+0xb4>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]

    	/* Go through the task arrays */
    	for (index = 0; TASK_QTY > index; index++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	e036      	b.n	8001940 <app_update+0x9c>
    	{
			cycle_counter_reset();
 80018d2:	4b22      	ldr	r3, [pc, #136]	@ (800195c <app_update+0xb8>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	605a      	str	r2, [r3, #4]

    		/* Run task_x_update */
			(*task_cfg_list[index].task_update)(task_cfg_list[index].parameters);
 80018d8:	4921      	ldr	r1, [pc, #132]	@ (8001960 <app_update+0xbc>)
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	440b      	add	r3, r1
 80018e6:	3304      	adds	r3, #4
 80018e8:	6819      	ldr	r1, [r3, #0]
 80018ea:	481d      	ldr	r0, [pc, #116]	@ (8001960 <app_update+0xbc>)
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	4413      	add	r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	4403      	add	r3, r0
 80018f8:	3308      	adds	r3, #8
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	4788      	blx	r1

			cycle_counter_time_us = cycle_counter_time_us();
 8001900:	4b16      	ldr	r3, [pc, #88]	@ (800195c <app_update+0xb8>)
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <app_update+0xc0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4917      	ldr	r1, [pc, #92]	@ (8001968 <app_update+0xc4>)
 800190a:	fba1 1303 	umull	r1, r3, r1, r3
 800190e:	0c9b      	lsrs	r3, r3, #18
 8001910:	fbb2 f3f3 	udiv	r3, r2, r3
 8001914:	603b      	str	r3, [r7, #0]

			/* Update variables */
	    	g_app_time_us += cycle_counter_time_us;
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <app_update+0xb4>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	4413      	add	r3, r2
 800191e:	4a0e      	ldr	r2, [pc, #56]	@ (8001958 <app_update+0xb4>)
 8001920:	6013      	str	r3, [r2, #0]

			if (task_dta_list[index].WCET < cycle_counter_time_us)
 8001922:	4a12      	ldr	r2, [pc, #72]	@ (800196c <app_update+0xc8>)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d904      	bls.n	800193a <app_update+0x96>
			{
				task_dta_list[index].WCET = cycle_counter_time_us;
 8001930:	490e      	ldr	r1, [pc, #56]	@ (800196c <app_update+0xc8>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	for (index = 0; TASK_QTY > index; index++)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3301      	adds	r3, #1
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d9c5      	bls.n	80018d2 <app_update+0x2e>
			}
	    }
    }
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000134 	.word	0x20000134
 8001954:	2000012c 	.word	0x2000012c
 8001958:	20000130 	.word	0x20000130
 800195c:	e0001000 	.word	0xe0001000
 8001960:	080041fc 	.word	0x080041fc
 8001964:	20000000 	.word	0x20000000
 8001968:	431bde83 	.word	0x431bde83
 800196c:	20000138 	.word	0x20000138

08001970 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
	g_app_tick_cnt++;
 8001974:	4b09      	ldr	r3, [pc, #36]	@ (800199c <HAL_SYSTICK_Callback+0x2c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	4a08      	ldr	r2, [pc, #32]	@ (800199c <HAL_SYSTICK_Callback+0x2c>)
 800197c:	6013      	str	r3, [r2, #0]

	g_task_sensor_tick_cnt++;
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <HAL_SYSTICK_Callback+0x30>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	3301      	adds	r3, #1
 8001984:	4a06      	ldr	r2, [pc, #24]	@ (80019a0 <HAL_SYSTICK_Callback+0x30>)
 8001986:	6013      	str	r3, [r2, #0]
	g_task_menu_tick_cnt++;
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <HAL_SYSTICK_Callback+0x34>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	3301      	adds	r3, #1
 800198e:	4a05      	ldr	r2, [pc, #20]	@ (80019a4 <HAL_SYSTICK_Callback+0x34>)
 8001990:	6013      	str	r3, [r2, #0]
}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000134 	.word	0x20000134
 80019a0:	200001d4 	.word	0x200001d4
 80019a4:	20000194 	.word	0x20000194

080019a8 <displayInit>:

void display_delay_us(uint32_t delay_us);

//=====[Implementations of public functions]===================================
void displayInit( displayConnection_t connection )
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	71fb      	strb	r3, [r7, #7]
    display.connection = connection;
 80019b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001a70 <displayInit+0xc8>)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	7013      	strb	r3, [r2, #0]

    initial8BitCommunicationIsCompleted = false;
 80019b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001a74 <displayInit+0xcc>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	701a      	strb	r2, [r3, #0]

    HAL_Delay(50);
 80019be:	2032      	movs	r0, #50	@ 0x32
 80019c0:	f7fe feae 	bl	8000720 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019c4:	2130      	movs	r1, #48	@ 0x30
 80019c6:	2000      	movs	r0, #0
 80019c8:	f000 f8b6 	bl	8001b38 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(5);
 80019cc:	2005      	movs	r0, #5
 80019ce:	f7fe fea7 	bl	8000720 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019d2:	2130      	movs	r1, #48	@ 0x30
 80019d4:	2000      	movs	r0, #0
 80019d6:	f000 f8af 	bl	8001b38 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 80019da:	2001      	movs	r0, #1
 80019dc:	f7fe fea0 	bl	8000720 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019e0:	2130      	movs	r1, #48	@ 0x30
 80019e2:	2000      	movs	r0, #0
 80019e4:	f000 f8a8 	bl	8001b38 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 80019e8:	2001      	movs	r0, #1
 80019ea:	f7fe fe99 	bl	8000720 <HAL_Delay>

    switch( display.connection ) {
 80019ee:	4b20      	ldr	r3, [pc, #128]	@ (8001a70 <displayInit+0xc8>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d009      	beq.n	8001a0a <displayInit+0x62>
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d119      	bne.n	8001a2e <displayInit+0x86>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80019fa:	2138      	movs	r1, #56	@ 0x38
 80019fc:	2000      	movs	r0, #0
 80019fe:	f000 f89b 	bl	8001b38 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_8BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 8001a02:	2001      	movs	r0, #1
 8001a04:	f7fe fe8c 	bl	8000720 <HAL_Delay>
        break;
 8001a08:	e011      	b.n	8001a2e <displayInit+0x86>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a0a:	2120      	movs	r1, #32
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f000 f893 	bl	8001b38 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS );
            HAL_Delay(1);
 8001a12:	2001      	movs	r0, #1
 8001a14:	f7fe fe84 	bl	8000720 <HAL_Delay>

            initial8BitCommunicationIsCompleted = true;
 8001a18:	4b16      	ldr	r3, [pc, #88]	@ (8001a74 <displayInit+0xcc>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	701a      	strb	r2, [r3, #0]

            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a1e:	2128      	movs	r1, #40	@ 0x28
 8001a20:	2000      	movs	r0, #0
 8001a22:	f000 f889 	bl	8001b38 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 8001a26:	2001      	movs	r0, #1
 8001a28:	f7fe fe7a 	bl	8000720 <HAL_Delay>
        break;
 8001a2c:	bf00      	nop
    }

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a2e:	2108      	movs	r1, #8
 8001a30:	2000      	movs	r0, #0
 8001a32:	f000 f881 	bl	8001b38 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 8001a36:	2001      	movs	r0, #1
 8001a38:	f7fe fe72 	bl	8000720 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f000 f87a 	bl	8001b38 <displayCodeWrite>
                      DISPLAY_IR_CLEAR_DISPLAY );
    HAL_Delay(1);
 8001a44:	2001      	movs	r0, #1
 8001a46:	f7fe fe6b 	bl	8000720 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a4a:	2106      	movs	r1, #6
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f000 f873 	bl	8001b38 <displayCodeWrite>
                      DISPLAY_IR_ENTRY_MODE_SET |
                      DISPLAY_IR_ENTRY_MODE_SET_INCREMENT |
                      DISPLAY_IR_ENTRY_MODE_SET_NO_SHIFT );
    HAL_Delay(1);
 8001a52:	2001      	movs	r0, #1
 8001a54:	f7fe fe64 	bl	8000720 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001a58:	210c      	movs	r1, #12
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	f000 f86c 	bl	8001b38 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_ON |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 8001a60:	2001      	movs	r0, #1
 8001a62:	f7fe fe5d 	bl	8000720 <HAL_Delay>
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000140 	.word	0x20000140
 8001a74:	20000141 	.word	0x20000141

08001a78 <displayCharPositionWrite>:

void displayCharPositionWrite( uint8_t charPositionX, uint8_t charPositionY )
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	460a      	mov	r2, r1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	4613      	mov	r3, r2
 8001a86:	71bb      	strb	r3, [r7, #6]
    switch( charPositionY ) {
 8001a88:	79bb      	ldrb	r3, [r7, #6]
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	d83a      	bhi.n	8001b04 <displayCharPositionWrite+0x8c>
 8001a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a94 <displayCharPositionWrite+0x1c>)
 8001a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a94:	08001aa5 	.word	0x08001aa5
 8001a98:	08001ab7 	.word	0x08001ab7
 8001a9c:	08001ad1 	.word	0x08001ad1
 8001aa0:	08001aeb 	.word	0x08001aeb
        case 0:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001aa4:	79fb      	ldrb	r3, [r7, #7]
 8001aa6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	4619      	mov	r1, r3
 8001aae:	2000      	movs	r0, #0
 8001ab0:	f000 f842 	bl	8001b38 <displayCodeWrite>
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE1_FIRST_CHARACTER_ADDRESS +
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001ab4:	e026      	b.n	8001b04 <displayCharPositionWrite+0x8c>

        case 1:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE2_FIRST_CHARACTER_ADDRESS +
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	3340      	adds	r3, #64	@ 0x40
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001abe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ac2:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f000 f835 	bl	8001b38 <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001ace:	e019      	b.n	8001b04 <displayCharPositionWrite+0x8c>

        case 2:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE3_FIRST_CHARACTER_ADDRESS +
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	3314      	adds	r3, #20
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001ad8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001adc:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	f000 f828 	bl	8001b38 <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001ae8:	e00c      	b.n	8001b04 <displayCharPositionWrite+0x8c>

        case 3:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE4_FIRST_CHARACTER_ADDRESS +
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	3354      	adds	r3, #84	@ 0x54
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001af2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001af6:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	4619      	mov	r1, r3
 8001afc:	2000      	movs	r0, #0
 8001afe:	f000 f81b 	bl	8001b38 <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8001b02:	bf00      	nop
    }
}
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <displayStringWrite>:

void displayStringWrite( const char * str )
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001b14:	e007      	b.n	8001b26 <displayStringWrite+0x1a>
    	displayCodeWrite(DISPLAY_RS_DATA, *str++);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	1c5a      	adds	r2, r3, #1
 8001b1a:	607a      	str	r2, [r7, #4]
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	4619      	mov	r1, r3
 8001b20:	2001      	movs	r0, #1
 8001b22:	f000 f809 	bl	8001b38 <displayCodeWrite>
    while (*str) {
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f3      	bne.n	8001b16 <displayStringWrite+0xa>
    }
}
 8001b2e:	bf00      	nop
 8001b30:	bf00      	nop
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <displayCodeWrite>:

//=====[Implementations of private functions]==================================
static void displayCodeWrite( bool type, uint8_t dataBus )
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	460a      	mov	r2, r1
 8001b42:	71fb      	strb	r3, [r7, #7]
 8001b44:	4613      	mov	r3, r2
 8001b46:	71bb      	strb	r3, [r7, #6]
	if ( type == DISPLAY_RS_INSTRUCTION )
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	f083 0301 	eor.w	r3, r3, #1
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d004      	beq.n	8001b5e <displayCodeWrite+0x26>
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_INSTRUCTION );
 8001b54:	2100      	movs	r1, #0
 8001b56:	2004      	movs	r0, #4
 8001b58:	f000 f812 	bl	8001b80 <displayPinWrite>
 8001b5c:	e003      	b.n	8001b66 <displayCodeWrite+0x2e>
	else
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_DATA );
 8001b5e:	2101      	movs	r1, #1
 8001b60:	2004      	movs	r0, #4
 8001b62:	f000 f80d 	bl	8001b80 <displayPinWrite>
	displayPinWrite( DISPLAY_PIN_RW, DISPLAY_RW_WRITE );
 8001b66:	2100      	movs	r1, #0
 8001b68:	2005      	movs	r0, #5
 8001b6a:	f000 f809 	bl	8001b80 <displayPinWrite>
	displayDataBusWrite( dataBus );
 8001b6e:	79bb      	ldrb	r3, [r7, #6]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 f873 	bl	8001c5c <displayDataBusWrite>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <displayPinWrite>:

static void displayPinWrite( uint8_t pinName, int value )
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	6039      	str	r1, [r7, #0]
 8001b8a:	71fb      	strb	r3, [r7, #7]
    switch( display.connection ) {
 8001b8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001c4c <displayPinWrite+0xcc>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <displayPinWrite+0x1c>
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d154      	bne.n	8001c42 <displayPinWrite+0xc2>
                case DISPLAY_PIN_D7: displayD7 = value;   break;
                case DISPLAY_PIN_RS: displayRs = value;   break;
                case DISPLAY_PIN_EN: displayEn = value;   break;
                case DISPLAY_PIN_RW: break;
                */
                default: break;
 8001b98:	bf00      	nop
            }
            break;
 8001b9a:	e052      	b.n	8001c42 <displayPinWrite+0xc2>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            switch( pinName ) {
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	3b04      	subs	r3, #4
 8001ba0:	2b0a      	cmp	r3, #10
 8001ba2:	d84c      	bhi.n	8001c3e <displayPinWrite+0xbe>
 8001ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8001bac <displayPinWrite+0x2c>)
 8001ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001baa:	bf00      	nop
 8001bac:	08001c1d 	.word	0x08001c1d
 8001bb0:	08001c3f 	.word	0x08001c3f
 8001bb4:	08001c2f 	.word	0x08001c2f
 8001bb8:	08001c3f 	.word	0x08001c3f
 8001bbc:	08001c3f 	.word	0x08001c3f
 8001bc0:	08001c3f 	.word	0x08001c3f
 8001bc4:	08001c3f 	.word	0x08001c3f
 8001bc8:	08001bd9 	.word	0x08001bd9
 8001bcc:	08001be9 	.word	0x08001be9
 8001bd0:	08001bf9 	.word	0x08001bf9
 8001bd4:	08001c0b 	.word	0x08001c0b
            	case DISPLAY_PIN_D4: HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, value);   break;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	461a      	mov	r2, r3
 8001bde:	2120      	movs	r1, #32
 8001be0:	481b      	ldr	r0, [pc, #108]	@ (8001c50 <displayPinWrite+0xd0>)
 8001be2:	f7ff f870 	bl	8000cc6 <HAL_GPIO_WritePin>
 8001be6:	e02b      	b.n	8001c40 <displayPinWrite+0xc0>
				case DISPLAY_PIN_D5: HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, value);   break;
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	461a      	mov	r2, r3
 8001bee:	2110      	movs	r1, #16
 8001bf0:	4817      	ldr	r0, [pc, #92]	@ (8001c50 <displayPinWrite+0xd0>)
 8001bf2:	f7ff f868 	bl	8000cc6 <HAL_GPIO_WritePin>
 8001bf6:	e023      	b.n	8001c40 <displayPinWrite+0xc0>
				case DISPLAY_PIN_D6: HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, value);   break;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c02:	4813      	ldr	r0, [pc, #76]	@ (8001c50 <displayPinWrite+0xd0>)
 8001c04:	f7ff f85f 	bl	8000cc6 <HAL_GPIO_WritePin>
 8001c08:	e01a      	b.n	8001c40 <displayPinWrite+0xc0>
				case DISPLAY_PIN_D7: HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, value);   break;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	461a      	mov	r2, r3
 8001c10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c14:	480f      	ldr	r0, [pc, #60]	@ (8001c54 <displayPinWrite+0xd4>)
 8001c16:	f7ff f856 	bl	8000cc6 <HAL_GPIO_WritePin>
 8001c1a:	e011      	b.n	8001c40 <displayPinWrite+0xc0>
				case DISPLAY_PIN_RS: HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, value);   break;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	461a      	mov	r2, r3
 8001c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c26:	480b      	ldr	r0, [pc, #44]	@ (8001c54 <displayPinWrite+0xd4>)
 8001c28:	f7ff f84d 	bl	8000cc6 <HAL_GPIO_WritePin>
 8001c2c:	e008      	b.n	8001c40 <displayPinWrite+0xc0>
				case DISPLAY_PIN_EN: HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, value);   break;
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	461a      	mov	r2, r3
 8001c34:	2180      	movs	r1, #128	@ 0x80
 8001c36:	4808      	ldr	r0, [pc, #32]	@ (8001c58 <displayPinWrite+0xd8>)
 8001c38:	f7ff f845 	bl	8000cc6 <HAL_GPIO_WritePin>
 8001c3c:	e000      	b.n	8001c40 <displayPinWrite+0xc0>
                case DISPLAY_PIN_RW: break;
                default: break;
 8001c3e:	bf00      	nop
            }
            break;
 8001c40:	bf00      	nop
    }
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000140 	.word	0x20000140
 8001c50:	40010c00 	.word	0x40010c00
 8001c54:	40010800 	.word	0x40010800
 8001c58:	40011000 	.word	0x40011000

08001c5c <displayDataBusWrite>:

static void displayDataBusWrite( uint8_t dataBus )
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	71fb      	strb	r3, [r7, #7]
    displayPinWrite( DISPLAY_PIN_EN, OFF );
 8001c66:	2100      	movs	r1, #0
 8001c68:	2006      	movs	r0, #6
 8001c6a:	f7ff ff89 	bl	8001b80 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b10000000 );
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c74:	4619      	mov	r1, r3
 8001c76:	200e      	movs	r0, #14
 8001c78:	f7ff ff82 	bl	8001b80 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b01000000 );
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c82:	4619      	mov	r1, r3
 8001c84:	200d      	movs	r0, #13
 8001c86:	f7ff ff7b 	bl	8001b80 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00100000 );
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	f003 0320 	and.w	r3, r3, #32
 8001c90:	4619      	mov	r1, r3
 8001c92:	200c      	movs	r0, #12
 8001c94:	f7ff ff74 	bl	8001b80 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00010000 );
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	f003 0310 	and.w	r3, r3, #16
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	200b      	movs	r0, #11
 8001ca2:	f7ff ff6d 	bl	8001b80 <displayPinWrite>
    switch( display.connection ) {
 8001ca6:	4b32      	ldr	r3, [pc, #200]	@ (8001d70 <displayDataBusWrite+0x114>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d01e      	beq.n	8001cec <displayDataBusWrite+0x90>
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d14b      	bne.n	8001d4a <displayDataBusWrite+0xee>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayPinWrite( DISPLAY_PIN_D3, dataBus & 0b00001000 );
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	4619      	mov	r1, r3
 8001cba:	200a      	movs	r0, #10
 8001cbc:	f7ff ff60 	bl	8001b80 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D2, dataBus & 0b00000100 );
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	f003 0304 	and.w	r3, r3, #4
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	2009      	movs	r0, #9
 8001cca:	f7ff ff59 	bl	8001b80 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D1, dataBus & 0b00000010 );
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	2008      	movs	r0, #8
 8001cd8:	f7ff ff52 	bl	8001b80 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D0, dataBus & 0b00000001 );
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	2007      	movs	r0, #7
 8001ce6:	f7ff ff4b 	bl	8001b80 <displayPinWrite>
        break;
 8001cea:	e02e      	b.n	8001d4a <displayDataBusWrite+0xee>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            if ( initial8BitCommunicationIsCompleted == true) {
 8001cec:	4b21      	ldr	r3, [pc, #132]	@ (8001d74 <displayDataBusWrite+0x118>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d029      	beq.n	8001d48 <displayDataBusWrite+0xec>
                displayPinWrite( DISPLAY_PIN_EN, ON );
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	2006      	movs	r0, #6
 8001cf8:	f7ff ff42 	bl	8001b80 <displayPinWrite>
                //HAL_Delay(1);
                display_delay_us(DISPLAY_DEL_01US);
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	f000 f83b 	bl	8001d78 <display_delay_us>

                displayPinWrite( DISPLAY_PIN_EN, OFF );
 8001d02:	2100      	movs	r1, #0
 8001d04:	2006      	movs	r0, #6
 8001d06:	f7ff ff3b 	bl	8001b80 <displayPinWrite>
                //HAL_Delay(1);
                display_delay_us(DISPLAY_DEL_37US);
 8001d0a:	2025      	movs	r0, #37	@ 0x25
 8001d0c:	f000 f834 	bl	8001d78 <display_delay_us>

                displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b00001000 );
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	4619      	mov	r1, r3
 8001d18:	200e      	movs	r0, #14
 8001d1a:	f7ff ff31 	bl	8001b80 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b00000100 );
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	4619      	mov	r1, r3
 8001d26:	200d      	movs	r0, #13
 8001d28:	f7ff ff2a 	bl	8001b80 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00000010 );
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	4619      	mov	r1, r3
 8001d34:	200c      	movs	r0, #12
 8001d36:	f7ff ff23 	bl	8001b80 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00000001 );
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	4619      	mov	r1, r3
 8001d42:	200b      	movs	r0, #11
 8001d44:	f7ff ff1c 	bl	8001b80 <displayPinWrite>
            }
        break;
 8001d48:	bf00      	nop

    }
    displayPinWrite( DISPLAY_PIN_EN, ON );
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	2006      	movs	r0, #6
 8001d4e:	f7ff ff17 	bl	8001b80 <displayPinWrite>
    //HAL_Delay(1);
    display_delay_us(DISPLAY_DEL_01US);
 8001d52:	2001      	movs	r0, #1
 8001d54:	f000 f810 	bl	8001d78 <display_delay_us>

    displayPinWrite( DISPLAY_PIN_EN, OFF );
 8001d58:	2100      	movs	r1, #0
 8001d5a:	2006      	movs	r0, #6
 8001d5c:	f7ff ff10 	bl	8001b80 <displayPinWrite>
    //HAL_Delay(1);
    display_delay_us(DISPLAY_DEL_37US);
 8001d60:	2025      	movs	r0, #37	@ 0x25
 8001d62:	f000 f809 	bl	8001d78 <display_delay_us>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000140 	.word	0x20000140
 8001d74:	20000141 	.word	0x20000141

08001d78 <display_delay_us>:

void display_delay_us(uint32_t delay_us)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	uint32_t now = cycle_counter_time_us();
 8001d80:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <display_delay_us+0x54>)
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	4b12      	ldr	r3, [pc, #72]	@ (8001dd0 <display_delay_us+0x58>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4912      	ldr	r1, [pc, #72]	@ (8001dd4 <display_delay_us+0x5c>)
 8001d8a:	fba1 1303 	umull	r1, r3, r1, r3
 8001d8e:	0c9b      	lsrs	r3, r3, #18
 8001d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d94:	60fb      	str	r3, [r7, #12]
	uint32_t then = delay_us + now;
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	60bb      	str	r3, [r7, #8]

	while (now < then)
 8001d9e:	e00a      	b.n	8001db6 <display_delay_us+0x3e>
		now = cycle_counter_time_us();
 8001da0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dcc <display_delay_us+0x54>)
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd0 <display_delay_us+0x58>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	490a      	ldr	r1, [pc, #40]	@ (8001dd4 <display_delay_us+0x5c>)
 8001daa:	fba1 1303 	umull	r1, r3, r1, r3
 8001dae:	0c9b      	lsrs	r3, r3, #18
 8001db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db4:	60fb      	str	r3, [r7, #12]
	while (now < then)
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d3f0      	bcc.n	8001da0 <display_delay_us+0x28>
}
 8001dbe:	bf00      	nop
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e0001000 	.word	0xe0001000
 8001dd0:	20000000 	.word	0x20000000
 8001dd4:	431bde83 	.word	0x431bde83

08001dd8 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
	printf(msg);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f001 f8f1 	bl	8002fc8 <iprintf>
	fflush(stdout);
 8001de6:	4b05      	ldr	r3, [pc, #20]	@ (8001dfc <logger_log_print_+0x24>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f001 f815 	bl	8002e1c <fflush>
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000070 	.word	0x20000070

08001e00 <actualizarFechaHora>:
// Contador de ticks para simular paso del tiempo (1 tick = ~50ms por DEL_MEN_XX_MAX)
static uint16_t reloj_tick_cnt = 0;
#define TICKS_POR_MINUTO 120 // 120 x 50ms = 6000ms = 60 s

/********************** external functions definition ************************/
void actualizarFechaHora(void){
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

	minuto++;
 8001e04:	4b22      	ldr	r3, [pc, #136]	@ (8001e90 <actualizarFechaHora+0x90>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	4b20      	ldr	r3, [pc, #128]	@ (8001e90 <actualizarFechaHora+0x90>)
 8001e0e:	701a      	strb	r2, [r3, #0]
	if (minuto >= 60) {
 8001e10:	4b1f      	ldr	r3, [pc, #124]	@ (8001e90 <actualizarFechaHora+0x90>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b3b      	cmp	r3, #59	@ 0x3b
 8001e16:	d936      	bls.n	8001e86 <actualizarFechaHora+0x86>
		minuto = 0;
 8001e18:	4b1d      	ldr	r3, [pc, #116]	@ (8001e90 <actualizarFechaHora+0x90>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	701a      	strb	r2, [r3, #0]
		hora++;
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <actualizarFechaHora+0x94>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	3301      	adds	r3, #1
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <actualizarFechaHora+0x94>)
 8001e28:	701a      	strb	r2, [r3, #0]
		if (hora >= 24) {
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e94 <actualizarFechaHora+0x94>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b17      	cmp	r3, #23
 8001e30:	d929      	bls.n	8001e86 <actualizarFechaHora+0x86>
			hora = 0;
 8001e32:	4b18      	ldr	r3, [pc, #96]	@ (8001e94 <actualizarFechaHora+0x94>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]
			dia++;
 8001e38:	4b17      	ldr	r3, [pc, #92]	@ (8001e98 <actualizarFechaHora+0x98>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	b2da      	uxtb	r2, r3
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <actualizarFechaHora+0x98>)
 8001e42:	701a      	strb	r2, [r3, #0]
			if (dia > 30) { // meses fijos de 30 das
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <actualizarFechaHora+0x98>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b1e      	cmp	r3, #30
 8001e4a:	d91c      	bls.n	8001e86 <actualizarFechaHora+0x86>
				dia = 1;
 8001e4c:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <actualizarFechaHora+0x98>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	701a      	strb	r2, [r3, #0]
				mes++;
 8001e52:	4b12      	ldr	r3, [pc, #72]	@ (8001e9c <actualizarFechaHora+0x9c>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	3301      	adds	r3, #1
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <actualizarFechaHora+0x9c>)
 8001e5c:	701a      	strb	r2, [r3, #0]
				if (mes > 12) {
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <actualizarFechaHora+0x9c>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	d90f      	bls.n	8001e86 <actualizarFechaHora+0x86>
					mes = 1;
 8001e66:	4b0d      	ldr	r3, [pc, #52]	@ (8001e9c <actualizarFechaHora+0x9c>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	701a      	strb	r2, [r3, #0]
					anio++;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea0 <actualizarFechaHora+0xa0>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	3301      	adds	r3, #1
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea0 <actualizarFechaHora+0xa0>)
 8001e76:	701a      	strb	r2, [r3, #0]
					if (anio > 99) {
 8001e78:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <actualizarFechaHora+0xa0>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2b63      	cmp	r3, #99	@ 0x63
 8001e7e:	d902      	bls.n	8001e86 <actualizarFechaHora+0x86>
						anio = 0;
 8001e80:	4b07      	ldr	r3, [pc, #28]	@ (8001ea0 <actualizarFechaHora+0xa0>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	20000020 	.word	0x20000020
 8001e94:	2000001f 	.word	0x2000001f
 8001e98:	2000001c 	.word	0x2000001c
 8001e9c:	2000001d 	.word	0x2000001d
 8001ea0:	2000001e 	.word	0x2000001e

08001ea4 <task_menu_init>:


void task_menu_init(void *parameters){
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af02      	add	r7, sp, #8
 8001eaa:	6078      	str	r0, [r7, #4]
	task_menu_st_t	state;
	task_menu_ev_t	event;
	bool b_event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_menu_init), p_task_menu);
 8001eac:	b672      	cpsid	i
 8001eae:	4b52      	ldr	r3, [pc, #328]	@ (8001ff8 <task_menu_init+0x154>)
 8001eb0:	6818      	ldr	r0, [r3, #0]
 8001eb2:	4b52      	ldr	r3, [pc, #328]	@ (8001ffc <task_menu_init+0x158>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	4b51      	ldr	r3, [pc, #324]	@ (8002000 <task_menu_init+0x15c>)
 8001eba:	4a52      	ldr	r2, [pc, #328]	@ (8002004 <task_menu_init+0x160>)
 8001ebc:	213f      	movs	r1, #63	@ 0x3f
 8001ebe:	f001 f895 	bl	8002fec <sniprintf>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	4a50      	ldr	r2, [pc, #320]	@ (8002008 <task_menu_init+0x164>)
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff8 <task_menu_init+0x154>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff83 	bl	8001dd8 <logger_log_print_>
 8001ed2:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_menu), p_task_menu_);
 8001ed4:	b672      	cpsid	i
 8001ed6:	4b48      	ldr	r3, [pc, #288]	@ (8001ff8 <task_menu_init+0x154>)
 8001ed8:	6818      	ldr	r0, [r3, #0]
 8001eda:	4b4c      	ldr	r3, [pc, #304]	@ (800200c <task_menu_init+0x168>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	4b4b      	ldr	r3, [pc, #300]	@ (8002010 <task_menu_init+0x16c>)
 8001ee2:	4a4c      	ldr	r2, [pc, #304]	@ (8002014 <task_menu_init+0x170>)
 8001ee4:	213f      	movs	r1, #63	@ 0x3f
 8001ee6:	f001 f881 	bl	8002fec <sniprintf>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4a46      	ldr	r2, [pc, #280]	@ (8002008 <task_menu_init+0x164>)
 8001eee:	6013      	str	r3, [r2, #0]
 8001ef0:	4b41      	ldr	r3, [pc, #260]	@ (8001ff8 <task_menu_init+0x154>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff6f 	bl	8001dd8 <logger_log_print_>
 8001efa:	b662      	cpsie	i

	g_task_menu_cnt = G_TASK_MEN_CNT_INI;
 8001efc:	4b46      	ldr	r3, [pc, #280]	@ (8002018 <task_menu_init+0x174>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_menu_cnt), g_task_menu_cnt);
 8001f02:	b672      	cpsid	i
 8001f04:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff8 <task_menu_init+0x154>)
 8001f06:	6818      	ldr	r0, [r3, #0]
 8001f08:	4b43      	ldr	r3, [pc, #268]	@ (8002018 <task_menu_init+0x174>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	4b43      	ldr	r3, [pc, #268]	@ (800201c <task_menu_init+0x178>)
 8001f10:	4a43      	ldr	r2, [pc, #268]	@ (8002020 <task_menu_init+0x17c>)
 8001f12:	213f      	movs	r1, #63	@ 0x3f
 8001f14:	f001 f86a 	bl	8002fec <sniprintf>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	4a3b      	ldr	r2, [pc, #236]	@ (8002008 <task_menu_init+0x164>)
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	4b36      	ldr	r3, [pc, #216]	@ (8001ff8 <task_menu_init+0x154>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff ff58 	bl	8001dd8 <logger_log_print_>
 8001f28:	b662      	cpsie	i

	init_queue_event_task_menu();
 8001f2a:	f000 f991 	bl	8002250 <init_queue_event_task_menu>

	/* Update Task Actuator Configuration & Data Pointer */
	p_task_menu_dta = &task_menu_dta;
 8001f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002024 <task_menu_init+0x180>)
 8001f30:	60fb      	str	r3, [r7, #12]

	/* Print out: Task execution FSM */
	state = p_task_menu_dta->state;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	791b      	ldrb	r3, [r3, #4]
 8001f36:	72fb      	strb	r3, [r7, #11]
	LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 8001f38:	b672      	cpsid	i
 8001f3a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff8 <task_menu_init+0x154>)
 8001f3c:	6818      	ldr	r0, [r3, #0]
 8001f3e:	7afb      	ldrb	r3, [r7, #11]
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	4b39      	ldr	r3, [pc, #228]	@ (8002028 <task_menu_init+0x184>)
 8001f44:	4a39      	ldr	r2, [pc, #228]	@ (800202c <task_menu_init+0x188>)
 8001f46:	213f      	movs	r1, #63	@ 0x3f
 8001f48:	f001 f850 	bl	8002fec <sniprintf>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	4a2e      	ldr	r2, [pc, #184]	@ (8002008 <task_menu_init+0x164>)
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	4b29      	ldr	r3, [pc, #164]	@ (8001ff8 <task_menu_init+0x154>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff ff3e 	bl	8001dd8 <logger_log_print_>
 8001f5c:	b662      	cpsie	i

	event = p_task_menu_dta->event;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	795b      	ldrb	r3, [r3, #5]
 8001f62:	72bb      	strb	r3, [r7, #10]
	LOGGER_LOG("   %s = %lu", GET_NAME(event), (uint32_t)event);
 8001f64:	b672      	cpsid	i
 8001f66:	4b24      	ldr	r3, [pc, #144]	@ (8001ff8 <task_menu_init+0x154>)
 8001f68:	6818      	ldr	r0, [r3, #0]
 8001f6a:	7abb      	ldrb	r3, [r7, #10]
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	4b30      	ldr	r3, [pc, #192]	@ (8002030 <task_menu_init+0x18c>)
 8001f70:	4a2e      	ldr	r2, [pc, #184]	@ (800202c <task_menu_init+0x188>)
 8001f72:	213f      	movs	r1, #63	@ 0x3f
 8001f74:	f001 f83a 	bl	8002fec <sniprintf>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	4a23      	ldr	r2, [pc, #140]	@ (8002008 <task_menu_init+0x164>)
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff8 <task_menu_init+0x154>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff ff28 	bl	8001dd8 <logger_log_print_>
 8001f88:	b662      	cpsie	i

	b_event = p_task_menu_dta->flag;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	799b      	ldrb	r3, [r3, #6]
 8001f8e:	727b      	strb	r3, [r7, #9]
	LOGGER_LOG("   %s = %s\r\n", GET_NAME(b_event), (b_event ? "true" : "false"));
 8001f90:	b672      	cpsid	i
 8001f92:	4b19      	ldr	r3, [pc, #100]	@ (8001ff8 <task_menu_init+0x154>)
 8001f94:	6818      	ldr	r0, [r3, #0]
 8001f96:	7a7b      	ldrb	r3, [r7, #9]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <task_menu_init+0xfc>
 8001f9c:	4b25      	ldr	r3, [pc, #148]	@ (8002034 <task_menu_init+0x190>)
 8001f9e:	e000      	b.n	8001fa2 <task_menu_init+0xfe>
 8001fa0:	4b25      	ldr	r3, [pc, #148]	@ (8002038 <task_menu_init+0x194>)
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	4b25      	ldr	r3, [pc, #148]	@ (800203c <task_menu_init+0x198>)
 8001fa6:	4a26      	ldr	r2, [pc, #152]	@ (8002040 <task_menu_init+0x19c>)
 8001fa8:	213f      	movs	r1, #63	@ 0x3f
 8001faa:	f001 f81f 	bl	8002fec <sniprintf>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	4a15      	ldr	r2, [pc, #84]	@ (8002008 <task_menu_init+0x164>)
 8001fb2:	6013      	str	r3, [r2, #0]
 8001fb4:	4b10      	ldr	r3, [pc, #64]	@ (8001ff8 <task_menu_init+0x154>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff ff0d 	bl	8001dd8 <logger_log_print_>
 8001fbe:	b662      	cpsie	i

	cycle_counter_init();
 8001fc0:	4b20      	ldr	r3, [pc, #128]	@ (8002044 <task_menu_init+0x1a0>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	4a1f      	ldr	r2, [pc, #124]	@ (8002044 <task_menu_init+0x1a0>)
 8001fc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fca:	60d3      	str	r3, [r2, #12]
 8001fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8002048 <task_menu_init+0x1a4>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <task_menu_init+0x1a4>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002048 <task_menu_init+0x1a4>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6013      	str	r3, [r2, #0]
	cycle_counter_reset();
 8001fde:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <task_menu_init+0x1a4>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	605a      	str	r2, [r3, #4]

	displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f7ff fcdf 	bl	80019a8 <displayInit>

	g_task_menu_tick_cnt = G_TASK_MEN_TICK_CNT_INI;
 8001fea:	4b18      	ldr	r3, [pc, #96]	@ (800204c <task_menu_init+0x1a8>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	08004214 	.word	0x08004214
 8001ffc:	20000014 	.word	0x20000014
 8002000:	08004030 	.word	0x08004030
 8002004:	08004040 	.word	0x08004040
 8002008:	20000184 	.word	0x20000184
 800200c:	20000018 	.word	0x20000018
 8002010:	08004058 	.word	0x08004058
 8002014:	08004064 	.word	0x08004064
 8002018:	20000190 	.word	0x20000190
 800201c:	08004074 	.word	0x08004074
 8002020:	08004084 	.word	0x08004084
 8002024:	20000188 	.word	0x20000188
 8002028:	08004094 	.word	0x08004094
 800202c:	0800409c 	.word	0x0800409c
 8002030:	080040a8 	.word	0x080040a8
 8002034:	080040b0 	.word	0x080040b0
 8002038:	080040b8 	.word	0x080040b8
 800203c:	080040c0 	.word	0x080040c0
 8002040:	080040c8 	.word	0x080040c8
 8002044:	e000edf0 	.word	0xe000edf0
 8002048:	e0001000 	.word	0xe0001000
 800204c:	20000194 	.word	0x20000194

08002050 <task_menu_update>:

void task_menu_update(void *parameters){
 8002050:	b580      	push	{r7, lr}
 8002052:	b08c      	sub	sp, #48	@ 0x30
 8002054:	af02      	add	r7, sp, #8
 8002056:	6078      	str	r0, [r7, #4]

	task_menu_dta_t *p_task_menu_dta;
	bool b_time_update_required = false;
 8002058:	2300      	movs	r3, #0
 800205a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Update Task Menu Counter */
	g_task_menu_cnt++;
 800205e:	4b70      	ldr	r3, [pc, #448]	@ (8002220 <task_menu_update+0x1d0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	3301      	adds	r3, #1
 8002064:	4a6e      	ldr	r2, [pc, #440]	@ (8002220 <task_menu_update+0x1d0>)
 8002066:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_menu_tick) */
	__asm("CPSID i");	/* disable interrupts*/
 8002068:	b672      	cpsid	i
	if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt)
 800206a:	4b6e      	ldr	r3, [pc, #440]	@ (8002224 <task_menu_update+0x1d4>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <task_menu_update+0x32>
	{
		g_task_menu_tick_cnt--;
 8002072:	4b6c      	ldr	r3, [pc, #432]	@ (8002224 <task_menu_update+0x1d4>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	3b01      	subs	r3, #1
 8002078:	4a6a      	ldr	r2, [pc, #424]	@ (8002224 <task_menu_update+0x1d4>)
 800207a:	6013      	str	r3, [r2, #0]
		b_time_update_required = true;
 800207c:	2301      	movs	r3, #1
 800207e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	__asm("CPSIE i");	/* enable interrupts*/
 8002082:	b662      	cpsie	i

	while (b_time_update_required){
 8002084:	e0c2      	b.n	800220c <task_menu_update+0x1bc>

		/* Protect shared resource (g_task_menu_tick) */
		__asm("CPSID i");	/* disable interrupts*/
 8002086:	b672      	cpsid	i
		if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt){
 8002088:	4b66      	ldr	r3, [pc, #408]	@ (8002224 <task_menu_update+0x1d4>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <task_menu_update+0x52>
			g_task_menu_tick_cnt--;
 8002090:	4b64      	ldr	r3, [pc, #400]	@ (8002224 <task_menu_update+0x1d4>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	3b01      	subs	r3, #1
 8002096:	4a63      	ldr	r2, [pc, #396]	@ (8002224 <task_menu_update+0x1d4>)
 8002098:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 800209a:	2301      	movs	r3, #1
 800209c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020a0:	e002      	b.n	80020a8 <task_menu_update+0x58>
		}
		else{
			b_time_update_required = false;
 80020a2:	2300      	movs	r3, #0
 80020a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
		__asm("CPSIE i");	/* enable interrupts*/
 80020a8:	b662      	cpsie	i

		/* Update Task Menu Data Pointer */


		p_task_menu_dta = &task_menu_dta;
 80020aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002228 <task_menu_update+0x1d8>)
 80020ac:	623b      	str	r3, [r7, #32]

		tecladoActualizar();
 80020ae:	f000 fad9 	bl	8002664 <tecladoActualizar>

		if (tecladoTeclaDisponible()) {
 80020b2:	f000 fb5b 	bl	800276c <tecladoTeclaDisponible>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d017      	beq.n	80020ec <task_menu_update+0x9c>
			char tecla = tecladoLeerTecla();
 80020bc:	f000 fb60 	bl	8002780 <tecladoLeerTecla>
 80020c0:	4603      	mov	r3, r0
 80020c2:	77fb      	strb	r3, [r7, #31]

			displayCharPositionWrite(0, 1);
 80020c4:	2101      	movs	r1, #1
 80020c6:	2000      	movs	r0, #0
 80020c8:	f7ff fcd6 	bl	8001a78 <displayCharPositionWrite>
			displayStringWrite("Tecla: ");
 80020cc:	4857      	ldr	r0, [pc, #348]	@ (800222c <task_menu_update+0x1dc>)
 80020ce:	f7ff fd1d 	bl	8001b0c <displayStringWrite>
			displayCharPositionWrite(7, 1);
 80020d2:	2101      	movs	r1, #1
 80020d4:	2007      	movs	r0, #7
 80020d6:	f7ff fccf 	bl	8001a78 <displayCharPositionWrite>
			char str[2] = {tecla, '\0'};
 80020da:	7ffb      	ldrb	r3, [r7, #31]
 80020dc:	773b      	strb	r3, [r7, #28]
 80020de:	2300      	movs	r3, #0
 80020e0:	777b      	strb	r3, [r7, #29]
			displayStringWrite(str);
 80020e2:	f107 031c 	add.w	r3, r7, #28
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fd10 	bl	8001b0c <displayStringWrite>
		}

		if (DEL_MEN_XX_MIN < p_task_menu_dta->tick){
 80020ec:	6a3b      	ldr	r3, [r7, #32]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <task_menu_update+0xb0>
				p_task_menu_dta->tick--;
 80020f4:	6a3b      	ldr	r3, [r7, #32]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	1e5a      	subs	r2, r3, #1
 80020fa:	6a3b      	ldr	r3, [r7, #32]
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	e085      	b.n	800220c <task_menu_update+0x1bc>
		}
		else{
			p_task_menu_dta->tick = DEL_MEN_XX_MAX;
 8002100:	6a3b      	ldr	r3, [r7, #32]
 8002102:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002106:	601a      	str	r2, [r3, #0]

			// Actualiza cada TICKS_POR_MINUTO llamadas (~1 minuto simulado)
			reloj_tick_cnt++;
 8002108:	4b49      	ldr	r3, [pc, #292]	@ (8002230 <task_menu_update+0x1e0>)
 800210a:	881b      	ldrh	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	b29a      	uxth	r2, r3
 8002110:	4b47      	ldr	r3, [pc, #284]	@ (8002230 <task_menu_update+0x1e0>)
 8002112:	801a      	strh	r2, [r3, #0]
			if (reloj_tick_cnt >= TICKS_POR_MINUTO) {
 8002114:	4b46      	ldr	r3, [pc, #280]	@ (8002230 <task_menu_update+0x1e0>)
 8002116:	881b      	ldrh	r3, [r3, #0]
 8002118:	2b77      	cmp	r3, #119	@ 0x77
 800211a:	d904      	bls.n	8002126 <task_menu_update+0xd6>
			reloj_tick_cnt = 0;
 800211c:	4b44      	ldr	r3, [pc, #272]	@ (8002230 <task_menu_update+0x1e0>)
 800211e:	2200      	movs	r2, #0
 8002120:	801a      	strh	r2, [r3, #0]
			actualizarFechaHora();
 8002122:	f7ff fe6d 	bl	8001e00 <actualizarFechaHora>

			// Mostrar fecha y hora
			char fechaStr[9];  // "dd/mm/aa"
			char horaStr[6];   // "hh:mm"

			snprintf(fechaStr, sizeof(fechaStr), "%02u/%02u/%02u", dia, mes, anio);
 8002126:	4b43      	ldr	r3, [pc, #268]	@ (8002234 <task_menu_update+0x1e4>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	4619      	mov	r1, r3
 800212c:	4b42      	ldr	r3, [pc, #264]	@ (8002238 <task_menu_update+0x1e8>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	461a      	mov	r2, r3
 8002132:	4b42      	ldr	r3, [pc, #264]	@ (800223c <task_menu_update+0x1ec>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	f107 0010 	add.w	r0, r7, #16
 800213a:	9301      	str	r3, [sp, #4]
 800213c:	9200      	str	r2, [sp, #0]
 800213e:	460b      	mov	r3, r1
 8002140:	4a3f      	ldr	r2, [pc, #252]	@ (8002240 <task_menu_update+0x1f0>)
 8002142:	2109      	movs	r1, #9
 8002144:	f000 ff52 	bl	8002fec <sniprintf>
			snprintf(horaStr, sizeof(horaStr), "%02u:%02u", hora, minuto);
 8002148:	4b3e      	ldr	r3, [pc, #248]	@ (8002244 <task_menu_update+0x1f4>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	461a      	mov	r2, r3
 800214e:	4b3e      	ldr	r3, [pc, #248]	@ (8002248 <task_menu_update+0x1f8>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	f107 0008 	add.w	r0, r7, #8
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	4613      	mov	r3, r2
 800215a:	4a3c      	ldr	r2, [pc, #240]	@ (800224c <task_menu_update+0x1fc>)
 800215c:	2106      	movs	r1, #6
 800215e:	f000 ff45 	bl	8002fec <sniprintf>

			displayCharPositionWrite(0, 0);
 8002162:	2100      	movs	r1, #0
 8002164:	2000      	movs	r0, #0
 8002166:	f7ff fc87 	bl	8001a78 <displayCharPositionWrite>
			displayStringWrite(fechaStr);
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fccc 	bl	8001b0c <displayStringWrite>

			displayCharPositionWrite(11, 0);
 8002174:	2100      	movs	r1, #0
 8002176:	200b      	movs	r0, #11
 8002178:	f7ff fc7e 	bl	8001a78 <displayCharPositionWrite>
			displayStringWrite(horaStr);
 800217c:	f107 0308 	add.w	r3, r7, #8
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff fcc3 	bl	8001b0c <displayStringWrite>

			if (true == any_event_task_menu()){
 8002186:	f000 f8cf 	bl	8002328 <any_event_task_menu>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <task_menu_update+0x152>
				p_task_menu_dta->flag = true;
 8002190:	6a3b      	ldr	r3, [r7, #32]
 8002192:	2201      	movs	r2, #1
 8002194:	719a      	strb	r2, [r3, #6]
				p_task_menu_dta->event = get_event_task_menu();
 8002196:	f000 f8a1 	bl	80022dc <get_event_task_menu>
 800219a:	4603      	mov	r3, r0
 800219c:	461a      	mov	r2, r3
 800219e:	6a3b      	ldr	r3, [r7, #32]
 80021a0:	715a      	strb	r2, [r3, #5]
			}

			switch (p_task_menu_dta->state){
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	791b      	ldrb	r3, [r3, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <task_menu_update+0x160>
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d00f      	beq.n	80021ce <task_menu_update+0x17e>
 80021ae:	e01d      	b.n	80021ec <task_menu_update+0x19c>
				case ST_MEN_XX_IDLE:
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event)){
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	799b      	ldrb	r3, [r3, #6]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d026      	beq.n	8002206 <task_menu_update+0x1b6>
 80021b8:	6a3b      	ldr	r3, [r7, #32]
 80021ba:	795b      	ldrb	r3, [r3, #5]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d122      	bne.n	8002206 <task_menu_update+0x1b6>
						p_task_menu_dta->flag = false;
 80021c0:	6a3b      	ldr	r3, [r7, #32]
 80021c2:	2200      	movs	r2, #0
 80021c4:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_ACTIVE;
 80021c6:	6a3b      	ldr	r3, [r7, #32]
 80021c8:	2201      	movs	r2, #1
 80021ca:	711a      	strb	r2, [r3, #4]
					}
					break;
 80021cc:	e01b      	b.n	8002206 <task_menu_update+0x1b6>
				case ST_MEN_XX_ACTIVE:
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_IDLE == p_task_menu_dta->event)){
 80021ce:	6a3b      	ldr	r3, [r7, #32]
 80021d0:	799b      	ldrb	r3, [r3, #6]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d019      	beq.n	800220a <task_menu_update+0x1ba>
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	795b      	ldrb	r3, [r3, #5]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d115      	bne.n	800220a <task_menu_update+0x1ba>
						p_task_menu_dta->flag = false;
 80021de:	6a3b      	ldr	r3, [r7, #32]
 80021e0:	2200      	movs	r2, #0
 80021e2:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_IDLE;
 80021e4:	6a3b      	ldr	r3, [r7, #32]
 80021e6:	2200      	movs	r2, #0
 80021e8:	711a      	strb	r2, [r3, #4]
					}
					break;
 80021ea:	e00e      	b.n	800220a <task_menu_update+0x1ba>
				default:
					p_task_menu_dta->tick  = DEL_MEN_XX_MIN;
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
					p_task_menu_dta->state = ST_MEN_XX_IDLE;
 80021f2:	6a3b      	ldr	r3, [r7, #32]
 80021f4:	2200      	movs	r2, #0
 80021f6:	711a      	strb	r2, [r3, #4]
					p_task_menu_dta->event = EV_MEN_ENT_IDLE;
 80021f8:	6a3b      	ldr	r3, [r7, #32]
 80021fa:	2200      	movs	r2, #0
 80021fc:	715a      	strb	r2, [r3, #5]
					p_task_menu_dta->flag  = false;
 80021fe:	6a3b      	ldr	r3, [r7, #32]
 8002200:	2200      	movs	r2, #0
 8002202:	719a      	strb	r2, [r3, #6]
					break;
 8002204:	e002      	b.n	800220c <task_menu_update+0x1bc>
					break;
 8002206:	bf00      	nop
 8002208:	e000      	b.n	800220c <task_menu_update+0x1bc>
					break;
 800220a:	bf00      	nop
	while (b_time_update_required){
 800220c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002210:	2b00      	cmp	r3, #0
 8002212:	f47f af38 	bne.w	8002086 <task_menu_update+0x36>
			}
		}
	}
}
 8002216:	bf00      	nop
 8002218:	bf00      	nop
 800221a:	3728      	adds	r7, #40	@ 0x28
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000190 	.word	0x20000190
 8002224:	20000194 	.word	0x20000194
 8002228:	20000188 	.word	0x20000188
 800222c:	080040d8 	.word	0x080040d8
 8002230:	20000198 	.word	0x20000198
 8002234:	2000001c 	.word	0x2000001c
 8002238:	2000001d 	.word	0x2000001d
 800223c:	2000001e 	.word	0x2000001e
 8002240:	080040e0 	.word	0x080040e0
 8002244:	2000001f 	.word	0x2000001f
 8002248:	20000020 	.word	0x20000020
 800224c:	080040f0 	.word	0x080040f0

08002250 <init_queue_event_task_menu>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void init_queue_event_task_menu(void)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
	uint32_t i;

	queue_task_a.head = 0;
 8002256:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <init_queue_event_task_menu+0x44>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
	queue_task_a.tail = 0;
 800225c:	4b0d      	ldr	r3, [pc, #52]	@ (8002294 <init_queue_event_task_menu+0x44>)
 800225e:	2200      	movs	r2, #0
 8002260:	605a      	str	r2, [r3, #4]
	queue_task_a.count = 0;
 8002262:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <init_queue_event_task_menu+0x44>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_EVENTS; i++)
 8002268:	2300      	movs	r3, #0
 800226a:	607b      	str	r3, [r7, #4]
 800226c:	e008      	b.n	8002280 <init_queue_event_task_menu+0x30>
		queue_task_a.queue[i] = EVENT_UNDEFINED;
 800226e:	4a09      	ldr	r2, [pc, #36]	@ (8002294 <init_queue_event_task_menu+0x44>)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4413      	add	r3, r2
 8002274:	330c      	adds	r3, #12
 8002276:	22ff      	movs	r2, #255	@ 0xff
 8002278:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_EVENTS; i++)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3301      	adds	r3, #1
 800227e:	607b      	str	r3, [r7, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2b0f      	cmp	r3, #15
 8002284:	d9f3      	bls.n	800226e <init_queue_event_task_menu+0x1e>
}
 8002286:	bf00      	nop
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	bc80      	pop	{r7}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	2000019c 	.word	0x2000019c

08002298 <put_event_task_menu>:

void put_event_task_menu(task_menu_ev_t event)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	71fb      	strb	r3, [r7, #7]
	queue_task_a.count++;
 80022a2:	4b0d      	ldr	r3, [pc, #52]	@ (80022d8 <put_event_task_menu+0x40>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	3301      	adds	r3, #1
 80022a8:	4a0b      	ldr	r2, [pc, #44]	@ (80022d8 <put_event_task_menu+0x40>)
 80022aa:	6093      	str	r3, [r2, #8]
	queue_task_a.queue[queue_task_a.head++] = event;
 80022ac:	4b0a      	ldr	r3, [pc, #40]	@ (80022d8 <put_event_task_menu+0x40>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	1c5a      	adds	r2, r3, #1
 80022b2:	4909      	ldr	r1, [pc, #36]	@ (80022d8 <put_event_task_menu+0x40>)
 80022b4:	600a      	str	r2, [r1, #0]
 80022b6:	4a08      	ldr	r2, [pc, #32]	@ (80022d8 <put_event_task_menu+0x40>)
 80022b8:	4413      	add	r3, r2
 80022ba:	79fa      	ldrb	r2, [r7, #7]
 80022bc:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a.head)
 80022be:	4b06      	ldr	r3, [pc, #24]	@ (80022d8 <put_event_task_menu+0x40>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2b10      	cmp	r3, #16
 80022c4:	d102      	bne.n	80022cc <put_event_task_menu+0x34>
		queue_task_a.head = 0;
 80022c6:	4b04      	ldr	r3, [pc, #16]	@ (80022d8 <put_event_task_menu+0x40>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	2000019c 	.word	0x2000019c

080022dc <get_event_task_menu>:

task_menu_ev_t get_event_task_menu(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
	task_menu_ev_t event;

	queue_task_a.count--;
 80022e2:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <get_event_task_menu+0x48>)
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	4a0e      	ldr	r2, [pc, #56]	@ (8002324 <get_event_task_menu+0x48>)
 80022ea:	6093      	str	r3, [r2, #8]
	event = queue_task_a.queue[queue_task_a.tail];
 80022ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002324 <get_event_task_menu+0x48>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002324 <get_event_task_menu+0x48>)
 80022f2:	4413      	add	r3, r2
 80022f4:	7b1b      	ldrb	r3, [r3, #12]
 80022f6:	71fb      	strb	r3, [r7, #7]
	queue_task_a.queue[queue_task_a.tail++] = EVENT_UNDEFINED;
 80022f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <get_event_task_menu+0x48>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	1c5a      	adds	r2, r3, #1
 80022fe:	4909      	ldr	r1, [pc, #36]	@ (8002324 <get_event_task_menu+0x48>)
 8002300:	604a      	str	r2, [r1, #4]
 8002302:	4a08      	ldr	r2, [pc, #32]	@ (8002324 <get_event_task_menu+0x48>)
 8002304:	4413      	add	r3, r2
 8002306:	22ff      	movs	r2, #255	@ 0xff
 8002308:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a.tail)
 800230a:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <get_event_task_menu+0x48>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	2b10      	cmp	r3, #16
 8002310:	d102      	bne.n	8002318 <get_event_task_menu+0x3c>
		queue_task_a.tail = 0;
 8002312:	4b04      	ldr	r3, [pc, #16]	@ (8002324 <get_event_task_menu+0x48>)
 8002314:	2200      	movs	r2, #0
 8002316:	605a      	str	r2, [r3, #4]

	return event;
 8002318:	79fb      	ldrb	r3, [r7, #7]
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr
 8002324:	2000019c 	.word	0x2000019c

08002328 <any_event_task_menu>:

bool any_event_task_menu(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return (queue_task_a.head != queue_task_a.tail);
 800232c:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <any_event_task_menu+0x20>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	4b05      	ldr	r3, [pc, #20]	@ (8002348 <any_event_task_menu+0x20>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	429a      	cmp	r2, r3
 8002336:	bf14      	ite	ne
 8002338:	2301      	movne	r3, #1
 800233a:	2300      	moveq	r3, #0
 800233c:	b2db      	uxtb	r3, r3
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	2000019c 	.word	0x2000019c

0800234c <task_sensor_init>:
uint32_t g_task_sensor_cnt;
volatile uint32_t g_task_sensor_tick_cnt;

/********************** external functions definition ************************/
void task_sensor_init(void *parameters)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b088      	sub	sp, #32
 8002350:	af02      	add	r7, sp, #8
 8002352:	6078      	str	r0, [r7, #4]
	task_sensor_dta_t *p_task_sensor_dta;
	task_sensor_st_t state;
	task_sensor_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_sensor_init), p_task_sensor);
 8002354:	b672      	cpsid	i
 8002356:	4b49      	ldr	r3, [pc, #292]	@ (800247c <task_sensor_init+0x130>)
 8002358:	6818      	ldr	r0, [r3, #0]
 800235a:	4b49      	ldr	r3, [pc, #292]	@ (8002480 <task_sensor_init+0x134>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	4b48      	ldr	r3, [pc, #288]	@ (8002484 <task_sensor_init+0x138>)
 8002362:	4a49      	ldr	r2, [pc, #292]	@ (8002488 <task_sensor_init+0x13c>)
 8002364:	213f      	movs	r1, #63	@ 0x3f
 8002366:	f000 fe41 	bl	8002fec <sniprintf>
 800236a:	4603      	mov	r3, r0
 800236c:	4a47      	ldr	r2, [pc, #284]	@ (800248c <task_sensor_init+0x140>)
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	4b42      	ldr	r3, [pc, #264]	@ (800247c <task_sensor_init+0x130>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff fd2f 	bl	8001dd8 <logger_log_print_>
 800237a:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_sensor), p_task_sensor_);
 800237c:	b672      	cpsid	i
 800237e:	4b3f      	ldr	r3, [pc, #252]	@ (800247c <task_sensor_init+0x130>)
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	4b43      	ldr	r3, [pc, #268]	@ (8002490 <task_sensor_init+0x144>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	4b42      	ldr	r3, [pc, #264]	@ (8002494 <task_sensor_init+0x148>)
 800238a:	4a43      	ldr	r2, [pc, #268]	@ (8002498 <task_sensor_init+0x14c>)
 800238c:	213f      	movs	r1, #63	@ 0x3f
 800238e:	f000 fe2d 	bl	8002fec <sniprintf>
 8002392:	4603      	mov	r3, r0
 8002394:	4a3d      	ldr	r2, [pc, #244]	@ (800248c <task_sensor_init+0x140>)
 8002396:	6013      	str	r3, [r2, #0]
 8002398:	4b38      	ldr	r3, [pc, #224]	@ (800247c <task_sensor_init+0x130>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fd1b 	bl	8001dd8 <logger_log_print_>
 80023a2:	b662      	cpsie	i

	g_task_sensor_cnt = G_TASK_SEN_CNT_INIT;
 80023a4:	4b3d      	ldr	r3, [pc, #244]	@ (800249c <task_sensor_init+0x150>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_sensor_cnt), g_task_sensor_cnt);
 80023aa:	b672      	cpsid	i
 80023ac:	4b33      	ldr	r3, [pc, #204]	@ (800247c <task_sensor_init+0x130>)
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	4b3a      	ldr	r3, [pc, #232]	@ (800249c <task_sensor_init+0x150>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	4b3a      	ldr	r3, [pc, #232]	@ (80024a0 <task_sensor_init+0x154>)
 80023b8:	4a3a      	ldr	r2, [pc, #232]	@ (80024a4 <task_sensor_init+0x158>)
 80023ba:	213f      	movs	r1, #63	@ 0x3f
 80023bc:	f000 fe16 	bl	8002fec <sniprintf>
 80023c0:	4603      	mov	r3, r0
 80023c2:	4a32      	ldr	r2, [pc, #200]	@ (800248c <task_sensor_init+0x140>)
 80023c4:	6013      	str	r3, [r2, #0]
 80023c6:	4b2d      	ldr	r3, [pc, #180]	@ (800247c <task_sensor_init+0x130>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fd04 	bl	8001dd8 <logger_log_print_>
 80023d0:	b662      	cpsie	i

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	e046      	b.n	8002466 <task_sensor_init+0x11a>
	{
		/* Update Task Sensor Data Pointer */
		p_task_sensor_dta = &task_sensor_dta_list[index];
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	4a32      	ldr	r2, [pc, #200]	@ (80024a8 <task_sensor_init+0x15c>)
 80023de:	4413      	add	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]

		/* Print out: Index & Task execution FSM */
		LOGGER_LOG("   %s = %lu", GET_NAME(index), index);
 80023e2:	b672      	cpsid	i
 80023e4:	4b25      	ldr	r3, [pc, #148]	@ (800247c <task_sensor_init+0x130>)
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	4b2f      	ldr	r3, [pc, #188]	@ (80024ac <task_sensor_init+0x160>)
 80023ee:	4a30      	ldr	r2, [pc, #192]	@ (80024b0 <task_sensor_init+0x164>)
 80023f0:	213f      	movs	r1, #63	@ 0x3f
 80023f2:	f000 fdfb 	bl	8002fec <sniprintf>
 80023f6:	4603      	mov	r3, r0
 80023f8:	4a24      	ldr	r2, [pc, #144]	@ (800248c <task_sensor_init+0x140>)
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	4b1f      	ldr	r3, [pc, #124]	@ (800247c <task_sensor_init+0x130>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fce9 	bl	8001dd8 <logger_log_print_>
 8002406:	b662      	cpsie	i

		state = p_task_sensor_dta->state;
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	791b      	ldrb	r3, [r3, #4]
 800240c:	73fb      	strb	r3, [r7, #15]
		LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 800240e:	b672      	cpsid	i
 8002410:	4b1a      	ldr	r3, [pc, #104]	@ (800247c <task_sensor_init+0x130>)
 8002412:	6818      	ldr	r0, [r3, #0]
 8002414:	7bfb      	ldrb	r3, [r7, #15]
 8002416:	9300      	str	r3, [sp, #0]
 8002418:	4b26      	ldr	r3, [pc, #152]	@ (80024b4 <task_sensor_init+0x168>)
 800241a:	4a25      	ldr	r2, [pc, #148]	@ (80024b0 <task_sensor_init+0x164>)
 800241c:	213f      	movs	r1, #63	@ 0x3f
 800241e:	f000 fde5 	bl	8002fec <sniprintf>
 8002422:	4603      	mov	r3, r0
 8002424:	4a19      	ldr	r2, [pc, #100]	@ (800248c <task_sensor_init+0x140>)
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b14      	ldr	r3, [pc, #80]	@ (800247c <task_sensor_init+0x130>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff fcd3 	bl	8001dd8 <logger_log_print_>
 8002432:	b662      	cpsie	i

		event = p_task_sensor_dta->event;
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	795b      	ldrb	r3, [r3, #5]
 8002438:	73bb      	strb	r3, [r7, #14]
		LOGGER_LOG("   %s = %lu\r\n", GET_NAME(event), (uint32_t)event);
 800243a:	b672      	cpsid	i
 800243c:	4b0f      	ldr	r3, [pc, #60]	@ (800247c <task_sensor_init+0x130>)
 800243e:	6818      	ldr	r0, [r3, #0]
 8002440:	7bbb      	ldrb	r3, [r7, #14]
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	4b1c      	ldr	r3, [pc, #112]	@ (80024b8 <task_sensor_init+0x16c>)
 8002446:	4a17      	ldr	r2, [pc, #92]	@ (80024a4 <task_sensor_init+0x158>)
 8002448:	213f      	movs	r1, #63	@ 0x3f
 800244a:	f000 fdcf 	bl	8002fec <sniprintf>
 800244e:	4603      	mov	r3, r0
 8002450:	4a0e      	ldr	r2, [pc, #56]	@ (800248c <task_sensor_init+0x140>)
 8002452:	6013      	str	r3, [r2, #0]
 8002454:	4b09      	ldr	r3, [pc, #36]	@ (800247c <task_sensor_init+0x130>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fcbd 	bl	8001dd8 <logger_log_print_>
 800245e:	b662      	cpsie	i
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	3301      	adds	r3, #1
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	2b02      	cmp	r3, #2
 800246a:	d9b5      	bls.n	80023d8 <task_sensor_init+0x8c>
	}
	g_task_sensor_tick_cnt = G_TASK_SEN_TICK_CNT_INI;
 800246c:	4b13      	ldr	r3, [pc, #76]	@ (80024bc <task_sensor_init+0x170>)
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
}
 8002472:	bf00      	nop
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	08004214 	.word	0x08004214
 8002480:	20000024 	.word	0x20000024
 8002484:	08004140 	.word	0x08004140
 8002488:	08004154 	.word	0x08004154
 800248c:	20000184 	.word	0x20000184
 8002490:	20000028 	.word	0x20000028
 8002494:	0800416c 	.word	0x0800416c
 8002498:	08004178 	.word	0x08004178
 800249c:	200001d0 	.word	0x200001d0
 80024a0:	08004188 	.word	0x08004188
 80024a4:	0800419c 	.word	0x0800419c
 80024a8:	200001b8 	.word	0x200001b8
 80024ac:	080041ac 	.word	0x080041ac
 80024b0:	080041b4 	.word	0x080041b4
 80024b4:	080041c0 	.word	0x080041c0
 80024b8:	080041c8 	.word	0x080041c8
 80024bc:	200001d4 	.word	0x200001d4

080024c0 <task_sensor_update>:

void task_sensor_update(void *parameters)
{
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
	uint32_t index;
	const task_sensor_cfg_t *p_task_sensor_cfg;
	task_sensor_dta_t *p_task_sensor_dta;
	bool b_time_update_required = false;
 80024c8:	2300      	movs	r3, #0
 80024ca:	74fb      	strb	r3, [r7, #19]

	/* Update Task Sensor Counter */
	g_task_sensor_cnt++;
 80024cc:	4b61      	ldr	r3, [pc, #388]	@ (8002654 <task_sensor_update+0x194>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	3301      	adds	r3, #1
 80024d2:	4a60      	ldr	r2, [pc, #384]	@ (8002654 <task_sensor_update+0x194>)
 80024d4:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_sensor_tick_cnt) */
	__asm("CPSID i");	/* disable interrupts*/
 80024d6:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 80024d8:	4b5f      	ldr	r3, [pc, #380]	@ (8002658 <task_sensor_update+0x198>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d006      	beq.n	80024ee <task_sensor_update+0x2e>
    {
    	g_task_sensor_tick_cnt--;
 80024e0:	4b5d      	ldr	r3, [pc, #372]	@ (8002658 <task_sensor_update+0x198>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	3b01      	subs	r3, #1
 80024e6:	4a5c      	ldr	r2, [pc, #368]	@ (8002658 <task_sensor_update+0x198>)
 80024e8:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 80024ea:	2301      	movs	r3, #1
 80024ec:	74fb      	strb	r3, [r7, #19]
    }
    __asm("CPSIE i");	/* enable interrupts*/
 80024ee:	b662      	cpsie	i

    while (b_time_update_required)
 80024f0:	e0a6      	b.n	8002640 <task_sensor_update+0x180>
    {
		/* Protect shared resource (g_task_sensor_tick_cnt) */
		__asm("CPSID i");	/* disable interrupts*/
 80024f2:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 80024f4:	4b58      	ldr	r3, [pc, #352]	@ (8002658 <task_sensor_update+0x198>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d007      	beq.n	800250c <task_sensor_update+0x4c>
		{
			g_task_sensor_tick_cnt--;
 80024fc:	4b56      	ldr	r3, [pc, #344]	@ (8002658 <task_sensor_update+0x198>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	3b01      	subs	r3, #1
 8002502:	4a55      	ldr	r2, [pc, #340]	@ (8002658 <task_sensor_update+0x198>)
 8002504:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8002506:	2301      	movs	r3, #1
 8002508:	74fb      	strb	r3, [r7, #19]
 800250a:	e001      	b.n	8002510 <task_sensor_update+0x50>
		}
		else
		{
			b_time_update_required = false;
 800250c:	2300      	movs	r3, #0
 800250e:	74fb      	strb	r3, [r7, #19]
		}
		__asm("CPSIE i");	/* enable interrupts*/
 8002510:	b662      	cpsie	i

    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8002512:	2300      	movs	r3, #0
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	e08f      	b.n	8002638 <task_sensor_update+0x178>
		{
    		/* Update Task Sensor Configuration & Data Pointer */
			p_task_sensor_cfg = &task_sensor_cfg_list[index];
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	4613      	mov	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	4413      	add	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4a4e      	ldr	r2, [pc, #312]	@ (800265c <task_sensor_update+0x19c>)
 8002524:	4413      	add	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]
			p_task_sensor_dta = &task_sensor_dta_list[index];
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	4a4c      	ldr	r2, [pc, #304]	@ (8002660 <task_sensor_update+0x1a0>)
 800252e:	4413      	add	r3, r2
 8002530:	60bb      	str	r3, [r7, #8]

			if (p_task_sensor_cfg->pressed == HAL_GPIO_ReadPin(p_task_sensor_cfg->gpio_port, p_task_sensor_cfg->pin))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	7a9c      	ldrb	r4, [r3, #10]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	891b      	ldrh	r3, [r3, #8]
 800253e:	4619      	mov	r1, r3
 8002540:	4610      	mov	r0, r2
 8002542:	f7fe fba9 	bl	8000c98 <HAL_GPIO_ReadPin>
 8002546:	4603      	mov	r3, r0
 8002548:	429c      	cmp	r4, r3
 800254a:	d103      	bne.n	8002554 <task_sensor_update+0x94>
			{
				p_task_sensor_dta->event =	EV_BTN_XX_DOWN;
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	2201      	movs	r2, #1
 8002550:	715a      	strb	r2, [r3, #5]
 8002552:	e002      	b.n	800255a <task_sensor_update+0x9a>
			}
			else
			{
				p_task_sensor_dta->event =	EV_BTN_XX_UP;
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	2200      	movs	r2, #0
 8002558:	715a      	strb	r2, [r3, #5]
			}

			switch (p_task_sensor_dta->state)
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	791b      	ldrb	r3, [r3, #4]
 800255e:	2b03      	cmp	r3, #3
 8002560:	d856      	bhi.n	8002610 <task_sensor_update+0x150>
 8002562:	a201      	add	r2, pc, #4	@ (adr r2, 8002568 <task_sensor_update+0xa8>)
 8002564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002568:	08002579 	.word	0x08002579
 800256c:	08002591 	.word	0x08002591
 8002570:	080025c5 	.word	0x080025c5
 8002574:	080025dd 	.word	0x080025dd
			{
				case ST_BTN_XX_UP:

					if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	795b      	ldrb	r3, [r3, #5]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d151      	bne.n	8002624 <task_sensor_update+0x164>
					{
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	601a      	str	r2, [r3, #0]
						p_task_sensor_dta->state = ST_BTN_XX_FALLING;
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	2201      	movs	r2, #1
 800258c:	711a      	strb	r2, [r3, #4]
					}

					break;
 800258e:	e049      	b.n	8002624 <task_sensor_update+0x164>

				case ST_BTN_XX_FALLING:

					p_task_sensor_dta->tick--;
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	1e5a      	subs	r2, r3, #1
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	601a      	str	r2, [r3, #0]
					if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d142      	bne.n	8002628 <task_sensor_update+0x168>
					{
						if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	795b      	ldrb	r3, [r3, #5]
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d108      	bne.n	80025bc <task_sensor_update+0xfc>
						{
							put_event_task_menu(p_task_sensor_cfg->signal_down);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	7c5b      	ldrb	r3, [r3, #17]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff fe72 	bl	8002298 <put_event_task_menu>
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2202      	movs	r2, #2
 80025b8:	711a      	strb	r2, [r3, #4]
						{
							p_task_sensor_dta->state = ST_BTN_XX_UP;
						}
					}

					break;
 80025ba:	e035      	b.n	8002628 <task_sensor_update+0x168>
							p_task_sensor_dta->state = ST_BTN_XX_UP;
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	2200      	movs	r2, #0
 80025c0:	711a      	strb	r2, [r3, #4]
					break;
 80025c2:	e031      	b.n	8002628 <task_sensor_update+0x168>

				case ST_BTN_XX_DOWN:

					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	795b      	ldrb	r3, [r3, #5]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d12f      	bne.n	800262c <task_sensor_update+0x16c>
					{
						p_task_sensor_dta->state = ST_BTN_XX_RISING;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2203      	movs	r2, #3
 80025d0:	711a      	strb	r2, [r3, #4]
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	601a      	str	r2, [r3, #0]
					}

					break;
 80025da:	e027      	b.n	800262c <task_sensor_update+0x16c>

				case ST_BTN_XX_RISING:

					p_task_sensor_dta->tick--;
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	1e5a      	subs	r2, r3, #1
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	601a      	str	r2, [r3, #0]
					if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d120      	bne.n	8002630 <task_sensor_update+0x170>
					{
						if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	795b      	ldrb	r3, [r3, #5]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d108      	bne.n	8002608 <task_sensor_update+0x148>
						{
							put_event_task_menu(p_task_sensor_cfg->signal_up);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	7c1b      	ldrb	r3, [r3, #16]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fe4c 	bl	8002298 <put_event_task_menu>
							p_task_sensor_dta->state = ST_BTN_XX_UP;
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2200      	movs	r2, #0
 8002604:	711a      	strb	r2, [r3, #4]
						{
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
						}
					}

					break;
 8002606:	e013      	b.n	8002630 <task_sensor_update+0x170>
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	2202      	movs	r2, #2
 800260c:	711a      	strb	r2, [r3, #4]
					break;
 800260e:	e00f      	b.n	8002630 <task_sensor_update+0x170>

				default:

					p_task_sensor_dta->tick  = DEL_BTN_XX_MIN;
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
					p_task_sensor_dta->state = ST_BTN_XX_UP;
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	2200      	movs	r2, #0
 800261a:	711a      	strb	r2, [r3, #4]
					p_task_sensor_dta->event = EV_BTN_XX_UP;
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	2200      	movs	r2, #0
 8002620:	715a      	strb	r2, [r3, #5]

					break;
 8002622:	e006      	b.n	8002632 <task_sensor_update+0x172>
					break;
 8002624:	bf00      	nop
 8002626:	e004      	b.n	8002632 <task_sensor_update+0x172>
					break;
 8002628:	bf00      	nop
 800262a:	e002      	b.n	8002632 <task_sensor_update+0x172>
					break;
 800262c:	bf00      	nop
 800262e:	e000      	b.n	8002632 <task_sensor_update+0x172>
					break;
 8002630:	bf00      	nop
    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	3301      	adds	r3, #1
 8002636:	617b      	str	r3, [r7, #20]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2b02      	cmp	r3, #2
 800263c:	f67f af6c 	bls.w	8002518 <task_sensor_update+0x58>
    while (b_time_update_required)
 8002640:	7cfb      	ldrb	r3, [r7, #19]
 8002642:	2b00      	cmp	r3, #0
 8002644:	f47f af55 	bne.w	80024f2 <task_sensor_update+0x32>
			}
		}
    }
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	371c      	adds	r7, #28
 800264e:	46bd      	mov	sp, r7
 8002650:	bd90      	pop	{r4, r7, pc}
 8002652:	bf00      	nop
 8002654:	200001d0 	.word	0x200001d0
 8002658:	200001d4 	.word	0x200001d4
 800265c:	08004218 	.word	0x08004218
 8002660:	200001b8 	.word	0x200001b8

08002664 <tecladoActualizar>:
    // Las configuraciones de GPIO se deben hacer en el .ioc
    // Esta funcin queda como placeholder si se necesita ms adelante
}

void tecladoActualizar(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
    if (teclaDisponible) return;  // Esperar a que se consuma la tecla anterior
 800266a:	4b39      	ldr	r3, [pc, #228]	@ (8002750 <tecladoActualizar+0xec>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d169      	bne.n	8002746 <tecladoActualizar+0xe2>

    for (int col = 0; col < 4; col++) {
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	e062      	b.n	800273e <tecladoActualizar+0xda>
        // Poner la columna actual en bajo, las dems en alto
        for (int i = 0; i < 4; i++) {
 8002678:	2300      	movs	r3, #0
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	e00e      	b.n	800269c <tecladoActualizar+0x38>
            HAL_GPIO_WritePin(col_ports[i], col_pins[i], GPIO_PIN_SET);  // Inactivo
 800267e:	4a35      	ldr	r2, [pc, #212]	@ (8002754 <tecladoActualizar+0xf0>)
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002686:	4a34      	ldr	r2, [pc, #208]	@ (8002758 <tecladoActualizar+0xf4>)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800268e:	2201      	movs	r2, #1
 8002690:	4619      	mov	r1, r3
 8002692:	f7fe fb18 	bl	8000cc6 <HAL_GPIO_WritePin>
        for (int i = 0; i < 4; i++) {
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	3301      	adds	r3, #1
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2b03      	cmp	r3, #3
 80026a0:	dded      	ble.n	800267e <tecladoActualizar+0x1a>
        }
        HAL_GPIO_WritePin(col_ports[col], col_pins[col], GPIO_PIN_RESET); // Activo
 80026a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002754 <tecladoActualizar+0xf0>)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80026aa:	4a2b      	ldr	r2, [pc, #172]	@ (8002758 <tecladoActualizar+0xf4>)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026b2:	2200      	movs	r2, #0
 80026b4:	4619      	mov	r1, r3
 80026b6:	f7fe fb06 	bl	8000cc6 <HAL_GPIO_WritePin>

        // Pequea demora opcional de estabilizacin (no usar HAL_Delay)
        for (volatile int d = 0; d < 1000; d++);
 80026ba:	2300      	movs	r3, #0
 80026bc:	603b      	str	r3, [r7, #0]
 80026be:	e002      	b.n	80026c6 <tecladoActualizar+0x62>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	3301      	adds	r3, #1
 80026c4:	603b      	str	r3, [r7, #0]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026cc:	dbf8      	blt.n	80026c0 <tecladoActualizar+0x5c>

        // Leer filas
        for (int row = 0; row < 4; row++) {
 80026ce:	2300      	movs	r3, #0
 80026d0:	607b      	str	r3, [r7, #4]
 80026d2:	e02e      	b.n	8002732 <tecladoActualizar+0xce>
            if (HAL_GPIO_ReadPin(row_ports[row], row_pins[row]) == GPIO_PIN_RESET) {
 80026d4:	4a21      	ldr	r2, [pc, #132]	@ (800275c <tecladoActualizar+0xf8>)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80026dc:	4920      	ldr	r1, [pc, #128]	@ (8002760 <tecladoActualizar+0xfc>)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80026e4:	4619      	mov	r1, r3
 80026e6:	4610      	mov	r0, r2
 80026e8:	f7fe fad6 	bl	8000c98 <HAL_GPIO_ReadPin>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d11c      	bne.n	800272c <tecladoActualizar+0xc8>
                teclaDetectada = teclado_map[row][col];
 80026f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002764 <tecladoActualizar+0x100>)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	441a      	add	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4413      	add	r3, r2
 80026fe:	781a      	ldrb	r2, [r3, #0]
 8002700:	4b19      	ldr	r3, [pc, #100]	@ (8002768 <tecladoActualizar+0x104>)
 8002702:	701a      	strb	r2, [r3, #0]
                teclaDisponible = true;
 8002704:	4b12      	ldr	r3, [pc, #72]	@ (8002750 <tecladoActualizar+0xec>)
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]

                // Evitar mltiples detecciones hasta que se suelte
                while (HAL_GPIO_ReadPin(row_ports[row], row_pins[row]) == GPIO_PIN_RESET);
 800270a:	bf00      	nop
 800270c:	4a13      	ldr	r2, [pc, #76]	@ (800275c <tecladoActualizar+0xf8>)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002714:	4912      	ldr	r1, [pc, #72]	@ (8002760 <tecladoActualizar+0xfc>)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800271c:	4619      	mov	r1, r3
 800271e:	4610      	mov	r0, r2
 8002720:	f7fe faba 	bl	8000c98 <HAL_GPIO_ReadPin>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d0f0      	beq.n	800270c <tecladoActualizar+0xa8>
                return;
 800272a:	e00d      	b.n	8002748 <tecladoActualizar+0xe4>
        for (int row = 0; row < 4; row++) {
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3301      	adds	r3, #1
 8002730:	607b      	str	r3, [r7, #4]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b03      	cmp	r3, #3
 8002736:	ddcd      	ble.n	80026d4 <tecladoActualizar+0x70>
    for (int col = 0; col < 4; col++) {
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3301      	adds	r3, #1
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2b03      	cmp	r3, #3
 8002742:	dd99      	ble.n	8002678 <tecladoActualizar+0x14>
 8002744:	e000      	b.n	8002748 <tecladoActualizar+0xe4>
    if (teclaDisponible) return;  // Esperar a que se consuma la tecla anterior
 8002746:	bf00      	nop
            }
        }
    }
}
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	200001d9 	.word	0x200001d9
 8002754:	2000002c 	.word	0x2000002c
 8002758:	2000003c 	.word	0x2000003c
 800275c:	20000044 	.word	0x20000044
 8002760:	20000054 	.word	0x20000054
 8002764:	08004254 	.word	0x08004254
 8002768:	200001d8 	.word	0x200001d8

0800276c <tecladoTeclaDisponible>:

bool tecladoTeclaDisponible(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
    return teclaDisponible;
 8002770:	4b02      	ldr	r3, [pc, #8]	@ (800277c <tecladoTeclaDisponible+0x10>)
 8002772:	781b      	ldrb	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	200001d9 	.word	0x200001d9

08002780 <tecladoLeerTecla>:

char tecladoLeerTecla(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
    teclaDisponible = false;
 8002784:	4b04      	ldr	r3, [pc, #16]	@ (8002798 <tecladoLeerTecla+0x18>)
 8002786:	2200      	movs	r2, #0
 8002788:	701a      	strb	r2, [r3, #0]
    return teclaDetectada;
 800278a:	4b04      	ldr	r3, [pc, #16]	@ (800279c <tecladoLeerTecla+0x1c>)
 800278c:	781b      	ldrb	r3, [r3, #0]
}
 800278e:	4618      	mov	r0, r3
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	200001d9 	.word	0x200001d9
 800279c:	200001d8 	.word	0x200001d8

080027a0 <findslot>:
 80027a0:	4b0a      	ldr	r3, [pc, #40]	@ (80027cc <findslot+0x2c>)
 80027a2:	b510      	push	{r4, lr}
 80027a4:	4604      	mov	r4, r0
 80027a6:	6818      	ldr	r0, [r3, #0]
 80027a8:	b118      	cbz	r0, 80027b2 <findslot+0x12>
 80027aa:	6a03      	ldr	r3, [r0, #32]
 80027ac:	b90b      	cbnz	r3, 80027b2 <findslot+0x12>
 80027ae:	f000 fbd5 	bl	8002f5c <__sinit>
 80027b2:	2c13      	cmp	r4, #19
 80027b4:	d807      	bhi.n	80027c6 <findslot+0x26>
 80027b6:	4806      	ldr	r0, [pc, #24]	@ (80027d0 <findslot+0x30>)
 80027b8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 80027bc:	3201      	adds	r2, #1
 80027be:	d002      	beq.n	80027c6 <findslot+0x26>
 80027c0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80027c4:	bd10      	pop	{r4, pc}
 80027c6:	2000      	movs	r0, #0
 80027c8:	e7fc      	b.n	80027c4 <findslot+0x24>
 80027ca:	bf00      	nop
 80027cc:	20000070 	.word	0x20000070
 80027d0:	200001e8 	.word	0x200001e8

080027d4 <error>:
 80027d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027d6:	4604      	mov	r4, r0
 80027d8:	f000 fcce 	bl	8003178 <__errno>
 80027dc:	2613      	movs	r6, #19
 80027de:	4605      	mov	r5, r0
 80027e0:	2700      	movs	r7, #0
 80027e2:	4630      	mov	r0, r6
 80027e4:	4639      	mov	r1, r7
 80027e6:	beab      	bkpt	0x00ab
 80027e8:	4606      	mov	r6, r0
 80027ea:	4620      	mov	r0, r4
 80027ec:	602e      	str	r6, [r5, #0]
 80027ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080027f0 <checkerror>:
 80027f0:	1c43      	adds	r3, r0, #1
 80027f2:	d101      	bne.n	80027f8 <checkerror+0x8>
 80027f4:	f7ff bfee 	b.w	80027d4 <error>
 80027f8:	4770      	bx	lr

080027fa <_swiread>:
 80027fa:	b530      	push	{r4, r5, lr}
 80027fc:	b085      	sub	sp, #20
 80027fe:	2406      	movs	r4, #6
 8002800:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8002804:	9203      	str	r2, [sp, #12]
 8002806:	ad01      	add	r5, sp, #4
 8002808:	4620      	mov	r0, r4
 800280a:	4629      	mov	r1, r5
 800280c:	beab      	bkpt	0x00ab
 800280e:	4604      	mov	r4, r0
 8002810:	4620      	mov	r0, r4
 8002812:	f7ff ffed 	bl	80027f0 <checkerror>
 8002816:	b005      	add	sp, #20
 8002818:	bd30      	pop	{r4, r5, pc}

0800281a <_read>:
 800281a:	b570      	push	{r4, r5, r6, lr}
 800281c:	460e      	mov	r6, r1
 800281e:	4614      	mov	r4, r2
 8002820:	f7ff ffbe 	bl	80027a0 <findslot>
 8002824:	4605      	mov	r5, r0
 8002826:	b930      	cbnz	r0, 8002836 <_read+0x1c>
 8002828:	f000 fca6 	bl	8003178 <__errno>
 800282c:	2309      	movs	r3, #9
 800282e:	6003      	str	r3, [r0, #0]
 8002830:	f04f 30ff 	mov.w	r0, #4294967295
 8002834:	bd70      	pop	{r4, r5, r6, pc}
 8002836:	4622      	mov	r2, r4
 8002838:	4631      	mov	r1, r6
 800283a:	6800      	ldr	r0, [r0, #0]
 800283c:	f7ff ffdd 	bl	80027fa <_swiread>
 8002840:	1c43      	adds	r3, r0, #1
 8002842:	d0f5      	beq.n	8002830 <_read+0x16>
 8002844:	686b      	ldr	r3, [r5, #4]
 8002846:	1a20      	subs	r0, r4, r0
 8002848:	4403      	add	r3, r0
 800284a:	606b      	str	r3, [r5, #4]
 800284c:	e7f2      	b.n	8002834 <_read+0x1a>

0800284e <_swilseek>:
 800284e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002850:	460c      	mov	r4, r1
 8002852:	4616      	mov	r6, r2
 8002854:	f7ff ffa4 	bl	80027a0 <findslot>
 8002858:	4605      	mov	r5, r0
 800285a:	b940      	cbnz	r0, 800286e <_swilseek+0x20>
 800285c:	f000 fc8c 	bl	8003178 <__errno>
 8002860:	2309      	movs	r3, #9
 8002862:	6003      	str	r3, [r0, #0]
 8002864:	f04f 34ff 	mov.w	r4, #4294967295
 8002868:	4620      	mov	r0, r4
 800286a:	b003      	add	sp, #12
 800286c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800286e:	2e02      	cmp	r6, #2
 8002870:	d903      	bls.n	800287a <_swilseek+0x2c>
 8002872:	f000 fc81 	bl	8003178 <__errno>
 8002876:	2316      	movs	r3, #22
 8002878:	e7f3      	b.n	8002862 <_swilseek+0x14>
 800287a:	2e01      	cmp	r6, #1
 800287c:	d112      	bne.n	80028a4 <_swilseek+0x56>
 800287e:	6843      	ldr	r3, [r0, #4]
 8002880:	18e4      	adds	r4, r4, r3
 8002882:	d4f6      	bmi.n	8002872 <_swilseek+0x24>
 8002884:	682b      	ldr	r3, [r5, #0]
 8002886:	260a      	movs	r6, #10
 8002888:	466f      	mov	r7, sp
 800288a:	e9cd 3400 	strd	r3, r4, [sp]
 800288e:	4630      	mov	r0, r6
 8002890:	4639      	mov	r1, r7
 8002892:	beab      	bkpt	0x00ab
 8002894:	4606      	mov	r6, r0
 8002896:	4630      	mov	r0, r6
 8002898:	f7ff ffaa 	bl	80027f0 <checkerror>
 800289c:	2800      	cmp	r0, #0
 800289e:	dbe1      	blt.n	8002864 <_swilseek+0x16>
 80028a0:	606c      	str	r4, [r5, #4]
 80028a2:	e7e1      	b.n	8002868 <_swilseek+0x1a>
 80028a4:	2e02      	cmp	r6, #2
 80028a6:	6803      	ldr	r3, [r0, #0]
 80028a8:	d1ec      	bne.n	8002884 <_swilseek+0x36>
 80028aa:	260c      	movs	r6, #12
 80028ac:	466f      	mov	r7, sp
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	4630      	mov	r0, r6
 80028b2:	4639      	mov	r1, r7
 80028b4:	beab      	bkpt	0x00ab
 80028b6:	4606      	mov	r6, r0
 80028b8:	4630      	mov	r0, r6
 80028ba:	f7ff ff99 	bl	80027f0 <checkerror>
 80028be:	1c43      	adds	r3, r0, #1
 80028c0:	d0d0      	beq.n	8002864 <_swilseek+0x16>
 80028c2:	4404      	add	r4, r0
 80028c4:	e7de      	b.n	8002884 <_swilseek+0x36>

080028c6 <_lseek>:
 80028c6:	f7ff bfc2 	b.w	800284e <_swilseek>

080028ca <_swiwrite>:
 80028ca:	b530      	push	{r4, r5, lr}
 80028cc:	b085      	sub	sp, #20
 80028ce:	2405      	movs	r4, #5
 80028d0:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80028d4:	9203      	str	r2, [sp, #12]
 80028d6:	ad01      	add	r5, sp, #4
 80028d8:	4620      	mov	r0, r4
 80028da:	4629      	mov	r1, r5
 80028dc:	beab      	bkpt	0x00ab
 80028de:	4604      	mov	r4, r0
 80028e0:	4620      	mov	r0, r4
 80028e2:	f7ff ff85 	bl	80027f0 <checkerror>
 80028e6:	b005      	add	sp, #20
 80028e8:	bd30      	pop	{r4, r5, pc}

080028ea <_write>:
 80028ea:	b570      	push	{r4, r5, r6, lr}
 80028ec:	460e      	mov	r6, r1
 80028ee:	4615      	mov	r5, r2
 80028f0:	f7ff ff56 	bl	80027a0 <findslot>
 80028f4:	4604      	mov	r4, r0
 80028f6:	b930      	cbnz	r0, 8002906 <_write+0x1c>
 80028f8:	f000 fc3e 	bl	8003178 <__errno>
 80028fc:	2309      	movs	r3, #9
 80028fe:	6003      	str	r3, [r0, #0]
 8002900:	f04f 30ff 	mov.w	r0, #4294967295
 8002904:	bd70      	pop	{r4, r5, r6, pc}
 8002906:	462a      	mov	r2, r5
 8002908:	4631      	mov	r1, r6
 800290a:	6800      	ldr	r0, [r0, #0]
 800290c:	f7ff ffdd 	bl	80028ca <_swiwrite>
 8002910:	1e03      	subs	r3, r0, #0
 8002912:	dbf5      	blt.n	8002900 <_write+0x16>
 8002914:	6862      	ldr	r2, [r4, #4]
 8002916:	1ae8      	subs	r0, r5, r3
 8002918:	4402      	add	r2, r0
 800291a:	42ab      	cmp	r3, r5
 800291c:	6062      	str	r2, [r4, #4]
 800291e:	d1f1      	bne.n	8002904 <_write+0x1a>
 8002920:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002924:	2000      	movs	r0, #0
 8002926:	f7ff bf55 	b.w	80027d4 <error>

0800292a <_swiclose>:
 800292a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800292c:	2402      	movs	r4, #2
 800292e:	9001      	str	r0, [sp, #4]
 8002930:	ad01      	add	r5, sp, #4
 8002932:	4620      	mov	r0, r4
 8002934:	4629      	mov	r1, r5
 8002936:	beab      	bkpt	0x00ab
 8002938:	4604      	mov	r4, r0
 800293a:	4620      	mov	r0, r4
 800293c:	f7ff ff58 	bl	80027f0 <checkerror>
 8002940:	b003      	add	sp, #12
 8002942:	bd30      	pop	{r4, r5, pc}

08002944 <_close>:
 8002944:	b538      	push	{r3, r4, r5, lr}
 8002946:	4605      	mov	r5, r0
 8002948:	f7ff ff2a 	bl	80027a0 <findslot>
 800294c:	4604      	mov	r4, r0
 800294e:	b930      	cbnz	r0, 800295e <_close+0x1a>
 8002950:	f000 fc12 	bl	8003178 <__errno>
 8002954:	2309      	movs	r3, #9
 8002956:	6003      	str	r3, [r0, #0]
 8002958:	f04f 30ff 	mov.w	r0, #4294967295
 800295c:	bd38      	pop	{r3, r4, r5, pc}
 800295e:	3d01      	subs	r5, #1
 8002960:	2d01      	cmp	r5, #1
 8002962:	d809      	bhi.n	8002978 <_close+0x34>
 8002964:	4b07      	ldr	r3, [pc, #28]	@ (8002984 <_close+0x40>)
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	429a      	cmp	r2, r3
 800296c:	d104      	bne.n	8002978 <_close+0x34>
 800296e:	f04f 33ff 	mov.w	r3, #4294967295
 8002972:	2000      	movs	r0, #0
 8002974:	6023      	str	r3, [r4, #0]
 8002976:	e7f1      	b.n	800295c <_close+0x18>
 8002978:	6820      	ldr	r0, [r4, #0]
 800297a:	f7ff ffd6 	bl	800292a <_swiclose>
 800297e:	2800      	cmp	r0, #0
 8002980:	d0f5      	beq.n	800296e <_close+0x2a>
 8002982:	e7eb      	b.n	800295c <_close+0x18>
 8002984:	200001e8 	.word	0x200001e8

08002988 <_swistat>:
 8002988:	b570      	push	{r4, r5, r6, lr}
 800298a:	460c      	mov	r4, r1
 800298c:	f7ff ff08 	bl	80027a0 <findslot>
 8002990:	4605      	mov	r5, r0
 8002992:	b930      	cbnz	r0, 80029a2 <_swistat+0x1a>
 8002994:	f000 fbf0 	bl	8003178 <__errno>
 8002998:	2309      	movs	r3, #9
 800299a:	6003      	str	r3, [r0, #0]
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	bd70      	pop	{r4, r5, r6, pc}
 80029a2:	6863      	ldr	r3, [r4, #4]
 80029a4:	260c      	movs	r6, #12
 80029a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029aa:	6063      	str	r3, [r4, #4]
 80029ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029b0:	64a3      	str	r3, [r4, #72]	@ 0x48
 80029b2:	4630      	mov	r0, r6
 80029b4:	4629      	mov	r1, r5
 80029b6:	beab      	bkpt	0x00ab
 80029b8:	4605      	mov	r5, r0
 80029ba:	4628      	mov	r0, r5
 80029bc:	f7ff ff18 	bl	80027f0 <checkerror>
 80029c0:	1c43      	adds	r3, r0, #1
 80029c2:	d0eb      	beq.n	800299c <_swistat+0x14>
 80029c4:	6120      	str	r0, [r4, #16]
 80029c6:	2000      	movs	r0, #0
 80029c8:	e7ea      	b.n	80029a0 <_swistat+0x18>

080029ca <_fstat>:
 80029ca:	460b      	mov	r3, r1
 80029cc:	b510      	push	{r4, lr}
 80029ce:	2100      	movs	r1, #0
 80029d0:	4604      	mov	r4, r0
 80029d2:	2258      	movs	r2, #88	@ 0x58
 80029d4:	4618      	mov	r0, r3
 80029d6:	f000 fb80 	bl	80030da <memset>
 80029da:	4601      	mov	r1, r0
 80029dc:	4620      	mov	r0, r4
 80029de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029e2:	f7ff bfd1 	b.w	8002988 <_swistat>

080029e6 <_stat>:
 80029e6:	b538      	push	{r3, r4, r5, lr}
 80029e8:	460d      	mov	r5, r1
 80029ea:	4604      	mov	r4, r0
 80029ec:	2258      	movs	r2, #88	@ 0x58
 80029ee:	2100      	movs	r1, #0
 80029f0:	4628      	mov	r0, r5
 80029f2:	f000 fb72 	bl	80030da <memset>
 80029f6:	4620      	mov	r0, r4
 80029f8:	2100      	movs	r1, #0
 80029fa:	f000 f811 	bl	8002a20 <_swiopen>
 80029fe:	1c43      	adds	r3, r0, #1
 8002a00:	4604      	mov	r4, r0
 8002a02:	d00b      	beq.n	8002a1c <_stat+0x36>
 8002a04:	686b      	ldr	r3, [r5, #4]
 8002a06:	4629      	mov	r1, r5
 8002a08:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8002a0c:	606b      	str	r3, [r5, #4]
 8002a0e:	f7ff ffbb 	bl	8002988 <_swistat>
 8002a12:	4605      	mov	r5, r0
 8002a14:	4620      	mov	r0, r4
 8002a16:	f7ff ff95 	bl	8002944 <_close>
 8002a1a:	462c      	mov	r4, r5
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	bd38      	pop	{r3, r4, r5, pc}

08002a20 <_swiopen>:
 8002a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a24:	4682      	mov	sl, r0
 8002a26:	460e      	mov	r6, r1
 8002a28:	2400      	movs	r4, #0
 8002a2a:	4f28      	ldr	r7, [pc, #160]	@ (8002acc <_swiopen+0xac>)
 8002a2c:	b096      	sub	sp, #88	@ 0x58
 8002a2e:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 8002a32:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8002a36:	3301      	adds	r3, #1
 8002a38:	d00c      	beq.n	8002a54 <_swiopen+0x34>
 8002a3a:	3401      	adds	r4, #1
 8002a3c:	2c14      	cmp	r4, #20
 8002a3e:	d1f6      	bne.n	8002a2e <_swiopen+0xe>
 8002a40:	f000 fb9a 	bl	8003178 <__errno>
 8002a44:	2318      	movs	r3, #24
 8002a46:	f04f 34ff 	mov.w	r4, #4294967295
 8002a4a:	6003      	str	r3, [r0, #0]
 8002a4c:	4620      	mov	r0, r4
 8002a4e:	b016      	add	sp, #88	@ 0x58
 8002a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a54:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8002a58:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002a5c:	46e9      	mov	r9, sp
 8002a5e:	d109      	bne.n	8002a74 <_swiopen+0x54>
 8002a60:	4649      	mov	r1, r9
 8002a62:	4650      	mov	r0, sl
 8002a64:	f7ff ffbf 	bl	80029e6 <_stat>
 8002a68:	3001      	adds	r0, #1
 8002a6a:	d003      	beq.n	8002a74 <_swiopen+0x54>
 8002a6c:	f000 fb84 	bl	8003178 <__errno>
 8002a70:	2311      	movs	r3, #17
 8002a72:	e7e8      	b.n	8002a46 <_swiopen+0x26>
 8002a74:	f240 6301 	movw	r3, #1537	@ 0x601
 8002a78:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8002a7c:	07b2      	lsls	r2, r6, #30
 8002a7e:	bf48      	it	mi
 8002a80:	f045 0502 	orrmi.w	r5, r5, #2
 8002a84:	421e      	tst	r6, r3
 8002a86:	bf18      	it	ne
 8002a88:	f045 0504 	orrne.w	r5, r5, #4
 8002a8c:	0733      	lsls	r3, r6, #28
 8002a8e:	bf48      	it	mi
 8002a90:	f025 0504 	bicmi.w	r5, r5, #4
 8002a94:	4650      	mov	r0, sl
 8002a96:	bf48      	it	mi
 8002a98:	f045 0508 	orrmi.w	r5, r5, #8
 8002a9c:	f8cd a000 	str.w	sl, [sp]
 8002aa0:	f7fd fb54 	bl	800014c <strlen>
 8002aa4:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8002aa8:	2501      	movs	r5, #1
 8002aaa:	4628      	mov	r0, r5
 8002aac:	4649      	mov	r1, r9
 8002aae:	beab      	bkpt	0x00ab
 8002ab0:	4605      	mov	r5, r0
 8002ab2:	2d00      	cmp	r5, #0
 8002ab4:	db05      	blt.n	8002ac2 <_swiopen+0xa2>
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 8002abc:	4447      	add	r7, r8
 8002abe:	607b      	str	r3, [r7, #4]
 8002ac0:	e7c4      	b.n	8002a4c <_swiopen+0x2c>
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	f7ff fe86 	bl	80027d4 <error>
 8002ac8:	4604      	mov	r4, r0
 8002aca:	e7bf      	b.n	8002a4c <_swiopen+0x2c>
 8002acc:	200001e8 	.word	0x200001e8

08002ad0 <_get_semihosting_exts>:
 8002ad0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002ad4:	4606      	mov	r6, r0
 8002ad6:	460f      	mov	r7, r1
 8002ad8:	4829      	ldr	r0, [pc, #164]	@ (8002b80 <_get_semihosting_exts+0xb0>)
 8002ada:	2100      	movs	r1, #0
 8002adc:	4615      	mov	r5, r2
 8002ade:	f7ff ff9f 	bl	8002a20 <_swiopen>
 8002ae2:	4604      	mov	r4, r0
 8002ae4:	462a      	mov	r2, r5
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4630      	mov	r0, r6
 8002aea:	f000 faf6 	bl	80030da <memset>
 8002aee:	1c63      	adds	r3, r4, #1
 8002af0:	d014      	beq.n	8002b1c <_get_semihosting_exts+0x4c>
 8002af2:	4620      	mov	r0, r4
 8002af4:	f7ff fe54 	bl	80027a0 <findslot>
 8002af8:	f04f 080c 	mov.w	r8, #12
 8002afc:	4681      	mov	r9, r0
 8002afe:	4640      	mov	r0, r8
 8002b00:	4649      	mov	r1, r9
 8002b02:	beab      	bkpt	0x00ab
 8002b04:	4680      	mov	r8, r0
 8002b06:	4640      	mov	r0, r8
 8002b08:	f7ff fe72 	bl	80027f0 <checkerror>
 8002b0c:	2803      	cmp	r0, #3
 8002b0e:	dd02      	ble.n	8002b16 <_get_semihosting_exts+0x46>
 8002b10:	1ec3      	subs	r3, r0, #3
 8002b12:	42ab      	cmp	r3, r5
 8002b14:	dc07      	bgt.n	8002b26 <_get_semihosting_exts+0x56>
 8002b16:	4620      	mov	r0, r4
 8002b18:	f7ff ff14 	bl	8002944 <_close>
 8002b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b20:	b003      	add	sp, #12
 8002b22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b26:	2204      	movs	r2, #4
 8002b28:	4620      	mov	r0, r4
 8002b2a:	eb0d 0102 	add.w	r1, sp, r2
 8002b2e:	f7ff fe74 	bl	800281a <_read>
 8002b32:	2803      	cmp	r0, #3
 8002b34:	ddef      	ble.n	8002b16 <_get_semihosting_exts+0x46>
 8002b36:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002b3a:	2b53      	cmp	r3, #83	@ 0x53
 8002b3c:	d1eb      	bne.n	8002b16 <_get_semihosting_exts+0x46>
 8002b3e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002b42:	2b48      	cmp	r3, #72	@ 0x48
 8002b44:	d1e7      	bne.n	8002b16 <_get_semihosting_exts+0x46>
 8002b46:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002b4a:	2b46      	cmp	r3, #70	@ 0x46
 8002b4c:	d1e3      	bne.n	8002b16 <_get_semihosting_exts+0x46>
 8002b4e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002b52:	2b42      	cmp	r3, #66	@ 0x42
 8002b54:	d1df      	bne.n	8002b16 <_get_semihosting_exts+0x46>
 8002b56:	2201      	movs	r2, #1
 8002b58:	4639      	mov	r1, r7
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	f7ff fe77 	bl	800284e <_swilseek>
 8002b60:	2800      	cmp	r0, #0
 8002b62:	dbd8      	blt.n	8002b16 <_get_semihosting_exts+0x46>
 8002b64:	462a      	mov	r2, r5
 8002b66:	4631      	mov	r1, r6
 8002b68:	4620      	mov	r0, r4
 8002b6a:	f7ff fe56 	bl	800281a <_read>
 8002b6e:	4605      	mov	r5, r0
 8002b70:	4620      	mov	r0, r4
 8002b72:	f7ff fee7 	bl	8002944 <_close>
 8002b76:	4628      	mov	r0, r5
 8002b78:	f7ff fe3a 	bl	80027f0 <checkerror>
 8002b7c:	e7d0      	b.n	8002b20 <_get_semihosting_exts+0x50>
 8002b7e:	bf00      	nop
 8002b80:	08004264 	.word	0x08004264

08002b84 <initialise_semihosting_exts>:
 8002b84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b86:	2100      	movs	r1, #0
 8002b88:	2201      	movs	r2, #1
 8002b8a:	4d09      	ldr	r5, [pc, #36]	@ (8002bb0 <initialise_semihosting_exts+0x2c>)
 8002b8c:	4c09      	ldr	r4, [pc, #36]	@ (8002bb4 <initialise_semihosting_exts+0x30>)
 8002b8e:	a801      	add	r0, sp, #4
 8002b90:	6029      	str	r1, [r5, #0]
 8002b92:	6022      	str	r2, [r4, #0]
 8002b94:	f7ff ff9c 	bl	8002ad0 <_get_semihosting_exts>
 8002b98:	2800      	cmp	r0, #0
 8002b9a:	dd07      	ble.n	8002bac <initialise_semihosting_exts+0x28>
 8002b9c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002ba0:	f003 0201 	and.w	r2, r3, #1
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	602a      	str	r2, [r5, #0]
 8002baa:	6023      	str	r3, [r4, #0]
 8002bac:	b003      	add	sp, #12
 8002bae:	bd30      	pop	{r4, r5, pc}
 8002bb0:	20000060 	.word	0x20000060
 8002bb4:	2000005c 	.word	0x2000005c

08002bb8 <_has_ext_stdout_stderr>:
 8002bb8:	b510      	push	{r4, lr}
 8002bba:	4c04      	ldr	r4, [pc, #16]	@ (8002bcc <_has_ext_stdout_stderr+0x14>)
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	da01      	bge.n	8002bc6 <_has_ext_stdout_stderr+0xe>
 8002bc2:	f7ff ffdf 	bl	8002b84 <initialise_semihosting_exts>
 8002bc6:	6820      	ldr	r0, [r4, #0]
 8002bc8:	bd10      	pop	{r4, pc}
 8002bca:	bf00      	nop
 8002bcc:	2000005c 	.word	0x2000005c

08002bd0 <initialise_monitor_handles>:
 8002bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	2400      	movs	r4, #0
 8002bd8:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 8002c7c <initialise_monitor_handles+0xac>
 8002bdc:	b085      	sub	sp, #20
 8002bde:	f8cd 9004 	str.w	r9, [sp, #4]
 8002be2:	af01      	add	r7, sp, #4
 8002be4:	9303      	str	r3, [sp, #12]
 8002be6:	2501      	movs	r5, #1
 8002be8:	9402      	str	r4, [sp, #8]
 8002bea:	4628      	mov	r0, r5
 8002bec:	4639      	mov	r1, r7
 8002bee:	beab      	bkpt	0x00ab
 8002bf0:	4605      	mov	r5, r0
 8002bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf6:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8002c80 <initialise_monitor_handles+0xb0>
 8002bfa:	4623      	mov	r3, r4
 8002bfc:	4c21      	ldr	r4, [pc, #132]	@ (8002c84 <initialise_monitor_handles+0xb4>)
 8002bfe:	f8c8 5000 	str.w	r5, [r8]
 8002c02:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8002c06:	3301      	adds	r3, #1
 8002c08:	2b14      	cmp	r3, #20
 8002c0a:	d1fa      	bne.n	8002c02 <initialise_monitor_handles+0x32>
 8002c0c:	f7ff ffd4 	bl	8002bb8 <_has_ext_stdout_stderr>
 8002c10:	4d1d      	ldr	r5, [pc, #116]	@ (8002c88 <initialise_monitor_handles+0xb8>)
 8002c12:	b1d0      	cbz	r0, 8002c4a <initialise_monitor_handles+0x7a>
 8002c14:	f04f 0a03 	mov.w	sl, #3
 8002c18:	2304      	movs	r3, #4
 8002c1a:	f8cd 9004 	str.w	r9, [sp, #4]
 8002c1e:	2601      	movs	r6, #1
 8002c20:	f8cd a00c 	str.w	sl, [sp, #12]
 8002c24:	9302      	str	r3, [sp, #8]
 8002c26:	4630      	mov	r0, r6
 8002c28:	4639      	mov	r1, r7
 8002c2a:	beab      	bkpt	0x00ab
 8002c2c:	4683      	mov	fp, r0
 8002c2e:	4b17      	ldr	r3, [pc, #92]	@ (8002c8c <initialise_monitor_handles+0xbc>)
 8002c30:	f8cd 9004 	str.w	r9, [sp, #4]
 8002c34:	f8c3 b000 	str.w	fp, [r3]
 8002c38:	2308      	movs	r3, #8
 8002c3a:	f8cd a00c 	str.w	sl, [sp, #12]
 8002c3e:	9302      	str	r3, [sp, #8]
 8002c40:	4630      	mov	r0, r6
 8002c42:	4639      	mov	r1, r7
 8002c44:	beab      	bkpt	0x00ab
 8002c46:	4606      	mov	r6, r0
 8002c48:	602e      	str	r6, [r5, #0]
 8002c4a:	2600      	movs	r6, #0
 8002c4c:	682b      	ldr	r3, [r5, #0]
 8002c4e:	6066      	str	r6, [r4, #4]
 8002c50:	3301      	adds	r3, #1
 8002c52:	bf02      	ittt	eq
 8002c54:	4b0d      	ldreq	r3, [pc, #52]	@ (8002c8c <initialise_monitor_handles+0xbc>)
 8002c56:	681b      	ldreq	r3, [r3, #0]
 8002c58:	602b      	streq	r3, [r5, #0]
 8002c5a:	f8d8 3000 	ldr.w	r3, [r8]
 8002c5e:	6023      	str	r3, [r4, #0]
 8002c60:	f7ff ffaa 	bl	8002bb8 <_has_ext_stdout_stderr>
 8002c64:	b130      	cbz	r0, 8002c74 <initialise_monitor_handles+0xa4>
 8002c66:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <initialise_monitor_handles+0xbc>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8002c6e:	682b      	ldr	r3, [r5, #0]
 8002c70:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8002c74:	b005      	add	sp, #20
 8002c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c7a:	bf00      	nop
 8002c7c:	0800427a 	.word	0x0800427a
 8002c80:	200001e4 	.word	0x200001e4
 8002c84:	200001e8 	.word	0x200001e8
 8002c88:	200001dc 	.word	0x200001dc
 8002c8c:	200001e0 	.word	0x200001e0

08002c90 <_isatty>:
 8002c90:	b570      	push	{r4, r5, r6, lr}
 8002c92:	f7ff fd85 	bl	80027a0 <findslot>
 8002c96:	2409      	movs	r4, #9
 8002c98:	4605      	mov	r5, r0
 8002c9a:	b920      	cbnz	r0, 8002ca6 <_isatty+0x16>
 8002c9c:	f000 fa6c 	bl	8003178 <__errno>
 8002ca0:	6004      	str	r4, [r0, #0]
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	bd70      	pop	{r4, r5, r6, pc}
 8002ca6:	4620      	mov	r0, r4
 8002ca8:	4629      	mov	r1, r5
 8002caa:	beab      	bkpt	0x00ab
 8002cac:	4604      	mov	r4, r0
 8002cae:	2c01      	cmp	r4, #1
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	d0f7      	beq.n	8002ca4 <_isatty+0x14>
 8002cb4:	f000 fa60 	bl	8003178 <__errno>
 8002cb8:	2513      	movs	r5, #19
 8002cba:	4604      	mov	r4, r0
 8002cbc:	2600      	movs	r6, #0
 8002cbe:	4628      	mov	r0, r5
 8002cc0:	4631      	mov	r1, r6
 8002cc2:	beab      	bkpt	0x00ab
 8002cc4:	4605      	mov	r5, r0
 8002cc6:	6025      	str	r5, [r4, #0]
 8002cc8:	e7eb      	b.n	8002ca2 <_isatty+0x12>
	...

08002ccc <__sflush_r>:
 8002ccc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd2:	0716      	lsls	r6, r2, #28
 8002cd4:	4605      	mov	r5, r0
 8002cd6:	460c      	mov	r4, r1
 8002cd8:	d454      	bmi.n	8002d84 <__sflush_r+0xb8>
 8002cda:	684b      	ldr	r3, [r1, #4]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	dc02      	bgt.n	8002ce6 <__sflush_r+0x1a>
 8002ce0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	dd48      	ble.n	8002d78 <__sflush_r+0xac>
 8002ce6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002ce8:	2e00      	cmp	r6, #0
 8002cea:	d045      	beq.n	8002d78 <__sflush_r+0xac>
 8002cec:	2300      	movs	r3, #0
 8002cee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002cf2:	682f      	ldr	r7, [r5, #0]
 8002cf4:	6a21      	ldr	r1, [r4, #32]
 8002cf6:	602b      	str	r3, [r5, #0]
 8002cf8:	d030      	beq.n	8002d5c <__sflush_r+0x90>
 8002cfa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002cfc:	89a3      	ldrh	r3, [r4, #12]
 8002cfe:	0759      	lsls	r1, r3, #29
 8002d00:	d505      	bpl.n	8002d0e <__sflush_r+0x42>
 8002d02:	6863      	ldr	r3, [r4, #4]
 8002d04:	1ad2      	subs	r2, r2, r3
 8002d06:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002d08:	b10b      	cbz	r3, 8002d0e <__sflush_r+0x42>
 8002d0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d0c:	1ad2      	subs	r2, r2, r3
 8002d0e:	2300      	movs	r3, #0
 8002d10:	4628      	mov	r0, r5
 8002d12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002d14:	6a21      	ldr	r1, [r4, #32]
 8002d16:	47b0      	blx	r6
 8002d18:	1c43      	adds	r3, r0, #1
 8002d1a:	89a3      	ldrh	r3, [r4, #12]
 8002d1c:	d106      	bne.n	8002d2c <__sflush_r+0x60>
 8002d1e:	6829      	ldr	r1, [r5, #0]
 8002d20:	291d      	cmp	r1, #29
 8002d22:	d82b      	bhi.n	8002d7c <__sflush_r+0xb0>
 8002d24:	4a28      	ldr	r2, [pc, #160]	@ (8002dc8 <__sflush_r+0xfc>)
 8002d26:	410a      	asrs	r2, r1
 8002d28:	07d6      	lsls	r6, r2, #31
 8002d2a:	d427      	bmi.n	8002d7c <__sflush_r+0xb0>
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	6062      	str	r2, [r4, #4]
 8002d30:	6922      	ldr	r2, [r4, #16]
 8002d32:	04d9      	lsls	r1, r3, #19
 8002d34:	6022      	str	r2, [r4, #0]
 8002d36:	d504      	bpl.n	8002d42 <__sflush_r+0x76>
 8002d38:	1c42      	adds	r2, r0, #1
 8002d3a:	d101      	bne.n	8002d40 <__sflush_r+0x74>
 8002d3c:	682b      	ldr	r3, [r5, #0]
 8002d3e:	b903      	cbnz	r3, 8002d42 <__sflush_r+0x76>
 8002d40:	6560      	str	r0, [r4, #84]	@ 0x54
 8002d42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d44:	602f      	str	r7, [r5, #0]
 8002d46:	b1b9      	cbz	r1, 8002d78 <__sflush_r+0xac>
 8002d48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d4c:	4299      	cmp	r1, r3
 8002d4e:	d002      	beq.n	8002d56 <__sflush_r+0x8a>
 8002d50:	4628      	mov	r0, r5
 8002d52:	f000 fa3f 	bl	80031d4 <_free_r>
 8002d56:	2300      	movs	r3, #0
 8002d58:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d5a:	e00d      	b.n	8002d78 <__sflush_r+0xac>
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	4628      	mov	r0, r5
 8002d60:	47b0      	blx	r6
 8002d62:	4602      	mov	r2, r0
 8002d64:	1c50      	adds	r0, r2, #1
 8002d66:	d1c9      	bne.n	8002cfc <__sflush_r+0x30>
 8002d68:	682b      	ldr	r3, [r5, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d0c6      	beq.n	8002cfc <__sflush_r+0x30>
 8002d6e:	2b1d      	cmp	r3, #29
 8002d70:	d001      	beq.n	8002d76 <__sflush_r+0xaa>
 8002d72:	2b16      	cmp	r3, #22
 8002d74:	d11d      	bne.n	8002db2 <__sflush_r+0xe6>
 8002d76:	602f      	str	r7, [r5, #0]
 8002d78:	2000      	movs	r0, #0
 8002d7a:	e021      	b.n	8002dc0 <__sflush_r+0xf4>
 8002d7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d80:	b21b      	sxth	r3, r3
 8002d82:	e01a      	b.n	8002dba <__sflush_r+0xee>
 8002d84:	690f      	ldr	r7, [r1, #16]
 8002d86:	2f00      	cmp	r7, #0
 8002d88:	d0f6      	beq.n	8002d78 <__sflush_r+0xac>
 8002d8a:	0793      	lsls	r3, r2, #30
 8002d8c:	bf18      	it	ne
 8002d8e:	2300      	movne	r3, #0
 8002d90:	680e      	ldr	r6, [r1, #0]
 8002d92:	bf08      	it	eq
 8002d94:	694b      	ldreq	r3, [r1, #20]
 8002d96:	1bf6      	subs	r6, r6, r7
 8002d98:	600f      	str	r7, [r1, #0]
 8002d9a:	608b      	str	r3, [r1, #8]
 8002d9c:	2e00      	cmp	r6, #0
 8002d9e:	ddeb      	ble.n	8002d78 <__sflush_r+0xac>
 8002da0:	4633      	mov	r3, r6
 8002da2:	463a      	mov	r2, r7
 8002da4:	4628      	mov	r0, r5
 8002da6:	6a21      	ldr	r1, [r4, #32]
 8002da8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002dac:	47e0      	blx	ip
 8002dae:	2800      	cmp	r0, #0
 8002db0:	dc07      	bgt.n	8002dc2 <__sflush_r+0xf6>
 8002db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dba:	f04f 30ff 	mov.w	r0, #4294967295
 8002dbe:	81a3      	strh	r3, [r4, #12]
 8002dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dc2:	4407      	add	r7, r0
 8002dc4:	1a36      	subs	r6, r6, r0
 8002dc6:	e7e9      	b.n	8002d9c <__sflush_r+0xd0>
 8002dc8:	dfbffffe 	.word	0xdfbffffe

08002dcc <_fflush_r>:
 8002dcc:	b538      	push	{r3, r4, r5, lr}
 8002dce:	690b      	ldr	r3, [r1, #16]
 8002dd0:	4605      	mov	r5, r0
 8002dd2:	460c      	mov	r4, r1
 8002dd4:	b913      	cbnz	r3, 8002ddc <_fflush_r+0x10>
 8002dd6:	2500      	movs	r5, #0
 8002dd8:	4628      	mov	r0, r5
 8002dda:	bd38      	pop	{r3, r4, r5, pc}
 8002ddc:	b118      	cbz	r0, 8002de6 <_fflush_r+0x1a>
 8002dde:	6a03      	ldr	r3, [r0, #32]
 8002de0:	b90b      	cbnz	r3, 8002de6 <_fflush_r+0x1a>
 8002de2:	f000 f8bb 	bl	8002f5c <__sinit>
 8002de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0f3      	beq.n	8002dd6 <_fflush_r+0xa>
 8002dee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002df0:	07d0      	lsls	r0, r2, #31
 8002df2:	d404      	bmi.n	8002dfe <_fflush_r+0x32>
 8002df4:	0599      	lsls	r1, r3, #22
 8002df6:	d402      	bmi.n	8002dfe <_fflush_r+0x32>
 8002df8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002dfa:	f000 f9e8 	bl	80031ce <__retarget_lock_acquire_recursive>
 8002dfe:	4628      	mov	r0, r5
 8002e00:	4621      	mov	r1, r4
 8002e02:	f7ff ff63 	bl	8002ccc <__sflush_r>
 8002e06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e08:	4605      	mov	r5, r0
 8002e0a:	07da      	lsls	r2, r3, #31
 8002e0c:	d4e4      	bmi.n	8002dd8 <_fflush_r+0xc>
 8002e0e:	89a3      	ldrh	r3, [r4, #12]
 8002e10:	059b      	lsls	r3, r3, #22
 8002e12:	d4e1      	bmi.n	8002dd8 <_fflush_r+0xc>
 8002e14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e16:	f000 f9db 	bl	80031d0 <__retarget_lock_release_recursive>
 8002e1a:	e7dd      	b.n	8002dd8 <_fflush_r+0xc>

08002e1c <fflush>:
 8002e1c:	4601      	mov	r1, r0
 8002e1e:	b920      	cbnz	r0, 8002e2a <fflush+0xe>
 8002e20:	4a04      	ldr	r2, [pc, #16]	@ (8002e34 <fflush+0x18>)
 8002e22:	4905      	ldr	r1, [pc, #20]	@ (8002e38 <fflush+0x1c>)
 8002e24:	4805      	ldr	r0, [pc, #20]	@ (8002e3c <fflush+0x20>)
 8002e26:	f000 b8b1 	b.w	8002f8c <_fwalk_sglue>
 8002e2a:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <fflush+0x24>)
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	f7ff bfcd 	b.w	8002dcc <_fflush_r>
 8002e32:	bf00      	nop
 8002e34:	20000064 	.word	0x20000064
 8002e38:	08002dcd 	.word	0x08002dcd
 8002e3c:	20000074 	.word	0x20000074
 8002e40:	20000070 	.word	0x20000070

08002e44 <std>:
 8002e44:	2300      	movs	r3, #0
 8002e46:	b510      	push	{r4, lr}
 8002e48:	4604      	mov	r4, r0
 8002e4a:	e9c0 3300 	strd	r3, r3, [r0]
 8002e4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e52:	6083      	str	r3, [r0, #8]
 8002e54:	8181      	strh	r1, [r0, #12]
 8002e56:	6643      	str	r3, [r0, #100]	@ 0x64
 8002e58:	81c2      	strh	r2, [r0, #14]
 8002e5a:	6183      	str	r3, [r0, #24]
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	2208      	movs	r2, #8
 8002e60:	305c      	adds	r0, #92	@ 0x5c
 8002e62:	f000 f93a 	bl	80030da <memset>
 8002e66:	4b0d      	ldr	r3, [pc, #52]	@ (8002e9c <std+0x58>)
 8002e68:	6224      	str	r4, [r4, #32]
 8002e6a:	6263      	str	r3, [r4, #36]	@ 0x24
 8002e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea0 <std+0x5c>)
 8002e6e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002e70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea4 <std+0x60>)
 8002e72:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002e74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea8 <std+0x64>)
 8002e76:	6323      	str	r3, [r4, #48]	@ 0x30
 8002e78:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <std+0x68>)
 8002e7a:	429c      	cmp	r4, r3
 8002e7c:	d006      	beq.n	8002e8c <std+0x48>
 8002e7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002e82:	4294      	cmp	r4, r2
 8002e84:	d002      	beq.n	8002e8c <std+0x48>
 8002e86:	33d0      	adds	r3, #208	@ 0xd0
 8002e88:	429c      	cmp	r4, r3
 8002e8a:	d105      	bne.n	8002e98 <std+0x54>
 8002e8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e94:	f000 b99a 	b.w	80031cc <__retarget_lock_init_recursive>
 8002e98:	bd10      	pop	{r4, pc}
 8002e9a:	bf00      	nop
 8002e9c:	08003055 	.word	0x08003055
 8002ea0:	08003077 	.word	0x08003077
 8002ea4:	080030af 	.word	0x080030af
 8002ea8:	080030d3 	.word	0x080030d3
 8002eac:	20000288 	.word	0x20000288

08002eb0 <stdio_exit_handler>:
 8002eb0:	4a02      	ldr	r2, [pc, #8]	@ (8002ebc <stdio_exit_handler+0xc>)
 8002eb2:	4903      	ldr	r1, [pc, #12]	@ (8002ec0 <stdio_exit_handler+0x10>)
 8002eb4:	4803      	ldr	r0, [pc, #12]	@ (8002ec4 <stdio_exit_handler+0x14>)
 8002eb6:	f000 b869 	b.w	8002f8c <_fwalk_sglue>
 8002eba:	bf00      	nop
 8002ebc:	20000064 	.word	0x20000064
 8002ec0:	08002dcd 	.word	0x08002dcd
 8002ec4:	20000074 	.word	0x20000074

08002ec8 <cleanup_stdio>:
 8002ec8:	6841      	ldr	r1, [r0, #4]
 8002eca:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <cleanup_stdio+0x34>)
 8002ecc:	b510      	push	{r4, lr}
 8002ece:	4299      	cmp	r1, r3
 8002ed0:	4604      	mov	r4, r0
 8002ed2:	d001      	beq.n	8002ed8 <cleanup_stdio+0x10>
 8002ed4:	f7ff ff7a 	bl	8002dcc <_fflush_r>
 8002ed8:	68a1      	ldr	r1, [r4, #8]
 8002eda:	4b09      	ldr	r3, [pc, #36]	@ (8002f00 <cleanup_stdio+0x38>)
 8002edc:	4299      	cmp	r1, r3
 8002ede:	d002      	beq.n	8002ee6 <cleanup_stdio+0x1e>
 8002ee0:	4620      	mov	r0, r4
 8002ee2:	f7ff ff73 	bl	8002dcc <_fflush_r>
 8002ee6:	68e1      	ldr	r1, [r4, #12]
 8002ee8:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <cleanup_stdio+0x3c>)
 8002eea:	4299      	cmp	r1, r3
 8002eec:	d004      	beq.n	8002ef8 <cleanup_stdio+0x30>
 8002eee:	4620      	mov	r0, r4
 8002ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ef4:	f7ff bf6a 	b.w	8002dcc <_fflush_r>
 8002ef8:	bd10      	pop	{r4, pc}
 8002efa:	bf00      	nop
 8002efc:	20000288 	.word	0x20000288
 8002f00:	200002f0 	.word	0x200002f0
 8002f04:	20000358 	.word	0x20000358

08002f08 <global_stdio_init.part.0>:
 8002f08:	b510      	push	{r4, lr}
 8002f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f38 <global_stdio_init.part.0+0x30>)
 8002f0c:	4c0b      	ldr	r4, [pc, #44]	@ (8002f3c <global_stdio_init.part.0+0x34>)
 8002f0e:	4a0c      	ldr	r2, [pc, #48]	@ (8002f40 <global_stdio_init.part.0+0x38>)
 8002f10:	4620      	mov	r0, r4
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	2104      	movs	r1, #4
 8002f16:	2200      	movs	r2, #0
 8002f18:	f7ff ff94 	bl	8002e44 <std>
 8002f1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002f20:	2201      	movs	r2, #1
 8002f22:	2109      	movs	r1, #9
 8002f24:	f7ff ff8e 	bl	8002e44 <std>
 8002f28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f32:	2112      	movs	r1, #18
 8002f34:	f7ff bf86 	b.w	8002e44 <std>
 8002f38:	200003c0 	.word	0x200003c0
 8002f3c:	20000288 	.word	0x20000288
 8002f40:	08002eb1 	.word	0x08002eb1

08002f44 <__sfp_lock_acquire>:
 8002f44:	4801      	ldr	r0, [pc, #4]	@ (8002f4c <__sfp_lock_acquire+0x8>)
 8002f46:	f000 b942 	b.w	80031ce <__retarget_lock_acquire_recursive>
 8002f4a:	bf00      	nop
 8002f4c:	200003c9 	.word	0x200003c9

08002f50 <__sfp_lock_release>:
 8002f50:	4801      	ldr	r0, [pc, #4]	@ (8002f58 <__sfp_lock_release+0x8>)
 8002f52:	f000 b93d 	b.w	80031d0 <__retarget_lock_release_recursive>
 8002f56:	bf00      	nop
 8002f58:	200003c9 	.word	0x200003c9

08002f5c <__sinit>:
 8002f5c:	b510      	push	{r4, lr}
 8002f5e:	4604      	mov	r4, r0
 8002f60:	f7ff fff0 	bl	8002f44 <__sfp_lock_acquire>
 8002f64:	6a23      	ldr	r3, [r4, #32]
 8002f66:	b11b      	cbz	r3, 8002f70 <__sinit+0x14>
 8002f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f6c:	f7ff bff0 	b.w	8002f50 <__sfp_lock_release>
 8002f70:	4b04      	ldr	r3, [pc, #16]	@ (8002f84 <__sinit+0x28>)
 8002f72:	6223      	str	r3, [r4, #32]
 8002f74:	4b04      	ldr	r3, [pc, #16]	@ (8002f88 <__sinit+0x2c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f5      	bne.n	8002f68 <__sinit+0xc>
 8002f7c:	f7ff ffc4 	bl	8002f08 <global_stdio_init.part.0>
 8002f80:	e7f2      	b.n	8002f68 <__sinit+0xc>
 8002f82:	bf00      	nop
 8002f84:	08002ec9 	.word	0x08002ec9
 8002f88:	200003c0 	.word	0x200003c0

08002f8c <_fwalk_sglue>:
 8002f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f90:	4607      	mov	r7, r0
 8002f92:	4688      	mov	r8, r1
 8002f94:	4614      	mov	r4, r2
 8002f96:	2600      	movs	r6, #0
 8002f98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f9c:	f1b9 0901 	subs.w	r9, r9, #1
 8002fa0:	d505      	bpl.n	8002fae <_fwalk_sglue+0x22>
 8002fa2:	6824      	ldr	r4, [r4, #0]
 8002fa4:	2c00      	cmp	r4, #0
 8002fa6:	d1f7      	bne.n	8002f98 <_fwalk_sglue+0xc>
 8002fa8:	4630      	mov	r0, r6
 8002faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fae:	89ab      	ldrh	r3, [r5, #12]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d907      	bls.n	8002fc4 <_fwalk_sglue+0x38>
 8002fb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	d003      	beq.n	8002fc4 <_fwalk_sglue+0x38>
 8002fbc:	4629      	mov	r1, r5
 8002fbe:	4638      	mov	r0, r7
 8002fc0:	47c0      	blx	r8
 8002fc2:	4306      	orrs	r6, r0
 8002fc4:	3568      	adds	r5, #104	@ 0x68
 8002fc6:	e7e9      	b.n	8002f9c <_fwalk_sglue+0x10>

08002fc8 <iprintf>:
 8002fc8:	b40f      	push	{r0, r1, r2, r3}
 8002fca:	b507      	push	{r0, r1, r2, lr}
 8002fcc:	4906      	ldr	r1, [pc, #24]	@ (8002fe8 <iprintf+0x20>)
 8002fce:	ab04      	add	r3, sp, #16
 8002fd0:	6808      	ldr	r0, [r1, #0]
 8002fd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8002fd6:	6881      	ldr	r1, [r0, #8]
 8002fd8:	9301      	str	r3, [sp, #4]
 8002fda:	f000 fb71 	bl	80036c0 <_vfiprintf_r>
 8002fde:	b003      	add	sp, #12
 8002fe0:	f85d eb04 	ldr.w	lr, [sp], #4
 8002fe4:	b004      	add	sp, #16
 8002fe6:	4770      	bx	lr
 8002fe8:	20000070 	.word	0x20000070

08002fec <sniprintf>:
 8002fec:	b40c      	push	{r2, r3}
 8002fee:	b530      	push	{r4, r5, lr}
 8002ff0:	4b17      	ldr	r3, [pc, #92]	@ (8003050 <sniprintf+0x64>)
 8002ff2:	1e0c      	subs	r4, r1, #0
 8002ff4:	681d      	ldr	r5, [r3, #0]
 8002ff6:	b09d      	sub	sp, #116	@ 0x74
 8002ff8:	da08      	bge.n	800300c <sniprintf+0x20>
 8002ffa:	238b      	movs	r3, #139	@ 0x8b
 8002ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8003000:	602b      	str	r3, [r5, #0]
 8003002:	b01d      	add	sp, #116	@ 0x74
 8003004:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003008:	b002      	add	sp, #8
 800300a:	4770      	bx	lr
 800300c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003010:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003014:	bf0c      	ite	eq
 8003016:	4623      	moveq	r3, r4
 8003018:	f104 33ff 	addne.w	r3, r4, #4294967295
 800301c:	9304      	str	r3, [sp, #16]
 800301e:	9307      	str	r3, [sp, #28]
 8003020:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003024:	9002      	str	r0, [sp, #8]
 8003026:	9006      	str	r0, [sp, #24]
 8003028:	f8ad 3016 	strh.w	r3, [sp, #22]
 800302c:	4628      	mov	r0, r5
 800302e:	ab21      	add	r3, sp, #132	@ 0x84
 8003030:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003032:	a902      	add	r1, sp, #8
 8003034:	9301      	str	r3, [sp, #4]
 8003036:	f000 fa1f 	bl	8003478 <_svfiprintf_r>
 800303a:	1c43      	adds	r3, r0, #1
 800303c:	bfbc      	itt	lt
 800303e:	238b      	movlt	r3, #139	@ 0x8b
 8003040:	602b      	strlt	r3, [r5, #0]
 8003042:	2c00      	cmp	r4, #0
 8003044:	d0dd      	beq.n	8003002 <sniprintf+0x16>
 8003046:	2200      	movs	r2, #0
 8003048:	9b02      	ldr	r3, [sp, #8]
 800304a:	701a      	strb	r2, [r3, #0]
 800304c:	e7d9      	b.n	8003002 <sniprintf+0x16>
 800304e:	bf00      	nop
 8003050:	20000070 	.word	0x20000070

08003054 <__sread>:
 8003054:	b510      	push	{r4, lr}
 8003056:	460c      	mov	r4, r1
 8003058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800305c:	f000 f868 	bl	8003130 <_read_r>
 8003060:	2800      	cmp	r0, #0
 8003062:	bfab      	itete	ge
 8003064:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003066:	89a3      	ldrhlt	r3, [r4, #12]
 8003068:	181b      	addge	r3, r3, r0
 800306a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800306e:	bfac      	ite	ge
 8003070:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003072:	81a3      	strhlt	r3, [r4, #12]
 8003074:	bd10      	pop	{r4, pc}

08003076 <__swrite>:
 8003076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800307a:	461f      	mov	r7, r3
 800307c:	898b      	ldrh	r3, [r1, #12]
 800307e:	4605      	mov	r5, r0
 8003080:	05db      	lsls	r3, r3, #23
 8003082:	460c      	mov	r4, r1
 8003084:	4616      	mov	r6, r2
 8003086:	d505      	bpl.n	8003094 <__swrite+0x1e>
 8003088:	2302      	movs	r3, #2
 800308a:	2200      	movs	r2, #0
 800308c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003090:	f000 f83c 	bl	800310c <_lseek_r>
 8003094:	89a3      	ldrh	r3, [r4, #12]
 8003096:	4632      	mov	r2, r6
 8003098:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800309c:	81a3      	strh	r3, [r4, #12]
 800309e:	4628      	mov	r0, r5
 80030a0:	463b      	mov	r3, r7
 80030a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80030a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80030aa:	f000 b853 	b.w	8003154 <_write_r>

080030ae <__sseek>:
 80030ae:	b510      	push	{r4, lr}
 80030b0:	460c      	mov	r4, r1
 80030b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030b6:	f000 f829 	bl	800310c <_lseek_r>
 80030ba:	1c43      	adds	r3, r0, #1
 80030bc:	89a3      	ldrh	r3, [r4, #12]
 80030be:	bf15      	itete	ne
 80030c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80030c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80030c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80030ca:	81a3      	strheq	r3, [r4, #12]
 80030cc:	bf18      	it	ne
 80030ce:	81a3      	strhne	r3, [r4, #12]
 80030d0:	bd10      	pop	{r4, pc}

080030d2 <__sclose>:
 80030d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030d6:	f000 b809 	b.w	80030ec <_close_r>

080030da <memset>:
 80030da:	4603      	mov	r3, r0
 80030dc:	4402      	add	r2, r0
 80030de:	4293      	cmp	r3, r2
 80030e0:	d100      	bne.n	80030e4 <memset+0xa>
 80030e2:	4770      	bx	lr
 80030e4:	f803 1b01 	strb.w	r1, [r3], #1
 80030e8:	e7f9      	b.n	80030de <memset+0x4>
	...

080030ec <_close_r>:
 80030ec:	b538      	push	{r3, r4, r5, lr}
 80030ee:	2300      	movs	r3, #0
 80030f0:	4d05      	ldr	r5, [pc, #20]	@ (8003108 <_close_r+0x1c>)
 80030f2:	4604      	mov	r4, r0
 80030f4:	4608      	mov	r0, r1
 80030f6:	602b      	str	r3, [r5, #0]
 80030f8:	f7ff fc24 	bl	8002944 <_close>
 80030fc:	1c43      	adds	r3, r0, #1
 80030fe:	d102      	bne.n	8003106 <_close_r+0x1a>
 8003100:	682b      	ldr	r3, [r5, #0]
 8003102:	b103      	cbz	r3, 8003106 <_close_r+0x1a>
 8003104:	6023      	str	r3, [r4, #0]
 8003106:	bd38      	pop	{r3, r4, r5, pc}
 8003108:	200003c4 	.word	0x200003c4

0800310c <_lseek_r>:
 800310c:	b538      	push	{r3, r4, r5, lr}
 800310e:	4604      	mov	r4, r0
 8003110:	4608      	mov	r0, r1
 8003112:	4611      	mov	r1, r2
 8003114:	2200      	movs	r2, #0
 8003116:	4d05      	ldr	r5, [pc, #20]	@ (800312c <_lseek_r+0x20>)
 8003118:	602a      	str	r2, [r5, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	f7ff fbd3 	bl	80028c6 <_lseek>
 8003120:	1c43      	adds	r3, r0, #1
 8003122:	d102      	bne.n	800312a <_lseek_r+0x1e>
 8003124:	682b      	ldr	r3, [r5, #0]
 8003126:	b103      	cbz	r3, 800312a <_lseek_r+0x1e>
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	bd38      	pop	{r3, r4, r5, pc}
 800312c:	200003c4 	.word	0x200003c4

08003130 <_read_r>:
 8003130:	b538      	push	{r3, r4, r5, lr}
 8003132:	4604      	mov	r4, r0
 8003134:	4608      	mov	r0, r1
 8003136:	4611      	mov	r1, r2
 8003138:	2200      	movs	r2, #0
 800313a:	4d05      	ldr	r5, [pc, #20]	@ (8003150 <_read_r+0x20>)
 800313c:	602a      	str	r2, [r5, #0]
 800313e:	461a      	mov	r2, r3
 8003140:	f7ff fb6b 	bl	800281a <_read>
 8003144:	1c43      	adds	r3, r0, #1
 8003146:	d102      	bne.n	800314e <_read_r+0x1e>
 8003148:	682b      	ldr	r3, [r5, #0]
 800314a:	b103      	cbz	r3, 800314e <_read_r+0x1e>
 800314c:	6023      	str	r3, [r4, #0]
 800314e:	bd38      	pop	{r3, r4, r5, pc}
 8003150:	200003c4 	.word	0x200003c4

08003154 <_write_r>:
 8003154:	b538      	push	{r3, r4, r5, lr}
 8003156:	4604      	mov	r4, r0
 8003158:	4608      	mov	r0, r1
 800315a:	4611      	mov	r1, r2
 800315c:	2200      	movs	r2, #0
 800315e:	4d05      	ldr	r5, [pc, #20]	@ (8003174 <_write_r+0x20>)
 8003160:	602a      	str	r2, [r5, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	f7ff fbc1 	bl	80028ea <_write>
 8003168:	1c43      	adds	r3, r0, #1
 800316a:	d102      	bne.n	8003172 <_write_r+0x1e>
 800316c:	682b      	ldr	r3, [r5, #0]
 800316e:	b103      	cbz	r3, 8003172 <_write_r+0x1e>
 8003170:	6023      	str	r3, [r4, #0]
 8003172:	bd38      	pop	{r3, r4, r5, pc}
 8003174:	200003c4 	.word	0x200003c4

08003178 <__errno>:
 8003178:	4b01      	ldr	r3, [pc, #4]	@ (8003180 <__errno+0x8>)
 800317a:	6818      	ldr	r0, [r3, #0]
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	20000070 	.word	0x20000070

08003184 <__libc_init_array>:
 8003184:	b570      	push	{r4, r5, r6, lr}
 8003186:	2600      	movs	r6, #0
 8003188:	4d0c      	ldr	r5, [pc, #48]	@ (80031bc <__libc_init_array+0x38>)
 800318a:	4c0d      	ldr	r4, [pc, #52]	@ (80031c0 <__libc_init_array+0x3c>)
 800318c:	1b64      	subs	r4, r4, r5
 800318e:	10a4      	asrs	r4, r4, #2
 8003190:	42a6      	cmp	r6, r4
 8003192:	d109      	bne.n	80031a8 <__libc_init_array+0x24>
 8003194:	f000 fed2 	bl	8003f3c <_init>
 8003198:	2600      	movs	r6, #0
 800319a:	4d0a      	ldr	r5, [pc, #40]	@ (80031c4 <__libc_init_array+0x40>)
 800319c:	4c0a      	ldr	r4, [pc, #40]	@ (80031c8 <__libc_init_array+0x44>)
 800319e:	1b64      	subs	r4, r4, r5
 80031a0:	10a4      	asrs	r4, r4, #2
 80031a2:	42a6      	cmp	r6, r4
 80031a4:	d105      	bne.n	80031b2 <__libc_init_array+0x2e>
 80031a6:	bd70      	pop	{r4, r5, r6, pc}
 80031a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80031ac:	4798      	blx	r3
 80031ae:	3601      	adds	r6, #1
 80031b0:	e7ee      	b.n	8003190 <__libc_init_array+0xc>
 80031b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80031b6:	4798      	blx	r3
 80031b8:	3601      	adds	r6, #1
 80031ba:	e7f2      	b.n	80031a2 <__libc_init_array+0x1e>
 80031bc:	080042bc 	.word	0x080042bc
 80031c0:	080042bc 	.word	0x080042bc
 80031c4:	080042bc 	.word	0x080042bc
 80031c8:	080042c0 	.word	0x080042c0

080031cc <__retarget_lock_init_recursive>:
 80031cc:	4770      	bx	lr

080031ce <__retarget_lock_acquire_recursive>:
 80031ce:	4770      	bx	lr

080031d0 <__retarget_lock_release_recursive>:
 80031d0:	4770      	bx	lr
	...

080031d4 <_free_r>:
 80031d4:	b538      	push	{r3, r4, r5, lr}
 80031d6:	4605      	mov	r5, r0
 80031d8:	2900      	cmp	r1, #0
 80031da:	d040      	beq.n	800325e <_free_r+0x8a>
 80031dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031e0:	1f0c      	subs	r4, r1, #4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	bfb8      	it	lt
 80031e6:	18e4      	addlt	r4, r4, r3
 80031e8:	f000 f8de 	bl	80033a8 <__malloc_lock>
 80031ec:	4a1c      	ldr	r2, [pc, #112]	@ (8003260 <_free_r+0x8c>)
 80031ee:	6813      	ldr	r3, [r2, #0]
 80031f0:	b933      	cbnz	r3, 8003200 <_free_r+0x2c>
 80031f2:	6063      	str	r3, [r4, #4]
 80031f4:	6014      	str	r4, [r2, #0]
 80031f6:	4628      	mov	r0, r5
 80031f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031fc:	f000 b8da 	b.w	80033b4 <__malloc_unlock>
 8003200:	42a3      	cmp	r3, r4
 8003202:	d908      	bls.n	8003216 <_free_r+0x42>
 8003204:	6820      	ldr	r0, [r4, #0]
 8003206:	1821      	adds	r1, r4, r0
 8003208:	428b      	cmp	r3, r1
 800320a:	bf01      	itttt	eq
 800320c:	6819      	ldreq	r1, [r3, #0]
 800320e:	685b      	ldreq	r3, [r3, #4]
 8003210:	1809      	addeq	r1, r1, r0
 8003212:	6021      	streq	r1, [r4, #0]
 8003214:	e7ed      	b.n	80031f2 <_free_r+0x1e>
 8003216:	461a      	mov	r2, r3
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	b10b      	cbz	r3, 8003220 <_free_r+0x4c>
 800321c:	42a3      	cmp	r3, r4
 800321e:	d9fa      	bls.n	8003216 <_free_r+0x42>
 8003220:	6811      	ldr	r1, [r2, #0]
 8003222:	1850      	adds	r0, r2, r1
 8003224:	42a0      	cmp	r0, r4
 8003226:	d10b      	bne.n	8003240 <_free_r+0x6c>
 8003228:	6820      	ldr	r0, [r4, #0]
 800322a:	4401      	add	r1, r0
 800322c:	1850      	adds	r0, r2, r1
 800322e:	4283      	cmp	r3, r0
 8003230:	6011      	str	r1, [r2, #0]
 8003232:	d1e0      	bne.n	80031f6 <_free_r+0x22>
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	4408      	add	r0, r1
 800323a:	6010      	str	r0, [r2, #0]
 800323c:	6053      	str	r3, [r2, #4]
 800323e:	e7da      	b.n	80031f6 <_free_r+0x22>
 8003240:	d902      	bls.n	8003248 <_free_r+0x74>
 8003242:	230c      	movs	r3, #12
 8003244:	602b      	str	r3, [r5, #0]
 8003246:	e7d6      	b.n	80031f6 <_free_r+0x22>
 8003248:	6820      	ldr	r0, [r4, #0]
 800324a:	1821      	adds	r1, r4, r0
 800324c:	428b      	cmp	r3, r1
 800324e:	bf01      	itttt	eq
 8003250:	6819      	ldreq	r1, [r3, #0]
 8003252:	685b      	ldreq	r3, [r3, #4]
 8003254:	1809      	addeq	r1, r1, r0
 8003256:	6021      	streq	r1, [r4, #0]
 8003258:	6063      	str	r3, [r4, #4]
 800325a:	6054      	str	r4, [r2, #4]
 800325c:	e7cb      	b.n	80031f6 <_free_r+0x22>
 800325e:	bd38      	pop	{r3, r4, r5, pc}
 8003260:	200003d0 	.word	0x200003d0

08003264 <sbrk_aligned>:
 8003264:	b570      	push	{r4, r5, r6, lr}
 8003266:	4e0f      	ldr	r6, [pc, #60]	@ (80032a4 <sbrk_aligned+0x40>)
 8003268:	460c      	mov	r4, r1
 800326a:	6831      	ldr	r1, [r6, #0]
 800326c:	4605      	mov	r5, r0
 800326e:	b911      	cbnz	r1, 8003276 <sbrk_aligned+0x12>
 8003270:	f000 fd7e 	bl	8003d70 <_sbrk_r>
 8003274:	6030      	str	r0, [r6, #0]
 8003276:	4621      	mov	r1, r4
 8003278:	4628      	mov	r0, r5
 800327a:	f000 fd79 	bl	8003d70 <_sbrk_r>
 800327e:	1c43      	adds	r3, r0, #1
 8003280:	d103      	bne.n	800328a <sbrk_aligned+0x26>
 8003282:	f04f 34ff 	mov.w	r4, #4294967295
 8003286:	4620      	mov	r0, r4
 8003288:	bd70      	pop	{r4, r5, r6, pc}
 800328a:	1cc4      	adds	r4, r0, #3
 800328c:	f024 0403 	bic.w	r4, r4, #3
 8003290:	42a0      	cmp	r0, r4
 8003292:	d0f8      	beq.n	8003286 <sbrk_aligned+0x22>
 8003294:	1a21      	subs	r1, r4, r0
 8003296:	4628      	mov	r0, r5
 8003298:	f000 fd6a 	bl	8003d70 <_sbrk_r>
 800329c:	3001      	adds	r0, #1
 800329e:	d1f2      	bne.n	8003286 <sbrk_aligned+0x22>
 80032a0:	e7ef      	b.n	8003282 <sbrk_aligned+0x1e>
 80032a2:	bf00      	nop
 80032a4:	200003cc 	.word	0x200003cc

080032a8 <_malloc_r>:
 80032a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032ac:	1ccd      	adds	r5, r1, #3
 80032ae:	f025 0503 	bic.w	r5, r5, #3
 80032b2:	3508      	adds	r5, #8
 80032b4:	2d0c      	cmp	r5, #12
 80032b6:	bf38      	it	cc
 80032b8:	250c      	movcc	r5, #12
 80032ba:	2d00      	cmp	r5, #0
 80032bc:	4606      	mov	r6, r0
 80032be:	db01      	blt.n	80032c4 <_malloc_r+0x1c>
 80032c0:	42a9      	cmp	r1, r5
 80032c2:	d904      	bls.n	80032ce <_malloc_r+0x26>
 80032c4:	230c      	movs	r3, #12
 80032c6:	6033      	str	r3, [r6, #0]
 80032c8:	2000      	movs	r0, #0
 80032ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80033a4 <_malloc_r+0xfc>
 80032d2:	f000 f869 	bl	80033a8 <__malloc_lock>
 80032d6:	f8d8 3000 	ldr.w	r3, [r8]
 80032da:	461c      	mov	r4, r3
 80032dc:	bb44      	cbnz	r4, 8003330 <_malloc_r+0x88>
 80032de:	4629      	mov	r1, r5
 80032e0:	4630      	mov	r0, r6
 80032e2:	f7ff ffbf 	bl	8003264 <sbrk_aligned>
 80032e6:	1c43      	adds	r3, r0, #1
 80032e8:	4604      	mov	r4, r0
 80032ea:	d158      	bne.n	800339e <_malloc_r+0xf6>
 80032ec:	f8d8 4000 	ldr.w	r4, [r8]
 80032f0:	4627      	mov	r7, r4
 80032f2:	2f00      	cmp	r7, #0
 80032f4:	d143      	bne.n	800337e <_malloc_r+0xd6>
 80032f6:	2c00      	cmp	r4, #0
 80032f8:	d04b      	beq.n	8003392 <_malloc_r+0xea>
 80032fa:	6823      	ldr	r3, [r4, #0]
 80032fc:	4639      	mov	r1, r7
 80032fe:	4630      	mov	r0, r6
 8003300:	eb04 0903 	add.w	r9, r4, r3
 8003304:	f000 fd34 	bl	8003d70 <_sbrk_r>
 8003308:	4581      	cmp	r9, r0
 800330a:	d142      	bne.n	8003392 <_malloc_r+0xea>
 800330c:	6821      	ldr	r1, [r4, #0]
 800330e:	4630      	mov	r0, r6
 8003310:	1a6d      	subs	r5, r5, r1
 8003312:	4629      	mov	r1, r5
 8003314:	f7ff ffa6 	bl	8003264 <sbrk_aligned>
 8003318:	3001      	adds	r0, #1
 800331a:	d03a      	beq.n	8003392 <_malloc_r+0xea>
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	442b      	add	r3, r5
 8003320:	6023      	str	r3, [r4, #0]
 8003322:	f8d8 3000 	ldr.w	r3, [r8]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	bb62      	cbnz	r2, 8003384 <_malloc_r+0xdc>
 800332a:	f8c8 7000 	str.w	r7, [r8]
 800332e:	e00f      	b.n	8003350 <_malloc_r+0xa8>
 8003330:	6822      	ldr	r2, [r4, #0]
 8003332:	1b52      	subs	r2, r2, r5
 8003334:	d420      	bmi.n	8003378 <_malloc_r+0xd0>
 8003336:	2a0b      	cmp	r2, #11
 8003338:	d917      	bls.n	800336a <_malloc_r+0xc2>
 800333a:	1961      	adds	r1, r4, r5
 800333c:	42a3      	cmp	r3, r4
 800333e:	6025      	str	r5, [r4, #0]
 8003340:	bf18      	it	ne
 8003342:	6059      	strne	r1, [r3, #4]
 8003344:	6863      	ldr	r3, [r4, #4]
 8003346:	bf08      	it	eq
 8003348:	f8c8 1000 	streq.w	r1, [r8]
 800334c:	5162      	str	r2, [r4, r5]
 800334e:	604b      	str	r3, [r1, #4]
 8003350:	4630      	mov	r0, r6
 8003352:	f000 f82f 	bl	80033b4 <__malloc_unlock>
 8003356:	f104 000b 	add.w	r0, r4, #11
 800335a:	1d23      	adds	r3, r4, #4
 800335c:	f020 0007 	bic.w	r0, r0, #7
 8003360:	1ac2      	subs	r2, r0, r3
 8003362:	bf1c      	itt	ne
 8003364:	1a1b      	subne	r3, r3, r0
 8003366:	50a3      	strne	r3, [r4, r2]
 8003368:	e7af      	b.n	80032ca <_malloc_r+0x22>
 800336a:	6862      	ldr	r2, [r4, #4]
 800336c:	42a3      	cmp	r3, r4
 800336e:	bf0c      	ite	eq
 8003370:	f8c8 2000 	streq.w	r2, [r8]
 8003374:	605a      	strne	r2, [r3, #4]
 8003376:	e7eb      	b.n	8003350 <_malloc_r+0xa8>
 8003378:	4623      	mov	r3, r4
 800337a:	6864      	ldr	r4, [r4, #4]
 800337c:	e7ae      	b.n	80032dc <_malloc_r+0x34>
 800337e:	463c      	mov	r4, r7
 8003380:	687f      	ldr	r7, [r7, #4]
 8003382:	e7b6      	b.n	80032f2 <_malloc_r+0x4a>
 8003384:	461a      	mov	r2, r3
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	42a3      	cmp	r3, r4
 800338a:	d1fb      	bne.n	8003384 <_malloc_r+0xdc>
 800338c:	2300      	movs	r3, #0
 800338e:	6053      	str	r3, [r2, #4]
 8003390:	e7de      	b.n	8003350 <_malloc_r+0xa8>
 8003392:	230c      	movs	r3, #12
 8003394:	4630      	mov	r0, r6
 8003396:	6033      	str	r3, [r6, #0]
 8003398:	f000 f80c 	bl	80033b4 <__malloc_unlock>
 800339c:	e794      	b.n	80032c8 <_malloc_r+0x20>
 800339e:	6005      	str	r5, [r0, #0]
 80033a0:	e7d6      	b.n	8003350 <_malloc_r+0xa8>
 80033a2:	bf00      	nop
 80033a4:	200003d0 	.word	0x200003d0

080033a8 <__malloc_lock>:
 80033a8:	4801      	ldr	r0, [pc, #4]	@ (80033b0 <__malloc_lock+0x8>)
 80033aa:	f7ff bf10 	b.w	80031ce <__retarget_lock_acquire_recursive>
 80033ae:	bf00      	nop
 80033b0:	200003c8 	.word	0x200003c8

080033b4 <__malloc_unlock>:
 80033b4:	4801      	ldr	r0, [pc, #4]	@ (80033bc <__malloc_unlock+0x8>)
 80033b6:	f7ff bf0b 	b.w	80031d0 <__retarget_lock_release_recursive>
 80033ba:	bf00      	nop
 80033bc:	200003c8 	.word	0x200003c8

080033c0 <__ssputs_r>:
 80033c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033c4:	461f      	mov	r7, r3
 80033c6:	688e      	ldr	r6, [r1, #8]
 80033c8:	4682      	mov	sl, r0
 80033ca:	42be      	cmp	r6, r7
 80033cc:	460c      	mov	r4, r1
 80033ce:	4690      	mov	r8, r2
 80033d0:	680b      	ldr	r3, [r1, #0]
 80033d2:	d82d      	bhi.n	8003430 <__ssputs_r+0x70>
 80033d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80033d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80033dc:	d026      	beq.n	800342c <__ssputs_r+0x6c>
 80033de:	6965      	ldr	r5, [r4, #20]
 80033e0:	6909      	ldr	r1, [r1, #16]
 80033e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80033e6:	eba3 0901 	sub.w	r9, r3, r1
 80033ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80033ee:	1c7b      	adds	r3, r7, #1
 80033f0:	444b      	add	r3, r9
 80033f2:	106d      	asrs	r5, r5, #1
 80033f4:	429d      	cmp	r5, r3
 80033f6:	bf38      	it	cc
 80033f8:	461d      	movcc	r5, r3
 80033fa:	0553      	lsls	r3, r2, #21
 80033fc:	d527      	bpl.n	800344e <__ssputs_r+0x8e>
 80033fe:	4629      	mov	r1, r5
 8003400:	f7ff ff52 	bl	80032a8 <_malloc_r>
 8003404:	4606      	mov	r6, r0
 8003406:	b360      	cbz	r0, 8003462 <__ssputs_r+0xa2>
 8003408:	464a      	mov	r2, r9
 800340a:	6921      	ldr	r1, [r4, #16]
 800340c:	f000 fcce 	bl	8003dac <memcpy>
 8003410:	89a3      	ldrh	r3, [r4, #12]
 8003412:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800341a:	81a3      	strh	r3, [r4, #12]
 800341c:	6126      	str	r6, [r4, #16]
 800341e:	444e      	add	r6, r9
 8003420:	6026      	str	r6, [r4, #0]
 8003422:	463e      	mov	r6, r7
 8003424:	6165      	str	r5, [r4, #20]
 8003426:	eba5 0509 	sub.w	r5, r5, r9
 800342a:	60a5      	str	r5, [r4, #8]
 800342c:	42be      	cmp	r6, r7
 800342e:	d900      	bls.n	8003432 <__ssputs_r+0x72>
 8003430:	463e      	mov	r6, r7
 8003432:	4632      	mov	r2, r6
 8003434:	4641      	mov	r1, r8
 8003436:	6820      	ldr	r0, [r4, #0]
 8003438:	f000 fc80 	bl	8003d3c <memmove>
 800343c:	2000      	movs	r0, #0
 800343e:	68a3      	ldr	r3, [r4, #8]
 8003440:	1b9b      	subs	r3, r3, r6
 8003442:	60a3      	str	r3, [r4, #8]
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	4433      	add	r3, r6
 8003448:	6023      	str	r3, [r4, #0]
 800344a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800344e:	462a      	mov	r2, r5
 8003450:	f000 fcba 	bl	8003dc8 <_realloc_r>
 8003454:	4606      	mov	r6, r0
 8003456:	2800      	cmp	r0, #0
 8003458:	d1e0      	bne.n	800341c <__ssputs_r+0x5c>
 800345a:	4650      	mov	r0, sl
 800345c:	6921      	ldr	r1, [r4, #16]
 800345e:	f7ff feb9 	bl	80031d4 <_free_r>
 8003462:	230c      	movs	r3, #12
 8003464:	f8ca 3000 	str.w	r3, [sl]
 8003468:	89a3      	ldrh	r3, [r4, #12]
 800346a:	f04f 30ff 	mov.w	r0, #4294967295
 800346e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003472:	81a3      	strh	r3, [r4, #12]
 8003474:	e7e9      	b.n	800344a <__ssputs_r+0x8a>
	...

08003478 <_svfiprintf_r>:
 8003478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800347c:	4698      	mov	r8, r3
 800347e:	898b      	ldrh	r3, [r1, #12]
 8003480:	4607      	mov	r7, r0
 8003482:	061b      	lsls	r3, r3, #24
 8003484:	460d      	mov	r5, r1
 8003486:	4614      	mov	r4, r2
 8003488:	b09d      	sub	sp, #116	@ 0x74
 800348a:	d510      	bpl.n	80034ae <_svfiprintf_r+0x36>
 800348c:	690b      	ldr	r3, [r1, #16]
 800348e:	b973      	cbnz	r3, 80034ae <_svfiprintf_r+0x36>
 8003490:	2140      	movs	r1, #64	@ 0x40
 8003492:	f7ff ff09 	bl	80032a8 <_malloc_r>
 8003496:	6028      	str	r0, [r5, #0]
 8003498:	6128      	str	r0, [r5, #16]
 800349a:	b930      	cbnz	r0, 80034aa <_svfiprintf_r+0x32>
 800349c:	230c      	movs	r3, #12
 800349e:	603b      	str	r3, [r7, #0]
 80034a0:	f04f 30ff 	mov.w	r0, #4294967295
 80034a4:	b01d      	add	sp, #116	@ 0x74
 80034a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034aa:	2340      	movs	r3, #64	@ 0x40
 80034ac:	616b      	str	r3, [r5, #20]
 80034ae:	2300      	movs	r3, #0
 80034b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80034b2:	2320      	movs	r3, #32
 80034b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80034b8:	2330      	movs	r3, #48	@ 0x30
 80034ba:	f04f 0901 	mov.w	r9, #1
 80034be:	f8cd 800c 	str.w	r8, [sp, #12]
 80034c2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800365c <_svfiprintf_r+0x1e4>
 80034c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80034ca:	4623      	mov	r3, r4
 80034cc:	469a      	mov	sl, r3
 80034ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034d2:	b10a      	cbz	r2, 80034d8 <_svfiprintf_r+0x60>
 80034d4:	2a25      	cmp	r2, #37	@ 0x25
 80034d6:	d1f9      	bne.n	80034cc <_svfiprintf_r+0x54>
 80034d8:	ebba 0b04 	subs.w	fp, sl, r4
 80034dc:	d00b      	beq.n	80034f6 <_svfiprintf_r+0x7e>
 80034de:	465b      	mov	r3, fp
 80034e0:	4622      	mov	r2, r4
 80034e2:	4629      	mov	r1, r5
 80034e4:	4638      	mov	r0, r7
 80034e6:	f7ff ff6b 	bl	80033c0 <__ssputs_r>
 80034ea:	3001      	adds	r0, #1
 80034ec:	f000 80a7 	beq.w	800363e <_svfiprintf_r+0x1c6>
 80034f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80034f2:	445a      	add	r2, fp
 80034f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80034f6:	f89a 3000 	ldrb.w	r3, [sl]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 809f 	beq.w	800363e <_svfiprintf_r+0x1c6>
 8003500:	2300      	movs	r3, #0
 8003502:	f04f 32ff 	mov.w	r2, #4294967295
 8003506:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800350a:	f10a 0a01 	add.w	sl, sl, #1
 800350e:	9304      	str	r3, [sp, #16]
 8003510:	9307      	str	r3, [sp, #28]
 8003512:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003516:	931a      	str	r3, [sp, #104]	@ 0x68
 8003518:	4654      	mov	r4, sl
 800351a:	2205      	movs	r2, #5
 800351c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003520:	484e      	ldr	r0, [pc, #312]	@ (800365c <_svfiprintf_r+0x1e4>)
 8003522:	f000 fc35 	bl	8003d90 <memchr>
 8003526:	9a04      	ldr	r2, [sp, #16]
 8003528:	b9d8      	cbnz	r0, 8003562 <_svfiprintf_r+0xea>
 800352a:	06d0      	lsls	r0, r2, #27
 800352c:	bf44      	itt	mi
 800352e:	2320      	movmi	r3, #32
 8003530:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003534:	0711      	lsls	r1, r2, #28
 8003536:	bf44      	itt	mi
 8003538:	232b      	movmi	r3, #43	@ 0x2b
 800353a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800353e:	f89a 3000 	ldrb.w	r3, [sl]
 8003542:	2b2a      	cmp	r3, #42	@ 0x2a
 8003544:	d015      	beq.n	8003572 <_svfiprintf_r+0xfa>
 8003546:	4654      	mov	r4, sl
 8003548:	2000      	movs	r0, #0
 800354a:	f04f 0c0a 	mov.w	ip, #10
 800354e:	9a07      	ldr	r2, [sp, #28]
 8003550:	4621      	mov	r1, r4
 8003552:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003556:	3b30      	subs	r3, #48	@ 0x30
 8003558:	2b09      	cmp	r3, #9
 800355a:	d94b      	bls.n	80035f4 <_svfiprintf_r+0x17c>
 800355c:	b1b0      	cbz	r0, 800358c <_svfiprintf_r+0x114>
 800355e:	9207      	str	r2, [sp, #28]
 8003560:	e014      	b.n	800358c <_svfiprintf_r+0x114>
 8003562:	eba0 0308 	sub.w	r3, r0, r8
 8003566:	fa09 f303 	lsl.w	r3, r9, r3
 800356a:	4313      	orrs	r3, r2
 800356c:	46a2      	mov	sl, r4
 800356e:	9304      	str	r3, [sp, #16]
 8003570:	e7d2      	b.n	8003518 <_svfiprintf_r+0xa0>
 8003572:	9b03      	ldr	r3, [sp, #12]
 8003574:	1d19      	adds	r1, r3, #4
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	9103      	str	r1, [sp, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	bfbb      	ittet	lt
 800357e:	425b      	neglt	r3, r3
 8003580:	f042 0202 	orrlt.w	r2, r2, #2
 8003584:	9307      	strge	r3, [sp, #28]
 8003586:	9307      	strlt	r3, [sp, #28]
 8003588:	bfb8      	it	lt
 800358a:	9204      	strlt	r2, [sp, #16]
 800358c:	7823      	ldrb	r3, [r4, #0]
 800358e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003590:	d10a      	bne.n	80035a8 <_svfiprintf_r+0x130>
 8003592:	7863      	ldrb	r3, [r4, #1]
 8003594:	2b2a      	cmp	r3, #42	@ 0x2a
 8003596:	d132      	bne.n	80035fe <_svfiprintf_r+0x186>
 8003598:	9b03      	ldr	r3, [sp, #12]
 800359a:	3402      	adds	r4, #2
 800359c:	1d1a      	adds	r2, r3, #4
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	9203      	str	r2, [sp, #12]
 80035a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80035a6:	9305      	str	r3, [sp, #20]
 80035a8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003660 <_svfiprintf_r+0x1e8>
 80035ac:	2203      	movs	r2, #3
 80035ae:	4650      	mov	r0, sl
 80035b0:	7821      	ldrb	r1, [r4, #0]
 80035b2:	f000 fbed 	bl	8003d90 <memchr>
 80035b6:	b138      	cbz	r0, 80035c8 <_svfiprintf_r+0x150>
 80035b8:	2240      	movs	r2, #64	@ 0x40
 80035ba:	9b04      	ldr	r3, [sp, #16]
 80035bc:	eba0 000a 	sub.w	r0, r0, sl
 80035c0:	4082      	lsls	r2, r0
 80035c2:	4313      	orrs	r3, r2
 80035c4:	3401      	adds	r4, #1
 80035c6:	9304      	str	r3, [sp, #16]
 80035c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035cc:	2206      	movs	r2, #6
 80035ce:	4825      	ldr	r0, [pc, #148]	@ (8003664 <_svfiprintf_r+0x1ec>)
 80035d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80035d4:	f000 fbdc 	bl	8003d90 <memchr>
 80035d8:	2800      	cmp	r0, #0
 80035da:	d036      	beq.n	800364a <_svfiprintf_r+0x1d2>
 80035dc:	4b22      	ldr	r3, [pc, #136]	@ (8003668 <_svfiprintf_r+0x1f0>)
 80035de:	bb1b      	cbnz	r3, 8003628 <_svfiprintf_r+0x1b0>
 80035e0:	9b03      	ldr	r3, [sp, #12]
 80035e2:	3307      	adds	r3, #7
 80035e4:	f023 0307 	bic.w	r3, r3, #7
 80035e8:	3308      	adds	r3, #8
 80035ea:	9303      	str	r3, [sp, #12]
 80035ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035ee:	4433      	add	r3, r6
 80035f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80035f2:	e76a      	b.n	80034ca <_svfiprintf_r+0x52>
 80035f4:	460c      	mov	r4, r1
 80035f6:	2001      	movs	r0, #1
 80035f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80035fc:	e7a8      	b.n	8003550 <_svfiprintf_r+0xd8>
 80035fe:	2300      	movs	r3, #0
 8003600:	f04f 0c0a 	mov.w	ip, #10
 8003604:	4619      	mov	r1, r3
 8003606:	3401      	adds	r4, #1
 8003608:	9305      	str	r3, [sp, #20]
 800360a:	4620      	mov	r0, r4
 800360c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003610:	3a30      	subs	r2, #48	@ 0x30
 8003612:	2a09      	cmp	r2, #9
 8003614:	d903      	bls.n	800361e <_svfiprintf_r+0x1a6>
 8003616:	2b00      	cmp	r3, #0
 8003618:	d0c6      	beq.n	80035a8 <_svfiprintf_r+0x130>
 800361a:	9105      	str	r1, [sp, #20]
 800361c:	e7c4      	b.n	80035a8 <_svfiprintf_r+0x130>
 800361e:	4604      	mov	r4, r0
 8003620:	2301      	movs	r3, #1
 8003622:	fb0c 2101 	mla	r1, ip, r1, r2
 8003626:	e7f0      	b.n	800360a <_svfiprintf_r+0x192>
 8003628:	ab03      	add	r3, sp, #12
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	462a      	mov	r2, r5
 800362e:	4638      	mov	r0, r7
 8003630:	4b0e      	ldr	r3, [pc, #56]	@ (800366c <_svfiprintf_r+0x1f4>)
 8003632:	a904      	add	r1, sp, #16
 8003634:	f3af 8000 	nop.w
 8003638:	1c42      	adds	r2, r0, #1
 800363a:	4606      	mov	r6, r0
 800363c:	d1d6      	bne.n	80035ec <_svfiprintf_r+0x174>
 800363e:	89ab      	ldrh	r3, [r5, #12]
 8003640:	065b      	lsls	r3, r3, #25
 8003642:	f53f af2d 	bmi.w	80034a0 <_svfiprintf_r+0x28>
 8003646:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003648:	e72c      	b.n	80034a4 <_svfiprintf_r+0x2c>
 800364a:	ab03      	add	r3, sp, #12
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	462a      	mov	r2, r5
 8003650:	4638      	mov	r0, r7
 8003652:	4b06      	ldr	r3, [pc, #24]	@ (800366c <_svfiprintf_r+0x1f4>)
 8003654:	a904      	add	r1, sp, #16
 8003656:	f000 f9bd 	bl	80039d4 <_printf_i>
 800365a:	e7ed      	b.n	8003638 <_svfiprintf_r+0x1c0>
 800365c:	0800427e 	.word	0x0800427e
 8003660:	08004284 	.word	0x08004284
 8003664:	08004288 	.word	0x08004288
 8003668:	00000000 	.word	0x00000000
 800366c:	080033c1 	.word	0x080033c1

08003670 <__sfputc_r>:
 8003670:	6893      	ldr	r3, [r2, #8]
 8003672:	b410      	push	{r4}
 8003674:	3b01      	subs	r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	6093      	str	r3, [r2, #8]
 800367a:	da07      	bge.n	800368c <__sfputc_r+0x1c>
 800367c:	6994      	ldr	r4, [r2, #24]
 800367e:	42a3      	cmp	r3, r4
 8003680:	db01      	blt.n	8003686 <__sfputc_r+0x16>
 8003682:	290a      	cmp	r1, #10
 8003684:	d102      	bne.n	800368c <__sfputc_r+0x1c>
 8003686:	bc10      	pop	{r4}
 8003688:	f000 bac4 	b.w	8003c14 <__swbuf_r>
 800368c:	6813      	ldr	r3, [r2, #0]
 800368e:	1c58      	adds	r0, r3, #1
 8003690:	6010      	str	r0, [r2, #0]
 8003692:	7019      	strb	r1, [r3, #0]
 8003694:	4608      	mov	r0, r1
 8003696:	bc10      	pop	{r4}
 8003698:	4770      	bx	lr

0800369a <__sfputs_r>:
 800369a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800369c:	4606      	mov	r6, r0
 800369e:	460f      	mov	r7, r1
 80036a0:	4614      	mov	r4, r2
 80036a2:	18d5      	adds	r5, r2, r3
 80036a4:	42ac      	cmp	r4, r5
 80036a6:	d101      	bne.n	80036ac <__sfputs_r+0x12>
 80036a8:	2000      	movs	r0, #0
 80036aa:	e007      	b.n	80036bc <__sfputs_r+0x22>
 80036ac:	463a      	mov	r2, r7
 80036ae:	4630      	mov	r0, r6
 80036b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036b4:	f7ff ffdc 	bl	8003670 <__sfputc_r>
 80036b8:	1c43      	adds	r3, r0, #1
 80036ba:	d1f3      	bne.n	80036a4 <__sfputs_r+0xa>
 80036bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036c0 <_vfiprintf_r>:
 80036c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036c4:	460d      	mov	r5, r1
 80036c6:	4614      	mov	r4, r2
 80036c8:	4698      	mov	r8, r3
 80036ca:	4606      	mov	r6, r0
 80036cc:	b09d      	sub	sp, #116	@ 0x74
 80036ce:	b118      	cbz	r0, 80036d8 <_vfiprintf_r+0x18>
 80036d0:	6a03      	ldr	r3, [r0, #32]
 80036d2:	b90b      	cbnz	r3, 80036d8 <_vfiprintf_r+0x18>
 80036d4:	f7ff fc42 	bl	8002f5c <__sinit>
 80036d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036da:	07d9      	lsls	r1, r3, #31
 80036dc:	d405      	bmi.n	80036ea <_vfiprintf_r+0x2a>
 80036de:	89ab      	ldrh	r3, [r5, #12]
 80036e0:	059a      	lsls	r2, r3, #22
 80036e2:	d402      	bmi.n	80036ea <_vfiprintf_r+0x2a>
 80036e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036e6:	f7ff fd72 	bl	80031ce <__retarget_lock_acquire_recursive>
 80036ea:	89ab      	ldrh	r3, [r5, #12]
 80036ec:	071b      	lsls	r3, r3, #28
 80036ee:	d501      	bpl.n	80036f4 <_vfiprintf_r+0x34>
 80036f0:	692b      	ldr	r3, [r5, #16]
 80036f2:	b99b      	cbnz	r3, 800371c <_vfiprintf_r+0x5c>
 80036f4:	4629      	mov	r1, r5
 80036f6:	4630      	mov	r0, r6
 80036f8:	f000 faca 	bl	8003c90 <__swsetup_r>
 80036fc:	b170      	cbz	r0, 800371c <_vfiprintf_r+0x5c>
 80036fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003700:	07dc      	lsls	r4, r3, #31
 8003702:	d504      	bpl.n	800370e <_vfiprintf_r+0x4e>
 8003704:	f04f 30ff 	mov.w	r0, #4294967295
 8003708:	b01d      	add	sp, #116	@ 0x74
 800370a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800370e:	89ab      	ldrh	r3, [r5, #12]
 8003710:	0598      	lsls	r0, r3, #22
 8003712:	d4f7      	bmi.n	8003704 <_vfiprintf_r+0x44>
 8003714:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003716:	f7ff fd5b 	bl	80031d0 <__retarget_lock_release_recursive>
 800371a:	e7f3      	b.n	8003704 <_vfiprintf_r+0x44>
 800371c:	2300      	movs	r3, #0
 800371e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003720:	2320      	movs	r3, #32
 8003722:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003726:	2330      	movs	r3, #48	@ 0x30
 8003728:	f04f 0901 	mov.w	r9, #1
 800372c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003730:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80038dc <_vfiprintf_r+0x21c>
 8003734:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003738:	4623      	mov	r3, r4
 800373a:	469a      	mov	sl, r3
 800373c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003740:	b10a      	cbz	r2, 8003746 <_vfiprintf_r+0x86>
 8003742:	2a25      	cmp	r2, #37	@ 0x25
 8003744:	d1f9      	bne.n	800373a <_vfiprintf_r+0x7a>
 8003746:	ebba 0b04 	subs.w	fp, sl, r4
 800374a:	d00b      	beq.n	8003764 <_vfiprintf_r+0xa4>
 800374c:	465b      	mov	r3, fp
 800374e:	4622      	mov	r2, r4
 8003750:	4629      	mov	r1, r5
 8003752:	4630      	mov	r0, r6
 8003754:	f7ff ffa1 	bl	800369a <__sfputs_r>
 8003758:	3001      	adds	r0, #1
 800375a:	f000 80a7 	beq.w	80038ac <_vfiprintf_r+0x1ec>
 800375e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003760:	445a      	add	r2, fp
 8003762:	9209      	str	r2, [sp, #36]	@ 0x24
 8003764:	f89a 3000 	ldrb.w	r3, [sl]
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 809f 	beq.w	80038ac <_vfiprintf_r+0x1ec>
 800376e:	2300      	movs	r3, #0
 8003770:	f04f 32ff 	mov.w	r2, #4294967295
 8003774:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003778:	f10a 0a01 	add.w	sl, sl, #1
 800377c:	9304      	str	r3, [sp, #16]
 800377e:	9307      	str	r3, [sp, #28]
 8003780:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003784:	931a      	str	r3, [sp, #104]	@ 0x68
 8003786:	4654      	mov	r4, sl
 8003788:	2205      	movs	r2, #5
 800378a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800378e:	4853      	ldr	r0, [pc, #332]	@ (80038dc <_vfiprintf_r+0x21c>)
 8003790:	f000 fafe 	bl	8003d90 <memchr>
 8003794:	9a04      	ldr	r2, [sp, #16]
 8003796:	b9d8      	cbnz	r0, 80037d0 <_vfiprintf_r+0x110>
 8003798:	06d1      	lsls	r1, r2, #27
 800379a:	bf44      	itt	mi
 800379c:	2320      	movmi	r3, #32
 800379e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037a2:	0713      	lsls	r3, r2, #28
 80037a4:	bf44      	itt	mi
 80037a6:	232b      	movmi	r3, #43	@ 0x2b
 80037a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037ac:	f89a 3000 	ldrb.w	r3, [sl]
 80037b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80037b2:	d015      	beq.n	80037e0 <_vfiprintf_r+0x120>
 80037b4:	4654      	mov	r4, sl
 80037b6:	2000      	movs	r0, #0
 80037b8:	f04f 0c0a 	mov.w	ip, #10
 80037bc:	9a07      	ldr	r2, [sp, #28]
 80037be:	4621      	mov	r1, r4
 80037c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037c4:	3b30      	subs	r3, #48	@ 0x30
 80037c6:	2b09      	cmp	r3, #9
 80037c8:	d94b      	bls.n	8003862 <_vfiprintf_r+0x1a2>
 80037ca:	b1b0      	cbz	r0, 80037fa <_vfiprintf_r+0x13a>
 80037cc:	9207      	str	r2, [sp, #28]
 80037ce:	e014      	b.n	80037fa <_vfiprintf_r+0x13a>
 80037d0:	eba0 0308 	sub.w	r3, r0, r8
 80037d4:	fa09 f303 	lsl.w	r3, r9, r3
 80037d8:	4313      	orrs	r3, r2
 80037da:	46a2      	mov	sl, r4
 80037dc:	9304      	str	r3, [sp, #16]
 80037de:	e7d2      	b.n	8003786 <_vfiprintf_r+0xc6>
 80037e0:	9b03      	ldr	r3, [sp, #12]
 80037e2:	1d19      	adds	r1, r3, #4
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	9103      	str	r1, [sp, #12]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bfbb      	ittet	lt
 80037ec:	425b      	neglt	r3, r3
 80037ee:	f042 0202 	orrlt.w	r2, r2, #2
 80037f2:	9307      	strge	r3, [sp, #28]
 80037f4:	9307      	strlt	r3, [sp, #28]
 80037f6:	bfb8      	it	lt
 80037f8:	9204      	strlt	r2, [sp, #16]
 80037fa:	7823      	ldrb	r3, [r4, #0]
 80037fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80037fe:	d10a      	bne.n	8003816 <_vfiprintf_r+0x156>
 8003800:	7863      	ldrb	r3, [r4, #1]
 8003802:	2b2a      	cmp	r3, #42	@ 0x2a
 8003804:	d132      	bne.n	800386c <_vfiprintf_r+0x1ac>
 8003806:	9b03      	ldr	r3, [sp, #12]
 8003808:	3402      	adds	r4, #2
 800380a:	1d1a      	adds	r2, r3, #4
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	9203      	str	r2, [sp, #12]
 8003810:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003814:	9305      	str	r3, [sp, #20]
 8003816:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80038e0 <_vfiprintf_r+0x220>
 800381a:	2203      	movs	r2, #3
 800381c:	4650      	mov	r0, sl
 800381e:	7821      	ldrb	r1, [r4, #0]
 8003820:	f000 fab6 	bl	8003d90 <memchr>
 8003824:	b138      	cbz	r0, 8003836 <_vfiprintf_r+0x176>
 8003826:	2240      	movs	r2, #64	@ 0x40
 8003828:	9b04      	ldr	r3, [sp, #16]
 800382a:	eba0 000a 	sub.w	r0, r0, sl
 800382e:	4082      	lsls	r2, r0
 8003830:	4313      	orrs	r3, r2
 8003832:	3401      	adds	r4, #1
 8003834:	9304      	str	r3, [sp, #16]
 8003836:	f814 1b01 	ldrb.w	r1, [r4], #1
 800383a:	2206      	movs	r2, #6
 800383c:	4829      	ldr	r0, [pc, #164]	@ (80038e4 <_vfiprintf_r+0x224>)
 800383e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003842:	f000 faa5 	bl	8003d90 <memchr>
 8003846:	2800      	cmp	r0, #0
 8003848:	d03f      	beq.n	80038ca <_vfiprintf_r+0x20a>
 800384a:	4b27      	ldr	r3, [pc, #156]	@ (80038e8 <_vfiprintf_r+0x228>)
 800384c:	bb1b      	cbnz	r3, 8003896 <_vfiprintf_r+0x1d6>
 800384e:	9b03      	ldr	r3, [sp, #12]
 8003850:	3307      	adds	r3, #7
 8003852:	f023 0307 	bic.w	r3, r3, #7
 8003856:	3308      	adds	r3, #8
 8003858:	9303      	str	r3, [sp, #12]
 800385a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800385c:	443b      	add	r3, r7
 800385e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003860:	e76a      	b.n	8003738 <_vfiprintf_r+0x78>
 8003862:	460c      	mov	r4, r1
 8003864:	2001      	movs	r0, #1
 8003866:	fb0c 3202 	mla	r2, ip, r2, r3
 800386a:	e7a8      	b.n	80037be <_vfiprintf_r+0xfe>
 800386c:	2300      	movs	r3, #0
 800386e:	f04f 0c0a 	mov.w	ip, #10
 8003872:	4619      	mov	r1, r3
 8003874:	3401      	adds	r4, #1
 8003876:	9305      	str	r3, [sp, #20]
 8003878:	4620      	mov	r0, r4
 800387a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800387e:	3a30      	subs	r2, #48	@ 0x30
 8003880:	2a09      	cmp	r2, #9
 8003882:	d903      	bls.n	800388c <_vfiprintf_r+0x1cc>
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0c6      	beq.n	8003816 <_vfiprintf_r+0x156>
 8003888:	9105      	str	r1, [sp, #20]
 800388a:	e7c4      	b.n	8003816 <_vfiprintf_r+0x156>
 800388c:	4604      	mov	r4, r0
 800388e:	2301      	movs	r3, #1
 8003890:	fb0c 2101 	mla	r1, ip, r1, r2
 8003894:	e7f0      	b.n	8003878 <_vfiprintf_r+0x1b8>
 8003896:	ab03      	add	r3, sp, #12
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	462a      	mov	r2, r5
 800389c:	4630      	mov	r0, r6
 800389e:	4b13      	ldr	r3, [pc, #76]	@ (80038ec <_vfiprintf_r+0x22c>)
 80038a0:	a904      	add	r1, sp, #16
 80038a2:	f3af 8000 	nop.w
 80038a6:	4607      	mov	r7, r0
 80038a8:	1c78      	adds	r0, r7, #1
 80038aa:	d1d6      	bne.n	800385a <_vfiprintf_r+0x19a>
 80038ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038ae:	07d9      	lsls	r1, r3, #31
 80038b0:	d405      	bmi.n	80038be <_vfiprintf_r+0x1fe>
 80038b2:	89ab      	ldrh	r3, [r5, #12]
 80038b4:	059a      	lsls	r2, r3, #22
 80038b6:	d402      	bmi.n	80038be <_vfiprintf_r+0x1fe>
 80038b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038ba:	f7ff fc89 	bl	80031d0 <__retarget_lock_release_recursive>
 80038be:	89ab      	ldrh	r3, [r5, #12]
 80038c0:	065b      	lsls	r3, r3, #25
 80038c2:	f53f af1f 	bmi.w	8003704 <_vfiprintf_r+0x44>
 80038c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80038c8:	e71e      	b.n	8003708 <_vfiprintf_r+0x48>
 80038ca:	ab03      	add	r3, sp, #12
 80038cc:	9300      	str	r3, [sp, #0]
 80038ce:	462a      	mov	r2, r5
 80038d0:	4630      	mov	r0, r6
 80038d2:	4b06      	ldr	r3, [pc, #24]	@ (80038ec <_vfiprintf_r+0x22c>)
 80038d4:	a904      	add	r1, sp, #16
 80038d6:	f000 f87d 	bl	80039d4 <_printf_i>
 80038da:	e7e4      	b.n	80038a6 <_vfiprintf_r+0x1e6>
 80038dc:	0800427e 	.word	0x0800427e
 80038e0:	08004284 	.word	0x08004284
 80038e4:	08004288 	.word	0x08004288
 80038e8:	00000000 	.word	0x00000000
 80038ec:	0800369b 	.word	0x0800369b

080038f0 <_printf_common>:
 80038f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038f4:	4616      	mov	r6, r2
 80038f6:	4698      	mov	r8, r3
 80038f8:	688a      	ldr	r2, [r1, #8]
 80038fa:	690b      	ldr	r3, [r1, #16]
 80038fc:	4607      	mov	r7, r0
 80038fe:	4293      	cmp	r3, r2
 8003900:	bfb8      	it	lt
 8003902:	4613      	movlt	r3, r2
 8003904:	6033      	str	r3, [r6, #0]
 8003906:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800390a:	460c      	mov	r4, r1
 800390c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003910:	b10a      	cbz	r2, 8003916 <_printf_common+0x26>
 8003912:	3301      	adds	r3, #1
 8003914:	6033      	str	r3, [r6, #0]
 8003916:	6823      	ldr	r3, [r4, #0]
 8003918:	0699      	lsls	r1, r3, #26
 800391a:	bf42      	ittt	mi
 800391c:	6833      	ldrmi	r3, [r6, #0]
 800391e:	3302      	addmi	r3, #2
 8003920:	6033      	strmi	r3, [r6, #0]
 8003922:	6825      	ldr	r5, [r4, #0]
 8003924:	f015 0506 	ands.w	r5, r5, #6
 8003928:	d106      	bne.n	8003938 <_printf_common+0x48>
 800392a:	f104 0a19 	add.w	sl, r4, #25
 800392e:	68e3      	ldr	r3, [r4, #12]
 8003930:	6832      	ldr	r2, [r6, #0]
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	42ab      	cmp	r3, r5
 8003936:	dc2b      	bgt.n	8003990 <_printf_common+0xa0>
 8003938:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800393c:	6822      	ldr	r2, [r4, #0]
 800393e:	3b00      	subs	r3, #0
 8003940:	bf18      	it	ne
 8003942:	2301      	movne	r3, #1
 8003944:	0692      	lsls	r2, r2, #26
 8003946:	d430      	bmi.n	80039aa <_printf_common+0xba>
 8003948:	4641      	mov	r1, r8
 800394a:	4638      	mov	r0, r7
 800394c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003950:	47c8      	blx	r9
 8003952:	3001      	adds	r0, #1
 8003954:	d023      	beq.n	800399e <_printf_common+0xae>
 8003956:	6823      	ldr	r3, [r4, #0]
 8003958:	6922      	ldr	r2, [r4, #16]
 800395a:	f003 0306 	and.w	r3, r3, #6
 800395e:	2b04      	cmp	r3, #4
 8003960:	bf14      	ite	ne
 8003962:	2500      	movne	r5, #0
 8003964:	6833      	ldreq	r3, [r6, #0]
 8003966:	f04f 0600 	mov.w	r6, #0
 800396a:	bf08      	it	eq
 800396c:	68e5      	ldreq	r5, [r4, #12]
 800396e:	f104 041a 	add.w	r4, r4, #26
 8003972:	bf08      	it	eq
 8003974:	1aed      	subeq	r5, r5, r3
 8003976:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800397a:	bf08      	it	eq
 800397c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003980:	4293      	cmp	r3, r2
 8003982:	bfc4      	itt	gt
 8003984:	1a9b      	subgt	r3, r3, r2
 8003986:	18ed      	addgt	r5, r5, r3
 8003988:	42b5      	cmp	r5, r6
 800398a:	d11a      	bne.n	80039c2 <_printf_common+0xd2>
 800398c:	2000      	movs	r0, #0
 800398e:	e008      	b.n	80039a2 <_printf_common+0xb2>
 8003990:	2301      	movs	r3, #1
 8003992:	4652      	mov	r2, sl
 8003994:	4641      	mov	r1, r8
 8003996:	4638      	mov	r0, r7
 8003998:	47c8      	blx	r9
 800399a:	3001      	adds	r0, #1
 800399c:	d103      	bne.n	80039a6 <_printf_common+0xb6>
 800399e:	f04f 30ff 	mov.w	r0, #4294967295
 80039a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039a6:	3501      	adds	r5, #1
 80039a8:	e7c1      	b.n	800392e <_printf_common+0x3e>
 80039aa:	2030      	movs	r0, #48	@ 0x30
 80039ac:	18e1      	adds	r1, r4, r3
 80039ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80039b2:	1c5a      	adds	r2, r3, #1
 80039b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80039b8:	4422      	add	r2, r4
 80039ba:	3302      	adds	r3, #2
 80039bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80039c0:	e7c2      	b.n	8003948 <_printf_common+0x58>
 80039c2:	2301      	movs	r3, #1
 80039c4:	4622      	mov	r2, r4
 80039c6:	4641      	mov	r1, r8
 80039c8:	4638      	mov	r0, r7
 80039ca:	47c8      	blx	r9
 80039cc:	3001      	adds	r0, #1
 80039ce:	d0e6      	beq.n	800399e <_printf_common+0xae>
 80039d0:	3601      	adds	r6, #1
 80039d2:	e7d9      	b.n	8003988 <_printf_common+0x98>

080039d4 <_printf_i>:
 80039d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039d8:	7e0f      	ldrb	r7, [r1, #24]
 80039da:	4691      	mov	r9, r2
 80039dc:	2f78      	cmp	r7, #120	@ 0x78
 80039de:	4680      	mov	r8, r0
 80039e0:	460c      	mov	r4, r1
 80039e2:	469a      	mov	sl, r3
 80039e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80039e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80039ea:	d807      	bhi.n	80039fc <_printf_i+0x28>
 80039ec:	2f62      	cmp	r7, #98	@ 0x62
 80039ee:	d80a      	bhi.n	8003a06 <_printf_i+0x32>
 80039f0:	2f00      	cmp	r7, #0
 80039f2:	f000 80d3 	beq.w	8003b9c <_printf_i+0x1c8>
 80039f6:	2f58      	cmp	r7, #88	@ 0x58
 80039f8:	f000 80ba 	beq.w	8003b70 <_printf_i+0x19c>
 80039fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a04:	e03a      	b.n	8003a7c <_printf_i+0xa8>
 8003a06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a0a:	2b15      	cmp	r3, #21
 8003a0c:	d8f6      	bhi.n	80039fc <_printf_i+0x28>
 8003a0e:	a101      	add	r1, pc, #4	@ (adr r1, 8003a14 <_printf_i+0x40>)
 8003a10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a14:	08003a6d 	.word	0x08003a6d
 8003a18:	08003a81 	.word	0x08003a81
 8003a1c:	080039fd 	.word	0x080039fd
 8003a20:	080039fd 	.word	0x080039fd
 8003a24:	080039fd 	.word	0x080039fd
 8003a28:	080039fd 	.word	0x080039fd
 8003a2c:	08003a81 	.word	0x08003a81
 8003a30:	080039fd 	.word	0x080039fd
 8003a34:	080039fd 	.word	0x080039fd
 8003a38:	080039fd 	.word	0x080039fd
 8003a3c:	080039fd 	.word	0x080039fd
 8003a40:	08003b83 	.word	0x08003b83
 8003a44:	08003aab 	.word	0x08003aab
 8003a48:	08003b3d 	.word	0x08003b3d
 8003a4c:	080039fd 	.word	0x080039fd
 8003a50:	080039fd 	.word	0x080039fd
 8003a54:	08003ba5 	.word	0x08003ba5
 8003a58:	080039fd 	.word	0x080039fd
 8003a5c:	08003aab 	.word	0x08003aab
 8003a60:	080039fd 	.word	0x080039fd
 8003a64:	080039fd 	.word	0x080039fd
 8003a68:	08003b45 	.word	0x08003b45
 8003a6c:	6833      	ldr	r3, [r6, #0]
 8003a6e:	1d1a      	adds	r2, r3, #4
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6032      	str	r2, [r6, #0]
 8003a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e09e      	b.n	8003bbe <_printf_i+0x1ea>
 8003a80:	6833      	ldr	r3, [r6, #0]
 8003a82:	6820      	ldr	r0, [r4, #0]
 8003a84:	1d19      	adds	r1, r3, #4
 8003a86:	6031      	str	r1, [r6, #0]
 8003a88:	0606      	lsls	r6, r0, #24
 8003a8a:	d501      	bpl.n	8003a90 <_printf_i+0xbc>
 8003a8c:	681d      	ldr	r5, [r3, #0]
 8003a8e:	e003      	b.n	8003a98 <_printf_i+0xc4>
 8003a90:	0645      	lsls	r5, r0, #25
 8003a92:	d5fb      	bpl.n	8003a8c <_printf_i+0xb8>
 8003a94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a98:	2d00      	cmp	r5, #0
 8003a9a:	da03      	bge.n	8003aa4 <_printf_i+0xd0>
 8003a9c:	232d      	movs	r3, #45	@ 0x2d
 8003a9e:	426d      	negs	r5, r5
 8003aa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aa4:	230a      	movs	r3, #10
 8003aa6:	4859      	ldr	r0, [pc, #356]	@ (8003c0c <_printf_i+0x238>)
 8003aa8:	e011      	b.n	8003ace <_printf_i+0xfa>
 8003aaa:	6821      	ldr	r1, [r4, #0]
 8003aac:	6833      	ldr	r3, [r6, #0]
 8003aae:	0608      	lsls	r0, r1, #24
 8003ab0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ab4:	d402      	bmi.n	8003abc <_printf_i+0xe8>
 8003ab6:	0649      	lsls	r1, r1, #25
 8003ab8:	bf48      	it	mi
 8003aba:	b2ad      	uxthmi	r5, r5
 8003abc:	2f6f      	cmp	r7, #111	@ 0x6f
 8003abe:	6033      	str	r3, [r6, #0]
 8003ac0:	bf14      	ite	ne
 8003ac2:	230a      	movne	r3, #10
 8003ac4:	2308      	moveq	r3, #8
 8003ac6:	4851      	ldr	r0, [pc, #324]	@ (8003c0c <_printf_i+0x238>)
 8003ac8:	2100      	movs	r1, #0
 8003aca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003ace:	6866      	ldr	r6, [r4, #4]
 8003ad0:	2e00      	cmp	r6, #0
 8003ad2:	bfa8      	it	ge
 8003ad4:	6821      	ldrge	r1, [r4, #0]
 8003ad6:	60a6      	str	r6, [r4, #8]
 8003ad8:	bfa4      	itt	ge
 8003ada:	f021 0104 	bicge.w	r1, r1, #4
 8003ade:	6021      	strge	r1, [r4, #0]
 8003ae0:	b90d      	cbnz	r5, 8003ae6 <_printf_i+0x112>
 8003ae2:	2e00      	cmp	r6, #0
 8003ae4:	d04b      	beq.n	8003b7e <_printf_i+0x1aa>
 8003ae6:	4616      	mov	r6, r2
 8003ae8:	fbb5 f1f3 	udiv	r1, r5, r3
 8003aec:	fb03 5711 	mls	r7, r3, r1, r5
 8003af0:	5dc7      	ldrb	r7, [r0, r7]
 8003af2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003af6:	462f      	mov	r7, r5
 8003af8:	42bb      	cmp	r3, r7
 8003afa:	460d      	mov	r5, r1
 8003afc:	d9f4      	bls.n	8003ae8 <_printf_i+0x114>
 8003afe:	2b08      	cmp	r3, #8
 8003b00:	d10b      	bne.n	8003b1a <_printf_i+0x146>
 8003b02:	6823      	ldr	r3, [r4, #0]
 8003b04:	07df      	lsls	r7, r3, #31
 8003b06:	d508      	bpl.n	8003b1a <_printf_i+0x146>
 8003b08:	6923      	ldr	r3, [r4, #16]
 8003b0a:	6861      	ldr	r1, [r4, #4]
 8003b0c:	4299      	cmp	r1, r3
 8003b0e:	bfde      	ittt	le
 8003b10:	2330      	movle	r3, #48	@ 0x30
 8003b12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b1a:	1b92      	subs	r2, r2, r6
 8003b1c:	6122      	str	r2, [r4, #16]
 8003b1e:	464b      	mov	r3, r9
 8003b20:	4621      	mov	r1, r4
 8003b22:	4640      	mov	r0, r8
 8003b24:	f8cd a000 	str.w	sl, [sp]
 8003b28:	aa03      	add	r2, sp, #12
 8003b2a:	f7ff fee1 	bl	80038f0 <_printf_common>
 8003b2e:	3001      	adds	r0, #1
 8003b30:	d14a      	bne.n	8003bc8 <_printf_i+0x1f4>
 8003b32:	f04f 30ff 	mov.w	r0, #4294967295
 8003b36:	b004      	add	sp, #16
 8003b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b3c:	6823      	ldr	r3, [r4, #0]
 8003b3e:	f043 0320 	orr.w	r3, r3, #32
 8003b42:	6023      	str	r3, [r4, #0]
 8003b44:	2778      	movs	r7, #120	@ 0x78
 8003b46:	4832      	ldr	r0, [pc, #200]	@ (8003c10 <_printf_i+0x23c>)
 8003b48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b4c:	6823      	ldr	r3, [r4, #0]
 8003b4e:	6831      	ldr	r1, [r6, #0]
 8003b50:	061f      	lsls	r7, r3, #24
 8003b52:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b56:	d402      	bmi.n	8003b5e <_printf_i+0x18a>
 8003b58:	065f      	lsls	r7, r3, #25
 8003b5a:	bf48      	it	mi
 8003b5c:	b2ad      	uxthmi	r5, r5
 8003b5e:	6031      	str	r1, [r6, #0]
 8003b60:	07d9      	lsls	r1, r3, #31
 8003b62:	bf44      	itt	mi
 8003b64:	f043 0320 	orrmi.w	r3, r3, #32
 8003b68:	6023      	strmi	r3, [r4, #0]
 8003b6a:	b11d      	cbz	r5, 8003b74 <_printf_i+0x1a0>
 8003b6c:	2310      	movs	r3, #16
 8003b6e:	e7ab      	b.n	8003ac8 <_printf_i+0xf4>
 8003b70:	4826      	ldr	r0, [pc, #152]	@ (8003c0c <_printf_i+0x238>)
 8003b72:	e7e9      	b.n	8003b48 <_printf_i+0x174>
 8003b74:	6823      	ldr	r3, [r4, #0]
 8003b76:	f023 0320 	bic.w	r3, r3, #32
 8003b7a:	6023      	str	r3, [r4, #0]
 8003b7c:	e7f6      	b.n	8003b6c <_printf_i+0x198>
 8003b7e:	4616      	mov	r6, r2
 8003b80:	e7bd      	b.n	8003afe <_printf_i+0x12a>
 8003b82:	6833      	ldr	r3, [r6, #0]
 8003b84:	6825      	ldr	r5, [r4, #0]
 8003b86:	1d18      	adds	r0, r3, #4
 8003b88:	6961      	ldr	r1, [r4, #20]
 8003b8a:	6030      	str	r0, [r6, #0]
 8003b8c:	062e      	lsls	r6, r5, #24
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	d501      	bpl.n	8003b96 <_printf_i+0x1c2>
 8003b92:	6019      	str	r1, [r3, #0]
 8003b94:	e002      	b.n	8003b9c <_printf_i+0x1c8>
 8003b96:	0668      	lsls	r0, r5, #25
 8003b98:	d5fb      	bpl.n	8003b92 <_printf_i+0x1be>
 8003b9a:	8019      	strh	r1, [r3, #0]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	4616      	mov	r6, r2
 8003ba0:	6123      	str	r3, [r4, #16]
 8003ba2:	e7bc      	b.n	8003b1e <_printf_i+0x14a>
 8003ba4:	6833      	ldr	r3, [r6, #0]
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	1d1a      	adds	r2, r3, #4
 8003baa:	6032      	str	r2, [r6, #0]
 8003bac:	681e      	ldr	r6, [r3, #0]
 8003bae:	6862      	ldr	r2, [r4, #4]
 8003bb0:	4630      	mov	r0, r6
 8003bb2:	f000 f8ed 	bl	8003d90 <memchr>
 8003bb6:	b108      	cbz	r0, 8003bbc <_printf_i+0x1e8>
 8003bb8:	1b80      	subs	r0, r0, r6
 8003bba:	6060      	str	r0, [r4, #4]
 8003bbc:	6863      	ldr	r3, [r4, #4]
 8003bbe:	6123      	str	r3, [r4, #16]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bc6:	e7aa      	b.n	8003b1e <_printf_i+0x14a>
 8003bc8:	4632      	mov	r2, r6
 8003bca:	4649      	mov	r1, r9
 8003bcc:	4640      	mov	r0, r8
 8003bce:	6923      	ldr	r3, [r4, #16]
 8003bd0:	47d0      	blx	sl
 8003bd2:	3001      	adds	r0, #1
 8003bd4:	d0ad      	beq.n	8003b32 <_printf_i+0x15e>
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	079b      	lsls	r3, r3, #30
 8003bda:	d413      	bmi.n	8003c04 <_printf_i+0x230>
 8003bdc:	68e0      	ldr	r0, [r4, #12]
 8003bde:	9b03      	ldr	r3, [sp, #12]
 8003be0:	4298      	cmp	r0, r3
 8003be2:	bfb8      	it	lt
 8003be4:	4618      	movlt	r0, r3
 8003be6:	e7a6      	b.n	8003b36 <_printf_i+0x162>
 8003be8:	2301      	movs	r3, #1
 8003bea:	4632      	mov	r2, r6
 8003bec:	4649      	mov	r1, r9
 8003bee:	4640      	mov	r0, r8
 8003bf0:	47d0      	blx	sl
 8003bf2:	3001      	adds	r0, #1
 8003bf4:	d09d      	beq.n	8003b32 <_printf_i+0x15e>
 8003bf6:	3501      	adds	r5, #1
 8003bf8:	68e3      	ldr	r3, [r4, #12]
 8003bfa:	9903      	ldr	r1, [sp, #12]
 8003bfc:	1a5b      	subs	r3, r3, r1
 8003bfe:	42ab      	cmp	r3, r5
 8003c00:	dcf2      	bgt.n	8003be8 <_printf_i+0x214>
 8003c02:	e7eb      	b.n	8003bdc <_printf_i+0x208>
 8003c04:	2500      	movs	r5, #0
 8003c06:	f104 0619 	add.w	r6, r4, #25
 8003c0a:	e7f5      	b.n	8003bf8 <_printf_i+0x224>
 8003c0c:	0800428f 	.word	0x0800428f
 8003c10:	080042a0 	.word	0x080042a0

08003c14 <__swbuf_r>:
 8003c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c16:	460e      	mov	r6, r1
 8003c18:	4614      	mov	r4, r2
 8003c1a:	4605      	mov	r5, r0
 8003c1c:	b118      	cbz	r0, 8003c26 <__swbuf_r+0x12>
 8003c1e:	6a03      	ldr	r3, [r0, #32]
 8003c20:	b90b      	cbnz	r3, 8003c26 <__swbuf_r+0x12>
 8003c22:	f7ff f99b 	bl	8002f5c <__sinit>
 8003c26:	69a3      	ldr	r3, [r4, #24]
 8003c28:	60a3      	str	r3, [r4, #8]
 8003c2a:	89a3      	ldrh	r3, [r4, #12]
 8003c2c:	071a      	lsls	r2, r3, #28
 8003c2e:	d501      	bpl.n	8003c34 <__swbuf_r+0x20>
 8003c30:	6923      	ldr	r3, [r4, #16]
 8003c32:	b943      	cbnz	r3, 8003c46 <__swbuf_r+0x32>
 8003c34:	4621      	mov	r1, r4
 8003c36:	4628      	mov	r0, r5
 8003c38:	f000 f82a 	bl	8003c90 <__swsetup_r>
 8003c3c:	b118      	cbz	r0, 8003c46 <__swbuf_r+0x32>
 8003c3e:	f04f 37ff 	mov.w	r7, #4294967295
 8003c42:	4638      	mov	r0, r7
 8003c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c46:	6823      	ldr	r3, [r4, #0]
 8003c48:	6922      	ldr	r2, [r4, #16]
 8003c4a:	b2f6      	uxtb	r6, r6
 8003c4c:	1a98      	subs	r0, r3, r2
 8003c4e:	6963      	ldr	r3, [r4, #20]
 8003c50:	4637      	mov	r7, r6
 8003c52:	4283      	cmp	r3, r0
 8003c54:	dc05      	bgt.n	8003c62 <__swbuf_r+0x4e>
 8003c56:	4621      	mov	r1, r4
 8003c58:	4628      	mov	r0, r5
 8003c5a:	f7ff f8b7 	bl	8002dcc <_fflush_r>
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	d1ed      	bne.n	8003c3e <__swbuf_r+0x2a>
 8003c62:	68a3      	ldr	r3, [r4, #8]
 8003c64:	3b01      	subs	r3, #1
 8003c66:	60a3      	str	r3, [r4, #8]
 8003c68:	6823      	ldr	r3, [r4, #0]
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	6022      	str	r2, [r4, #0]
 8003c6e:	701e      	strb	r6, [r3, #0]
 8003c70:	6962      	ldr	r2, [r4, #20]
 8003c72:	1c43      	adds	r3, r0, #1
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d004      	beq.n	8003c82 <__swbuf_r+0x6e>
 8003c78:	89a3      	ldrh	r3, [r4, #12]
 8003c7a:	07db      	lsls	r3, r3, #31
 8003c7c:	d5e1      	bpl.n	8003c42 <__swbuf_r+0x2e>
 8003c7e:	2e0a      	cmp	r6, #10
 8003c80:	d1df      	bne.n	8003c42 <__swbuf_r+0x2e>
 8003c82:	4621      	mov	r1, r4
 8003c84:	4628      	mov	r0, r5
 8003c86:	f7ff f8a1 	bl	8002dcc <_fflush_r>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d0d9      	beq.n	8003c42 <__swbuf_r+0x2e>
 8003c8e:	e7d6      	b.n	8003c3e <__swbuf_r+0x2a>

08003c90 <__swsetup_r>:
 8003c90:	b538      	push	{r3, r4, r5, lr}
 8003c92:	4b29      	ldr	r3, [pc, #164]	@ (8003d38 <__swsetup_r+0xa8>)
 8003c94:	4605      	mov	r5, r0
 8003c96:	6818      	ldr	r0, [r3, #0]
 8003c98:	460c      	mov	r4, r1
 8003c9a:	b118      	cbz	r0, 8003ca4 <__swsetup_r+0x14>
 8003c9c:	6a03      	ldr	r3, [r0, #32]
 8003c9e:	b90b      	cbnz	r3, 8003ca4 <__swsetup_r+0x14>
 8003ca0:	f7ff f95c 	bl	8002f5c <__sinit>
 8003ca4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ca8:	0719      	lsls	r1, r3, #28
 8003caa:	d422      	bmi.n	8003cf2 <__swsetup_r+0x62>
 8003cac:	06da      	lsls	r2, r3, #27
 8003cae:	d407      	bmi.n	8003cc0 <__swsetup_r+0x30>
 8003cb0:	2209      	movs	r2, #9
 8003cb2:	602a      	str	r2, [r5, #0]
 8003cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cbc:	81a3      	strh	r3, [r4, #12]
 8003cbe:	e033      	b.n	8003d28 <__swsetup_r+0x98>
 8003cc0:	0758      	lsls	r0, r3, #29
 8003cc2:	d512      	bpl.n	8003cea <__swsetup_r+0x5a>
 8003cc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cc6:	b141      	cbz	r1, 8003cda <__swsetup_r+0x4a>
 8003cc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ccc:	4299      	cmp	r1, r3
 8003cce:	d002      	beq.n	8003cd6 <__swsetup_r+0x46>
 8003cd0:	4628      	mov	r0, r5
 8003cd2:	f7ff fa7f 	bl	80031d4 <_free_r>
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	6363      	str	r3, [r4, #52]	@ 0x34
 8003cda:	89a3      	ldrh	r3, [r4, #12]
 8003cdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ce0:	81a3      	strh	r3, [r4, #12]
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	6063      	str	r3, [r4, #4]
 8003ce6:	6923      	ldr	r3, [r4, #16]
 8003ce8:	6023      	str	r3, [r4, #0]
 8003cea:	89a3      	ldrh	r3, [r4, #12]
 8003cec:	f043 0308 	orr.w	r3, r3, #8
 8003cf0:	81a3      	strh	r3, [r4, #12]
 8003cf2:	6923      	ldr	r3, [r4, #16]
 8003cf4:	b94b      	cbnz	r3, 8003d0a <__swsetup_r+0x7a>
 8003cf6:	89a3      	ldrh	r3, [r4, #12]
 8003cf8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d00:	d003      	beq.n	8003d0a <__swsetup_r+0x7a>
 8003d02:	4621      	mov	r1, r4
 8003d04:	4628      	mov	r0, r5
 8003d06:	f000 f8b2 	bl	8003e6e <__smakebuf_r>
 8003d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d0e:	f013 0201 	ands.w	r2, r3, #1
 8003d12:	d00a      	beq.n	8003d2a <__swsetup_r+0x9a>
 8003d14:	2200      	movs	r2, #0
 8003d16:	60a2      	str	r2, [r4, #8]
 8003d18:	6962      	ldr	r2, [r4, #20]
 8003d1a:	4252      	negs	r2, r2
 8003d1c:	61a2      	str	r2, [r4, #24]
 8003d1e:	6922      	ldr	r2, [r4, #16]
 8003d20:	b942      	cbnz	r2, 8003d34 <__swsetup_r+0xa4>
 8003d22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003d26:	d1c5      	bne.n	8003cb4 <__swsetup_r+0x24>
 8003d28:	bd38      	pop	{r3, r4, r5, pc}
 8003d2a:	0799      	lsls	r1, r3, #30
 8003d2c:	bf58      	it	pl
 8003d2e:	6962      	ldrpl	r2, [r4, #20]
 8003d30:	60a2      	str	r2, [r4, #8]
 8003d32:	e7f4      	b.n	8003d1e <__swsetup_r+0x8e>
 8003d34:	2000      	movs	r0, #0
 8003d36:	e7f7      	b.n	8003d28 <__swsetup_r+0x98>
 8003d38:	20000070 	.word	0x20000070

08003d3c <memmove>:
 8003d3c:	4288      	cmp	r0, r1
 8003d3e:	b510      	push	{r4, lr}
 8003d40:	eb01 0402 	add.w	r4, r1, r2
 8003d44:	d902      	bls.n	8003d4c <memmove+0x10>
 8003d46:	4284      	cmp	r4, r0
 8003d48:	4623      	mov	r3, r4
 8003d4a:	d807      	bhi.n	8003d5c <memmove+0x20>
 8003d4c:	1e43      	subs	r3, r0, #1
 8003d4e:	42a1      	cmp	r1, r4
 8003d50:	d008      	beq.n	8003d64 <memmove+0x28>
 8003d52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d5a:	e7f8      	b.n	8003d4e <memmove+0x12>
 8003d5c:	4601      	mov	r1, r0
 8003d5e:	4402      	add	r2, r0
 8003d60:	428a      	cmp	r2, r1
 8003d62:	d100      	bne.n	8003d66 <memmove+0x2a>
 8003d64:	bd10      	pop	{r4, pc}
 8003d66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d6e:	e7f7      	b.n	8003d60 <memmove+0x24>

08003d70 <_sbrk_r>:
 8003d70:	b538      	push	{r3, r4, r5, lr}
 8003d72:	2300      	movs	r3, #0
 8003d74:	4d05      	ldr	r5, [pc, #20]	@ (8003d8c <_sbrk_r+0x1c>)
 8003d76:	4604      	mov	r4, r0
 8003d78:	4608      	mov	r0, r1
 8003d7a:	602b      	str	r3, [r5, #0]
 8003d7c:	f7fc fc0c 	bl	8000598 <_sbrk>
 8003d80:	1c43      	adds	r3, r0, #1
 8003d82:	d102      	bne.n	8003d8a <_sbrk_r+0x1a>
 8003d84:	682b      	ldr	r3, [r5, #0]
 8003d86:	b103      	cbz	r3, 8003d8a <_sbrk_r+0x1a>
 8003d88:	6023      	str	r3, [r4, #0]
 8003d8a:	bd38      	pop	{r3, r4, r5, pc}
 8003d8c:	200003c4 	.word	0x200003c4

08003d90 <memchr>:
 8003d90:	4603      	mov	r3, r0
 8003d92:	b510      	push	{r4, lr}
 8003d94:	b2c9      	uxtb	r1, r1
 8003d96:	4402      	add	r2, r0
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	d101      	bne.n	8003da2 <memchr+0x12>
 8003d9e:	2000      	movs	r0, #0
 8003da0:	e003      	b.n	8003daa <memchr+0x1a>
 8003da2:	7804      	ldrb	r4, [r0, #0]
 8003da4:	3301      	adds	r3, #1
 8003da6:	428c      	cmp	r4, r1
 8003da8:	d1f6      	bne.n	8003d98 <memchr+0x8>
 8003daa:	bd10      	pop	{r4, pc}

08003dac <memcpy>:
 8003dac:	440a      	add	r2, r1
 8003dae:	4291      	cmp	r1, r2
 8003db0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003db4:	d100      	bne.n	8003db8 <memcpy+0xc>
 8003db6:	4770      	bx	lr
 8003db8:	b510      	push	{r4, lr}
 8003dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dbe:	4291      	cmp	r1, r2
 8003dc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003dc4:	d1f9      	bne.n	8003dba <memcpy+0xe>
 8003dc6:	bd10      	pop	{r4, pc}

08003dc8 <_realloc_r>:
 8003dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dcc:	4680      	mov	r8, r0
 8003dce:	4615      	mov	r5, r2
 8003dd0:	460c      	mov	r4, r1
 8003dd2:	b921      	cbnz	r1, 8003dde <_realloc_r+0x16>
 8003dd4:	4611      	mov	r1, r2
 8003dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003dda:	f7ff ba65 	b.w	80032a8 <_malloc_r>
 8003dde:	b92a      	cbnz	r2, 8003dec <_realloc_r+0x24>
 8003de0:	f7ff f9f8 	bl	80031d4 <_free_r>
 8003de4:	2400      	movs	r4, #0
 8003de6:	4620      	mov	r0, r4
 8003de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dec:	f000 f89e 	bl	8003f2c <_malloc_usable_size_r>
 8003df0:	4285      	cmp	r5, r0
 8003df2:	4606      	mov	r6, r0
 8003df4:	d802      	bhi.n	8003dfc <_realloc_r+0x34>
 8003df6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003dfa:	d8f4      	bhi.n	8003de6 <_realloc_r+0x1e>
 8003dfc:	4629      	mov	r1, r5
 8003dfe:	4640      	mov	r0, r8
 8003e00:	f7ff fa52 	bl	80032a8 <_malloc_r>
 8003e04:	4607      	mov	r7, r0
 8003e06:	2800      	cmp	r0, #0
 8003e08:	d0ec      	beq.n	8003de4 <_realloc_r+0x1c>
 8003e0a:	42b5      	cmp	r5, r6
 8003e0c:	462a      	mov	r2, r5
 8003e0e:	4621      	mov	r1, r4
 8003e10:	bf28      	it	cs
 8003e12:	4632      	movcs	r2, r6
 8003e14:	f7ff ffca 	bl	8003dac <memcpy>
 8003e18:	4621      	mov	r1, r4
 8003e1a:	4640      	mov	r0, r8
 8003e1c:	f7ff f9da 	bl	80031d4 <_free_r>
 8003e20:	463c      	mov	r4, r7
 8003e22:	e7e0      	b.n	8003de6 <_realloc_r+0x1e>

08003e24 <__swhatbuf_r>:
 8003e24:	b570      	push	{r4, r5, r6, lr}
 8003e26:	460c      	mov	r4, r1
 8003e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e2c:	4615      	mov	r5, r2
 8003e2e:	2900      	cmp	r1, #0
 8003e30:	461e      	mov	r6, r3
 8003e32:	b096      	sub	sp, #88	@ 0x58
 8003e34:	da0c      	bge.n	8003e50 <__swhatbuf_r+0x2c>
 8003e36:	89a3      	ldrh	r3, [r4, #12]
 8003e38:	2100      	movs	r1, #0
 8003e3a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e3e:	bf14      	ite	ne
 8003e40:	2340      	movne	r3, #64	@ 0x40
 8003e42:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003e46:	2000      	movs	r0, #0
 8003e48:	6031      	str	r1, [r6, #0]
 8003e4a:	602b      	str	r3, [r5, #0]
 8003e4c:	b016      	add	sp, #88	@ 0x58
 8003e4e:	bd70      	pop	{r4, r5, r6, pc}
 8003e50:	466a      	mov	r2, sp
 8003e52:	f000 f849 	bl	8003ee8 <_fstat_r>
 8003e56:	2800      	cmp	r0, #0
 8003e58:	dbed      	blt.n	8003e36 <__swhatbuf_r+0x12>
 8003e5a:	9901      	ldr	r1, [sp, #4]
 8003e5c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e60:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e64:	4259      	negs	r1, r3
 8003e66:	4159      	adcs	r1, r3
 8003e68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e6c:	e7eb      	b.n	8003e46 <__swhatbuf_r+0x22>

08003e6e <__smakebuf_r>:
 8003e6e:	898b      	ldrh	r3, [r1, #12]
 8003e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e72:	079d      	lsls	r5, r3, #30
 8003e74:	4606      	mov	r6, r0
 8003e76:	460c      	mov	r4, r1
 8003e78:	d507      	bpl.n	8003e8a <__smakebuf_r+0x1c>
 8003e7a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003e7e:	6023      	str	r3, [r4, #0]
 8003e80:	6123      	str	r3, [r4, #16]
 8003e82:	2301      	movs	r3, #1
 8003e84:	6163      	str	r3, [r4, #20]
 8003e86:	b003      	add	sp, #12
 8003e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e8a:	466a      	mov	r2, sp
 8003e8c:	ab01      	add	r3, sp, #4
 8003e8e:	f7ff ffc9 	bl	8003e24 <__swhatbuf_r>
 8003e92:	9f00      	ldr	r7, [sp, #0]
 8003e94:	4605      	mov	r5, r0
 8003e96:	4639      	mov	r1, r7
 8003e98:	4630      	mov	r0, r6
 8003e9a:	f7ff fa05 	bl	80032a8 <_malloc_r>
 8003e9e:	b948      	cbnz	r0, 8003eb4 <__smakebuf_r+0x46>
 8003ea0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ea4:	059a      	lsls	r2, r3, #22
 8003ea6:	d4ee      	bmi.n	8003e86 <__smakebuf_r+0x18>
 8003ea8:	f023 0303 	bic.w	r3, r3, #3
 8003eac:	f043 0302 	orr.w	r3, r3, #2
 8003eb0:	81a3      	strh	r3, [r4, #12]
 8003eb2:	e7e2      	b.n	8003e7a <__smakebuf_r+0xc>
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ebe:	81a3      	strh	r3, [r4, #12]
 8003ec0:	9b01      	ldr	r3, [sp, #4]
 8003ec2:	6020      	str	r0, [r4, #0]
 8003ec4:	b15b      	cbz	r3, 8003ede <__smakebuf_r+0x70>
 8003ec6:	4630      	mov	r0, r6
 8003ec8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ecc:	f000 f81e 	bl	8003f0c <_isatty_r>
 8003ed0:	b128      	cbz	r0, 8003ede <__smakebuf_r+0x70>
 8003ed2:	89a3      	ldrh	r3, [r4, #12]
 8003ed4:	f023 0303 	bic.w	r3, r3, #3
 8003ed8:	f043 0301 	orr.w	r3, r3, #1
 8003edc:	81a3      	strh	r3, [r4, #12]
 8003ede:	89a3      	ldrh	r3, [r4, #12]
 8003ee0:	431d      	orrs	r5, r3
 8003ee2:	81a5      	strh	r5, [r4, #12]
 8003ee4:	e7cf      	b.n	8003e86 <__smakebuf_r+0x18>
	...

08003ee8 <_fstat_r>:
 8003ee8:	b538      	push	{r3, r4, r5, lr}
 8003eea:	2300      	movs	r3, #0
 8003eec:	4d06      	ldr	r5, [pc, #24]	@ (8003f08 <_fstat_r+0x20>)
 8003eee:	4604      	mov	r4, r0
 8003ef0:	4608      	mov	r0, r1
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	602b      	str	r3, [r5, #0]
 8003ef6:	f7fe fd68 	bl	80029ca <_fstat>
 8003efa:	1c43      	adds	r3, r0, #1
 8003efc:	d102      	bne.n	8003f04 <_fstat_r+0x1c>
 8003efe:	682b      	ldr	r3, [r5, #0]
 8003f00:	b103      	cbz	r3, 8003f04 <_fstat_r+0x1c>
 8003f02:	6023      	str	r3, [r4, #0]
 8003f04:	bd38      	pop	{r3, r4, r5, pc}
 8003f06:	bf00      	nop
 8003f08:	200003c4 	.word	0x200003c4

08003f0c <_isatty_r>:
 8003f0c:	b538      	push	{r3, r4, r5, lr}
 8003f0e:	2300      	movs	r3, #0
 8003f10:	4d05      	ldr	r5, [pc, #20]	@ (8003f28 <_isatty_r+0x1c>)
 8003f12:	4604      	mov	r4, r0
 8003f14:	4608      	mov	r0, r1
 8003f16:	602b      	str	r3, [r5, #0]
 8003f18:	f7fe feba 	bl	8002c90 <_isatty>
 8003f1c:	1c43      	adds	r3, r0, #1
 8003f1e:	d102      	bne.n	8003f26 <_isatty_r+0x1a>
 8003f20:	682b      	ldr	r3, [r5, #0]
 8003f22:	b103      	cbz	r3, 8003f26 <_isatty_r+0x1a>
 8003f24:	6023      	str	r3, [r4, #0]
 8003f26:	bd38      	pop	{r3, r4, r5, pc}
 8003f28:	200003c4 	.word	0x200003c4

08003f2c <_malloc_usable_size_r>:
 8003f2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f30:	1f18      	subs	r0, r3, #4
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	bfbc      	itt	lt
 8003f36:	580b      	ldrlt	r3, [r1, r0]
 8003f38:	18c0      	addlt	r0, r0, r3
 8003f3a:	4770      	bx	lr

08003f3c <_init>:
 8003f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3e:	bf00      	nop
 8003f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f42:	bc08      	pop	{r3}
 8003f44:	469e      	mov	lr, r3
 8003f46:	4770      	bx	lr

08003f48 <_fini>:
 8003f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f4a:	bf00      	nop
 8003f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f4e:	bc08      	pop	{r3}
 8003f50:	469e      	mov	lr, r3
 8003f52:	4770      	bx	lr
