\hypertarget{union_g_c_l_k___g_e_n_d_i_v___type}{}\section{G\+C\+L\+K\+\_\+\+G\+E\+N\+D\+I\+V\+\_\+\+Type Union Reference}
\label{union_g_c_l_k___g_e_n_d_i_v___type}\index{GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}}


{\ttfamily \#include $<$gclk.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_a505f98fde467109a9b37b3c7e008df91}{ID}}:4\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:4\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_a0d52084cbd3830501e344b05e6215b94}{DIV}}:16\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:8\\
\} \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_aa8e9ae1ef55fbc2923720c0fac765dab}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_g_c_l_k___g_e_n_d_i_v___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_g_c_l_k___g_e_n_d_i_v___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 4.. 7 Reserved \mbox{\Hypertarget{union_g_c_l_k___g_e_n_d_i_v___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_g_c_l_k___g_e_n_d_i_v___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 24..31 Reserved \mbox{\Hypertarget{union_g_c_l_k___g_e_n_d_i_v___type_aa8e9ae1ef55fbc2923720c0fac765dab}\label{union_g_c_l_k___g_e_n_d_i_v___type_aa8e9ae1ef55fbc2923720c0fac765dab}} 
\index{GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}!bit@{bit}}
\index{bit@{bit}!GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_g_c_l_k___g_e_n_d_i_v___type_a0d52084cbd3830501e344b05e6215b94}\label{union_g_c_l_k___g_e_n_d_i_v___type_a0d52084cbd3830501e344b05e6215b94}} 
\index{GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}!DIV@{DIV}}
\index{DIV@{DIV}!GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}}
\subsubsection{\texorpdfstring{DIV}{DIV}}
{\footnotesize\ttfamily uint32\+\_\+t D\+IV}

bit\+: 8..23 Division Factor \mbox{\Hypertarget{union_g_c_l_k___g_e_n_d_i_v___type_a505f98fde467109a9b37b3c7e008df91}\label{union_g_c_l_k___g_e_n_d_i_v___type_a505f98fde467109a9b37b3c7e008df91}} 
\index{GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}!ID@{ID}}
\index{ID@{ID}!GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}}
\subsubsection{\texorpdfstring{ID}{ID}}
{\footnotesize\ttfamily uint32\+\_\+t ID}

bit\+: 0.. 3 Generic Clock Generator Selection \mbox{\Hypertarget{union_g_c_l_k___g_e_n_d_i_v___type_a6b91636401516a477989a336376d7b40}\label{union_g_c_l_k___g_e_n_d_i_v___type_a6b91636401516a477989a336376d7b40}} 
\index{GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}!reg@{reg}}
\index{reg@{reg}!GCLK\_GENDIV\_Type@{GCLK\_GENDIV\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2gclk_8h}{gclk.\+h}}\end{DoxyCompactItemize}
