<!DOCTYPE html>
<html lang="en-us" dir="ltr">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="description" content="module solvers( input clk, reset, input arm_val, input arm_ack, input [31:0] arm_data, input [31:0] arm_data2, input [19:0] image_mem_data, // 239 image mems output logic fpga_val, output logic fpga_ack, output logic [31:0] fpga_data, output logic [9:0] image_mem_addr, output logic [9:0] which_mem, output logic we, output logic [19:0] image_mem_writeout, output logic [31:0] debug_count ); logic [8:0] x0, y0; logic [8:0] x1s [0:39]; logic [8:0] y1s [0:39]; logic [8:0] xs [0:39]; logic [8:0] ys [0:39]; logic [39:0] valids; logic [39:0] dones; logic combined_dones; assign combined_dones = &amp;dones; logic [39:0] enable_bs; // logic signed [7:0] with [0:89]; // logic signed [7:0] without [0:89]; logic [15:0] total_norms [0:39]; logic signed [15:0] total_reductions [0:39]; logic signed [15:0] reductions [0:39]; logic signed [8:0] image_readouts [0:39]; always_comb begin integer ir; for (ir=0;ir&lt;40; ir=ir&#43;1) begin: image_readouts_comb if (ys[ir][0]) begin image_readouts[ir] = image_mem_data[8:0]; end else begin image_readouts[ir] = image_mem_data[17:9]; end end end logic br_reset; genvar i; generate for (i=0; i&lt;40; i=i&#43;1) begin: imageMemGen bresenham br( .">
<meta name="theme-color" content="#FFFFFF">
<meta name="color-scheme" content="light dark"><meta property="og:title" content="" />
<meta property="og:description" content="" />
<meta property="og:type" content="website" />
<meta property="og:url" content="/docs/appendix/commented-code/verilog-implementation/solvers/" />
<title>Solvers | ECE 5760 Final Project</title>
<link rel="manifest" href="../../../../../manifest.json">
<link rel="icon" href="../../../../../favicon.png" type="image/x-icon">
<link rel="stylesheet" href="../../../../../book.min.33a48f5432973b8ff9a82679d9e45d67f2c15d4399bd2829269455cfe390b5e8.css" >
  <script defer src="../../../../../flexsearch.min.js"></script>
  <script defer src="../../../../../en.search.min.2e0abd61cc00a368c5b6220fd4fc701ba7daa520efa490a3d9819a57cea4c5dd.js" ></script>
<link rel="alternate" type="application/rss+xml" href="../../../../../docs/appendix/commented-code/verilog-implementation/solvers/index.xml" title="ECE 5760 Final Project" />
<!--
Made with Book Theme
https://github.com/alex-shpak/hugo-book
-->
  
</head>
<body dir="ltr">
  <input type="checkbox" class="hidden toggle" id="menu-control" />
  <input type="checkbox" class="hidden toggle" id="toc-control" />
  <main class="container flex">
    <aside class="book-menu">
      <div class="book-menu-content">
        
  <nav>
<h2 class="book-brand">
  <a class="flex align-center" href="../../../../../"><span>ECE 5760 Final Project</span>
  </a>
</h2>


<div class="book-search">
  <input type="text" id="book-search-input" placeholder="Search" aria-label="Search" maxlength="64" data-hotkeys="s/" />
  <div class="book-search-spinner hidden"></div>
  <ul id="book-search-results"></ul>
</div>












  



  
  <ul>
    
      
        <li class="book-section-flat" >
          
  
  

  
    <span>Appendix</span>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-03af186d4354d1a949635485871312da" class="toggle" checked />
    <label for="section-03af186d4354d1a949635485871312da" class="flex justify-between">
      <a role="button" class="">Commented Code</a>
    </label>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-ca9b5a63f1250e7d6b9247c354c6d137" class="toggle" checked />
    <label for="section-ca9b5a63f1250e7d6b9247c354c6d137" class="flex justify-between">
      <a role="button" class="">Verilog Implementation</a>
    </label>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="../../../../../docs/appendix/commented-code/verilog-implementation/bresenham/" class="">Bresenham</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="../../../../../docs/appendix/commented-code/verilog-implementation/memory-verifier/" class="">Memory Verifier</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="../../../../../docs/appendix/commented-code/verilog-implementation/memory-writer/" class="">Memory Writer</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="../../../../../docs/appendix/commented-code/verilog-implementation/solvers/" class="active">Solvers</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="../../../../../docs/appendix/commented-code/verilog-implementation/top-level/" class="">Top Level</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="../../../../../docs/appendix/commented-code/c-implementation/" class="">C Implementation</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="../../../../../docs/appendix/commented-code/hps/" class="">Hps</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
  </ul>















</nav>




  <script>(function(){var e=document.querySelector("aside .book-menu-content");addEventListener("beforeunload",function(){localStorage.setItem("menu.scrollTop",e.scrollTop)}),e.scrollTop=localStorage.getItem("menu.scrollTop")})()</script>


 
      </div>
    </aside>

    <div class="book-page">
      <header class="book-header">
        
  <div class="flex align-center justify-between">
  <label for="menu-control">
    <img src="../../../../../svg/menu.svg" class="book-icon" alt="Menu" />
  </label>

  <strong>Solvers</strong>

  <label for="toc-control">
    
    <img src="../../../../../svg/toc.svg" class="book-icon" alt="Table of Contents" />
    
  </label>
</div>


  
  <aside class="hidden clearfix">
    
  
<nav id="TableOfContents"></nav>



  </aside>
  
 
      </header>

      
      
  <article class="markdown"><pre tabindex="0"><code>module solvers(
    input clk, reset,

    input arm_val,
    input arm_ack,
    input [31:0] arm_data,
    input [31:0] arm_data2,

    input [19:0] image_mem_data, // 239 image mems

    output logic fpga_val,
    output logic fpga_ack,
    output logic [31:0] fpga_data,

    output logic [9:0] image_mem_addr,
    output logic [9:0] which_mem,
    output logic we,
    output logic [19:0] image_mem_writeout,
    output logic [31:0] debug_count
);

logic [8:0] x0, y0;
logic [8:0] x1s [0:39];
logic [8:0] y1s [0:39];

logic [8:0] xs [0:39];
logic [8:0] ys [0:39];
logic [39:0] valids;
logic [39:0] dones;
logic combined_dones;
assign combined_dones = &amp;dones;
logic [39:0] enable_bs;


// logic signed [7:0] with [0:89];
// logic signed [7:0] without [0:89];

logic [15:0] total_norms [0:39];
logic signed [15:0] total_reductions [0:39];
logic signed [15:0] reductions [0:39];
logic signed [8:0] image_readouts [0:39];

always_comb begin 
    integer ir;
    for (ir=0;ir&lt;40; ir=ir+1) begin: image_readouts_comb
        if (ys[ir][0]) begin 
            image_readouts[ir] = image_mem_data[8:0];
        end 
        else begin 
            image_readouts[ir] = image_mem_data[17:9];
        end 
    end 
end 


logic br_reset;

genvar i;
generate
    for (i=0; i&lt;40; i=i+1) begin: imageMemGen
        bresenham br(
            .clk(clk),
            .reset(br_reset),
            .start(&#39;1),
            .x0(x0),
            .y0(y0),
            .x1(x1s[i]),
            .y1(y1s[i]),
            .enable(enable_bs[i]),
            .x(xs[i]),
            .y(ys[i]),
            .plot(valids[i]),
            .done(dones[i])
        );
    end
endgenerate

genvar j;
generate 
    for (j=0; j&lt;40; j=j+1) begin: reductionGen
        reduction_calculator rc(
            .image_data(image_readouts[j]),
            .weight_data(0),
            .reduction(reductions[j])
        );
    end 
endgenerate

// logic [9:0] image_mem_data_idx [0:39]; // variable to keep track of where we should be reading from

logic [7:0] state;
logic [7:0] read_index;
logic [7:0] read_counter;


// logic all_last;
logic group_last;
logic group_first;
logic is_last;

logic have_valid;
integer rr, ii, jj, rrr, kk, iii, lll, ccc, jjj;

logic [9:0] wants [0:479];

assign debug_count[5:0] = state;
assign debug_count[31:24] = read_counter;

logic [10:0] want;
logic [39:0] hit;
logic direction;

logic hit_reduction;
assign hit_reduction = |hit;

always @(posedge clk) begin 
    if (reset) begin 
        debug_count[7] &lt;= &#39;0;
        debug_count[6] &lt;= 0;
        we &lt;= 0;
        which_mem &lt;= 0;
        state &lt;= 0;
        read_index &lt;= 0;
        group_first &lt;= 1;
        want  &lt;= 0;
        hit &lt;= 0;
        fpga_val &lt;= 0;
        fpga_ack &lt;= 0;
        
        read_counter &lt;= 0;

        // generate:
        for (rr=0; rr&lt;40; rr=rr+1) begin : reset_loop
            total_reductions[rr] &lt;= 0;
            total_norms[rr] &lt;= 0;
            enable_bs[rr] &lt;= 0;
        end
        // endgenerate
    end 
    else if (state == 0) begin // wait asynch read of endpoint data from arm
        state &lt;= 0;
        if (arm_val) begin 
            state &lt;= 1;
            fpga_ack &lt;= 1;
            // all_last &lt;= arm_data[31];
            group_last &lt;= arm_data[31];
            group_first &lt;= 0;
            if (group_first) begin 
                x0 &lt;= arm_data[8:0];
                y0 &lt;= arm_data[17:9];
            end 
            else begin 
                // if (arm_data[8:0] &lt; want) begin 
                //     direction &lt;= 1;
                // end
                // else begin 
                //     direction &lt;= 0;
                // end 
                x1s[read_index] &lt;= arm_data[8:0];
                y1s[read_index] &lt;= arm_data[17:9];
                read_index &lt;= read_index + 1;
            end 
        end
    end 
    // 2 HANDSHAKE ================================================
    else if (state == 1) begin 
        state &lt;= 1;
        if (arm_ack) begin 
            state &lt;= 2;
            fpga_ack &lt;= 0;
        end
    end 
    else if (state == 2) begin 
        state &lt;= 2;
        if (~arm_ack) begin 
            state &lt;= 3;
        end 
    end 
    // 2 HANDSHAKE ================================================

    else if (state == 3) begin 
        if ( group_last ) begin 
            state &lt;= 4;
            br_reset &lt;= 1;
            for (ii=0; ii&lt;40; ii=ii+1) begin
                enable_bs[ii] &lt;= 0; // disable all bresenhams
            end
        end 
        else begin 
            state &lt;= 0;
        end 
    end 

    else if (state == 4) begin // RESET THE BRESENHAM SOLVERS, START COMPUTATIONS
        br_reset &lt;= 0; //drop out of reset
        state &lt;= 5;
    end 

    else if (state == 5) begin 
        // br_reset &lt;= 0;
        state &lt;= 6;
    end 
    else if (state == 6) begin // BRESENHAM SOLVERS RUNNING
        state &lt;= 7;
        image_mem_addr &lt;= xs[want];
        for (lll=0; lll&lt;40; lll=lll+1) begin
            wants[ys[lll]] &lt;= xs[lll];
        end
        which_mem &lt;= ys[want] &gt;&gt; 1;
        if (combined_dones) begin 
            state &lt;= 10;
        end 
        // if (dones[want]) begin 
        //     state &lt;= 6;
        //     want &lt;= want + 1;
        //     if (want == 39) begin 
        //         state &lt;= 10;
        //     end
        // end
        
    end 
    else if (state == 7) begin // memory latency
        state &lt;= 8;
        for (ccc=0; ccc&lt;40; ccc=ccc+1) begin 
            if (wants[ys[ccc]] == xs[ccc]) begin 
                enable_bs[ccc] &lt;= 1;
            end 
            else begin 
                enable_bs[ccc] &lt;= 0;
            end
        end 
        // ack_bs &lt;= 0; 
    end 
    else if (state == 8) begin // memory latency
        state &lt;= 9;
        for (jjj=0; jjj&lt;40; jjj=jjj+1) begin 
            enable_bs[jjj] &lt;= 0;
        end 
        // enable_bs[want] &lt;= 1; // enable just want
    end 
    else if (state == 9) begin // this cycle bs_enable is 1, next cycle we will have next valid
        state &lt;= 6;
        enable_bs[want] &lt;= 0; // disable just want
        total_norms[want] &lt;= total_norms[want] + 1;
        total_reductions[want] &lt;= total_reductions[want] + reductions[want];
    end 
    else if (state == 10) begin // nothing was valid, send values to arm
        state &lt;= 11;
        fpga_val &lt;= 1;
        fpga_ack &lt;= 0;
        fpga_data &lt;= {total_norms[read_counter], total_reductions[read_counter]};
    end 
    else if (state == 11) begin 
        state &lt;= 11;
        if (arm_ack) begin 
            state &lt;= 12;
            fpga_val &lt;= 0;
            fpga_ack &lt;= 1;
        end 
    end 
    else if (state == 12) begin 
        state &lt;= 12;
        if (~arm_ack) begin 
            state &lt;= 13;
            fpga_ack &lt;= 0;
        end
    end 
    else if (state == 13) begin 
        read_counter &lt;= read_counter + 1;
        state &lt;= 10;
        if (read_counter == 39) begin // done writing everything to arm
        debug_count[6] &lt;= 1;
            state &lt;= 14;
        end 
    end  
    else if (state == 14) begin // read write requests from arm
        state &lt;= 14;
        if (arm_val) begin 
            we &lt;=  1;
            image_mem_writeout &lt;= arm_data[19:0];
            image_mem_addr &lt;= arm_data2[15:0];
            which_mem &lt;= arm_data2[31:16];
            state &lt;= 15;
            is_last &lt;= arm_data[31];
            fpga_ack &lt;= 1;
        end 
    end 
    else if (state == 15) begin 
        state &lt;= 15;
        if (arm_ack) begin 
            state &lt;= 16;
            fpga_ack &lt;= 0;
        end
    end 
    else if (state == 16) begin 
        state &lt;= 16;
        if (~arm_ack) begin 
            state &lt;= 17;
        end
    end 
    else if (state == 17) begin 
        if ( is_last ) begin 

            debug_count[7] &lt;= &#39;1;
            fpga_val &lt;= 0;
            fpga_ack &lt;= 0;
            we &lt;= 0;
            which_mem &lt;= 0;
            state &lt;= 0;
            read_index &lt;= 0;
            group_first &lt;= 1;
            want &lt;= 0;
            hit &lt;= 0;
            
            read_counter &lt;= 0;
            for (rrr=0; rrr&lt;40; rrr=rrr+1) begin 
                total_reductions[rrr] &lt;= 0;
                total_norms[rrr] &lt;= 0;
            end

        end 
        else begin 
            state &lt;= 14;    
        end 
    end 
end 

endmodule
</code></pre></article>
 
      

      <footer class="book-footer">
        
  <div class="flex flex-wrap justify-between">





</div>



  <script>(function(){function e(e){const t=window.getSelection(),n=document.createRange();n.selectNodeContents(e),t.removeAllRanges(),t.addRange(n)}document.querySelectorAll("pre code").forEach(t=>{t.addEventListener("click",function(){if(window.getSelection().toString())return;e(t.parentElement),navigator.clipboard&&navigator.clipboard.writeText(t.parentElement.textContent)})})})()</script>


 
        
      </footer>

      
  
  <div class="book-comments">

</div>
  
 

      <label for="menu-control" class="hidden book-menu-overlay"></label>
    </div>

    
    <aside class="book-toc">
      <div class="book-toc-content">
        
  
<nav id="TableOfContents"></nav>


 
      </div>
    </aside>
    
  </main>

  
</body>
</html>












