2021-01-22  Nazareno Bruschi  <nazareno.bruschi@unibo.it>

	* opcode/riscv-opc.h: Add immediate branching matches and
	masks.
	* opcode/riscv.h (riscv_insn_class, EXTRACT_CV_BI_IMM5) 
	(ENCODE_CV_BI_IMM5): Add immediate branching class and macros
	for 5-bit unsigned immediate.

2020-12-14  Enrico Tabanelli  <enrico.tabanelli3@unibo.it>

	* riscv-opc.h: Added MATCH and MASK defines for CORE-V 
	post-increment and register-indexed load/store.
	* riscv.h: Added in struct riscv_insn_class the class 
	INSN_CLASS_COREV_POSTINC for post-increment and 
	register-indexed load/store.

2020-11-20  Mary Bennett  <mary.bennett@embecosm.com>

	* opcode/riscv-opc.h: Added CORE-V general ALU operations support.
	* opcode/riscv.h: Likewise.

2020-11-11  Jessica Mills  <jessica.mills@embecosm.com>

	* opcode/riscv-opc.h: Added CORE-V multiply accumulate support.
	* opcode/riscv.h: Likewise.

2020-11-10  Mary Bennett  <mary.bennett@embecosm.com>

	* opcode/riscv.h (riscv_pred_succ): Renamed macros for clarity -
	ENCODE_I1TYPE_UIMM -> ENCODE_CV_HWLP_UIMM5
	ENCODE_I1TYPE_LN   -> ENCODE_CV_HWLP_LN
	EXTRACT_I1TYPE_UIMM-> EXTRACT_CV_HWLP_UIMM5
	EXTRACT_I1TYPE_LN  -> EXTRACT_CV_HWLP_LN
	EXTRACT_ITYPE_UIMM -> EXTRACT_CV_HWLP_UIMM12

2020-10-05  Mary Bennett <mary.bennett@embecosm.com>

	* opcode/riscv-opc.h: Fixed incorrect masks for CORE-V hardware loop
	instructions.
	* opcode/riscv.h: Added support for xcorevhwlp.

2020-09-10  Pietra Ferreira  <pietra.ferreira@embecosm.com>

	* elf/riscv.h: Added CORE-V hardware loop specific relocations.
	* opcode/riscv.h: Added CORE-V hardware loop specific masks and
	CORE-V instruction class. Added macros for unsigned I type
	immediate and loop number.
