$date
	Thu Nov 15 09:37:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux8x1_always_tb $end
$scope module mux8x1_always_tb $end
$var wire 8 ! in [7:0] $end
$var wire 3 " sel [2:0] $end
$var reg 1 # result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
b0 "
b10101010 !
$end
#10
1#
b1 "
#20
0#
b10 "
#30
1#
b11 "
#40
0#
b100 "
#50
1#
b101 "
#60
0#
b110 "
#70
1#
b111 "
