; ModuleID = '/llk/IR/drivers/clk/tegra/clk-tegra-periph.c_pt.bc'
source_filename = "../drivers/clk/tegra/clk-tegra-periph.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.pll_out_data = type { ptr, ptr, i32, i32, i8, i8, i8, ptr }
%struct.spinlock = type { %union.anon }
%union.anon = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t }
%struct.arch_spinlock_t = type { %union.anon.0 }
%union.anon.0 = type { i32 }
%struct.tegra_periph_init_data = type { ptr, i32, %union.anon.1, i32, %struct.tegra_clk_periph, i32, ptr, ptr, i32 }
%union.anon.1 = type { ptr }
%struct.tegra_clk_periph = type { i32, %struct.clk_hw, %struct.clk_mux, %struct.tegra_clk_frac_div, %struct.tegra_clk_periph_gate, ptr, ptr, ptr }
%struct.clk_hw = type { ptr, ptr, ptr }
%struct.clk_mux = type { %struct.clk_hw, ptr, ptr, i32, i8, i8, ptr }
%struct.tegra_clk_frac_div = type { %struct.clk_hw, ptr, i8, i8, i8, i8, ptr }
%struct.tegra_clk_periph_gate = type { i32, %struct.clk_hw, ptr, i8, i32, ptr, ptr }
%struct.clk_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }

@.str = private unnamed_addr constant [6 x i8] c"pll_p\00", align 1
@.str.1 = private unnamed_addr constant [8 x i8] c"pll_ref\00", align 1
@pllp_out_clks = internal unnamed_addr constant [6 x %struct.pll_out_data] [%struct.pll_out_data { ptr @.str.7, ptr @.str.8, i32 164, i32 160, i8 8, i8 3, i8 0, ptr @PLLP_OUTA_lock }, %struct.pll_out_data { ptr @.str.9, ptr @.str.10, i32 164, i32 161, i8 24, i8 3, i8 16, ptr @PLLP_OUTA_lock }, %struct.pll_out_data { ptr @.str.9, ptr @.str.10, i32 164, i32 162, i8 24, i8 7, i8 16, ptr @PLLP_OUTA_lock }, %struct.pll_out_data { ptr @.str.11, ptr @.str.12, i32 168, i32 163, i8 8, i8 3, i8 0, ptr @PLLP_OUTB_lock }, %struct.pll_out_data { ptr @.str.2, ptr @.str.4, i32 168, i32 164, i8 24, i8 3, i8 16, ptr @PLLP_OUTB_lock }, %struct.pll_out_data { ptr @.str.13, ptr @.str.14, i32 1660, i32 166, i8 24, i8 3, i8 16, ptr @PLLP_OUTC_lock }], align 4
@.str.2 = private unnamed_addr constant [15 x i8] c"pll_p_out4_div\00", align 1
@.str.3 = private unnamed_addr constant [14 x i8] c"pll_p_out_cpu\00", align 1
@PLLP_OUTB_lock = internal global %struct.spinlock zeroinitializer, align 4
@.str.4 = private unnamed_addr constant [11 x i8] c"pll_p_out4\00", align 1
@.str.5 = private unnamed_addr constant [15 x i8] c"pll_p_out_hsio\00", align 1
@.str.6 = private unnamed_addr constant [15 x i8] c"pll_p_out_xusb\00", align 1
@.str.7 = private unnamed_addr constant [15 x i8] c"pll_p_out1_div\00", align 1
@.str.8 = private unnamed_addr constant [11 x i8] c"pll_p_out1\00", align 1
@PLLP_OUTA_lock = internal global %struct.spinlock zeroinitializer, align 4
@.str.9 = private unnamed_addr constant [15 x i8] c"pll_p_out2_div\00", align 1
@.str.10 = private unnamed_addr constant [11 x i8] c"pll_p_out2\00", align 1
@.str.11 = private unnamed_addr constant [15 x i8] c"pll_p_out3_div\00", align 1
@.str.12 = private unnamed_addr constant [11 x i8] c"pll_p_out3\00", align 1
@.str.13 = private unnamed_addr constant [15 x i8] c"pll_p_out5_div\00", align 1
@.str.14 = private unnamed_addr constant [11 x i8] c"pll_p_out5\00", align 1
@PLLP_OUTC_lock = internal global %struct.spinlock zeroinitializer, align 4
@periph_clks = internal global [165 x %struct.tegra_periph_init_data] [%struct.tegra_periph_init_data { ptr @.str.15, i32 50, %union.anon.1 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 106, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 976, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.16, i32 47, %union.anon.1 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 108, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 984, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.17, i32 48, %union.anon.1 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 109, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 988, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.18, i32 49, %union.anon.1 { ptr @mux_d_audio_clk }, i32 10, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_d_audio_clk_idx, i32 57375, i8 16, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 110, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 992, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.19, i32 94, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 12, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 292, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.20, i32 95, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 54, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 408, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.21, i32 96, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 67, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 440, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.22, i32 97, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 103, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 964, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.23, i32 98, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 47, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 296, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.24, i32 99, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 166, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1628, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.25, i32 260, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 61, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 456, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.26, i32 263, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.27, i32 70, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 19, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 364, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.28, i32 90, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 28, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 384, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.29, i32 122, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 60, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 368, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.30, i32 78, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 21, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 348, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.31, i32 80, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 24, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 344, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.25, i32 261, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 61, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 456, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.26, i32 264, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.26, i32 265, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.26, i32 266, %union.anon.1 { ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 328, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.27, i32 71, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 19, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 364, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.32, i32 124, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 8, i32 91, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 496, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.33, i32 237, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 83, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 500, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.33, i32 238, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 83, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 500, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.28, i32 91, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 28, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 384, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.28, i32 92, %union.anon.1 { ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 28, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 384, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.34, i32 220, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 127, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1068, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.34, i32 221, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_clkm }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 127, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1068, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.30, i32 79, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 21, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 348, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.31, i32 81, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 24, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 344, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.35, i32 268, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla_pllc2_c3_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 178, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1656, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.35, i32 269, %union.anon.1 { ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 178, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1656, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.36, i32 123, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 99, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 948, ptr null, ptr null, i32 8 }, %struct.tegra_periph_init_data { ptr @.str.37, i32 101, %union.anon.1 { ptr @mux_pllaout0_audio0_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 30, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 472, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.38, i32 103, %union.anon.1 { ptr @mux_pllaout0_audio1_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 11, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 256, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.39, i32 105, %union.anon.1 { ptr @mux_pllaout0_audio2_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 18, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 260, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.40, i32 107, %union.anon.1 { ptr @mux_pllaout0_audio3_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 101, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 956, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.41, i32 109, %union.anon.1 { ptr @mux_pllaout0_audio4_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 102, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 960, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.42, i32 234, %union.anon.1 { ptr @mux_pllaout0_audio_2x_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 10, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 264, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.43, i32 230, %union.anon.1 { ptr @mux_pllp_pllc_pllm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 10, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 268, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.43, i32 231, %union.anon.1 { ptr @mux_pllp_pllc_clkm_1 }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_1_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 10, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 268, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.44, i32 184, %union.anon.1 { ptr @mux_pllp_pllc_clk32_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 17, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 272, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.45, i32 1, %union.anon.1 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 154, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1592, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.46, i32 4, %union.anon.1 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 153, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1596, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.47, i32 83, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 125, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1064, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.47, i32 84, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 125, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1064, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.48, i32 85, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 111, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 996, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.48, i32 86, %union.anon.1 { ptr @mux_pllp_pllc_plla_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_plla_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 111, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 996, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.49, i32 262, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 7, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 360, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.50, i32 210, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 14, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 336, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.51, i32 213, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 9, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 340, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.52, i32 215, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 69, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 444, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.53, i32 218, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 15, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 356, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.50, i32 212, %union.anon.1 { ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0 }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 14, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 336, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.52, i32 217, %union.anon.1 { ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0 }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 69, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 444, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.54, i32 117, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 76, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 504, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.55, i32 236, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 77, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1588, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.56, i32 133, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 71, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 460, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.56, i32 134, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 71, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 460, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.57, i32 129, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 42, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 464, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.58, i32 119, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 50, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 372, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.59, i32 272, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 424, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.59, i32 274, %union.anon.1 { ptr @mux_pllc_pllp_plla }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc_pllp_plla_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 20, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 424, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.60, i32 30, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 144, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1556, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.61, i32 31, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 145, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1560, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.62, i32 32, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 146, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1564, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.63, i32 62, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 147, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1568, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.64, i32 64, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 148, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1572, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.65, i32 240, %union.anon.1 { ptr @mux_pllp_pllc_clkm_clk32 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 100, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 952, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.66, i32 0, %union.anon.1 { ptr @mux_pllp_pllc_clk32_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 119, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1000, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.67, i32 53, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 155, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1580, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.68, i32 54, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 155, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1584, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.69, i32 100, %union.anon.1 { ptr @mux_pllp_pllc_clk32_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 81, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1020, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.70, i32 192, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 41, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 308, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.71, i32 195, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 44, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 280, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.72, i32 198, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 46, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 284, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.73, i32 201, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 68, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 436, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.74, i32 204, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 104, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 968, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.75, i32 206, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 105, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 972, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.76, i32 46, %union.anon.1 { ptr @mux_pllp_plld_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 49, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 320, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.77, i32 242, %union.anon.1 { ptr @mux_pllp_plld_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 49, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 392, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.78, i32 241, %union.anon.1 { ptr @mux_pllp_plld_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 53, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 404, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.79, i32 125, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 13, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 352, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.80, i32 127, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 80, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1016, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.81, i32 190, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 123, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1056, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.81, i32 191, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 123, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1056, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.82, i32 187, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 124, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1060, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.82, i32 188, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 124, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1060, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.83, i32 2, %union.anon.1 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 180, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1648, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.84, i32 5, %union.anon.1 { ptr @mux_plla_pllc_pllp_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 185, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1652, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.85, i32 275, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 165, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1624, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.85, i32 276, %union.anon.1 { ptr @mux_pllc_pllp_plla }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc_pllp_plla_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 165, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1624, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.50, i32 211, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 14, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 336, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.51, i32 214, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 9, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 340, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.52, i32 216, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 69, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 444, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.53, i32 219, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 15, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 356, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.70, i32 193, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 41, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 308, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.71, i32 196, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 44, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 280, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.72, i32 199, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 46, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 284, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.73, i32 202, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 68, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 436, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.74, i32 205, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 104, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 968, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.75, i32 207, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 105, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 972, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.70, i32 194, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 41, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 308, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.71, i32 197, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 44, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 280, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.72, i32 200, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 46, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 284, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.73, i32 203, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 68, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 436, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.79, i32 126, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 13, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 352, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.80, i32 128, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_pllm_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 80, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1016, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.86, i32 88, %union.anon.1 { ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 51, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 396, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.87, i32 72, %union.anon.1 { ptr @mux_plla_clk32_pllp_clkm_plle }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 120, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1004, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.88, i32 73, %union.anon.1 { ptr @mux_plla_clk32_pllp_clkm_plle }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 121, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1008, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.89, i32 74, %union.anon.1 { ptr @mux_plla_clk32_pllp_clkm_plle }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 122, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1012, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.90, i32 222, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 78, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1604, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.90, i32 223, %union.anon.1 { ptr @mux_clkm_pllc_pllp_plla }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 78, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1604, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.59, i32 273, %union.anon.1 { ptr @mux_pllm_pllc2_c_c3_pllp_plla }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_pllm_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 164, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 424, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.91, i32 112, %union.anon.1 { ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllm_pllc_pllp_plla_clkm_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 23, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 324, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.91, i32 113, %union.anon.1 { ptr @mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 32, i32 0, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 324, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.92, i32 68, %union.anon.1 { ptr @mux_pllp_clkm1 }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 149, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1576, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.92, i32 69, %union.anon.1 { ptr @mux_pllp_clkm_clk32_plle }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_clk32_plle_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 149, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1576, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.93, i32 89, %union.anon.1 { ptr @mux_pllp3_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 176, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1640, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.94, i32 34, %union.anon.1 { ptr @mux_pllp3_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 177, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1644, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.94, i32 35, %union.anon.1 { ptr @mux_pllp_out3_pllp_pllc_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_out3_pllp_pllc_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 177, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1644, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.95, i32 43, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 73, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 468, ptr null, ptr null, i32 8 }, %struct.tegra_periph_init_data { ptr @.str.95, i32 44, %union.anon.1 { ptr @mux_pllp_pllre_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllre_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 73, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 468, ptr null, ptr null, i32 8 }, %struct.tegra_periph_init_data { ptr @.str.96, i32 55, %union.anon.1 { ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 27, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 312, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.96, i32 56, %union.anon.1 { ptr @mux_pllp_plld_plld2_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_plld_plld2_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 27, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 312, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.97, i32 57, %union.anon.1 { ptr @mux_pllp_pllm_plld_plla_pllc_plld2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 26, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 316, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.97, i32 58, %union.anon.1 { ptr @mux_pllp_plld_plld2_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_plld_plld2_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 16, i32 26, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 316, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.98, i32 243, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 6, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 376, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.99, i32 245, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 7, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 380, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.100, i32 247, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 55, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 416, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.101, i32 249, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 65, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 448, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.102, i32 251, %union.anon.1 { ptr @mux_pllp_pllc_pllm_clkm }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 66, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 452, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.98, i32 244, %union.anon.1 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 6, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 376, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.99, i32 246, %union.anon.1 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 7, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 380, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.100, i32 248, %union.anon.1 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 55, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 416, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.101, i32 250, %union.anon.1 { ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 9, i8 0, i8 16, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 65, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 448, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.103, i32 285, %union.anon.1 { ptr @mux_clkm_pllp_pllc_pllre }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllc_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1536, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.103, i32 286, %union.anon.1 { ptr @mux_clkm_pllp_pllre }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1536, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.104, i32 280, %union.anon.1 { ptr @mux_clkm_pllp_pllc_pllre }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllc_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1540, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.104, i32 281, %union.anon.1 { ptr @mux_clkm_pllp_pllre }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1540, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.105, i32 282, %union.anon.1 { ptr @mux_clkm_48M_pllp_480M }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_48M_pllp_480M_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1544, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.106, i32 290, %union.anon.1 { ptr @mux_clkm_pllre_clk32_480M_pllc_ref }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllre_clk32_480M_pllc_ref_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.106, i32 291, %union.anon.1 { ptr @mux_clkm_pllre_clk32_480M }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.107, i32 287, %union.anon.1 { ptr @mux_ss_div2_60M }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 1, i8 25, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 17, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.107, i32 288, %union.anon.1 { ptr @mux_ss_div2_60M_ss }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 3, i8 25, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 17, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.108, i32 293, %union.anon.1 { ptr @mux_ss_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 1, i8 24, i8 0, ptr null }, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 17, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1552, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.109, i32 278, %union.anon.1 { ptr @mux_clkm_pllp_pllc_pllre }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllc_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 95, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1548, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.109, i32 279, %union.anon.1 { ptr @mux_clkm_pllp_pllre }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_clkm_pllp_pllre_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 5, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 95, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1548, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.110, i32 51, %union.anon.1 { ptr @mux_pllp_clkm_2 }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_2_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 185, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1816, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.111, i32 131, %union.anon.1 { ptr @mux_pllc2_c_c3_pllp_plla1_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 219, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1696, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.112, i32 130, %union.anon.1 { ptr @mux_pllc2_c_c3_pllp_plla1_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 194, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1688, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.113, i32 132, %union.anon.1 { ptr @mux_pllc2_c_c3_pllp_plla1_clkm }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllc2_c_c3_pllp_plla1_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 195, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1692, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.114, i32 10, %union.anon.1 { ptr @mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 198, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1728, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.115, i32 209, %union.anon.1 { ptr @mux_pllp_out3_clkm_pllp_pllc4 }, i32 6, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_out3_clkm_pllp_pllc4_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 193, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1684, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.116, i32 185, %union.anon.1 { ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0 }, i32 7, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 211, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1732, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.117, i32 267, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 16, i8 0, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 208, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1736, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.118, i32 120, %union.anon.1 { ptr @mux_pllp_clkm }, i32 2, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 173, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1632, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.119, i32 253, %union.anon.1 { ptr @mux_pllp_pllc_clkm }, i32 3, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc_clkm_idx, i32 3, i8 30, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 212, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1808, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.120, i32 239, %union.anon.1 { ptr @mux_pllp_pllc2_c_c3_clkm }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr @mux_pllp_pllc2_c_c3_clkm_idx, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 206, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1752, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.121, i32 118, %union.anon.1 { ptr @mux_pllp_pllp_out3_clkm_clk32k_plla }, i32 5, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 202, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1748, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.122, i32 298, %union.anon.1 { ptr @mux_dmic1 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 161, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1612, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.123, i32 299, %union.anon.1 { ptr @mux_dmic2 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 162, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1616, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.124, i32 300, %union.anon.1 { ptr @mux_dmic3 }, i32 4, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux { %struct.clk_hw zeroinitializer, ptr null, ptr null, i32 7, i8 29, i8 0, ptr null }, %struct.tegra_clk_frac_div { %struct.clk_hw zeroinitializer, ptr null, i8 1, i8 0, i8 8, i8 1, ptr null }, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 197, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 1724, ptr null, ptr null, i32 0 }], align 4
@.str.15 = private unnamed_addr constant [8 x i8] c"d_audio\00", align 1
@mux_d_audio_clk = internal global [10 x ptr] [ptr @.str.125, ptr @.str, ptr @.str.126, ptr @.str.127, ptr @.str.128, ptr @.str.129, ptr @.str.130, ptr @.str.131, ptr @.str.132, ptr @.str.133], align 4
@mux_d_audio_clk_idx = internal global [10 x i32] [i32 0, i32 32768, i32 49152, i32 57344, i32 57345, i32 57346, i32 57347, i32 57348, i32 57349, i32 57351], align 4
@clk_mux_ops = external dso_local constant %struct.clk_ops, align 4
@tegra_clk_frac_div_ops = external dso_local constant %struct.clk_ops, align 4
@tegra_clk_periph_gate_ops = external dso_local constant %struct.clk_ops, align 4
@.str.16 = private unnamed_addr constant [5 x i8] c"dam0\00", align 1
@.str.17 = private unnamed_addr constant [5 x i8] c"dam1\00", align 1
@.str.18 = private unnamed_addr constant [5 x i8] c"dam2\00", align 1
@.str.19 = private unnamed_addr constant [5 x i8] c"i2c1\00", align 1
@mux_pllp_clkm = internal global [2 x ptr] [ptr @.str, ptr @.str.126], align 4
@mux_pllp_clkm_idx = internal global [2 x i32] [i32 0, i32 3], align 4
@.str.20 = private unnamed_addr constant [5 x i8] c"i2c2\00", align 1
@.str.21 = private unnamed_addr constant [5 x i8] c"i2c3\00", align 1
@.str.22 = private unnamed_addr constant [5 x i8] c"i2c4\00", align 1
@.str.23 = private unnamed_addr constant [5 x i8] c"i2c5\00", align 1
@.str.24 = private unnamed_addr constant [5 x i8] c"i2c6\00", align 1
@.str.25 = private unnamed_addr constant [4 x i8] c"vde\00", align 1
@mux_pllp_pllc_pllm_clkm = internal global [4 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.135, ptr @.str.126], align 4
@.str.26 = private unnamed_addr constant [3 x i8] c"vi\00", align 1
@mux_pllm_pllc_pllp_plla = internal global [4 x ptr] [ptr @.str.135, ptr @.str.134, ptr @.str, ptr @.str.125], align 4
@.str.27 = private unnamed_addr constant [4 x i8] c"epp\00", align 1
@.str.28 = private unnamed_addr constant [7 x i8] c"host1x\00", align 1
@.str.29 = private unnamed_addr constant [4 x i8] c"mpe\00", align 1
@.str.30 = private unnamed_addr constant [3 x i8] c"2d\00", align 1
@.str.31 = private unnamed_addr constant [3 x i8] c"3d\00", align 1
@mux_pllp_pllc2_c_c3_pllm_clkm = internal global [6 x ptr] [ptr @.str, ptr @.str.136, ptr @.str.134, ptr @.str.137, ptr @.str.135, ptr @.str.126], align 4
@mux_pllp_pllc2_c_c3_pllm_clkm_idx = internal global [6 x i32] [i32 0, i32 1, i32 2, i32 3, i32 4, i32 6], align 4
@mux_pllm_pllc2_c_c3_pllp_plla = internal global [6 x ptr] [ptr @.str.135, ptr @.str.136, ptr @.str.134, ptr @.str.137, ptr @.str, ptr @.str.125], align 4
@mux_pllm_pllc2_c_c3_pllp_plla_pllc4 = internal global [7 x ptr] [ptr @.str.135, ptr @.str.136, ptr @.str.134, ptr @.str.137, ptr @.str, ptr @.str.125, ptr @.str.138], align 4
@mux_pllm_pllc2_c_c3_pllp_plla_pllc4_idx = internal global [7 x i32] [i32 0, i32 1, i32 2, i32 3, i32 4, i32 6, i32 7], align 4
@mux_pllc2_c_c3_pllp_clkm_plla1_pllc4 = internal global [7 x ptr] [ptr @.str.136, ptr @.str.134, ptr @.str.137, ptr @.str, ptr @.str.126, ptr @.str.139, ptr @.str.140], align 4
@mux_pllc2_c_c3_pllp_clkm_plla1_pllc4_idx = internal global [7 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7], align 4
@.str.32 = private unnamed_addr constant [6 x i8] c"msenc\00", align 1
@.str.33 = private unnamed_addr constant [5 x i8] c"tsec\00", align 1
@mux_pllp_pllc_clkm = internal global [3 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.126], align 4
@mux_pllp_pllc_clkm_idx = internal global [3 x i32] [i32 0, i32 1, i32 3], align 4
@mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0 = internal global [7 x ptr] [ptr @.str.141, ptr @.str.134, ptr @.str.142, ptr @.str, ptr @.str.126, ptr @.str.125, ptr @.str.140], align 4
@mux_pllc4_out1_pllc_pllc4_out2_pllp_clkm_plla_pllc4_out0_idx = internal global [7 x i32] [i32 0, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7], align 4
@.str.34 = private unnamed_addr constant [3 x i8] c"se\00", align 1
@mux_pllp_pllc2_c_c3_clkm = internal global [5 x ptr] [ptr @.str, ptr @.str.136, ptr @.str.134, ptr @.str.137, ptr @.str.126], align 4
@mux_pllp_pllc2_c_c3_clkm_idx = internal global [5 x i32] [i32 0, i32 1, i32 2, i32 3, i32 6], align 4
@.str.35 = private unnamed_addr constant [6 x i8] c"vic03\00", align 1
@mux_pllm_pllc_pllp_plla_pllc2_c3_clkm = internal global [7 x ptr] [ptr @.str.135, ptr @.str.134, ptr @.str, ptr @.str.143, ptr @.str.136, ptr @.str.137, ptr @.str.126], align 4
@mux_pllc_pllp_plla1_pllc2_c3_clkm = internal global [6 x ptr] [ptr @.str.134, ptr @.str, ptr @.str.139, ptr @.str.136, ptr @.str.137, ptr @.str.126], align 4
@mux_pllc_pllp_plla1_pllc2_c3_clkm_idx = internal global [6 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6], align 4
@.str.36 = private unnamed_addr constant [8 x i8] c"mselect\00", align 1
@.str.37 = private unnamed_addr constant [5 x i8] c"i2s0\00", align 1
@mux_pllaout0_audio0_2x_pllp_clkm = internal global [4 x ptr] [ptr @.str.125, ptr @.str.144, ptr @.str, ptr @.str.126], align 4
@.str.38 = private unnamed_addr constant [5 x i8] c"i2s1\00", align 1
@mux_pllaout0_audio1_2x_pllp_clkm = internal global [4 x ptr] [ptr @.str.125, ptr @.str.145, ptr @.str, ptr @.str.126], align 4
@.str.39 = private unnamed_addr constant [5 x i8] c"i2s2\00", align 1
@mux_pllaout0_audio2_2x_pllp_clkm = internal global [4 x ptr] [ptr @.str.125, ptr @.str.146, ptr @.str, ptr @.str.126], align 4
@.str.40 = private unnamed_addr constant [5 x i8] c"i2s3\00", align 1
@mux_pllaout0_audio3_2x_pllp_clkm = internal global [4 x ptr] [ptr @.str.125, ptr @.str.147, ptr @.str, ptr @.str.126], align 4
@.str.41 = private unnamed_addr constant [5 x i8] c"i2s4\00", align 1
@mux_pllaout0_audio4_2x_pllp_clkm = internal global [4 x ptr] [ptr @.str.125, ptr @.str.148, ptr @.str, ptr @.str.126], align 4
@.str.42 = private unnamed_addr constant [10 x i8] c"spdif_out\00", align 1
@mux_pllaout0_audio_2x_pllp_clkm = internal global [4 x ptr] [ptr @.str.125, ptr @.str.149, ptr @.str, ptr @.str.126], align 4
@.str.43 = private unnamed_addr constant [9 x i8] c"spdif_in\00", align 1
@mux_pllp_pllc_pllm = internal global [3 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.135], align 4
@mux_pllp_pllc_clkm_1 = internal global [3 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.126], align 4
@mux_pllp_pllc_clkm_1_idx = internal global [3 x i32] [i32 0, i32 2, i32 5], align 4
@.str.44 = private unnamed_addr constant [4 x i8] c"pwm\00", align 1
@mux_pllp_pllc_clk32_clkm = internal global [4 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.150, ptr @.str.126], align 4
@.str.45 = private unnamed_addr constant [4 x i8] c"adx\00", align 1
@mux_plla_pllc_pllp_clkm = internal global [4 x ptr] [ptr @.str.125, ptr @.str.134, ptr @.str, ptr @.str.126], align 4
@.str.46 = private unnamed_addr constant [4 x i8] c"amx\00", align 1
@.str.47 = private unnamed_addr constant [4 x i8] c"hda\00", align 1
@.str.48 = private unnamed_addr constant [13 x i8] c"hda2codec_2x\00", align 1
@mux_pllp_pllc_plla_clkm = internal global [4 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.125, ptr @.str.126], align 4
@mux_pllp_pllc_plla_clkm_idx = internal global [4 x i32] [i32 0, i32 2, i32 4, i32 6], align 4
@.str.49 = private unnamed_addr constant [5 x i8] c"vfir\00", align 1
@.str.50 = private unnamed_addr constant [7 x i8] c"sdmmc1\00", align 1
@.str.51 = private unnamed_addr constant [7 x i8] c"sdmmc2\00", align 1
@.str.52 = private unnamed_addr constant [7 x i8] c"sdmmc3\00", align 1
@.str.53 = private unnamed_addr constant [7 x i8] c"sdmmc4\00", align 1
@mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0 = internal global [5 x ptr] [ptr @.str, ptr @.str.142, ptr @.str.141, ptr @.str.126, ptr @.str.140], align 4
@mux_pllp_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx = internal global [5 x i32] [i32 0, i32 3, i32 4, i32 6, i32 7], align 4
@.str.54 = private unnamed_addr constant [3 x i8] c"la\00", align 1
@.str.55 = private unnamed_addr constant [6 x i8] c"trace\00", align 1
@.str.56 = private unnamed_addr constant [4 x i8] c"owr\00", align 1
@.str.57 = private unnamed_addr constant [4 x i8] c"nor\00", align 1
@.str.58 = private unnamed_addr constant [5 x i8] c"mipi\00", align 1
@.str.59 = private unnamed_addr constant [10 x i8] c"vi_sensor\00", align 1
@mux_pllc_pllp_plla = internal global [3 x ptr] [ptr @.str.134, ptr @.str, ptr @.str.125], align 4
@mux_pllc_pllp_plla_idx = internal global [3 x i32] [i32 1, i32 2, i32 3], align 4
@.str.60 = private unnamed_addr constant [6 x i8] c"cilab\00", align 1
@.str.61 = private unnamed_addr constant [6 x i8] c"cilcd\00", align 1
@.str.62 = private unnamed_addr constant [5 x i8] c"cile\00", align 1
@.str.63 = private unnamed_addr constant [7 x i8] c"dsialp\00", align 1
@.str.64 = private unnamed_addr constant [7 x i8] c"dsiblp\00", align 1
@.str.65 = private unnamed_addr constant [8 x i8] c"tsensor\00", align 1
@mux_pllp_pllc_clkm_clk32 = internal global [4 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.126, ptr @.str.150], align 4
@.str.66 = private unnamed_addr constant [7 x i8] c"actmon\00", align 1
@.str.67 = private unnamed_addr constant [9 x i8] c"dfll_ref\00", align 1
@.str.68 = private unnamed_addr constant [9 x i8] c"dfll_soc\00", align 1
@.str.69 = private unnamed_addr constant [8 x i8] c"i2cslow\00", align 1
@.str.70 = private unnamed_addr constant [5 x i8] c"sbc1\00", align 1
@.str.71 = private unnamed_addr constant [5 x i8] c"sbc2\00", align 1
@.str.72 = private unnamed_addr constant [5 x i8] c"sbc3\00", align 1
@.str.73 = private unnamed_addr constant [5 x i8] c"sbc4\00", align 1
@.str.74 = private unnamed_addr constant [5 x i8] c"sbc5\00", align 1
@.str.75 = private unnamed_addr constant [5 x i8] c"sbc6\00", align 1
@.str.76 = private unnamed_addr constant [4 x i8] c"cve\00", align 1
@mux_pllp_plld_pllc_clkm = internal global [4 x ptr] [ptr @.str, ptr @.str.151, ptr @.str.134, ptr @.str.126], align 4
@.str.77 = private unnamed_addr constant [4 x i8] c"tvo\00", align 1
@.str.78 = private unnamed_addr constant [6 x i8] c"tvdac\00", align 1
@.str.79 = private unnamed_addr constant [8 x i8] c"ndflash\00", align 1
@.str.80 = private unnamed_addr constant [8 x i8] c"ndspeed\00", align 1
@.str.81 = private unnamed_addr constant [9 x i8] c"sata_oob\00", align 1
@.str.82 = private unnamed_addr constant [5 x i8] c"sata\00", align 1
@.str.83 = private unnamed_addr constant [5 x i8] c"adx1\00", align 1
@.str.84 = private unnamed_addr constant [5 x i8] c"amx1\00", align 1
@.str.85 = private unnamed_addr constant [11 x i8] c"vi_sensor2\00", align 1
@.str.86 = private unnamed_addr constant [5 x i8] c"hdmi\00", align 1
@mux_pllp_pllm_plld_plla_pllc_plld2_clkm = internal global [7 x ptr] [ptr @.str, ptr @.str.135, ptr @.str.151, ptr @.str.125, ptr @.str.134, ptr @.str.152, ptr @.str.126], align 4
@.str.87 = private unnamed_addr constant [8 x i8] c"extern1\00", align 1
@mux_plla_clk32_pllp_clkm_plle = internal global [5 x ptr] [ptr @.str.125, ptr @.str.150, ptr @.str, ptr @.str.126, ptr @.str.153], align 4
@.str.88 = private unnamed_addr constant [8 x i8] c"extern2\00", align 1
@.str.89 = private unnamed_addr constant [8 x i8] c"extern3\00", align 1
@.str.90 = private unnamed_addr constant [10 x i8] c"soc_therm\00", align 1
@mux_clkm_pllc_pllp_plla = internal global [4 x ptr] [ptr @.str.126, ptr @.str.134, ptr @.str, ptr @.str.125], align 4
@.str.91 = private unnamed_addr constant [4 x i8] c"isp\00", align 1
@mux_pllm_pllc_pllp_plla_clkm_pllc4 = internal global [6 x ptr] [ptr @.str.135, ptr @.str.134, ptr @.str, ptr @.str.125, ptr @.str.126, ptr @.str.138], align 4
@mux_pllm_pllc_pllp_plla_clkm_pllc4_idx = internal global [6 x i32] [i32 0, i32 1, i32 3, i32 3, i32 6, i32 7], align 4
@mux_pllc_pllp_plla1_pllc2_c3_clkm_pllc4 = internal global [7 x ptr] [ptr @.str.134, ptr @.str, ptr @.str.139, ptr @.str.136, ptr @.str.137, ptr @.str.126, ptr @.str.140], align 4
@.str.92 = private unnamed_addr constant [8 x i8] c"entropy\00", align 1
@mux_pllp_clkm1 = internal global [2 x ptr] [ptr @.str, ptr @.str.126], align 4
@mux_pllp_clkm_clk32_plle = internal global [4 x ptr] [ptr @.str, ptr @.str.126, ptr @.str.150, ptr @.str.154], align 4
@mux_pllp_clkm_clk32_plle_idx = internal global [4 x i32] [i32 0, i32 2, i32 4, i32 6], align 4
@.str.93 = private unnamed_addr constant [11 x i8] c"hdmi_audio\00", align 1
@mux_pllp3_pllc_clkm = internal global [4 x ptr] [ptr @.str.12, ptr @.str.134, ptr @.str.136, ptr @.str.126], align 4
@.str.94 = private unnamed_addr constant [9 x i8] c"clk72mhz\00", align 1
@mux_pllp_out3_pllp_pllc_clkm = internal global [4 x ptr] [ptr @.str.12, ptr @.str, ptr @.str.134, ptr @.str.126], align 4
@mux_pllp_out3_pllp_pllc_clkm_idx = internal global [4 x i32] [i32 0, i32 1, i32 2, i32 6], align 4
@.str.95 = private unnamed_addr constant [6 x i8] c"csite\00", align 1
@mux_pllp_pllre_clkm = internal global [3 x ptr] [ptr @.str, ptr @.str.155, ptr @.str.126], align 4
@mux_pllp_pllre_clkm_idx = internal global [3 x i32] [i32 0, i32 2, i32 3], align 4
@.str.96 = private unnamed_addr constant [6 x i8] c"disp1\00", align 1
@mux_pllp_plld_plld2_clkm = internal global [4 x ptr] [ptr @.str, ptr @.str.151, ptr @.str.152, ptr @.str.126], align 4
@mux_pllp_plld_plld2_clkm_idx = internal global [4 x i32] [i32 0, i32 2, i32 5, i32 6], align 4
@.str.97 = private unnamed_addr constant [6 x i8] c"disp2\00", align 1
@.str.98 = private unnamed_addr constant [6 x i8] c"uarta\00", align 1
@.str.99 = private unnamed_addr constant [6 x i8] c"uartb\00", align 1
@.str.100 = private unnamed_addr constant [6 x i8] c"uartc\00", align 1
@.str.101 = private unnamed_addr constant [6 x i8] c"uartd\00", align 1
@.str.102 = private unnamed_addr constant [6 x i8] c"uarte\00", align 1
@mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2 = internal global [6 x ptr] [ptr @.str, ptr @.str.134, ptr @.str.140, ptr @.str.141, ptr @.str.126, ptr @.str.142], align 4
@mux_pllp_pllc_pllc4_out0_pllc4_out1_clkm_pllc4_out2_idx = internal global [6 x i32] [i32 0, i32 2, i32 3, i32 5, i32 6, i32 7], align 4
@.str.103 = private unnamed_addr constant [14 x i8] c"xusb_host_src\00", align 1
@mux_clkm_pllp_pllc_pllre = internal global [4 x ptr] [ptr @.str.126, ptr @.str, ptr @.str.134, ptr @.str.156], align 4
@mux_clkm_pllp_pllc_pllre_idx = internal global [4 x i32] [i32 0, i32 1, i32 3, i32 5], align 4
@mux_clkm_pllp_pllre = internal global [3 x ptr] [ptr @.str.126, ptr @.str.6, ptr @.str.156], align 4
@mux_clkm_pllp_pllre_idx = internal global [3 x i32] [i32 0, i32 1, i32 5], align 4
@.str.104 = private unnamed_addr constant [16 x i8] c"xusb_falcon_src\00", align 1
@.str.105 = private unnamed_addr constant [12 x i8] c"xusb_fs_src\00", align 1
@mux_clkm_48M_pllp_480M = internal global [4 x ptr] [ptr @.str.126, ptr @.str.157, ptr @.str, ptr @.str.158], align 4
@mux_clkm_48M_pllp_480M_idx = internal global [4 x i32] [i32 0, i32 2, i32 4, i32 6], align 4
@.str.106 = private unnamed_addr constant [12 x i8] c"xusb_ss_src\00", align 1
@mux_clkm_pllre_clk32_480M_pllc_ref = internal global [6 x ptr] [ptr @.str.126, ptr @.str.156, ptr @.str.150, ptr @.str.158, ptr @.str.134, ptr @.str.1], align 4
@mux_clkm_pllre_clk32_480M_pllc_ref_idx = internal global [6 x i32] [i32 0, i32 1, i32 3, i32 3, i32 4, i32 7], align 4
@mux_clkm_pllre_clk32_480M = internal global [4 x ptr] [ptr @.str.126, ptr @.str.156, ptr @.str.150, ptr @.str.158], align 4
@.str.107 = private unnamed_addr constant [12 x i8] c"xusb_hs_src\00", align 1
@mux_ss_div2_60M = internal global [2 x ptr] [ptr @.str.159, ptr @.str.160], align 4
@mux_ss_div2_60M_ss = internal global [3 x ptr] [ptr @.str.159, ptr @.str.160, ptr @.str.106], align 4
@.str.108 = private unnamed_addr constant [13 x i8] c"xusb_ssp_src\00", align 1
@mux_ss_clkm = internal global [2 x ptr] [ptr @.str.106, ptr @.str.126], align 4
@.str.109 = private unnamed_addr constant [13 x i8] c"xusb_dev_src\00", align 1
@.str.110 = private unnamed_addr constant [7 x i8] c"dbgapb\00", align 1
@mux_pllp_clkm_2 = internal global [2 x ptr] [ptr @.str, ptr @.str.126], align 4
@mux_pllp_clkm_2_idx = internal global [2 x i32] [i32 2, i32 6], align 4
@.str.111 = private unnamed_addr constant [6 x i8] c"nvenc\00", align 1
@mux_pllc2_c_c3_pllp_plla1_clkm = internal global [6 x ptr] [ptr @.str.136, ptr @.str.134, ptr @.str.137, ptr @.str, ptr @.str.139, ptr @.str.126], align 4
@mux_pllc2_c_c3_pllp_plla1_clkm_idx = internal global [6 x i32] [i32 1, i32 2, i32 3, i32 4, i32 6, i32 7], align 4
@.str.112 = private unnamed_addr constant [6 x i8] c"nvdec\00", align 1
@.str.113 = private unnamed_addr constant [6 x i8] c"nvjpg\00", align 1
@.str.114 = private unnamed_addr constant [4 x i8] c"ape\00", align 1
@mux_plla_pllc4_out0_pllc_pllc4_out1_pllp_pllc4_out2_clkm = internal global [7 x ptr] [ptr @.str.125, ptr @.str.140, ptr @.str.134, ptr @.str.141, ptr @.str, ptr @.str.142, ptr @.str.126], align 4
@.str.115 = private unnamed_addr constant [13 x i8] c"sdmmc_legacy\00", align 1
@mux_pllp_out3_clkm_pllp_pllc4 = internal global [6 x ptr] [ptr @.str.12, ptr @.str.126, ptr @.str, ptr @.str.140, ptr @.str.141, ptr @.str.142], align 4
@mux_pllp_out3_clkm_pllp_pllc4_idx = internal global [6 x i32] [i32 0, i32 3, i32 4, i32 5, i32 6, i32 7], align 4
@.str.116 = private unnamed_addr constant [5 x i8] c"qspi\00", align 1
@mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0 = internal global [7 x ptr] [ptr @.str, ptr @.str.161, ptr @.str.134, ptr @.str.142, ptr @.str.141, ptr @.str.126, ptr @.str.140], align 4
@mux_pllp_pllc_pllc_out1_pllc4_out2_pllc4_out1_clkm_pllc4_out0_idx = internal global [7 x i32] [i32 0, i32 1, i32 2, i32 4, i32 5, i32 6, i32 7], align 4
@.str.117 = private unnamed_addr constant [6 x i8] c"vii2c\00", align 1
@.str.118 = private unnamed_addr constant [8 x i8] c"mipibif\00", align 1
@.str.119 = private unnamed_addr constant [8 x i8] c"uartape\00", align 1
@.str.120 = private unnamed_addr constant [6 x i8] c"tsecb\00", align 1
@.str.121 = private unnamed_addr constant [5 x i8] c"maud\00", align 1
@mux_pllp_pllp_out3_clkm_clk32k_plla = internal global [5 x ptr] [ptr @.str, ptr @.str.12, ptr @.str.126, ptr @.str.150, ptr @.str.125], align 4
@.str.122 = private unnamed_addr constant [6 x i8] c"dmic1\00", align 1
@mux_dmic1 = internal constant [4 x ptr] [ptr @.str.125, ptr @.str.162, ptr @.str, ptr @.str.126], align 4
@.str.123 = private unnamed_addr constant [6 x i8] c"dmic2\00", align 1
@mux_dmic2 = internal constant [4 x ptr] [ptr @.str.125, ptr @.str.163, ptr @.str, ptr @.str.126], align 4
@.str.124 = private unnamed_addr constant [6 x i8] c"dmic3\00", align 1
@mux_dmic3 = internal constant [4 x ptr] [ptr @.str.125, ptr @.str.164, ptr @.str, ptr @.str.126], align 4
@.str.125 = private unnamed_addr constant [11 x i8] c"pll_a_out0\00", align 1
@.str.126 = private unnamed_addr constant [6 x i8] c"clk_m\00", align 1
@.str.127 = private unnamed_addr constant [14 x i8] c"spdif_in_sync\00", align 1
@.str.128 = private unnamed_addr constant [10 x i8] c"i2s0_sync\00", align 1
@.str.129 = private unnamed_addr constant [10 x i8] c"i2s1_sync\00", align 1
@.str.130 = private unnamed_addr constant [10 x i8] c"i2s2_sync\00", align 1
@.str.131 = private unnamed_addr constant [10 x i8] c"i2s3_sync\00", align 1
@.str.132 = private unnamed_addr constant [10 x i8] c"i2s4_sync\00", align 1
@.str.133 = private unnamed_addr constant [12 x i8] c"vimclk_sync\00", align 1
@.str.134 = private unnamed_addr constant [6 x i8] c"pll_c\00", align 1
@.str.135 = private unnamed_addr constant [6 x i8] c"pll_m\00", align 1
@.str.136 = private unnamed_addr constant [7 x i8] c"pll_c2\00", align 1
@.str.137 = private unnamed_addr constant [7 x i8] c"pll_c3\00", align 1
@.str.138 = private unnamed_addr constant [7 x i8] c"pll_c4\00", align 1
@.str.139 = private unnamed_addr constant [7 x i8] c"pll_a1\00", align 1
@.str.140 = private unnamed_addr constant [12 x i8] c"pll_c4_out0\00", align 1
@.str.141 = private unnamed_addr constant [12 x i8] c"pll_c4_out1\00", align 1
@.str.142 = private unnamed_addr constant [12 x i8] c"pll_c4_out2\00", align 1
@.str.143 = private unnamed_addr constant [6 x i8] c"pll_a\00", align 1
@.str.144 = private unnamed_addr constant [7 x i8] c"audio0\00", align 1
@.str.145 = private unnamed_addr constant [7 x i8] c"audio1\00", align 1
@.str.146 = private unnamed_addr constant [7 x i8] c"audio2\00", align 1
@.str.147 = private unnamed_addr constant [7 x i8] c"audio3\00", align 1
@.str.148 = private unnamed_addr constant [7 x i8] c"audio4\00", align 1
@.str.149 = private unnamed_addr constant [6 x i8] c"audio\00", align 1
@.str.150 = private unnamed_addr constant [8 x i8] c"clk_32k\00", align 1
@.str.151 = private unnamed_addr constant [11 x i8] c"pll_d_out0\00", align 1
@.str.152 = private unnamed_addr constant [12 x i8] c"pll_d2_out0\00", align 1
@.str.153 = private unnamed_addr constant [11 x i8] c"pll_e_out0\00", align 1
@.str.154 = private unnamed_addr constant [6 x i8] c"pll_e\00", align 1
@.str.155 = private unnamed_addr constant [12 x i8] c"pll_re_out1\00", align 1
@.str.156 = private unnamed_addr constant [11 x i8] c"pll_re_out\00", align 1
@.str.157 = private unnamed_addr constant [10 x i8] c"pll_u_48M\00", align 1
@.str.158 = private unnamed_addr constant [11 x i8] c"pll_u_480M\00", align 1
@.str.159 = private unnamed_addr constant [13 x i8] c"xusb_ss_div2\00", align 1
@.str.160 = private unnamed_addr constant [10 x i8] c"pll_u_60M\00", align 1
@.str.161 = private unnamed_addr constant [11 x i8] c"pll_c_out1\00", align 1
@.str.162 = private unnamed_addr constant [15 x i8] c"dmic1_sync_clk\00", align 1
@.str.163 = private unnamed_addr constant [15 x i8] c"dmic2_sync_clk\00", align 1
@.str.164 = private unnamed_addr constant [15 x i8] c"dmic3_sync_clk\00", align 1
@gate_clks = internal unnamed_addr constant [48 x %struct.tegra_periph_init_data] [%struct.tegra_periph_init_data { ptr @.str.165, i32 186, %union.anon.1 { ptr @.str.150 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 4, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.166, i32 235, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 5, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 2048 }, %struct.tegra_periph_init_data { ptr @.str.91, i32 111, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 23, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.167, i32 259, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 29, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.168, i32 7, %union.anon.1 { ptr @.str.169 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 33, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.170, i32 8, %union.anon.1 { ptr @.str.171 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 34, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.172, i32 115, %union.anon.1 { ptr @.str.150 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 5, i32 36, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.173, i32 75, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 39, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.174, i32 76, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 39, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.175, i32 116, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 40, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.176, i32 9, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 107, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.177, i32 87, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 128, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.178, i32 26, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 62, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.179, i32 27, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 63, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.180, i32 121, %union.anon.1 { ptr @.str.94 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 56, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.181, i32 258, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 22, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.182, i32 254, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 58, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.183, i32 257, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 59, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.184, i32 42, %union.anon.1 { ptr @.str.12 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 52, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.185, i32 3, %union.anon.1 { ptr @.str.36 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 72, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.186, i32 45, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 92, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.187, i32 52, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 150, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.188, i32 59, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 152, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.189, i32 66, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 79, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.190, i32 284, %union.anon.1 { ptr @.str.103 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 89, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.191, i32 289, %union.anon.1 { ptr @.str.106 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 156, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.192, i32 277, %union.anon.1 { ptr @.str.109 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 95, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.193, i32 67, %union.anon.1 { ptr @.str.194 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 57, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 2048 }, %struct.tegra_periph_init_data { ptr @.str.195, i32 189, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 4, i32 129, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.196, i32 297, %union.anon.1 { ptr @.str.91 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 23, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.197, i32 114, %union.anon.1 { ptr @.str.91 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 3, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.198, i32 270, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 11, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.199, i32 135, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 70, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.200, i32 77, %union.anon.1 { ptr @.str.1 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 184, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.201, i32 155, %union.anon.1 { ptr @.str.1 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 189, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.202, i32 93, %union.anon.1 { ptr @.str.203 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 209, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.204, i32 256, %union.anon.1 { ptr @.str.203 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 1, i32 210, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.205, i32 283, %union.anon.1 { ptr @.str.206 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 143, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.3, i32 169, %union.anon.1 { ptr @.str }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 223, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.207, i32 170, %union.anon.1 { ptr @.str }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 187, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.208, i32 6, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 107, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.209, i32 296, %union.anon.1 { ptr @.str.171 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 136, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.210, i32 307, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 221, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.211, i32 307, %union.anon.1 { ptr @.str.126 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 220, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.212, i32 309, %union.anon.1 { ptr @.str.143 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 188, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.213, i32 310, %union.anon.1 { ptr @.str.143 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 188, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.214, i32 311, %union.anon.1 { ptr @.str.215 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 199, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }, %struct.tegra_periph_init_data { ptr @.str.216, i32 312, %union.anon.1 { ptr @.str.215 }, i32 0, %struct.tegra_clk_periph { i32 0, %struct.clk_hw zeroinitializer, %struct.clk_mux zeroinitializer, %struct.tegra_clk_frac_div zeroinitializer, %struct.tegra_clk_periph_gate { i32 0, %struct.clk_hw zeroinitializer, ptr null, i8 0, i32 218, ptr null, ptr null }, ptr @clk_mux_ops, ptr @tegra_clk_frac_div_ops, ptr @tegra_clk_periph_gate_ops }, i32 0, ptr null, ptr null, i32 0 }], align 4
@periph_clk_enb_refcnt = external dso_local local_unnamed_addr global ptr, align 4
@.str.165 = private unnamed_addr constant [4 x i8] c"rtc\00", align 1
@.str.166 = private unnamed_addr constant [6 x i8] c"timer\00", align 1
@.str.167 = private unnamed_addr constant [4 x i8] c"vcp\00", align 1
@.str.168 = private unnamed_addr constant [7 x i8] c"ahbdma\00", align 1
@.str.169 = private unnamed_addr constant [5 x i8] c"hclk\00", align 1
@.str.170 = private unnamed_addr constant [7 x i8] c"apbdma\00", align 1
@.str.171 = private unnamed_addr constant [5 x i8] c"pclk\00", align 1
@.str.172 = private unnamed_addr constant [4 x i8] c"kbc\00", align 1
@.str.173 = private unnamed_addr constant [5 x i8] c"fuse\00", align 1
@.str.174 = private unnamed_addr constant [10 x i8] c"fuse_burn\00", align 1
@.str.175 = private unnamed_addr constant [6 x i8] c"kfuse\00", align 1
@.str.176 = private unnamed_addr constant [6 x i8] c"apbif\00", align 1
@.str.177 = private unnamed_addr constant [9 x i8] c"hda2hdmi\00", align 1
@.str.178 = private unnamed_addr constant [5 x i8] c"bsea\00", align 1
@.str.179 = private unnamed_addr constant [5 x i8] c"bsev\00", align 1
@.str.180 = private unnamed_addr constant [9 x i8] c"mipi-cal\00", align 1
@.str.181 = private unnamed_addr constant [5 x i8] c"usbd\00", align 1
@.str.182 = private unnamed_addr constant [5 x i8] c"usb2\00", align 1
@.str.183 = private unnamed_addr constant [5 x i8] c"usb3\00", align 1
@.str.184 = private unnamed_addr constant [4 x i8] c"csi\00", align 1
@.str.185 = private unnamed_addr constant [4 x i8] c"afi\00", align 1
@.str.186 = private unnamed_addr constant [5 x i8] c"csus\00", align 1
@.str.187 = private unnamed_addr constant [4 x i8] c"dds\00", align 1
@.str.188 = private unnamed_addr constant [4 x i8] c"dp2\00", align 1
@.str.189 = private unnamed_addr constant [4 x i8] c"dtv\00", align 1
@.str.190 = private unnamed_addr constant [10 x i8] c"xusb_host\00", align 1
@.str.191 = private unnamed_addr constant [8 x i8] c"xusb_ss\00", align 1
@.str.192 = private unnamed_addr constant [9 x i8] c"xusb_dev\00", align 1
@.str.193 = private unnamed_addr constant [4 x i8] c"emc\00", align 1
@.str.194 = private unnamed_addr constant [8 x i8] c"emc_mux\00", align 1
@.str.195 = private unnamed_addr constant [10 x i8] c"sata_cold\00", align 1
@.str.196 = private unnamed_addr constant [5 x i8] c"ispa\00", align 1
@.str.197 = private unnamed_addr constant [5 x i8] c"ispb\00", align 1
@.str.198 = private unnamed_addr constant [9 x i8] c"vim2_clk\00", align 1
@.str.199 = private unnamed_addr constant [5 x i8] c"pcie\00", align 1
@.str.200 = private unnamed_addr constant [4 x i8] c"gpu\00", align 1
@.str.201 = private unnamed_addr constant [9 x i8] c"pllg_ref\00", align 1
@.str.202 = private unnamed_addr constant [9 x i8] c"hsic_trk\00", align 1
@.str.203 = private unnamed_addr constant [14 x i8] c"usb2_hsic_trk\00", align 1
@.str.204 = private unnamed_addr constant [9 x i8] c"usb2_trk\00", align 1
@.str.205 = private unnamed_addr constant [10 x i8] c"xusb_gate\00", align 1
@.str.206 = private unnamed_addr constant [4 x i8] c"osc\00", align 1
@.str.207 = private unnamed_addr constant [15 x i8] c"pll_p_out_adsp\00", align 1
@.str.208 = private unnamed_addr constant [8 x i8] c"apb2ape\00", align 1
@.str.209 = private unnamed_addr constant [4 x i8] c"cec\00", align 1
@.str.210 = private unnamed_addr constant [5 x i8] c"iqc1\00", align 1
@.str.211 = private unnamed_addr constant [5 x i8] c"iqc2\00", align 1
@.str.212 = private unnamed_addr constant [15 x i8] c"pll_a_out_adsp\00", align 1
@.str.213 = private unnamed_addr constant [20 x i8] c"pll_a_out0_out_adsp\00", align 1
@.str.214 = private unnamed_addr constant [5 x i8] c"adsp\00", align 1
@.str.215 = private unnamed_addr constant [5 x i8] c"aclk\00", align 1
@.str.216 = private unnamed_addr constant [10 x i8] c"adsp_neon\00", align 1

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define dso_local void @tegra_periph_clk_init(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef %3) local_unnamed_addr #0 section ".init.text" {
  tail call fastcc void @init_pllp(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef %3) #2
  tail call fastcc void @periph_clk_init(ptr noundef %0, ptr noundef %2) #2
  tail call fastcc void @gate_clk_init(ptr noundef %0, ptr noundef %2) #2
  tail call fastcc void @div_clk_init(ptr noundef %0, ptr noundef %2) #2
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal fastcc void @init_pllp(ptr noundef %0, ptr noundef %1, ptr noundef %2, ptr noundef %3) unnamed_addr #0 section ".init.text" {
  %5 = tail call ptr @tegra_lookup_dt_id(i32 noundef 159, ptr noundef %2) #3
  %6 = icmp eq ptr %5, null
  br i1 %6, label %10, label %7

7:                                                ; preds = %4
  %8 = tail call ptr @tegra_clk_register_pll(ptr noundef nonnull @.str, ptr noundef nonnull @.str.1, ptr noundef %0, ptr noundef %1, i32 noundef 0, ptr noundef %3, ptr noundef null) #3
  %9 = tail call i32 @clk_register_clkdev(ptr noundef %8, ptr noundef nonnull @.str, ptr noundef null) #3
  store ptr %8, ptr %5, align 4
  br label %10

10:                                               ; preds = %7, %4
  br label %11

11:                                               ; preds = %36, %10
  %12 = phi i32 [ %37, %36 ], [ 0, %10 ]
  %13 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12, i32 3
  %14 = load i32, ptr %13, align 4
  %15 = tail call ptr @tegra_lookup_dt_id(i32 noundef %14, ptr noundef %2) #3
  %16 = icmp eq ptr %15, null
  br i1 %16, label %36, label %17

17:                                               ; preds = %11
  %18 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12
  %19 = load ptr, ptr %18, align 4
  %20 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12, i32 2
  %21 = load i32, ptr %20, align 4
  %22 = getelementptr i8, ptr %0, i32 %21
  %23 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12, i32 5
  %24 = load i8, ptr %23, align 1
  %25 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12, i32 4
  %26 = load i8, ptr %25, align 4
  %27 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12, i32 7
  %28 = load ptr, ptr %27, align 4
  %29 = tail call ptr @tegra_clk_register_divider(ptr noundef %19, ptr noundef nonnull @.str, ptr noundef %22, i32 noundef 0, i8 noundef zeroext %24, i8 noundef zeroext %26, i8 noundef zeroext 8, i8 noundef zeroext 1, ptr noundef %28) #3
  %30 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12, i32 1
  %31 = load ptr, ptr %30, align 4
  %32 = getelementptr %struct.pll_out_data, ptr @pllp_out_clks, i32 %12, i32 6
  %33 = load i8, ptr %32, align 2
  %34 = add i8 %33, 1
  %35 = tail call ptr @tegra_clk_register_pll_out(ptr noundef %31, ptr noundef %19, ptr noundef %22, i8 noundef zeroext %34, i8 noundef zeroext %33, i32 noundef 12, i8 noundef zeroext 0, ptr noundef %28) #3
  store ptr %35, ptr %15, align 4
  br label %36

36:                                               ; preds = %17, %11
  %37 = add nuw nsw i32 %12, 1
  %38 = icmp eq i32 %37, 6
  br i1 %38, label %39, label %11

39:                                               ; preds = %36
  %40 = tail call ptr @tegra_lookup_dt_id(i32 noundef 169, ptr noundef %2) #3
  %41 = icmp eq ptr %40, null
  br i1 %41, label %49, label %42

42:                                               ; preds = %39
  %43 = getelementptr i8, ptr %0, i32 168
  %44 = tail call ptr @tegra_clk_register_divider(ptr noundef nonnull @.str.2, ptr noundef nonnull @.str.3, ptr noundef %43, i32 noundef 0, i8 noundef zeroext 0, i8 noundef zeroext 24, i8 noundef zeroext 8, i8 noundef zeroext 1, ptr noundef nonnull @PLLP_OUTB_lock) #3
  %45 = tail call ptr @tegra_lookup_dt_id(i32 noundef 165, ptr noundef %2) #3
  %46 = icmp eq ptr %45, null
  br i1 %46, label %49, label %47

47:                                               ; preds = %42
  %48 = tail call ptr @tegra_clk_register_pll_out(ptr noundef nonnull @.str.4, ptr noundef nonnull @.str.2, ptr noundef %43, i8 noundef zeroext 17, i8 noundef zeroext 16, i32 noundef 12, i8 noundef zeroext 0, ptr noundef nonnull @PLLP_OUTB_lock) #3
  store ptr %48, ptr %45, align 4
  br label %49

49:                                               ; preds = %47, %42, %39
  %50 = tail call ptr @tegra_lookup_dt_id(i32 noundef 167, ptr noundef %2) #3
  %51 = icmp eq ptr %50, null
  br i1 %51, label %55, label %52

52:                                               ; preds = %49
  %53 = getelementptr i8, ptr %0, i32 1664
  %54 = tail call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.5, ptr noundef nonnull @.str, i32 noundef 12, ptr noundef %53, i8 noundef zeroext 29, i8 noundef zeroext 0, ptr noundef null) #3
  store ptr %54, ptr %50, align 4
  br label %55

55:                                               ; preds = %52, %49
  %56 = tail call ptr @tegra_lookup_dt_id(i32 noundef 168, ptr noundef %2) #3
  %57 = icmp eq ptr %56, null
  br i1 %57, label %62, label %58

58:                                               ; preds = %55
  %59 = getelementptr i8, ptr %0, i32 1664
  %60 = tail call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.6, ptr noundef nonnull @.str.5, i32 noundef 12, ptr noundef %59, i8 noundef zeroext 28, i8 noundef zeroext 0, ptr noundef null) #3
  %61 = tail call i32 @clk_register_clkdev(ptr noundef %60, ptr noundef nonnull @.str.6, ptr noundef null) #3
  store ptr %60, ptr %56, align 4
  br label %62

62:                                               ; preds = %58, %55
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal fastcc void @periph_clk_init(ptr noundef %0, ptr noundef %1) unnamed_addr #0 section ".init.text" {
  br label %3

3:                                                ; preds = %18, %2
  %4 = phi i32 [ 0, %2 ], [ %19, %18 ]
  %5 = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %4
  %6 = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %4, i32 1
  %7 = load i32, ptr %6, align 4
  %8 = tail call ptr @tegra_lookup_dt_id(i32 noundef %7, ptr noundef %1) #3
  %9 = icmp eq ptr %8, null
  br i1 %9, label %18, label %10

10:                                               ; preds = %3
  %11 = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %4, i32 4, i32 4, i32 4
  %12 = load i32, ptr %11, align 4
  %13 = tail call ptr @get_reg_bank(i32 noundef %12) #3
  %14 = icmp eq ptr %13, null
  br i1 %14, label %18, label %15

15:                                               ; preds = %10
  %16 = getelementptr %struct.tegra_periph_init_data, ptr @periph_clks, i32 %4, i32 4, i32 4, i32 6
  store ptr %13, ptr %16, align 4
  %17 = tail call ptr @tegra_clk_register_periph_data(ptr noundef %0, ptr noundef %5) #3
  store ptr %17, ptr %8, align 4
  br label %18

18:                                               ; preds = %15, %10, %3
  %19 = add nuw nsw i32 %4, 1
  %20 = icmp eq i32 %19, 165
  br i1 %20, label %21, label %3

21:                                               ; preds = %18
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal fastcc void @gate_clk_init(ptr noundef %0, ptr noundef %1) unnamed_addr #0 section ".init.text" {
  br label %3

3:                                                ; preds = %22, %2
  %4 = phi i32 [ 0, %2 ], [ %23, %22 ]
  %5 = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %4, i32 1
  %6 = load i32, ptr %5, align 4
  %7 = tail call ptr @tegra_lookup_dt_id(i32 noundef %6, ptr noundef %1) #3
  %8 = icmp eq ptr %7, null
  br i1 %8, label %22, label %9

9:                                                ; preds = %3
  %10 = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %4
  %11 = load ptr, ptr %10, align 4
  %12 = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %4, i32 2
  %13 = load ptr, ptr %12, align 4
  %14 = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %4, i32 4, i32 4, i32 3
  %15 = load i8, ptr %14, align 4
  %16 = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %4, i32 8
  %17 = load i32, ptr %16, align 4
  %18 = getelementptr %struct.tegra_periph_init_data, ptr @gate_clks, i32 %4, i32 4, i32 4, i32 4
  %19 = load i32, ptr %18, align 4
  %20 = load ptr, ptr @periph_clk_enb_refcnt, align 4
  %21 = tail call ptr @tegra_clk_register_periph_gate(ptr noundef %11, ptr noundef %13, i8 noundef zeroext %15, ptr noundef %0, i32 noundef %17, i32 noundef %19, ptr noundef %20) #3
  store ptr %21, ptr %7, align 4
  br label %22

22:                                               ; preds = %9, %3
  %23 = add nuw nsw i32 %4, 1
  %24 = icmp eq i32 %23, 48
  br i1 %24, label %25, label %3

25:                                               ; preds = %22
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal fastcc void @div_clk_init(ptr noundef %0, ptr noundef %1) unnamed_addr #0 section ".init.text" {
  %3 = tail call ptr @tegra_lookup_dt_id(i32 noundef 255, ptr noundef %1) #3
  %4 = icmp eq ptr %3, null
  br i1 %4, label %8, label %5

5:                                                ; preds = %2
  %6 = getelementptr i8, ptr %0, i32 1740
  %7 = tail call ptr @tegra_clk_register_divider(ptr noundef nonnull @.str.203, ptr noundef nonnull @.str.206, ptr noundef %6, i32 noundef 0, i8 noundef zeroext 1, i8 noundef zeroext 0, i8 noundef zeroext 8, i8 noundef zeroext 1, ptr noundef null) #3
  store ptr %7, ptr %3, align 4
  br label %8

8:                                                ; preds = %5, %2
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_lookup_dt_id(i32 noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_pll(ptr noundef, ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_register_clkdev(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_divider(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_pll_out(ptr noundef, ptr noundef, ptr noundef, i8 noundef zeroext, i8 noundef zeroext, i32 noundef, i8 noundef zeroext, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_gate(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @get_reg_bank(i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_periph_data(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @tegra_clk_register_periph_gate(ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

attributes #0 = { cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { cold }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
