<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="calc_5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MPX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MPX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MPX.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="calc_5.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="calc_5.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="calc_5.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="calc_5.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="calc_5.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="calc_5.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="calc_5.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="calc_5.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="calc_5.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="calc_5.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="calc_5.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="calc_5.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="calc_5.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calc_5.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="calc_5.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="calc_5.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="calc_5.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="calc_5.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="calc_5.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="calc_5.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="calc_5.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="calc_5.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="calc_5.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="calc_5_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="calc_5_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="calc_5_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="calc_5_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="calc_5_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="calc_5_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calc_5_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calc_5_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="calc_5_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="calc_5_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calc_5_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="calc_5_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="calc_5_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="calc_5_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calc_5_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cmd_interp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cmd_interp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cmd_interp.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cmd_interp_FSM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cmd_interp_FSM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cmd_interp_FSM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cmd_interp_cmd.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cmd_interp_cmd.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cmd_interp_cmd.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cmd_interp_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cmd_interp_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cmd_interp_decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cmd_interp_out_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cmd_interp_out_reg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cmd_interp_out_reg.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="negedge_detect.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="negedge_detect.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="negedge_detect.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="posedge_detect.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="posedge_detect.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="posedge_detect.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_MPX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MPX_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bin2BCD_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cmd_interp_FSM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cmd_interp_FSM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cmd_interp_decoder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cmd_interp_decoder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_cmd_interp_decoder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cmd_interp_decoder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cmd_interp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cmd_interp_out_reg2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cmd_interp_out_reg2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_cmd_interp_out_reg2_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_divider_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_neg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_neg_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_posedge_detect_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_shr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_shr_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_usrt_rec_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_usrt_rec_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_usrt_rec_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_usrt_rec_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usrt_rec.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="usrt_rec.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="usrt_rec.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1679736655" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1679736655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679835900" xil_pn:in_ck="2100125830282782109" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1679835900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1679835420" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4133852355434423799" xil_pn:start_ts="1679835420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679835420" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="832095172075615737" xil_pn:start_ts="1679835420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679736655" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1578878347907821860" xil_pn:start_ts="1679736655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679835900" xil_pn:in_ck="2100125830282782109" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1679835900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1679835902" xil_pn:in_ck="2100125830282782109" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2758513152665592527" xil_pn:start_ts="1679835900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1679835902" xil_pn:in_ck="5593975413420411133" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2165987031371922194" xil_pn:start_ts="1679835902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1679472223" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1679472223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679472223" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7944388439674053056" xil_pn:start_ts="1679472223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679472223" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1578878347907821860" xil_pn:start_ts="1679472223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679472223" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1679472223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679472224" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4995240278816734466" xil_pn:start_ts="1679472223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679472224" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252417716204" xil_pn:start_ts="1679472224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679472224" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6882619498675651502" xil_pn:start_ts="1679472224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679838047" xil_pn:in_ck="-4667575685745293404" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4099200797240401865" xil_pn:start_ts="1679838039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="calc_5.lso"/>
      <outfile xil_pn:name="calc_5.ngc"/>
      <outfile xil_pn:name="calc_5.ngr"/>
      <outfile xil_pn:name="calc_5.prj"/>
      <outfile xil_pn:name="calc_5.stx"/>
      <outfile xil_pn:name="calc_5.syr"/>
      <outfile xil_pn:name="calc_5.xst"/>
      <outfile xil_pn:name="calc_5_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1679756081" xil_pn:in_ck="4007378923364017842" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361367100073" xil_pn:start_ts="1679756081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679838052" xil_pn:in_ck="3517171859119009119" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6131066816249168281" xil_pn:start_ts="1679838047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="calc_5.bld"/>
      <outfile xil_pn:name="calc_5.ngd"/>
      <outfile xil_pn:name="calc_5_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1679838055" xil_pn:in_ck="3517171859119009120" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="4434801857544382025" xil_pn:start_ts="1679838052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="calc_5.pcf"/>
      <outfile xil_pn:name="calc_5_map.map"/>
      <outfile xil_pn:name="calc_5_map.mrp"/>
      <outfile xil_pn:name="calc_5_map.ncd"/>
      <outfile xil_pn:name="calc_5_map.ngm"/>
      <outfile xil_pn:name="calc_5_map.xrpt"/>
      <outfile xil_pn:name="calc_5_summary.xml"/>
      <outfile xil_pn:name="calc_5_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1679838071" xil_pn:in_ck="2432113525944380537" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1679838055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="calc_5.ncd"/>
      <outfile xil_pn:name="calc_5.pad"/>
      <outfile xil_pn:name="calc_5.par"/>
      <outfile xil_pn:name="calc_5.ptwx"/>
      <outfile xil_pn:name="calc_5.unroutes"/>
      <outfile xil_pn:name="calc_5.xpi"/>
      <outfile xil_pn:name="calc_5_pad.csv"/>
      <outfile xil_pn:name="calc_5_pad.txt"/>
      <outfile xil_pn:name="calc_5_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1679838076" xil_pn:in_ck="4735893021425578" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1679838071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="calc_5.bgn"/>
      <outfile xil_pn:name="calc_5.bit"/>
      <outfile xil_pn:name="calc_5.drc"/>
      <outfile xil_pn:name="calc_5.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1679838071" xil_pn:in_ck="3517171859119008988" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1679838069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="calc_5.twr"/>
      <outfile xil_pn:name="calc_5.twx"/>
    </transform>
  </transforms>

</generated_project>
