Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: DO_ND_DS_18B20_HT_7DOAN_BUZZER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DO_ND_DS_18B20_HT_7DOAN_BUZZER.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DO_ND_DS_18B20_HT_7DOAN_BUZZER"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : DO_ND_DS_18B20_HT_7DOAN_BUZZER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\QUET_ANODE_8LED_7DOAN.vhd" into library work
Parsing entity <QUET_ANODE_8LED_7DOAN>.
Parsing architecture <Behavioral> of entity <quet_anode_8led_7doan>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\GIAIMA_7DOAN_ENA.vhd" into library work
Parsing entity <GIAIMA_7DOAN_ENA>.
Parsing architecture <Behavioral> of entity <giaima_7doan_ena>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DEM_3BIT_CHON_8KENH.vhd" into library work
Parsing entity <DEM_3BIT_CHON_8KENH>.
Parsing architecture <Behavioral> of entity <dem_3bit_chon_8kenh>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DAHOP_8KENH.vhd" into library work
Parsing entity <DAHOP_8KENH>.
Parsing architecture <Behavioral> of entity <dahop_8kenh>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\HEXTOBCD_8BIT.vhd" into library work
Parsing entity <HEXTOBCD_8BIT>.
Parsing architecture <Behavioral> of entity <hextobcd_8bit>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\GIAIMA_HIENTHI_8LED_7DOAN.vhd" into library work
Parsing entity <GIAIMA_HIENTHI_8LED_7DOAN>.
Parsing architecture <Behavioral> of entity <giaima_hienthi_8led_7doan>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DS18B20_TEMPERATURE.vhd" into library work
Parsing entity <DS18B20_TEMPERATURE>.
Parsing architecture <Behavioral> of entity <ds18b20_temperature>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\CHIA_10ENA.vhd" into library work
Parsing entity <CHIA_10ENA>.
Parsing architecture <Behavioral> of entity <chia_10ena>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DO_ND_DS_18B20_HT_7DOAN_BUZZER.vhd" into library work
Parsing entity <DO_ND_DS_18B20_HT_7DOAN_BUZZER>.
Parsing architecture <Behavioral> of entity <do_nd_ds_18b20_ht_7doan_buzzer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DO_ND_DS_18B20_HT_7DOAN_BUZZER> (architecture <Behavioral>) from library <work>.

Elaborating entity <DS18B20_TEMPERATURE> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DS18B20_TEMPERATURE.vhd" Line 122. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DS18B20_TEMPERATURE.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DS18B20_TEMPERATURE.vhd" Line 248. Case statement is complete. others clause is never selected

Elaborating entity <CHIA_10ENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <HEXTOBCD_8BIT> (architecture <Behavioral>) from library <work>.

Elaborating entity <GIAIMA_HIENTHI_8LED_7DOAN> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM_3BIT_CHON_8KENH> (architecture <Behavioral>) from library <work>.

Elaborating entity <QUET_ANODE_8LED_7DOAN> (architecture <Behavioral>) from library <work>.

Elaborating entity <DAHOP_8KENH> (architecture <Behavioral>) from library <work>.

Elaborating entity <GIAIMA_7DOAN_ENA> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DO_ND_DS_18B20_HT_7DOAN_BUZZER>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DO_ND_DS_18B20_HT_7DOAN_BUZZER.vhd".
    Found 28-bit register for signal <COUNT>.
    Found 28-bit adder for signal <COUNT[27]_GND_5_o_add_8_OUT> created at line 89.
    Found 8-bit comparator lessequal for signal <n0012> created at line 93
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <DO_ND_DS_18B20_HT_7DOAN_BUZZER> synthesized.

Synthesizing Unit <DS18B20_TEMPERATURE>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DS18B20_TEMPERATURE.vhd".
    Found 3-bit register for signal <WR_STATE_I>.
    Found 2-bit register for signal <S_WR_BIT_1>.
    Found 2-bit register for signal <S_WR_BIT_0>.
    Found 2-bit register for signal <S_RD_BIT>.
    Found 4-bit register for signal <PTR>.
    Found 4-bit register for signal <STATE>.
    Found 8-bit register for signal <WR_BYTE>.
    Found 1-bit register for signal <DS_OUT>.
    Found 1-bit register for signal <DS_ENA>.
    Found 18-bit register for signal <J>.
    Found 2-bit register for signal <S_RST>.
    Found 1-bit register for signal <DS_PRESENT>.
    Found 1-bit register for signal <DS_IN>.
    Found 12-bit register for signal <TEMP>.
    Found finite state machine <FSM_1> for signal <S_WR_BIT_1>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | CKHT (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <S_WR_BIT_0>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | CKHT (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <S_RD_BIT>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | CKHT (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <S_RST>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 27                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | CKHT (rising_edge)                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <WR_STATE_I>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | CKHT (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 20                                             |
    | Outputs            | 11                                             |
    | Clock              | CKHT (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <PTR[3]_GND_6_o_add_95_OUT> created at line 237.
    Found 18-bit adder for signal <J[17]_GND_6_o_add_104_OUT> created at line 244.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_94_OUT<3:0>> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <PTR[2]_WR_BYTE[7]_Mux_21_o> created at line 130.
    Found 18-bit 3-to-1 multiplexer for signal <S_RD_BIT[1]_J[17]_wide_mux_90_OUT> created at line 199.
    Found 1-bit tristate buffer for signal <DS18B20> created at line 78
    Found 4-bit comparator greater for signal <GND_6_o_PTR[3]_LessThan_37_o> created at line 130
    Found 4-bit comparator greater for signal <PTR[3]_GND_6_o_LessThan_98_o> created at line 235
    Found 4-bit comparator greater for signal <PWR_6_o_PTR[3]_LessThan_99_o> created at line 235
    Found 18-bit comparator greater for signal <PWR_6_o_J[17]_LessThan_104_o> created at line 242
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   6 Finite State Machine(s).
Unit <DS18B20_TEMPERATURE> synthesized.

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\CHIA_10ENA.vhd".
    Found 16-bit register for signal <D1KHZ_R>.
    Found 17-bit adder for signal <n0009> created at line 93.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CHIA_10ENA> synthesized.

Synthesizing Unit <HEXTOBCD_8BIT>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\HEXTOBCD_8BIT.vhd".
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_1_OUT> created at line 58.
    Found 4-bit adder for signal <SOHEX8BIT[7]_GND_10_o_add_3_OUT> created at line 58.
    Found 4-bit adder for signal <SOHEX8BIT[6]_GND_10_o_add_5_OUT> created at line 58.
    Found 4-bit adder for signal <SOHEX8BIT[5]_GND_10_o_add_7_OUT> created at line 58.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_9_OUT> created at line 62.
    Found 4-bit adder for signal <SOHEX8BIT[4]_GND_10_o_add_11_OUT> created at line 58.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_13_OUT> created at line 62.
    Found 3-bit comparator lessequal for signal <n0000> created at line 57
    Found 4-bit comparator lessequal for signal <n0007> created at line 57
    Found 4-bit comparator lessequal for signal <n0014> created at line 57
    Found 4-bit comparator lessequal for signal <n0021> created at line 57
    Found 3-bit comparator lessequal for signal <n0028> created at line 61
    Found 4-bit comparator lessequal for signal <n0035> created at line 57
    Found 4-bit comparator lessequal for signal <n0042> created at line 61
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <HEXTOBCD_8BIT> synthesized.

Synthesizing Unit <GIAIMA_HIENTHI_8LED_7DOAN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\GIAIMA_HIENTHI_8LED_7DOAN.vhd".
    Summary:
	no macro.
Unit <GIAIMA_HIENTHI_8LED_7DOAN> synthesized.

Synthesizing Unit <DEM_3BIT_CHON_8KENH>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DEM_3BIT_CHON_8KENH.vhd".
    Found 3-bit register for signal <Q_R>.
    Found 3-bit adder for signal <Q_R[2]_GND_14_o_add_1_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <DEM_3BIT_CHON_8KENH> synthesized.

Synthesizing Unit <QUET_ANODE_8LED_7DOAN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\QUET_ANODE_8LED_7DOAN.vhd".
    Found 8x8-bit Read Only RAM for signal <ANODE>
    Summary:
	inferred   1 RAM(s).
Unit <QUET_ANODE_8LED_7DOAN> synthesized.

Synthesizing Unit <DAHOP_8KENH>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\DAHOP_8KENH.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ENA_1LED> created at line 81.
    Summary:
	inferred   1 Multiplexer(s).
Unit <DAHOP_8KENH> synthesized.

Synthesizing Unit <GIAIMA_7DOAN_ENA>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_552_DO_ND_DS_18B20_HT_7DOAN_BUZZER\GIAIMA_7DOAN_ENA.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <GIAIMA_7DOAN_ENA> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 13
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 8
 4-bit subtractor                                      : 1
# Registers                                            : 10
 1-bit register                                        : 3
 12-bit register                                       : 1
 16-bit register                                       : 1
 18-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 12
 18-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 5
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 8-to-1 multiplexer                              : 2
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 19
 18-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DEM_3BIT_CHON_8KENH>.
The following registers are absorbed into counter <Q_R>: 1 register on signal <Q_R>.
Unit <DEM_3BIT_CHON_8KENH> synthesized (advanced).

Synthesizing (advanced) Unit <DO_ND_DS_18B20_HT_7DOAN_BUZZER>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DO_ND_DS_18B20_HT_7DOAN_BUZZER> synthesized (advanced).

Synthesizing (advanced) Unit <QUET_ANODE_8LED_7DOAN>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ANODE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL_3B>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ANODE>         |          |
    -----------------------------------------------------------------------
Unit <QUET_ANODE_8LED_7DOAN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 11
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 4-bit adder                                           : 8
 4-bit subtractor                                      : 1
# Counters                                             : 2
 28-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 61
 Flip-Flops                                            : 61
# Comparators                                          : 12
 18-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 5
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 8-to-1 multiplexer                              : 2
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 19
 18-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_2> on signal <S_WR_BIT_0[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_3> on signal <S_RD_BIT[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_5> on signal <S_RST[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_0> on signal <WR_STATE_I[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_4> on signal <STATE[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 reset       | 0000
 skip_rom    | 0001
 write_byte  | 0010
 write_bit_0 | 0011
 write_bit_1 | 0100
 read_bit    | 0101
 convert_t   | 0110
 read_scrat  | 0111
 get_temp    | 1000
 wait4ms     | 1001
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_1> on signal <S_WR_BIT_1[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
INFO:Xst:2261 - The FF/Latch <WR_BYTE_1> in Unit <DS18B20_TEMPERATURE> is equivalent to the following 2 FFs/Latches, which will be removed : <WR_BYTE_4> <WR_BYTE_5> 
INFO:Xst:2261 - The FF/Latch <WR_BYTE_3> in Unit <DS18B20_TEMPERATURE> is equivalent to the following FF/Latch, which will be removed : <WR_BYTE_7> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    IC1/WR_BYTE_0 in unit <DO_ND_DS_18B20_HT_7DOAN_BUZZER>


Optimizing unit <DO_ND_DS_18B20_HT_7DOAN_BUZZER> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <HEXTOBCD_8BIT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DO_ND_DS_18B20_HT_7DOAN_BUZZER, actual ratio is 5.
WARNING:Xst:1426 - The value init of the FF/Latch IC1/WR_BYTE_0_LD hinder the constant cleaning in the block DO_ND_DS_18B20_HT_7DOAN_BUZZER.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DO_ND_DS_18B20_HT_7DOAN_BUZZER.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 397
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 59
#      LUT2                        : 48
#      LUT3                        : 21
#      LUT4                        : 21
#      LUT5                        : 27
#      LUT6                        : 87
#      MUXCY                       : 59
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 102
#      FD                          : 30
#      FD_1                        : 16
#      FDC                         : 10
#      FDCE                        : 8
#      FDE                         : 36
#      FDPE                        : 1
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             102  out of  11440     0%  
 Number of Slice LUTs:                  271  out of   5720     4%  
    Number used as Logic:               271  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    275
   Number with an unused Flip Flop:     173  out of    275    62%  
   Number with an unused LUT:             4  out of    275     1%  
   Number of fully used LUT-FF pairs:    98  out of    275    35%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 101   |
BTN0                               | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.642ns (Maximum Frequency: 150.567MHz)
   Minimum input arrival time before clock: 4.613ns
   Maximum output required time after clock: 10.056ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 6.642ns (frequency: 150.567MHz)
  Total number of paths / destination ports: 5737 / 142
-------------------------------------------------------------------------
Delay:               6.642ns (Levels of Logic = 6)
  Source:            IC1/J_13 (FF)
  Destination:       IC1/J_17 (FF)
  Source Clock:      CKHT rising
  Destination Clock: CKHT rising

  Data Path: IC1/J_13 to IC1/J_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.147  IC1/J_13 (IC1/J_13)
     LUT5:I0->O            4   0.203   0.684  IC1/GND_6_o_J[17]_equal_43_o<17>1_SW1 (N37)
     LUT6:I5->O            1   0.205   0.827  IC1/GND_6_o_J[17]_equal_47_o<17>11 (IC1/GND_6_o_J[17]_equal_47_o<17>1)
     LUT6:I2->O            1   0.203   0.580  IC1/Mmux_STATE[3]_X_6_o_wide_mux_109_OUT1211 (IC1/Mmux_STATE[3]_X_6_o_wide_mux_109_OUT1211)
     LUT6:I5->O            1   0.205   0.580  IC1/Mmux_STATE[3]_X_6_o_wide_mux_109_OUT1212 (IC1/Mmux_STATE[3]_X_6_o_wide_mux_109_OUT1212)
     LUT6:I5->O           18   0.205   1.050  IC1/Mmux_STATE[3]_X_6_o_wide_mux_109_OUT1215 (IC1/Mmux_STATE[3]_X_6_o_wide_mux_109_OUT121)
     LUT2:I1->O            1   0.205   0.000  IC1/Mmux_STATE[3]_X_6_o_wide_mux_109_OUT31 (IC1/STATE[3]_X_6_o_wide_mux_109_OUT<0>)
     FDE:D                     0.102          IC1/J_0
    ----------------------------------------
    Total                      6.642ns (1.775ns logic, 4.867ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 57 / 56
-------------------------------------------------------------------------
Offset:              4.613ns (Levels of Logic = 3)
  Source:            BTN0 (PAD)
  Destination:       IC1/TEMP_11 (FF)
  Destination Clock: CKHT rising

  Data Path: BTN0 to IC1/TEMP_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.830  BTN0_IBUF (BTN0_IBUF)
     LUT2:I1->O            1   0.205   0.924  IC1/_n0539_inv_SW0 (N21)
     LUT6:I1->O           12   0.203   0.908  IC1/_n0539_inv (IC1/_n0539_inv)
     FDE:CE                    0.322          IC1/TEMP_0
    ----------------------------------------
    Total                      4.613ns (1.952ns logic, 2.661ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 1900 / 21
-------------------------------------------------------------------------
Offset:              10.056ns (Levels of Logic = 7)
  Source:            IC1/TEMP_8 (FF)
  Destination:       SSEG<6> (PAD)
  Source Clock:      CKHT rising

  Data Path: IC1/TEMP_8 to SSEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.253  IC1/TEMP_8 (IC1/TEMP_8)
     LUT5:I0->O            5   0.203   1.059  IC3/Mmux_SOHEX8BIT[5]_SOHEX8BIT[6]_MUX_153_o11 (IC3/Madd_SOHEX8BIT[5]_GND_10_o_add_7_OUT_lut<3>)
     LUT5:I0->O            4   0.203   1.048  IC3/Mmux_SOHEX8BIT[5]_SOHEX8BIT[5]_MUX_156_o11 (IC3/Madd_GND_10_o_GND_10_o_add_13_OUT_cy<0>)
     LUT6:I0->O            1   0.203   0.000  IC4/K3/SO_GMA<1>5_SW0_G (N78)
     MUXF7:I1->O           1   0.140   0.827  IC4/K3/SO_GMA<1>5_SW0 (N69)
     LUT6:I2->O            7   0.203   1.118  IC4/K3/SO_GMA<1>5 (IC4/SO_GMA<1>)
     LUT5:I0->O            1   0.203   0.579  IC4/K4/Mmux_SSEG71 (SSEG_6_OBUF)
     OBUF:I->O                 2.571          SSEG_6_OBUF (SSEG<6>)
    ----------------------------------------
    Total                     10.056ns (4.173ns logic, 5.883ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN0           |    4.532|         |         |         |
CKHT           |    6.642|         |    4.095|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.78 secs
 
--> 

Total memory usage is 4510204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

