\hypertarget{atsam_2include_2libchip_2include_2adc_8h}{}\section{bsps/arm/atsam/include/libchip/include/adc.h File Reference}
\label{atsam_2include_2libchip_2include_2adc_8h}\index{bsps/arm/atsam/include/libchip/include/adc.h@{bsps/arm/atsam/include/libchip/include/adc.h}}
{\ttfamily \#include $<$assert.\+h$>$}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a7ea2f052afe05930d5f3a485ce630705}\label{atsam_2include_2libchip_2include_2adc_8h_a7ea2f052afe05930d5f3a485ce630705}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+AX}~20000000
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a0897031612bce3007662cd78af6acff0}\label{atsam_2include_2libchip_2include_2adc_8h_a0897031612bce3007662cd78af6acff0}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+N\+O\+R\+M\+A\+L\+\_\+\+M\+AX}~40
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_aa2bd5d4924f74a0c1a0a4360836fdb7d}\label{atsam_2include_2libchip_2include_2adc_8h_aa2bd5d4924f74a0c1a0a4360836fdb7d}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+F\+A\+S\+T\+\_\+\+M\+AX}~12
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a3c5075aee5af4eae02f1a72d6216199c}\label{atsam_2include_2libchip_2include_2adc_8h_a3c5075aee5af4eae02f1a72d6216199c}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~0
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_aeb119201733a871c94971c51843ffaac}\label{atsam_2include_2libchip_2include_2adc_8h_aeb119201733a871c94971c51843ffaac}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~1
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ad576132ebd78a3429be34f44e474c914}\label{atsam_2include_2libchip_2include_2adc_8h_ad576132ebd78a3429be34f44e474c914}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~2
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a56dba5d35f1f7bcad41e4f9a7da3b125}\label{atsam_2include_2libchip_2include_2adc_8h_a56dba5d35f1f7bcad41e4f9a7da3b125}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~3
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a66f19737ad81a0a62eb97854d0e41a54}\label{atsam_2include_2libchip_2include_2adc_8h_a66f19737ad81a0a62eb97854d0e41a54}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~4
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a716f2836f655c753c629de439ce50ecf}\label{atsam_2include_2libchip_2include_2adc_8h_a716f2836f655c753c629de439ce50ecf}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}~5
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a418f0223ea88773157638097391716a5}\label{atsam_2include_2libchip_2include_2adc_8h_a418f0223ea88773157638097391716a5}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}~6
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a03b8138c2d87274f94ba675a7e18e666}\label{atsam_2include_2libchip_2include_2adc_8h_a03b8138c2d87274f94ba675a7e18e666}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}~7
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ab0917f6b66213f33f2e2ea8781df5aa9}\label{atsam_2include_2libchip_2include_2adc_8h_ab0917f6b66213f33f2e2ea8781df5aa9}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}~8
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a95f485ecc05187c3d475238a88beef1c}\label{atsam_2include_2libchip_2include_2adc_8h_a95f485ecc05187c3d475238a88beef1c}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}~9
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_aa55df8c97225d32b495959896897567c}\label{atsam_2include_2libchip_2include_2adc_8h_aa55df8c97225d32b495959896897567c}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}~10
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_af36361a33c07b04f8ab1d58d232bc434}\label{atsam_2include_2libchip_2include_2adc_8h_af36361a33c07b04f8ab1d58d232bc434}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}~11
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}\label{atsam_2include_2libchip_2include_2adc_8h_ad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}~12
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ad7550270d90a1a12b00cd9f8ad9f1fc2}\label{atsam_2include_2libchip_2include_2adc_8h_ad7550270d90a1a12b00cd9f8ad9f1fc2}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}~13
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a9caff32bcda5dd83f662bf398ab14d36}\label{atsam_2include_2libchip_2include_2adc_8h_a9caff32bcda5dd83f662bf398ab14d36}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}~14
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a66f41aad197a6de160dd8958c90653a2}\label{atsam_2include_2libchip_2include_2adc_8h_a66f41aad197a6de160dd8958c90653a2}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}~15
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ac50e0525b45bce5091e234a160e64bdb}\label{atsam_2include_2libchip_2include_2adc_8h_ac50e0525b45bce5091e234a160e64bdb}} 
\#define {\bfseries A\+D\+C\+\_\+\+Get\+Mode\+Reg}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+MR)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a2d028e5286cc8cf9786a3815ee328cab}\label{atsam_2include_2libchip_2include_2adc_8h_a2d028e5286cc8cf9786a3815ee328cab}} 
\#define {\bfseries A\+D\+C\+\_\+\+Start\+Conversion}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+CR = A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+RT)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_acb0d855e00043d469bb2dd3116a49258}\label{atsam_2include_2libchip_2include_2adc_8h_acb0d855e00043d469bb2dd3116a49258}} 
\#define {\bfseries A\+D\+C\+\_\+\+Set\+Calib\+Mode}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+CR $\vert$= A\+D\+C\+\_\+\+C\+R\+\_\+\+A\+U\+T\+O\+C\+AL)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+Enable\+Channel}(p\+Adc,  dw\+Channel)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+Disable\+Channel}(p\+Adc,  dw\+Channel)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+Enable\+It}(p\+Adc,  dw\+Mode)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+Disable\+It}(p\+Adc,  dw\+Mode)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+Set\+Channel\+Gain}(p\+Adc,  dw\+Mode)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+Set\+Channel\+Offset}(p\+Adc,  dw\+Mode)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a0ce2ed5f5246d4e30929985fb8cc37c3}\label{atsam_2include_2libchip_2include_2adc_8h_a0ce2ed5f5246d4e30929985fb8cc37c3}} 
\#define {\bfseries A\+D\+C\+\_\+\+Enable\+Data\+Ready\+It}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+I\+ER = A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+D\+R\+DY)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a4fa222c7859c54ebe28bbdbcc812de06}\label{atsam_2include_2libchip_2include_2adc_8h_a4fa222c7859c54ebe28bbdbcc812de06}} 
\#define {\bfseries A\+D\+C\+\_\+\+Get\+Status}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+I\+SR)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a6a0828b62db014c5db5fee5aec22f163}\label{atsam_2include_2libchip_2include_2adc_8h_a6a0828b62db014c5db5fee5aec22f163}} 
\#define {\bfseries A\+D\+C\+\_\+\+Get\+Compare\+Mode}(p\+Adc)~(((p\+Adc)-\/$>$A\+D\+C\+\_\+\+E\+MR)\& (A\+D\+C\+\_\+\+E\+M\+R\+\_\+\+C\+M\+P\+M\+O\+D\+E\+\_\+\+Msk))
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a5bf7d6c7b3e8ad81a75b78c4ed51c6ea}\label{atsam_2include_2libchip_2include_2adc_8h_a5bf7d6c7b3e8ad81a75b78c4ed51c6ea}} 
\#define {\bfseries A\+D\+C\+\_\+\+Get\+Channel\+Status}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+C\+H\+SR)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a0525664573cd0ea2bc1959afc598cdf0}\label{atsam_2include_2libchip_2include_2adc_8h_a0525664573cd0ea2bc1959afc598cdf0}} 
\#define {\bfseries A\+D\+C\+\_\+\+Get\+Interrupt\+Mask\+Status}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+I\+MR)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a94e0f928191df00dcb7f454206ad3fe4}\label{atsam_2include_2libchip_2include_2adc_8h_a94e0f928191df00dcb7f454206ad3fe4}} 
\#define {\bfseries A\+D\+C\+\_\+\+Get\+Last\+Converted\+Data}(p\+Adc)~((p\+Adc)-\/$>$A\+D\+C\+\_\+\+L\+C\+DR)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a057232cbfb6eff9a9f39a7e55bf4c906}\label{atsam_2include_2libchip_2include_2adc_8h_a057232cbfb6eff9a9f39a7e55bf4c906}} 
void {\bfseries A\+D\+C\+\_\+\+Initialize} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Id)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a8d7163e308a7b20f80040a4422a5a34e}\label{atsam_2include_2libchip_2include_2adc_8h_a8d7163e308a7b20f80040a4422a5a34e}} 
uint32\+\_\+t {\bfseries A\+D\+C\+\_\+\+Set\+Clock} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Pres, uint32\+\_\+t dw\+Mck)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a0c45e829180bc6b3fbf79d0ddad7b79a}\label{atsam_2include_2libchip_2include_2adc_8h_a0c45e829180bc6b3fbf79d0ddad7b79a}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Timing} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Startup, uint32\+\_\+t dw\+Tracking, uint32\+\_\+t dw\+Settling)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ae7e26a0ff04bee793d7599d7231b5d80}\label{atsam_2include_2libchip_2include_2adc_8h_ae7e26a0ff04bee793d7599d7231b5d80}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Trigger} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Trg\+Sel)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ab3d992d7840606b151510f65e9698a1b}\label{atsam_2include_2libchip_2include_2adc_8h_ab3d992d7840606b151510f65e9698a1b}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Trigger\+Mode} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Mode)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a30ac5614de307de986570ab41d87abee}\label{atsam_2include_2libchip_2include_2adc_8h_a30ac5614de307de986570ab41d87abee}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Low\+Resolution} (Adc $\ast$p\+Adc, uint32\+\_\+t b\+En\+Dis)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a9b5ddaaf3a8a1aa154ad54ae2ed30be9}\label{atsam_2include_2libchip_2include_2adc_8h_a9b5ddaaf3a8a1aa154ad54ae2ed30be9}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Sleep\+Mode} (Adc $\ast$p\+Adc, uint8\+\_\+t b\+En\+Dis)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ab7d7be536e9efaf1349a0e02277b4d99}\label{atsam_2include_2libchip_2include_2adc_8h_ab7d7be536e9efaf1349a0e02277b4d99}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Fast\+Wakeup} (Adc $\ast$p\+Adc, uint8\+\_\+t b\+En\+Dis)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_aa6336402e2aef277296323c229d677d9}\label{atsam_2include_2libchip_2include_2adc_8h_aa6336402e2aef277296323c229d677d9}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Sequence\+Mode} (Adc $\ast$p\+Adc, uint8\+\_\+t b\+En\+Dis)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_af6c413f6782c08c3b00c83e09cdebe5b}\label{atsam_2include_2libchip_2include_2adc_8h_af6c413f6782c08c3b00c83e09cdebe5b}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Sequence} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+S\+E\+Q1, uint32\+\_\+t dw\+S\+E\+Q2)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a337d9b4bba2061674bce464b4838a148}\label{atsam_2include_2libchip_2include_2adc_8h_a337d9b4bba2061674bce464b4838a148}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Sequence\+By\+List} (Adc $\ast$p\+Adc, uint8\+\_\+t uc\+Ch\+List\mbox{[}$\,$\mbox{]}, uint8\+\_\+t uc\+Num\+Ch)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a87aa3b9ea30d6cd021d3091eb7cbad17}\label{atsam_2include_2libchip_2include_2adc_8h_a87aa3b9ea30d6cd021d3091eb7cbad17}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Analog\+Change} (Adc $\ast$p\+Adc, uint8\+\_\+t b\+En\+Dis)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_aa23b7acc0bc06ca59e8dce210f6fcb80}\label{atsam_2include_2libchip_2include_2adc_8h_aa23b7acc0bc06ca59e8dce210f6fcb80}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Tag\+Enable} (Adc $\ast$p\+Adc, uint8\+\_\+t b\+En\+Dis)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a7ab5d9dbc5b0d2c70913a95fe5df7b50}\label{atsam_2include_2libchip_2include_2adc_8h_a7ab5d9dbc5b0d2c70913a95fe5df7b50}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Compare\+Channel} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Channel)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a35d90dd7ff4b3893eee520a1bea5b3fb}\label{atsam_2include_2libchip_2include_2adc_8h_a35d90dd7ff4b3893eee520a1bea5b3fb}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Compare\+Mode} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Mode)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a1754dfc3ef831eb246c3c1affb6ac804}\label{atsam_2include_2libchip_2include_2adc_8h_a1754dfc3ef831eb246c3c1affb6ac804}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Comparison\+Window} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Hi\+\_\+\+Lo)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_acef29a34753e67dc3d62015d8a07d110}\label{atsam_2include_2libchip_2include_2adc_8h_acef29a34753e67dc3d62015d8a07d110}} 
uint8\+\_\+t {\bfseries A\+D\+C\+\_\+\+Check\+Configuration} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+McK)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a0a656650fdb90d0811a5c282c819ef7f}\label{atsam_2include_2libchip_2include_2adc_8h_a0a656650fdb90d0811a5c282c819ef7f}} 
uint32\+\_\+t {\bfseries A\+D\+C\+\_\+\+Get\+Converted\+Data} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Channel)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ae7b3a07bde65e0720b94afee5e971698}\label{atsam_2include_2libchip_2include_2adc_8h_ae7b3a07bde65e0720b94afee5e971698}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Ts\+Average} (Adc $\ast$p\+A\+DC, uint32\+\_\+t dw\+Avg2\+Conv)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a9e058fab407e8e9a25ab5f7bb4aa2467}\label{atsam_2include_2libchip_2include_2adc_8h_a9e058fab407e8e9a25ab5f7bb4aa2467}} 
uint32\+\_\+t {\bfseries A\+D\+C\+\_\+\+Get\+Ts\+X\+Position} (Adc $\ast$p\+A\+DC)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a98a7990fdf541b8b880f8e6f737677da}\label{atsam_2include_2libchip_2include_2adc_8h_a98a7990fdf541b8b880f8e6f737677da}} 
uint32\+\_\+t {\bfseries A\+D\+C\+\_\+\+Get\+Ts\+Y\+Position} (Adc $\ast$p\+A\+DC)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a1a5a00b823d2895e7c6c883be3ede72a}\label{atsam_2include_2libchip_2include_2adc_8h_a1a5a00b823d2895e7c6c883be3ede72a}} 
uint32\+\_\+t {\bfseries A\+D\+C\+\_\+\+Get\+Ts\+Pressure} (Adc $\ast$p\+A\+DC)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a55635428e9a20afaed7fb7de83675b53}\label{atsam_2include_2libchip_2include_2adc_8h_a55635428e9a20afaed7fb7de83675b53}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Ts\+Debounce} (Adc $\ast$p\+A\+DC, uint32\+\_\+t dw\+Time)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a84600477360fbbc29447202f6dc8b605}\label{atsam_2include_2libchip_2include_2adc_8h_a84600477360fbbc29447202f6dc8b605}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Ts\+Pen\+Detect} (Adc $\ast$p\+A\+DC, uint8\+\_\+t b\+En\+Dis)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_ab4a2817655bab28fd4ea2fe48b47fb17}\label{atsam_2include_2libchip_2include_2adc_8h_ab4a2817655bab28fd4ea2fe48b47fb17}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Startup\+Time} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Us)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a2f543fad78ca172120bae37427227328}\label{atsam_2include_2libchip_2include_2adc_8h_a2f543fad78ca172120bae37427227328}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Tracking\+Time} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Ns)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a533146de8d54cc982ab11dcf3f32dfc5}\label{atsam_2include_2libchip_2include_2adc_8h_a533146de8d54cc982ab11dcf3f32dfc5}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Trigger\+Period} (Adc $\ast$p\+Adc, uint32\+\_\+t dw\+Period)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a9c5bbf46c42cfa4546fa52636cc208ee}\label{atsam_2include_2libchip_2include_2adc_8h_a9c5bbf46c42cfa4546fa52636cc208ee}} 
void {\bfseries A\+D\+C\+\_\+\+Set\+Ts\+Mode} (Adc $\ast$p\+A\+DC, uint32\+\_\+t dw\+Mode)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_abc1e99f7f7d3d4624cacbbfbb5301645}\label{atsam_2include_2libchip_2include_2adc_8h_abc1e99f7f7d3d4624cacbbfbb5301645}} 
void {\bfseries A\+D\+C\+\_\+\+Ts\+Calibration} (Adc $\ast$p\+Adc)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hypertarget{group__RTEMSBSPsARM_Purpose}{}\subsection{Purpose}\label{group__RTEMSBSPsARM_Purpose}
Interface for configuration the Analog-\/to-\/\+Digital Converter (A\+DC) peripheral.\hypertarget{group__RTEMSBSPsARM_Usage}{}\subsection{Usage}\label{group__RTEMSBSPsARM_Usage}

\begin{DoxyEnumerate}
\item Configurate the pins for A\+DC.
\item Initialize the A\+DC with A\+D\+C\+\_\+\+Initialize().
\item Set A\+DC clock and timing with A\+D\+C\+\_\+\+Set\+Clock() and A\+D\+C\+\_\+\+Set\+Timing().
\item Select the active channel using A\+D\+C\+\_\+\+Enable\+Channel().
\item Start the conversion with A\+D\+C\+\_\+\+Start\+Conversion().
\item Wait the end of the conversion by polling status with A\+D\+C\+\_\+\+Get\+Status().
\item Finally, get the converted data using A\+D\+C\+\_\+\+Get\+Converted\+Data() or A\+D\+C\+\_\+\+Get\+Last\+Converted\+Data(). 
\end{DoxyEnumerate}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a0e81ad523aea09d7232291ab03aef4e1}\label{atsam_2include_2libchip_2include_2adc_8h_a0e81ad523aea09d7232291ab03aef4e1}} 
\index{adc.h@{adc.h}!ADC\_DisableChannel@{ADC\_DisableChannel}}
\index{ADC\_DisableChannel@{ADC\_DisableChannel}!adc.h@{adc.h}}
\subsubsection{\texorpdfstring{ADC\_DisableChannel}{ADC\_DisableChannel}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+Disable\+Channel(\begin{DoxyParamCaption}\item[{}]{p\+Adc,  }\item[{}]{dw\+Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        (pAdc)->ADC\_CHDR = (1 << (dwChannel));\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a9c8d1dacc57721c28a2aad7d23e4e0b9}\label{atsam_2include_2libchip_2include_2adc_8h_a9c8d1dacc57721c28a2aad7d23e4e0b9}} 
\index{adc.h@{adc.h}!ADC\_DisableIt@{ADC\_DisableIt}}
\index{ADC\_DisableIt@{ADC\_DisableIt}!adc.h@{adc.h}}
\subsubsection{\texorpdfstring{ADC\_DisableIt}{ADC\_DisableIt}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+Disable\+It(\begin{DoxyParamCaption}\item[{}]{p\+Adc,  }\item[{}]{dw\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        (pAdc)->ADC\_IDR = (dwMode);\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a4db64728e8bc5066c53f43ba394d6457}\label{atsam_2include_2libchip_2include_2adc_8h_a4db64728e8bc5066c53f43ba394d6457}} 
\index{adc.h@{adc.h}!ADC\_EnableChannel@{ADC\_EnableChannel}}
\index{ADC\_EnableChannel@{ADC\_EnableChannel}!adc.h@{adc.h}}
\subsubsection{\texorpdfstring{ADC\_EnableChannel}{ADC\_EnableChannel}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+Enable\+Channel(\begin{DoxyParamCaption}\item[{}]{p\+Adc,  }\item[{}]{dw\+Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        (pAdc)->ADC\_CHER = (1 << (dwChannel));\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_aa734027d20f8e8cf31ab6c018139d2fb}\label{atsam_2include_2libchip_2include_2adc_8h_aa734027d20f8e8cf31ab6c018139d2fb}} 
\index{adc.h@{adc.h}!ADC\_EnableIt@{ADC\_EnableIt}}
\index{ADC\_EnableIt@{ADC\_EnableIt}!adc.h@{adc.h}}
\subsubsection{\texorpdfstring{ADC\_EnableIt}{ADC\_EnableIt}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+Enable\+It(\begin{DoxyParamCaption}\item[{}]{p\+Adc,  }\item[{}]{dw\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        (pAdc)->ADC\_IER = (dwMode);\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_a20f0b7cb4a6e8814d598eff424a7d767}\label{atsam_2include_2libchip_2include_2adc_8h_a20f0b7cb4a6e8814d598eff424a7d767}} 
\index{adc.h@{adc.h}!ADC\_SetChannelGain@{ADC\_SetChannelGain}}
\index{ADC\_SetChannelGain@{ADC\_SetChannelGain}!adc.h@{adc.h}}
\subsubsection{\texorpdfstring{ADC\_SetChannelGain}{ADC\_SetChannelGain}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+Set\+Channel\+Gain(\begin{DoxyParamCaption}\item[{}]{p\+Adc,  }\item[{}]{dw\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        (pAdc)->ADC\_CGR = dwMode;\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2adc_8h_acb6b6508eba26e1e3e648b369d9dbaa6}\label{atsam_2include_2libchip_2include_2adc_8h_acb6b6508eba26e1e3e648b369d9dbaa6}} 
\index{adc.h@{adc.h}!ADC\_SetChannelOffset@{ADC\_SetChannelOffset}}
\index{ADC\_SetChannelOffset@{ADC\_SetChannelOffset}!adc.h@{adc.h}}
\subsubsection{\texorpdfstring{ADC\_SetChannelOffset}{ADC\_SetChannelOffset}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+Set\+Channel\+Offset(\begin{DoxyParamCaption}\item[{}]{p\+Adc,  }\item[{}]{dw\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        (pAdc)->ADC\_COR = dwMode;\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
