[INF:CM0023] Creating log file ../../build/tests/BindVarsAndEnum/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<161> s<160> l<1>
n<> u<1> t<Module_keyword> p<28> s<2> l<1>
n<conditional_Fsm> u<2> t<StringConst> p<28> s<27> l<1>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<1>
n<> u<4> t<IntVec_TypeBit> p<5> l<1>
n<> u<5> t<Data_type> p<6> c<4> l<1>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1>
n<> u<7> t<Net_port_type> p<8> c<6> l<1>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1>
n<reset> u<9> t<StringConst> p<10> l<1>
n<> u<10> t<Ansi_port_declaration> p<27> c<8> s<18> l<1>
n<> u<11> t<PortDir_Inp> p<16> s<15> l<2>
n<> u<12> t<IntVec_TypeBit> p<13> l<2>
n<> u<13> t<Data_type> p<14> c<12> l<2>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<2>
n<> u<15> t<Net_port_type> p<16> c<14> l<2>
n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<2>
n<increment> u<17> t<StringConst> p<18> l<2>
n<> u<18> t<Ansi_port_declaration> p<27> c<16> s<26> l<2>
n<> u<19> t<PortDir_Out> p<24> s<23> l<3>
n<> u<20> t<IntegerAtomType_Int> p<21> l<3>
n<> u<21> t<Data_type> p<22> c<20> l<3>
n<> u<22> t<Data_type_or_implicit> p<23> c<21> l<3>
n<> u<23> t<Net_port_type> p<24> c<22> l<3>
n<> u<24> t<Net_port_header> p<26> c<19> s<25> l<3>
n<count> u<25> t<StringConst> p<26> l<3>
n<> u<26> t<Ansi_port_declaration> p<27> c<24> l<3>
n<> u<27> t<List_of_port_declarations> p<28> c<10> l<1>
n<> u<28> t<Module_ansi_header> p<158> c<1> s<40> l<1>
n<> u<29> t<IntVec_TypeBit> p<30> l<5>
n<> u<30> t<Data_type> p<34> c<29> s<33> l<5>
n<clock> u<31> t<StringConst> p<32> l<5>
n<> u<32> t<Variable_decl_assignment> p<33> c<31> l<5>
n<> u<33> t<List_of_variable_decl_assignments> p<34> c<32> l<5>
n<> u<34> t<Variable_declaration> p<35> c<30> l<5>
n<> u<35> t<Data_declaration> p<36> c<34> l<5>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<5>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<5>
n<> u<38> t<Module_common_item> p<39> c<37> l<5>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<5>
n<> u<40> t<Non_port_module_item> p<158> c<39> s<67> l<5>
n<> u<41> t<IntVec_TypeLogic> p<52> s<51> l<7>
n<1> u<42> t<IntConst> p<43> l<7>
n<> u<43> t<Primary_literal> p<44> c<42> l<7>
n<> u<44> t<Constant_primary> p<45> c<43> l<7>
n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<7>
n<0> u<46> t<IntConst> p<47> l<7>
n<> u<47> t<Primary_literal> p<48> c<46> l<7>
n<> u<48> t<Constant_primary> p<49> c<47> l<7>
n<> u<49> t<Constant_expression> p<50> c<48> l<7>
n<> u<50> t<Constant_range> p<51> c<45> l<7>
n<> u<51> t<Packed_dimension> p<52> c<50> l<7>
n<> u<52> t<Enum_base_type> p<59> c<41> s<54> l<7>
n<RESET> u<53> t<StringConst> p<54> l<7>
n<> u<54> t<Enum_name_declaration> p<59> c<53> s<56> l<7>
n<COUNTER> u<55> t<StringConst> p<56> l<7>
n<> u<56> t<Enum_name_declaration> p<59> c<55> s<58> l<7>
n<COUNTER_DONE> u<57> t<StringConst> p<58> l<7>
n<> u<58> t<Enum_name_declaration> p<59> c<57> l<7>
n<> u<59> t<Data_type> p<61> c<52> s<60> l<7>
n<state> u<60> t<StringConst> p<61> l<7>
n<> u<61> t<Type_declaration> p<62> c<59> l<7>
n<> u<62> t<Data_declaration> p<63> c<61> l<7>
n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<7>
n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<7>
n<> u<65> t<Module_common_item> p<66> c<64> l<7>
n<> u<66> t<Module_or_generate_item> p<67> c<65> l<7>
n<> u<67> t<Non_port_module_item> p<158> c<66> s<79> l<7>
n<state> u<68> t<StringConst> p<74> s<73> l<8>
n<curr_state> u<69> t<StringConst> p<70> l<8>
n<> u<70> t<Net_decl_assignment> p<73> c<69> s<72> l<8>
n<next_state> u<71> t<StringConst> p<72> l<8>
n<> u<72> t<Net_decl_assignment> p<73> c<71> l<8>
n<> u<73> t<List_of_net_decl_assignments> p<74> c<70> l<8>
n<> u<74> t<Net_declaration> p<75> c<68> l<8>
n<> u<75> t<Package_or_generate_item_declaration> p<76> c<74> l<8>
n<> u<76> t<Module_or_generate_item_declaration> p<77> c<75> l<8>
n<> u<77> t<Module_common_item> p<78> c<76> l<8>
n<> u<78> t<Module_or_generate_item> p<79> c<77> l<8>
n<> u<79> t<Non_port_module_item> p<158> c<78> s<108> l<8>
n<> u<80> t<AlwaysKeywd_Always> p<105> s<104> l<11>
n<> u<81> t<Time_unit> p<82> l<11>
n<#10> u<82> t<IntConst> p<83> c<81> l<11>
n<> u<83> t<Delay_control> p<84> c<82> l<11>
n<> u<84> t<Procedural_timing_control> p<102> c<83> s<101> l<11>
n<clock> u<85> t<StringConst> p<86> l<11>
n<> u<86> t<Hierarchical_identifier> p<89> c<85> s<88> l<11>
n<> u<87> t<Bit_select> p<88> l<11>
n<> u<88> t<Select> p<89> c<87> l<11>
n<> u<89> t<Variable_lvalue> p<97> c<86> s<90> l<11>
n<> u<90> t<AssignOp_Assign> p<97> s<96> l<11>
n<clock> u<91> t<StringConst> p<92> l<11>
n<> u<92> t<Primary_literal> p<93> c<91> l<11>
n<> u<93> t<Primary> p<94> c<92> l<11>
n<> u<94> t<Expression> p<96> c<93> l<11>
n<> u<95> t<Unary_Tilda> p<96> s<94> l<11>
n<> u<96> t<Expression> p<97> c<95> l<11>
n<> u<97> t<Operator_assignment> p<98> c<89> l<11>
n<> u<98> t<Blocking_assignment> p<99> c<97> l<11>
n<> u<99> t<Statement_item> p<100> c<98> l<11>
n<> u<100> t<Statement> p<101> c<99> l<11>
n<> u<101> t<Statement_or_null> p<102> c<100> l<11>
n<> u<102> t<Procedural_timing_control_statement> p<103> c<84> l<11>
n<> u<103> t<Statement_item> p<104> c<102> l<11>
n<> u<104> t<Statement> p<105> c<103> l<11>
n<> u<105> t<Always_construct> p<106> c<80> l<11>
n<> u<106> t<Module_common_item> p<107> c<105> l<11>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<11>
n<> u<108> t<Non_port_module_item> p<158> c<107> s<157> l<11>
n<> u<109> t<AlwaysKeywd_FF> p<154> s<153> l<13>
n<> u<110> t<Edge_Posedge> p<115> s<114> l<13>
n<clock> u<111> t<StringConst> p<112> l<13>
n<> u<112> t<Primary_literal> p<113> c<111> l<13>
n<> u<113> t<Primary> p<114> c<112> l<13>
n<> u<114> t<Expression> p<115> c<113> l<13>
n<> u<115> t<Event_expression> p<116> c<110> l<13>
n<> u<116> t<Event_control> p<117> c<115> l<13>
n<> u<117> t<Procedural_timing_control> p<151> c<116> s<150> l<13>
n<reset> u<118> t<StringConst> p<119> l<14>
n<> u<119> t<Primary_literal> p<120> c<118> l<14>
n<> u<120> t<Primary> p<121> c<119> l<14>
n<> u<121> t<Expression> p<122> c<120> l<14>
n<> u<122> t<Expression_or_cond_pattern> p<123> c<121> l<14>
n<> u<123> t<Cond_predicate> p<142> c<122> s<141> l<14>
n<curr_state> u<124> t<StringConst> p<125> l<15>
n<> u<125> t<Hierarchical_identifier> p<128> c<124> s<127> l<15>
n<> u<126> t<Bit_select> p<127> l<15>
n<> u<127> t<Select> p<128> c<126> l<15>
n<> u<128> t<Variable_lvalue> p<133> c<125> s<132> l<15>
n<RESET> u<129> t<StringConst> p<130> l<15>
n<> u<130> t<Primary_literal> p<131> c<129> l<15>
n<> u<131> t<Primary> p<132> c<130> l<15>
n<> u<132> t<Expression> p<133> c<131> l<15>
n<> u<133> t<Nonblocking_assignment> p<134> c<128> l<15>
n<> u<134> t<Statement_item> p<135> c<133> l<15>
n<> u<135> t<Statement> p<136> c<134> l<15>
n<> u<136> t<Statement_or_null> p<138> c<135> s<137> l<15>
n<> u<137> t<End> p<138> l<16>
n<> u<138> t<Seq_block> p<139> c<136> l<14>
n<> u<139> t<Statement_item> p<140> c<138> l<14>
n<> u<140> t<Statement> p<141> c<139> l<14>
n<> u<141> t<Statement_or_null> p<142> c<140> l<14>
n<> u<142> t<Conditional_statement> p<143> c<123> l<14>
n<> u<143> t<Statement_item> p<144> c<142> l<14>
n<> u<144> t<Statement> p<145> c<143> l<14>
n<> u<145> t<Statement_or_null> p<147> c<144> s<146> l<14>
n<> u<146> t<End> p<147> l<17>
n<> u<147> t<Seq_block> p<148> c<145> l<13>
n<> u<148> t<Statement_item> p<149> c<147> l<13>
n<> u<149> t<Statement> p<150> c<148> l<13>
n<> u<150> t<Statement_or_null> p<151> c<149> l<13>
n<> u<151> t<Procedural_timing_control_statement> p<152> c<117> l<13>
n<> u<152> t<Statement_item> p<153> c<151> l<13>
n<> u<153> t<Statement> p<154> c<152> l<13>
n<> u<154> t<Always_construct> p<155> c<109> l<13>
n<> u<155> t<Module_common_item> p<156> c<154> l<13>
n<> u<156> t<Module_or_generate_item> p<157> c<155> l<13>
n<> u<157> t<Non_port_module_item> p<158> c<156> l<13>
n<> u<158> t<Module_declaration> p<159> c<28> l<1>
n<> u<159> t<Description> p<160> c<158> l<1>
n<> u<160> t<Source_text> p<161> c<159> l<1>
n<> u<161> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "conditional_Fsm".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@conditional_Fsm".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:3: Implicit port type (wire) for "count".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@conditional_Fsm".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/BindVarsAndEnum/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@conditional_Fsm)
|vpiName:work@conditional_Fsm
|uhdmallPackages:
\_package: builtin (builtin), parent:work@conditional_Fsm
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@conditional_Fsm
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@conditional_Fsm
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@mailbox::new::bound), line:6, parent:bound
        |vpiFullName:work@mailbox::new::bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@conditional_Fsm
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40
      |vpiTypespec:
      \_enum_typespec: (state), line:35
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35
          |vpiName:FINISHED
          |INT:0
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35
          |vpiName:KILLED
          |INT:4
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35
          |vpiName:RUNNING
          |INT:1
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35
          |vpiName:SUSPENDED
          |INT:3
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35
          |vpiName:WAITING
          |INT:2
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35, parent:state
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35, parent:state
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35, parent:state
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35, parent:state
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35, parent:state
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@conditional_Fsm
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@conditional_Fsm
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::new::keyCount), line:60, parent:keyCount
        |vpiFullName:work@semaphore::new::keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::put::keyCount), line:63, parent:keyCount
        |vpiFullName:work@semaphore::put::keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::get::keyCount), line:66, parent:keyCount
        |vpiFullName:work@semaphore::get::keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::try_get::keyCount), line:69, parent:keyCount
        |vpiFullName:work@semaphore::try_get::keyCount
|uhdmallModules:
\_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1: , parent:work@conditional_Fsm
  |vpiDefName:work@conditional_Fsm
  |vpiFullName:work@conditional_Fsm
  |vpiProcess:
  \_always: , line:11, parent:work@conditional_Fsm
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , line:11
      |#10
      |vpiStmt:
      \_assignment: , line:11
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@conditional_Fsm.clock), line:11
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
            |vpiName:clock
            |vpiFullName:work@conditional_Fsm.clock
            |vpiAutomatic:1
            |vpiVisibility:1
        |vpiRhs:
        \_operation: , line:11
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@conditional_Fsm.clock), line:11
            |vpiName:clock
            |vpiFullName:work@conditional_Fsm.clock
            |vpiActual:
            \_bit_var: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
  |vpiProcess:
  \_always: , line:13, parent:work@conditional_Fsm
    |vpiAlwaysType:3
    |vpiStmt:
    \_event_control: , line:13
      |vpiCondition:
      \_operation: , line:13
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@conditional_Fsm.clock), line:13
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
      |vpiStmt:
      \_begin: (work@conditional_Fsm), line:13
        |vpiFullName:work@conditional_Fsm
        |vpiStmt:
        \_if_stmt: , line:14, parent:work@conditional_Fsm
          |vpiCondition:
          \_ref_obj: (work@conditional_Fsm.reset), line:14
            |vpiName:reset
            |vpiFullName:work@conditional_Fsm.reset
          |vpiStmt:
          \_begin: (work@conditional_Fsm), line:14
            |vpiFullName:work@conditional_Fsm
            |vpiStmt:
            \_assignment: , line:15, parent:work@conditional_Fsm
              |vpiOpType:82
              |vpiLhs:
              \_ref_obj: (work@conditional_Fsm.curr_state), line:15, parent:work@conditional_Fsm
                |vpiName:curr_state
                |vpiFullName:work@conditional_Fsm.curr_state
                |vpiActual:
                \_enum_var: (work@conditional_Fsm.curr_state), line:8, parent:work@conditional_Fsm
                  |vpiName:curr_state
                  |vpiFullName:work@conditional_Fsm.curr_state
                  |vpiAutomatic:1
                  |vpiVisibility:1
                  |vpiTypespec:
                  \_enum_typespec: (state), line:7
                    |vpiName:state
                    |vpiBaseTypespec:
                    \_logic_typespec: , line:7
                      |vpiRange:
                      \_range: , line:7
                        |vpiLeftRange:
                        \_constant: , line:7
                          |vpiConstType:7
                          |vpiDecompile:1
                          |vpiSize:32
                          |INT:1
                        |vpiRightRange:
                        \_constant: , line:7
                          |vpiConstType:7
                          |vpiDecompile:0
                          |vpiSize:32
                          |INT:0
                    |vpiEnumConst:
                    \_enum_const: (COUNTER), line:7
                      |vpiName:COUNTER
                      |INT:1
                    |vpiEnumConst:
                    \_enum_const: (COUNTER_DONE), line:7
                      |vpiName:COUNTER_DONE
                      |INT:2
                    |vpiEnumConst:
                    \_enum_const: (RESET), line:7
                      |vpiName:RESET
                      |INT:0
              |vpiRhs:
              \_ref_obj: (work@conditional_Fsm.RESET), line:15, parent:work@conditional_Fsm
                |vpiName:RESET
                |vpiFullName:work@conditional_Fsm.RESET
                |vpiActual:
                \_enum_const: (RESET), line:7
  |vpiPort:
  \_port: (reset), line:1, parent:work@conditional_Fsm
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@conditional_Fsm.reset), line:1, parent:work@conditional_Fsm
        |vpiName:reset
        |vpiFullName:work@conditional_Fsm.reset
  |vpiPort:
  \_port: (increment), line:2, parent:work@conditional_Fsm
    |vpiName:increment
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@conditional_Fsm.increment), line:2, parent:work@conditional_Fsm
        |vpiName:increment
        |vpiFullName:work@conditional_Fsm.increment
  |vpiPort:
  \_port: (count), line:3, parent:work@conditional_Fsm
    |vpiName:count
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@conditional_Fsm.count), line:3, parent:work@conditional_Fsm
        |vpiName:count
        |vpiFullName:work@conditional_Fsm.count
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.reset), line:1, parent:work@conditional_Fsm
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.increment), line:2, parent:work@conditional_Fsm
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.count), line:3, parent:work@conditional_Fsm
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
    |vpiName:clock
    |vpiFullName:work@conditional_Fsm.clock
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.curr_state), line:8, parent:work@conditional_Fsm
    |vpiName:curr_state
    |vpiFullName:work@conditional_Fsm.curr_state
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.next_state), line:8, parent:work@conditional_Fsm
    |vpiName:next_state
    |vpiFullName:work@conditional_Fsm.next_state
  |vpiTypedef:
  \_enum_typespec: (state), line:7
|uhdmtopModules:
\_module: work@conditional_Fsm (work@conditional_Fsm) dut.sv:1: 
  |vpiDefName:work@conditional_Fsm
  |vpiName:work@conditional_Fsm
  |vpiProcess:
  \_always: , line:11, parent:work@conditional_Fsm
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , line:11
      |#10
      |vpiStmt:
      \_assignment: , line:11
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@conditional_Fsm.clock), line:11
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
            |vpiName:clock
            |vpiFullName:work@conditional_Fsm.clock
            |vpiAutomatic:1
            |vpiVisibility:1
        |vpiRhs:
        \_operation: , line:11
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@conditional_Fsm.clock), line:11
            |vpiName:clock
            |vpiFullName:work@conditional_Fsm.clock
            |vpiActual:
            \_bit_var: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
  |vpiProcess:
  \_always: , line:13, parent:work@conditional_Fsm
    |vpiAlwaysType:3
    |vpiStmt:
    \_event_control: , line:13
      |vpiCondition:
      \_operation: , line:13
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@conditional_Fsm.clock), line:13
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_bit_var: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
      |vpiStmt:
      \_begin: (work@conditional_Fsm), line:13
        |vpiFullName:work@conditional_Fsm
        |vpiStmt:
        \_if_stmt: , line:14, parent:work@conditional_Fsm
          |vpiCondition:
          \_ref_obj: (work@conditional_Fsm.reset), line:14
            |vpiName:reset
            |vpiFullName:work@conditional_Fsm.reset
            |vpiActual:
            \_bit_var: (work@conditional_Fsm.reset), line:1, parent:work@conditional_Fsm
              |vpiName:reset
              |vpiFullName:work@conditional_Fsm.reset
              |vpiAutomatic:1
              |vpiVisibility:1
          |vpiStmt:
          \_begin: (work@conditional_Fsm), line:14
            |vpiFullName:work@conditional_Fsm
            |vpiStmt:
            \_assignment: , line:15, parent:work@conditional_Fsm
              |vpiOpType:82
              |vpiLhs:
              \_ref_obj: (work@conditional_Fsm.curr_state), line:15
                |vpiName:curr_state
                |vpiFullName:work@conditional_Fsm.curr_state
                |vpiActual:
                \_enum_var: (work@conditional_Fsm.curr_state), line:8, parent:work@conditional_Fsm
                  |vpiName:curr_state
                  |vpiFullName:work@conditional_Fsm.curr_state
                  |vpiAutomatic:1
                  |vpiVisibility:1
                  |vpiTypespec:
                  \_enum_typespec: (state), line:7
                    |vpiName:state
                    |vpiBaseTypespec:
                    \_logic_typespec: , line:7
                      |vpiRange:
                      \_range: , line:7
                        |vpiLeftRange:
                        \_constant: , line:7
                          |vpiConstType:7
                          |vpiDecompile:1
                          |vpiSize:32
                          |INT:1
                        |vpiRightRange:
                        \_constant: , line:7
                          |vpiConstType:7
                          |vpiDecompile:0
                          |vpiSize:32
                          |INT:0
                    |vpiEnumConst:
                    \_enum_const: (COUNTER), line:7
                      |vpiName:COUNTER
                      |INT:1
                    |vpiEnumConst:
                    \_enum_const: (COUNTER_DONE), line:7
                      |vpiName:COUNTER_DONE
                      |INT:2
                    |vpiEnumConst:
                    \_enum_const: (RESET), line:7
                      |vpiName:RESET
                      |INT:0
              |vpiRhs:
              \_ref_obj: (work@conditional_Fsm.RESET), line:15
                |vpiName:RESET
                |vpiFullName:work@conditional_Fsm.RESET
                |vpiActual:
                \_enum_const: (RESET), line:7
  |vpiPort:
  \_port: (reset), line:1, parent:work@conditional_Fsm
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_bit_var: (work@conditional_Fsm.reset), line:1, parent:work@conditional_Fsm
  |vpiPort:
  \_port: (increment), line:2, parent:work@conditional_Fsm
    |vpiName:increment
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_bit_var: (work@conditional_Fsm.increment), line:2, parent:work@conditional_Fsm
        |vpiName:increment
        |vpiFullName:work@conditional_Fsm.increment
        |vpiAutomatic:1
        |vpiVisibility:1
  |vpiPort:
  \_port: (count), line:3, parent:work@conditional_Fsm
    |vpiName:count
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@conditional_Fsm.count), line:3, parent:work@conditional_Fsm
        |vpiName:count
        |vpiFullName:work@conditional_Fsm.count
  |vpiNet:
  \_logic_net: (work@conditional_Fsm.count), line:3, parent:work@conditional_Fsm
  |vpiVariables:
  \_bit_var: (work@conditional_Fsm.reset), line:1, parent:work@conditional_Fsm
  |vpiVariables:
  \_bit_var: (work@conditional_Fsm.increment), line:2, parent:work@conditional_Fsm
  |vpiVariables:
  \_bit_var: (work@conditional_Fsm.clock), line:5, parent:work@conditional_Fsm
  |vpiVariables:
  \_enum_var: (work@conditional_Fsm.curr_state), line:8, parent:work@conditional_Fsm
  |vpiVariables:
  \_enum_var: (work@conditional_Fsm.next_state), line:8, parent:work@conditional_Fsm
    |vpiName:next_state
    |vpiFullName:work@conditional_Fsm.next_state
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiTypespec:
    \_enum_typespec: (state), line:7
  |vpiTypedef:
  \_enum_typespec: (state), line:7, parent:work@conditional_Fsm
    |vpiName:state
    |vpiBaseTypespec:
    \_logic_typespec: , line:7, parent:state
      |vpiRange:
      \_range: , line:7
        |vpiLeftRange:
        \_constant: , line:7
          |vpiConstType:7
          |vpiDecompile:1
          |vpiSize:32
          |INT:1
        |vpiRightRange:
        \_constant: , line:7
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
    |vpiEnumConst:
    \_enum_const: (COUNTER), line:7, parent:state
      |vpiName:COUNTER
      |INT:1
    |vpiEnumConst:
    \_enum_const: (COUNTER_DONE), line:7, parent:state
      |vpiName:COUNTER_DONE
      |INT:2
    |vpiEnumConst:
    \_enum_const: (RESET), line:7, parent:state
      |vpiName:RESET
      |INT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6

