Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 20:16:00 2025
| Host         : Quillo-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bancoderegistros_timing_summary_routed.rpt -pb bancoderegistros_timing_summary_routed.pb -rpx bancoderegistros_timing_summary_routed.rpx -warn_on_violation
| Design       : bancoderegistros
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (384)
5. checking no_input_delay (22)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (384)
--------------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  400          inf        0.000                      0                  400           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 3.435ns (43.081%)  route 4.539ns (56.919%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    P23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  SEL_IBUF[0]_inst/O
                         net (fo=44, routed)          2.336     3.232    regs/RBL/SEL_IBUF[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.105     3.337 r  regs/RBL/DATA_IOBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.664     4.001    regs/RDI/Q_reg[0]_1
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.105     4.106 r  regs/RDI/DATA_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.539     5.644    DATA_IOBUF[0]_inst/I
    R18                  OBUFT (Prop_obuft_I_O)       2.330     7.974 r  DATA_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.974    DATA[0]
    R18                                                               r  DATA[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 3.449ns (43.655%)  route 4.452ns (56.345%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.573     3.437    regs/RBL/SEL_IBUF[1]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.105     3.542 r  regs/RBL/DATA_IOBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.346     3.888    regs/RDI/Q_reg[4]_1
    SLICE_X3Y107         LUT5 (Prop_lut5_I4_O)        0.105     3.993 r  regs/RDI/DATA_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.533     5.526    DATA_IOBUF[4]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.375     7.901 r  DATA_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.901    DATA[4]
    T22                                                               r  DATA[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.879ns  (logic 3.448ns (43.761%)  route 4.431ns (56.239%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.299     3.163    regs/RBL/SEL_IBUF[1]
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.105     3.268 r  regs/RBL/DATA_IOBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.467     3.735    regs/RDI/Q_reg[1]_1
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.105     3.840 r  regs/RDI/DATA_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.665     5.505    DATA_IOBUF[1]_inst/I
    R23                  OBUFT (Prop_obuft_I_O)       2.374     7.879 r  DATA_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.879    DATA[1]
    R23                                                               r  DATA[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 3.461ns (44.152%)  route 4.377ns (55.848%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.333     3.197    regs/RBL/SEL_IBUF[1]
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.105     3.302 r  regs/RBL/DATA_IOBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.663     3.965    regs/RDI/Q_reg[7]_1
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.105     4.070 r  regs/RDI/DATA_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.382     5.452    DATA_IOBUF[7]_inst/I
    T25                  OBUFT (Prop_obuft_I_O)       2.386     7.838 r  DATA_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.838    DATA[7]
    T25                                                               r  DATA[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 3.458ns (44.138%)  route 4.376ns (55.862%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.234     3.099    regs/RDI/SEL_IBUF[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.105     3.204 r  regs/RDI/DATA_IOBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.656     3.860    regs/RDI/DATA_IOBUF[8]_inst_i_2_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I0_O)        0.105     3.965 r  regs/RDI/DATA_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.486     5.450    DATA_IOBUF[8]_inst/I
    T24                  OBUFT (Prop_obuft_I_O)       2.384     7.834 r  DATA_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.834    DATA[8]
    T24                                                               r  DATA[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 3.491ns (45.110%)  route 4.248ns (54.890%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    P23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  SEL_IBUF[0]_inst/O
                         net (fo=44, routed)          2.048     2.944    regs/RBL/SEL_IBUF[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.105     3.049 r  regs/RBL/DATA_IOBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.674     3.722    regs/RDI/Q_reg[2]_1
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.105     3.827 r  regs/RDI/DATA_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.526     5.354    DATA_IOBUF[2]_inst/I
    T23                  OBUFT (Prop_obuft_I_O)       2.385     7.739 r  DATA_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.739    DATA[2]
    T23                                                               r  DATA[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 3.466ns (44.968%)  route 4.241ns (55.032%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.206     3.070    regs/RDI/SEL_IBUF[1]
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.105     3.175 r  regs/RDI/DATA_IOBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.649     3.824    regs/RDI/DATA_IOBUF[5]_inst_i_2_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.105     3.929 r  regs/RDI/DATA_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.386     5.315    DATA_IOBUF[5]_inst/I
    P26                  OBUFT (Prop_obuft_I_O)       2.391     7.707 r  DATA_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.707    DATA[5]
    P26                                                               r  DATA[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 3.450ns (45.333%)  route 4.160ns (54.667%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.546     3.411    regs/RDI/SEL_IBUF[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I2_O)        0.105     3.516 r  regs/RDI/DATA_IOBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.205     3.721    regs/RDI/DATA_IOBUF[3]_inst_i_2_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.105     3.826 r  regs/RDI/DATA_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.408     5.234    DATA_IOBUF[3]_inst/I
    R22                  OBUFT (Prop_obuft_I_O)       2.375     7.609 r  DATA_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.609    DATA[3]
    R22                                                               r  DATA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 3.452ns (45.485%)  route 4.138ns (54.515%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          1.924     2.788    regs/RBH/SEL_IBUF[1]
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.105     2.893 r  regs/RBH/DATA_IOBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.678     3.571    regs/RDI/Q_reg[7]_0
    SLICE_X0Y111         LUT4 (Prop_lut4_I2_O)        0.105     3.676 r  regs/RDI/DATA_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.536     5.212    DATA_IOBUF[15]_inst/I
    P24                  OBUFT (Prop_obuft_I_O)       2.378     7.590 r  DATA_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.590    DATA[15]
    P24                                                               r  DATA[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 3.503ns (48.430%)  route 3.730ns (51.570%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    P23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  SEL_IBUF[0]_inst/O
                         net (fo=44, routed)          1.840     2.735    regs/RDI/SEL_IBUF[0]
    SLICE_X1Y108         LUT6 (Prop_lut6_I4_O)        0.105     2.840 r  regs/RDI/DATA_IOBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.513     3.354    regs/RDI/DATA_IOBUF[10]_inst_i_2_n_0
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.105     3.459 r  regs/RDI/DATA_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.377     4.836    DATA_IOBUF[10]_inst/I
    N26                  OBUFT (Prop_obuft_I_O)       2.398     7.234 r  DATA_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.234    DATA[10]
    N26                                                               r  DATA[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA[4]
                            (input port)
  Destination:            regs/RDL/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.195ns (36.504%)  route 0.338ns (63.496%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  DATA[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[4]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  DATA_IOBUF[4]_inst/IBUF/O
                         net (fo=8, routed)           0.338     0.533    regs/RDL/D[4]
    SLICE_X3Y105         FDCE                                         r  regs/RDL/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[13]
                            (input port)
  Destination:            regs/RCH/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.177ns (32.863%)  route 0.361ns (67.137%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  DATA[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[13]_inst/IO
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  DATA_IOBUF[13]_inst/IBUF/O
                         net (fo=8, routed)           0.361     0.538    regs/RCH/D[5]
    SLICE_X1Y113         FDCE                                         r  regs/RCH/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[14]
                            (input port)
  Destination:            regs/RCH/Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.173ns (31.888%)  route 0.370ns (68.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  DATA[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[14]_inst/IO
    R20                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  DATA_IOBUF[14]_inst/IBUF/O
                         net (fo=8, routed)           0.370     0.543    regs/RCH/D[6]
    SLICE_X1Y113         FDCE                                         r  regs/RCH/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[12]
                            (input port)
  Destination:            regs/RAH/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.209ns (38.536%)  route 0.334ns (61.464%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  DATA[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[12]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  DATA_IOBUF[12]_inst/IBUF/O
                         net (fo=8, routed)           0.334     0.543    regs/RAH/D[4]
    SLICE_X1Y112         FDCE                                         r  regs/RAH/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[12]
                            (input port)
  Destination:            regs/RDH/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.209ns (38.178%)  route 0.339ns (61.822%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  DATA[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[12]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  DATA_IOBUF[12]_inst/IBUF/O
                         net (fo=8, routed)           0.339     0.548    regs/RDH/D[4]
    SLICE_X0Y112         FDCE                                         r  regs/RDH/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[8]
                            (input port)
  Destination:            regs/RDH/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.203ns (36.917%)  route 0.347ns (63.083%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  DATA[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[8]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  DATA_IOBUF[8]_inst/IBUF/O
                         net (fo=8, routed)           0.347     0.550    regs/RDH/D[0]
    SLICE_X0Y108         FDCE                                         r  regs/RDH/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[5]
                            (input port)
  Destination:            regs/RDL/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.211ns (37.964%)  route 0.344ns (62.036%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  DATA[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[5]_inst/IO
    P26                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  DATA_IOBUF[5]_inst/IBUF/O
                         net (fo=8, routed)           0.344     0.555    regs/RDL/D[5]
    SLICE_X3Y105         FDCE                                         r  regs/RDL/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[12]
                            (input port)
  Destination:            regs/RDI/Q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.209ns (37.565%)  route 0.348ns (62.435%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  DATA[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[12]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  DATA_IOBUF[12]_inst/IBUF/O
                         net (fo=8, routed)           0.348     0.557    regs/RDI/D[12]
    SLICE_X1Y111         FDCE                                         r  regs/RDI/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[11]
                            (input port)
  Destination:            regs/RCH/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.203ns (36.032%)  route 0.361ns (63.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 r  DATA[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[11]_inst/IO
    P25                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  DATA_IOBUF[11]_inst/IBUF/O
                         net (fo=8, routed)           0.361     0.564    regs/RCH/D[3]
    SLICE_X1Y109         FDCE                                         r  regs/RCH/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[11]
                            (input port)
  Destination:            regs/RBH/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.203ns (35.869%)  route 0.363ns (64.131%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 r  DATA[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[11]_inst/IO
    P25                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  DATA_IOBUF[11]_inst/IBUF/O
                         net (fo=8, routed)           0.363     0.567    regs/RBH/D[3]
    SLICE_X0Y109         FDCE                                         r  regs/RBH/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------





