

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Tue Nov  4 00:15:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|      132|  0.230 us|  1.320 us|   24|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filtertest_2_fu_176                   |FIR_filtertest_2                   |       10|       10|   0.100 us|   0.100 us|   10|   10|                                              no|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_191   |FIR_HLS_Pipeline_VITIS_LOOP_65_1   |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_200   |FIR_HLS_Pipeline_VITIS_LOOP_69_2   |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_1_fu_206   |FIR_HLS_Pipeline_VITIS_LOOP_83_1   |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_11_fu_215  |FIR_HLS_Pipeline_VITIS_LOOP_83_11  |      118|      118|   1.180 us|   1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_12_fu_224  |FIR_HLS_Pipeline_VITIS_LOOP_83_12  |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 10 13 
2 --> 3 
3 --> 4 
4 --> 18 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 18 
10 --> 11 
11 --> 12 
12 --> 18 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.07>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'y_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:13]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln13 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:13]   --->   Operation 22 'specinterface' 'specinterface_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.07ns)   --->   "%x_n_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:19]   --->   Operation 27 'read' 'x_n_1' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:21]   --->   Operation 28 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_n_3 = load i16 %y2" [FIR_HLS.cpp:32]   --->   Operation 29 'load' 'x_n_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.54ns)   --->   "%switch_ln21 = switch i2 %mod_value_load, void %sw.bb, i2 3, void %sw.bb18, i2 1, void %sw.bb8, i2 2, void %sw.bb13" [FIR_HLS.cpp:21]   --->   Operation 30 'switch' 'switch_ln21' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i16 %x_n_1" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 31 'sext' 'sext_ln81' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (0.99ns) (grouped into DSP with root node add_ln81_1)   --->   "%mul_ln81 = mul i25 %sext_ln81, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 32 'mul' 'mul_ln81' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 3> <Delay = 3.74>
ST_2 : Operation 33 [2/2] (3.74ns)   --->   "%ref_tmp3 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %x_n_1" [FIR_HLS.cpp:37]   --->   Operation 33 'call' 'ref_tmp3' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 4> <Delay = 3.74>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%ref_tmp3 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %x_n_1" [FIR_HLS.cpp:37]   --->   Operation 34 'call' 'ref_tmp3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln37 = store i16 %ref_tmp3, i16 %y1_phase2" [FIR_HLS.cpp:37]   --->   Operation 35 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.74ns)   --->   "%ref_tmp4 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %x_n_3" [FIR_HLS.cpp:38]   --->   Operation 36 'call' 'ref_tmp4' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 5> <Delay = 0.52>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%ref_tmp4 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %x_n_3" [FIR_HLS.cpp:38]   --->   Operation 37 'call' 'ref_tmp4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i16 %ref_tmp4" [FIR_HLS.cpp:39]   --->   Operation 38 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.52ns)   --->   "%store_ln39 = store i2 3, i2 %mod_value" [FIR_HLS.cpp:39]   --->   Operation 39 'store' 'store_ln39' <Predicate = true> <Delay = 0.52>
ST_4 : Operation 40 [1/1] (0.52ns)   --->   "%br_ln41 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:41]   --->   Operation 40 'br' 'br_ln41' <Predicate = true> <Delay = 0.52>

State 5 <SV = 1> <Delay = 0.67>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_3, i16 0" [FIR_HLS.cpp:62->FIR_HLS.cpp:32]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln62 = store i32 %shl_ln, i32 4" [FIR_HLS.cpp:62->FIR_HLS.cpp:32]   --->   Operation 42 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 6 <SV = 2> <Delay = 3.74>
ST_6 : Operation 43 [2/2] (3.74ns)   --->   "%ref_tmp9 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %x_n_1" [FIR_HLS.cpp:31]   --->   Operation 43 'call' 'ref_tmp9' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i14 %y_3_loc, i32 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 3> <Delay = 1.52>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "%ref_tmp9 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %x_n_1" [FIR_HLS.cpp:31]   --->   Operation 45 'call' 'ref_tmp9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln31 = store i16 %ref_tmp9, i16 %y1_phase1" [FIR_HLS.cpp:31]   --->   Operation 46 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/2] (1.52ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i14 %y_3_loc, i32 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i32 %H_filter_FIR_int_41"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 1.52>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%y_3_loc_load = load i14 %y_3_loc"   --->   Operation 49 'load' 'y_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/2] (1.52ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i32 %H_filter_FIR_int_41"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 51 [1/1] (0.52ns)   --->   "%store_ln33 = store i2 2, i2 %mod_value" [FIR_HLS.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = true> <Delay = 0.52>
ST_9 : Operation 52 [1/1] (0.52ns)   --->   "%br_ln35 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:35]   --->   Operation 52 'br' 'br_ln35' <Predicate = true> <Delay = 0.52>

State 10 <SV = 3> <Delay = 3.74>
ST_10 : Operation 53 [2/2] (3.74ns)   --->   "%ref_tmp1 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %x_n_1" [FIR_HLS.cpp:43]   --->   Operation 53 'call' 'ref_tmp1' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 4> <Delay = 3.74>
ST_11 : Operation 54 [1/2] (0.00ns)   --->   "%ref_tmp1 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %x_n_1" [FIR_HLS.cpp:43]   --->   Operation 54 'call' 'ref_tmp1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %ref_tmp1, i16 %y1_phase3" [FIR_HLS.cpp:43]   --->   Operation 55 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [2/2] (3.74ns)   --->   "%ref_tmp2 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %x_n_3" [FIR_HLS.cpp:44]   --->   Operation 56 'call' 'ref_tmp2' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 5> <Delay = 0.52>
ST_12 : Operation 57 [1/2] (0.00ns)   --->   "%ref_tmp2 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %x_n_3" [FIR_HLS.cpp:44]   --->   Operation 57 'call' 'ref_tmp2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i16 %ref_tmp2" [FIR_HLS.cpp:45]   --->   Operation 58 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.52ns)   --->   "%store_ln45 = store i2 0, i2 %mod_value" [FIR_HLS.cpp:45]   --->   Operation 59 'store' 'store_ln45' <Predicate = true> <Delay = 0.52>
ST_12 : Operation 60 [1/1] (0.52ns)   --->   "%br_ln47 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:47]   --->   Operation 60 'br' 'br_ln47' <Predicate = true> <Delay = 0.52>

State 13 <SV = 1> <Delay = 0.99>
ST_13 : Operation 61 [2/2] (0.67ns)   --->   "%H_filter_FIR_dec_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 61 'load' 'H_filter_FIR_dec_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 62 [2/3] (0.99ns) (grouped into DSP with root node add_ln81_1)   --->   "%mul_ln81 = mul i25 %sext_ln81, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 62 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 63 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 63 'load' 'H_filter_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>

State 14 <SV = 2> <Delay = 1.32>
ST_14 : Operation 64 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_filter_FIR_dec_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 64 'load' 'H_filter_FIR_dec_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln81_1)   --->   "%mul_ln81 = mul i25 %sext_ln81, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 65 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node add_ln81_1)   --->   "%sext_ln81_2 = sext i25 %mul_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 66 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_1 = add i32 %sext_ln81_2, i32 %H_filter_FIR_dec_40_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 67 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 68 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 68 'load' 'H_filter_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>

State 15 <SV = 3> <Delay = 5.12>
ST_15 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_1 = add i32 %sext_ln81_2, i32 %H_filter_FIR_dec_40_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 69 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%y_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_1, i32 16, i32 31" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 70 'partselect' 'y_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln19 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_1, i16 %x_n_1, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_dec_40" [FIR_HLS.cpp:19]   --->   Operation 71 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%y1_phase1_load = load i16 %y1_phase1" [FIR_HLS.cpp:24]   --->   Operation 72 'load' 'y1_phase1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%y1_phase2_load = load i16 %y1_phase2" [FIR_HLS.cpp:24]   --->   Operation 73 'load' 'y1_phase2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%y1_phase3_load = load i16 %y1_phase3" [FIR_HLS.cpp:24]   --->   Operation 74 'load' 'y1_phase3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i16 %y1_phase2_load, i16 %y1_phase1_load" [FIR_HLS.cpp:24]   --->   Operation 75 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 76 [1/1] (0.85ns)   --->   "%add_ln24_1 = add i16 %y1_phase3_load, i16 %y_1" [FIR_HLS.cpp:24]   --->   Operation 76 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_n = add i16 %add_ln24_1, i16 %add_ln24" [FIR_HLS.cpp:24]   --->   Operation 77 'add' 'x_n' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n, i7 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 78 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n, i2 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 79 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i18 %tmp" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 80 'sext' 'sext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.92ns)   --->   "%sub_ln81 = sub i23 %p_shl, i23 %sext_ln81_3" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 81 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln81_4 = sext i23 %sub_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 82 'sext' 'sext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (1.01ns)   --->   "%add_ln81 = add i32 %sext_ln81_4, i32 %H_filter_FIR_kernel_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 83 'add' 'add_ln81' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%y_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81, i32 16, i32 31" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 84 'partselect' 'y_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln24 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_11, i16 %x_n, i16 %b_FIR_kernel, i32 %H_filter_FIR_kernel" [FIR_HLS.cpp:24]   --->   Operation 85 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln25 = store i16 %y_3, i16 %y2" [FIR_HLS.cpp:25]   --->   Operation 86 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln81_5 = sext i16 %y_3" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 87 'sext' 'sext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [2/2] (0.67ns)   --->   "%H_filter_FIR_int_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 88 'load' 'H_filter_FIR_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 89 [3/3] (0.99ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81_1 = mul i25 %sext_ln81_5, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 89 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 4> <Delay = 1.62>
ST_16 : Operation 90 [1/2] (1.52ns)   --->   "%call_ln19 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_1, i16 %x_n_1, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_dec_40" [FIR_HLS.cpp:19]   --->   Operation 90 'call' 'call_ln19' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 91 [1/2] (1.62ns)   --->   "%call_ln24 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_11, i16 %x_n, i16 %b_FIR_kernel, i32 %H_filter_FIR_kernel" [FIR_HLS.cpp:24]   --->   Operation 91 'call' 'call_ln24' <Predicate = true> <Delay = 1.62> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 92 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_filter_FIR_int_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 92 'load' 'H_filter_FIR_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %H_filter_FIR_int_40_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 93 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [2/3] (0.99ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81_1 = mul i25 %sext_ln81_5, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 94 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 5> <Delay = 0.64>
ST_17 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81_1 = mul i25 %sext_ln81_5, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 95 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node add_ln81_2)   --->   "%sext_ln81_6 = sext i25 %mul_ln81_1" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 96 'sext' 'sext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_2 = add i30 %sext_ln81_6, i30 %trunc_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 97 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln81 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_12, i16 %y_3, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_int_40" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 98 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 6> <Delay = 1.62>
ST_18 : Operation 99 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_2 = add i30 %sext_ln81_6, i30 %trunc_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 99 'add' 'add_ln81_2' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%y = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %add_ln81_2, i32 16, i32 29" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 100 'partselect' 'y' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_18 : Operation 101 [1/2] (1.52ns)   --->   "%call_ln81 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_12, i16 %y_3, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_int_40" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 101 'call' 'call_ln81' <Predicate = (mod_value_load == 0)> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 102 [1/1] (0.52ns)   --->   "%store_ln27 = store i2 1, i2 %mod_value" [FIR_HLS.cpp:27]   --->   Operation 102 'store' 'store_ln27' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_18 : Operation 103 [1/1] (0.52ns)   --->   "%br_ln29 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:29]   --->   Operation 103 'br' 'br_ln29' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%data_out_load = phi i14 %trunc_ln45, void %sw.bb18, i14 %trunc_ln39, void %sw.bb13, i14 %y_3_loc_load, void %sw.bb8, i14 %y, void %sw.bb"   --->   Operation 104 'phi' 'data_out_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %data_out_load, i2 0" [FIR_HLS.cpp:50]   --->   Operation 105 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [2/2] (0.45ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:50]   --->   Operation 106 'write' 'write_ln50' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 19 <SV = 7> <Delay = 0.45>
ST_19 : Operation 107 [1/2] (0.45ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:50]   --->   Operation 107 'write' 'write_ln50' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [FIR_HLS.cpp:51]   --->   Operation 108 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mod_value]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ b_FIR_dec_int_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ y1_phase1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y1_phase2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y1_phase3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ b_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_dec_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_int_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_3_loc                  (alloca        ) [ 00000111110000000000]
spectopmodule_ln13       (spectopmodule ) [ 00000000000000000000]
specinterface_ln13       (specinterface ) [ 00000000000000000000]
specinterface_ln0        (specinterface ) [ 00000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0        (specinterface ) [ 00000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 00000000000000000000]
x_n_1                    (read          ) [ 00110111001101111000]
mod_value_load           (load          ) [ 01111111111111111110]
x_n_3                    (load          ) [ 00111100001110000000]
switch_ln21              (switch        ) [ 00000000000000000000]
sext_ln81                (sext          ) [ 00000000000001100000]
ref_tmp3                 (call          ) [ 00000000000000000000]
store_ln37               (store         ) [ 00000000000000000000]
ref_tmp4                 (call          ) [ 00000000000000000000]
trunc_ln39               (trunc         ) [ 00001000010010000010]
store_ln39               (store         ) [ 00000000000000000000]
br_ln41                  (br            ) [ 00001000010010000010]
shl_ln                   (bitconcatenate) [ 00000000000000000000]
store_ln62               (store         ) [ 00000000000000000000]
ref_tmp9                 (call          ) [ 00000000000000000000]
store_ln31               (store         ) [ 00000000000000000000]
call_ln0                 (call          ) [ 00000000000000000000]
y_3_loc_load             (load          ) [ 00001000010010000010]
call_ln0                 (call          ) [ 00000000000000000000]
store_ln33               (store         ) [ 00000000000000000000]
br_ln35                  (br            ) [ 00001000010010000010]
ref_tmp1                 (call          ) [ 00000000000000000000]
store_ln43               (store         ) [ 00000000000000000000]
ref_tmp2                 (call          ) [ 00000000000000000000]
trunc_ln45               (trunc         ) [ 00001000010010000010]
store_ln45               (store         ) [ 00000000000000000000]
br_ln47                  (br            ) [ 00001000010010000010]
H_filter_FIR_dec_40_load (load          ) [ 00000000000000010000]
mul_ln81                 (mul           ) [ 00000000000000000000]
sext_ln81_2              (sext          ) [ 00000000000000010000]
H_filter_FIR_kernel_load (load          ) [ 00000000000000010000]
add_ln81_1               (add           ) [ 00000000000000000000]
y_1                      (partselect    ) [ 00000000000000000000]
y1_phase1_load           (load          ) [ 00000000000000000000]
y1_phase2_load           (load          ) [ 00000000000000000000]
y1_phase3_load           (load          ) [ 00000000000000000000]
add_ln24                 (add           ) [ 00000000000000000000]
add_ln24_1               (add           ) [ 00000000000000000000]
x_n                      (add           ) [ 00000000000000001000]
p_shl                    (bitconcatenate) [ 00000000000000000000]
tmp                      (bitconcatenate) [ 00000000000000000000]
sext_ln81_3              (sext          ) [ 00000000000000000000]
sub_ln81                 (sub           ) [ 00000000000000000000]
sext_ln81_4              (sext          ) [ 00000000000000000000]
add_ln81                 (add           ) [ 00000000000000000000]
y_3                      (partselect    ) [ 00000000000000001110]
store_ln25               (store         ) [ 00000000000000000000]
sext_ln81_5              (sext          ) [ 00000000000000001100]
call_ln19                (call          ) [ 00000000000000000000]
call_ln24                (call          ) [ 00000000000000000000]
H_filter_FIR_int_40_load (load          ) [ 00000000000000000000]
trunc_ln81               (trunc         ) [ 00000000000000000110]
mul_ln81_1               (mul           ) [ 00000000000000000000]
sext_ln81_6              (sext          ) [ 00000000000000000010]
add_ln81_2               (add           ) [ 00000000000000000000]
y                        (partselect    ) [ 00000000000000000000]
call_ln81                (call          ) [ 00000000000000000000]
store_ln27               (store         ) [ 00000000000000000000]
br_ln29                  (br            ) [ 00000000000000000000]
data_out_load            (phi           ) [ 00000000000000000010]
p_0                      (bitconcatenate) [ 00000000000000000001]
write_ln50               (write         ) [ 00000000000000000000]
ret_ln51                 (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mod_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_FIR_dec_int_40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="H_filter_FIR_dec_40">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y1_phase1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y1_phase2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y1_phase3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_FIR_kernel">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="H_filter_FIR_kernel">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_kernel"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="H_filter_FIR_int_40">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="H_filter_FIR_dec_43">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_FIR_dec_int_43">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="H_filter_FIR_int_41">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b_FIR_dec_int_41">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="H_filter_FIR_dec_42">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b_FIR_dec_int_42">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="H_filter_FIR_int_42">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="H_filter_FIR_dec_41">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_dec_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="H_filter_FIR_int_43">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filtertest.2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_65_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_69_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_83_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_83_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_83_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="y_3_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_n_1_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/18 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln62_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_filter_FIR_dec_40_load/13 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_filter_FIR_kernel_load/13 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_filter_FIR_int_40_load/15 "/>
</bind>
</comp>

<comp id="163" class="1005" name="data_out_load_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_out_load (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_out_load_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="14" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="14" slack="0"/>
<pin id="174" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_load/18 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_FIR_filtertest_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="15" slack="0"/>
<pin id="180" dir="0" index="3" bw="16" slack="2"/>
<pin id="181" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp3/2 ref_tmp4/3 ref_tmp9/6 ref_tmp1/10 ref_tmp2/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="14" slack="2"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="0" index="3" bw="15" slack="0"/>
<pin id="196" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_83_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="3"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="0" index="3" bw="32" slack="0"/>
<pin id="211" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_83_11_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="0" index="2" bw="16" slack="0"/>
<pin id="219" dir="0" index="3" bw="32" slack="0"/>
<pin id="220" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_83_12_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="2"/>
<pin id="227" dir="0" index="2" bw="14" slack="0"/>
<pin id="228" dir="0" index="3" bw="32" slack="0"/>
<pin id="229" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/17 "/>
</bind>
</comp>

<comp id="233" class="1004" name="mod_value_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mod_value_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="x_n_3_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_n_3/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln81_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln37_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln39_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln39_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="2" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shl_ln_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln31_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="y_3_loc_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="5"/>
<pin id="277" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3_loc_load/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln33_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln43_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln45_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln45_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="y_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_1/15 "/>
</bind>
</comp>

<comp id="309" class="1004" name="y1_phase1_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase1_load/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="y1_phase2_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase2_load/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="y1_phase3_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase3_load/15 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln24_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/15 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln24_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/15 "/>
</bind>
</comp>

<comp id="333" class="1004" name="x_n_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_n/15 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="23" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/15 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="18" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln81_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="18" slack="0"/>
<pin id="358" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_3/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sub_ln81_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="23" slack="0"/>
<pin id="362" dir="0" index="1" bw="18" slack="0"/>
<pin id="363" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln81/15 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln81_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="23" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_4/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln81_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="23" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/15 "/>
</bind>
</comp>

<comp id="375" class="1004" name="y_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_3/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln25_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/15 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln81_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_5/15 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln81_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/16 "/>
</bind>
</comp>

<comp id="399" class="1004" name="y_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="0"/>
<pin id="401" dir="0" index="1" bw="30" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/18 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln27_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="2" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/18 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_0_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="14" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/18 "/>
</bind>
</comp>

<comp id="424" class="1007" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="9" slack="0"/>
<pin id="427" dir="0" index="2" bw="32" slack="0"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81/1 sext_ln81_2/14 add_ln81_1/14 "/>
</bind>
</comp>

<comp id="433" class="1007" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="0"/>
<pin id="436" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_1/15 sext_ln81_6/17 add_ln81_2/17 "/>
</bind>
</comp>

<comp id="441" class="1005" name="y_3_loc_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="14" slack="2"/>
<pin id="443" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="y_3_loc "/>
</bind>
</comp>

<comp id="447" class="1005" name="x_n_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="2"/>
<pin id="449" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="x_n_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="mod_value_load_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="6"/>
<pin id="455" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="mod_value_load "/>
</bind>
</comp>

<comp id="460" class="1005" name="sext_ln81_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="25" slack="1"/>
<pin id="462" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81 "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln39_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="1"/>
<pin id="467" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="473" class="1005" name="trunc_ln45_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="1"/>
<pin id="475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="478" class="1005" name="H_filter_FIR_dec_40_load_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_dec_40_load "/>
</bind>
</comp>

<comp id="483" class="1005" name="H_filter_FIR_kernel_load_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_kernel_load "/>
</bind>
</comp>

<comp id="488" class="1005" name="x_n_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_n "/>
</bind>
</comp>

<comp id="493" class="1005" name="y_3_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="2"/>
<pin id="495" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="498" class="1005" name="sext_ln81_5_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="25" slack="1"/>
<pin id="500" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_5 "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln81_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="30" slack="1"/>
<pin id="505" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln81 "/>
</bind>
</comp>

<comp id="508" class="1005" name="p_0_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="1"/>
<pin id="510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="120" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="90" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="92" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="110" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="86" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="100" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="221"><net_src comp="108" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="230"><net_src comp="112" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="126" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="176" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="176" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="273"><net_src comp="176" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="4" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="176" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="176" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="88" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="96" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="308"><net_src comp="98" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="313" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="309" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="300" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="321" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="345"><net_src comp="102" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="104" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="106" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="333" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="340" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="94" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="96" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="98" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="375" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="6" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="375" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="157" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="114" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="96" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="116" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="408"><net_src comp="399" pin="4"/><net_sink comp="166" pin=6"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="4" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="118" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="166" pin="8"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="415" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="429"><net_src comp="241" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="145" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="438"><net_src comp="391" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="74" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="444"><net_src comp="122" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="450"><net_src comp="126" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="456"><net_src comp="233" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="241" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="468"><net_src comp="251" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="476"><net_src comp="290" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="481"><net_src comp="145" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="486"><net_src comp="151" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="491"><net_src comp="333" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="496"><net_src comp="375" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="501"><net_src comp="391" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="506"><net_src comp="395" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="511"><net_src comp="415" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
	Port: mod_value | {4 9 12 18 }
	Port: y2 | {15 }
	Port: H_filter_FIR_dec_40 | {15 16 }
	Port: y1_phase1 | {7 }
	Port: y1_phase2 | {3 }
	Port: y1_phase3 | {11 }
	Port: H_filter_FIR_kernel | {15 16 }
	Port: H_filter_FIR_int_40 | {17 18 }
	Port: H_filter_FIR_dec_43 | {6 7 }
	Port: H_filter_FIR_int_41 | {5 8 9 }
	Port: H_filter_FIR_dec_42 | {2 3 }
	Port: H_filter_FIR_int_42 | {3 4 }
	Port: H_filter_FIR_dec_41 | {10 11 }
	Port: H_filter_FIR_int_43 | {11 12 }
 - Input state : 
	Port: FIR_HLS : input_r | {1 }
	Port: FIR_HLS : mod_value | {1 }
	Port: FIR_HLS : y2 | {1 }
	Port: FIR_HLS : b_FIR_dec_int_40 | {15 16 17 18 }
	Port: FIR_HLS : H_filter_FIR_dec_40 | {13 14 15 16 }
	Port: FIR_HLS : y1_phase1 | {15 }
	Port: FIR_HLS : y1_phase2 | {15 }
	Port: FIR_HLS : y1_phase3 | {15 }
	Port: FIR_HLS : b_FIR_kernel | {15 16 }
	Port: FIR_HLS : H_filter_FIR_kernel | {13 14 15 16 }
	Port: FIR_HLS : H_filter_FIR_int_40 | {15 16 17 18 }
	Port: FIR_HLS : H_filter_FIR_dec_43 | {6 7 }
	Port: FIR_HLS : b_FIR_dec_int_43 | {6 7 11 12 }
	Port: FIR_HLS : H_filter_FIR_int_41 | {6 7 8 9 }
	Port: FIR_HLS : b_FIR_dec_int_41 | {6 7 10 11 }
	Port: FIR_HLS : H_filter_FIR_dec_42 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_42 | {2 3 4 }
	Port: FIR_HLS : H_filter_FIR_int_42 | {3 4 }
	Port: FIR_HLS : H_filter_FIR_dec_41 | {10 11 }
	Port: FIR_HLS : H_filter_FIR_int_43 | {11 12 }
  - Chain level:
	State 1
		switch_ln21 : 1
		mul_ln81 : 1
	State 2
	State 3
		store_ln37 : 1
	State 4
		trunc_ln39 : 1
	State 5
		store_ln62 : 1
	State 6
	State 7
		store_ln31 : 1
	State 8
	State 9
	State 10
	State 11
		store_ln43 : 1
	State 12
		trunc_ln45 : 1
	State 13
	State 14
		sext_ln81_2 : 1
		add_ln81_1 : 2
	State 15
		y_1 : 1
		add_ln24 : 1
		add_ln24_1 : 2
		x_n : 3
		p_shl : 4
		tmp : 4
		sext_ln81_3 : 5
		sub_ln81 : 6
		sext_ln81_4 : 7
		add_ln81 : 8
		y_3 : 9
		call_ln24 : 4
		store_ln25 : 10
		sext_ln81_5 : 10
		mul_ln81_1 : 11
	State 16
		trunc_ln81 : 1
	State 17
		sext_ln81_6 : 1
		add_ln81_2 : 2
	State 18
		y : 1
		data_out_load : 2
		p_0 : 3
		write_ln50 : 4
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |          grp_FIR_filtertest_2_fu_176         |    2    |  1.708  |    80   |   153   |
|          |  grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_191 |    2    |  0.854  |    55   |   123   |
|   call   |  grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_200 |    0    |  0.427  |    8    |    38   |
|          |  grp_FIR_HLS_Pipeline_VITIS_LOOP_83_1_fu_206 |    1    |  0.854  |    42   |    92   |
|          | grp_FIR_HLS_Pipeline_VITIS_LOOP_83_11_fu_215 |    1    |  0.854  |    59   |   104   |
|          | grp_FIR_HLS_Pipeline_VITIS_LOOP_83_12_fu_224 |    1    |  0.854  |    42   |    92   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                add_ln24_fu_321               |    0    |    0    |    0    |    16   |
|    add   |               add_ln24_1_fu_327              |    0    |    0    |    0    |    23   |
|          |                  x_n_fu_333                  |    0    |    0    |    0    |    16   |
|          |                add_ln81_fu_370               |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    sub   |                sub_ln81_fu_360               |    0    |    0    |    0    |    30   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  muladd  |                  grp_fu_424                  |    1    |    0    |    0    |    0    |
|          |                  grp_fu_433                  |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   read   |               x_n_1_read_fu_126              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_132               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               sext_ln81_fu_241               |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln81_3_fu_356              |    0    |    0    |    0    |    0    |
|          |              sext_ln81_4_fu_366              |    0    |    0    |    0    |    0    |
|          |              sext_ln81_5_fu_391              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln39_fu_251              |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln45_fu_290              |    0    |    0    |    0    |    0    |
|          |               trunc_ln81_fu_395              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 shl_ln_fu_261                |    0    |    0    |    0    |    0    |
|bitconcatenate|                 p_shl_fu_340                 |    0    |    0    |    0    |    0    |
|          |                  tmp_fu_348                  |    0    |    0    |    0    |    0    |
|          |                  p_0_fu_415                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  y_1_fu_300                  |    0    |    0    |    0    |    0    |
|partselect|                  y_3_fu_375                  |    0    |    0    |    0    |    0    |
|          |                   y_fu_399                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    9    |  5.551  |   286   |   726   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|H_filter_FIR_dec_40|    0   |   64   |    3   |    0   |
|H_filter_FIR_dec_41|    0   |   64   |    3   |    0   |
|H_filter_FIR_dec_42|    0   |   64   |    3   |    0   |
|H_filter_FIR_dec_43|    0   |   64   |    3   |    0   |
|H_filter_FIR_int_40|    0   |   64   |    3   |    0   |
|H_filter_FIR_int_41|    0   |   64   |    3   |    0   |
|H_filter_FIR_int_42|    0   |   64   |    3   |    0   |
|H_filter_FIR_int_43|    0   |   64   |    3   |    0   |
|H_filter_FIR_kernel|    2   |    0   |    0   |    0   |
|  b_FIR_dec_int_40 |    0   |   14   |    2   |    -   |
|  b_FIR_dec_int_41 |    0   |   15   |    2   |    -   |
|  b_FIR_dec_int_42 |    0   |   15   |    2   |    -   |
|  b_FIR_dec_int_43 |    0   |   15   |    2   |    -   |
|    b_FIR_kernel   |    1   |    0   |    0   |    -   |
+-------------------+--------+--------+--------+--------+
|       Total       |    3   |   571  |   32   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|H_filter_FIR_dec_40_load_reg_478|   32   |
|H_filter_FIR_kernel_load_reg_483|   32   |
|      data_out_load_reg_163     |   14   |
|     mod_value_load_reg_453     |    2   |
|           p_0_reg_508          |   16   |
|       sext_ln81_5_reg_498      |   25   |
|        sext_ln81_reg_460       |   25   |
|       trunc_ln39_reg_465       |   14   |
|       trunc_ln45_reg_473       |   14   |
|       trunc_ln81_reg_503       |   30   |
|          x_n_1_reg_447         |   16   |
|           x_n_reg_488          |   16   |
|         y_3_loc_reg_441        |   14   |
|           y_3_reg_493          |   16   |
+--------------------------------+--------+
|              Total             |   266  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|               grp_write_fu_132               |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|          grp_FIR_filtertest_2_fu_176         |  p1  |   5  |  32  |   160  ||    0    ||    26   |
|          grp_FIR_filtertest_2_fu_176         |  p2  |   3  |  15  |   45   ||    0    ||    14   |
| grp_FIR_HLS_Pipeline_VITIS_LOOP_83_11_fu_215 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|                  grp_fu_424                  |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|                  grp_fu_424                  |  p1  |   2  |   9  |   18   ||    0    ||    9    |
|                  grp_fu_433                  |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|                  grp_fu_433                  |  p1  |   2  |   9  |   18   ||    0    ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                    |      |      |      |   369  ||  3.612  ||    0    ||    94   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    5   |   286  |   726  |    -   |
|   Memory  |    3   |    -   |    -   |   571  |   32   |    0   |
|Multiplexer|    -   |    -   |    3   |    0   |   94   |    -   |
|  Register |    -   |    -   |    -   |   266  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |    9   |  1123  |   852  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
