// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module NN_conv4_Pipeline_M1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_img_12_address0,
        out_img_12_ce0,
        out_img_12_we0,
        out_img_12_d0,
        out_img_11_address0,
        out_img_11_ce0,
        out_img_11_we0,
        out_img_11_d0,
        out_img_10_address0,
        out_img_10_ce0,
        out_img_10_we0,
        out_img_10_d0,
        out_img_9_address0,
        out_img_9_ce0,
        out_img_9_we0,
        out_img_9_d0,
        out_img_8_address0,
        out_img_8_ce0,
        out_img_8_we0,
        out_img_8_d0,
        out_img_7_address0,
        out_img_7_ce0,
        out_img_7_we0,
        out_img_7_d0,
        out_img_6_address0,
        out_img_6_ce0,
        out_img_6_we0,
        out_img_6_d0,
        out_img_5_address0,
        out_img_5_ce0,
        out_img_5_we0,
        out_img_5_d0,
        out_img_4_address0,
        out_img_4_ce0,
        out_img_4_we0,
        out_img_4_d0,
        out_img_3_address0,
        out_img_3_ce0,
        out_img_3_we0,
        out_img_3_d0,
        out_img_2_address0,
        out_img_2_ce0,
        out_img_2_we0,
        out_img_2_d0,
        out_img_1_address0,
        out_img_1_ce0,
        out_img_1_we0,
        out_img_1_d0,
        out_img_0_address0,
        out_img_0_ce0,
        out_img_0_we0,
        out_img_0_d0,
        phi_mul182,
        add1809237_reload,
        add180_19250_reload,
        add180_29263_reload,
        add180_39276_reload,
        add180_49289_reload,
        add180_59302_reload,
        add180_69315_reload,
        add180_79328_reload,
        add180_89341_reload,
        add180_99354_reload,
        add180_109367_reload,
        add180_119380_reload,
        add180_129393_reload,
        bias_conv4_load,
        add180_182599238_reload,
        add180_1_19251_reload,
        add180_2_19264_reload,
        add180_3_19277_reload,
        add180_4_19290_reload,
        add180_5_19303_reload,
        add180_6_19316_reload,
        add180_7_19329_reload,
        add180_8_19342_reload,
        add180_9_19355_reload,
        add180_10_19368_reload,
        add180_11_19381_reload,
        add180_12_19394_reload,
        add180_282769239_reload,
        add180_1_29252_reload,
        add180_2_29265_reload,
        add180_3_29278_reload,
        add180_4_29291_reload,
        add180_5_29304_reload,
        add180_6_29317_reload,
        add180_7_29330_reload,
        add180_8_29343_reload,
        add180_9_29356_reload,
        add180_10_29369_reload,
        add180_11_29382_reload,
        add180_12_29395_reload,
        add180_382939240_reload,
        add180_1_39253_reload,
        add180_2_39266_reload,
        add180_3_39279_reload,
        add180_4_39292_reload,
        add180_5_39305_reload,
        add180_6_39318_reload,
        add180_7_39331_reload,
        add180_8_39344_reload,
        add180_9_39357_reload,
        add180_10_39370_reload,
        add180_11_39383_reload,
        add180_12_39396_reload,
        add180_483109241_reload,
        add180_1_49254_reload,
        add180_2_49267_reload,
        add180_3_49280_reload,
        add180_4_49293_reload,
        add180_5_49306_reload,
        add180_6_49319_reload,
        add180_7_49332_reload,
        add180_8_49345_reload,
        add180_9_49358_reload,
        add180_10_49371_reload,
        add180_11_49384_reload,
        add180_12_49397_reload,
        add180_583279242_reload,
        add180_1_59255_reload,
        add180_2_59268_reload,
        add180_3_59281_reload,
        add180_4_59294_reload,
        add180_5_59307_reload,
        add180_6_59320_reload,
        add180_7_59333_reload,
        add180_8_59346_reload,
        add180_9_59359_reload,
        add180_10_59372_reload,
        add180_11_59385_reload,
        add180_12_59398_reload,
        add180_683449243_reload,
        add180_1_69256_reload,
        add180_2_69269_reload,
        add180_3_69282_reload,
        add180_4_69295_reload,
        add180_5_69308_reload,
        add180_6_69321_reload,
        add180_7_69334_reload,
        add180_8_69347_reload,
        add180_9_69360_reload,
        add180_10_69373_reload,
        add180_11_69386_reload,
        add180_12_69399_reload,
        add180_783619244_reload,
        add180_1_79257_reload,
        add180_2_79270_reload,
        add180_3_79283_reload,
        add180_4_79296_reload,
        add180_5_79309_reload,
        add180_6_79322_reload,
        add180_7_79335_reload,
        add180_8_79348_reload,
        add180_9_79361_reload,
        add180_10_79374_reload,
        add180_11_79387_reload,
        add180_12_79400_reload,
        add180_883789245_reload,
        add180_1_89258_reload,
        add180_2_89271_reload,
        add180_3_89284_reload,
        add180_4_89297_reload,
        add180_5_89310_reload,
        add180_6_89323_reload,
        add180_7_89336_reload,
        add180_8_89349_reload,
        add180_9_89362_reload,
        add180_10_89375_reload,
        add180_11_89388_reload,
        add180_12_89401_reload,
        add180_983959246_reload,
        add180_1_99259_reload,
        add180_2_99272_reload,
        add180_3_99285_reload,
        add180_4_99298_reload,
        add180_5_99311_reload,
        add180_6_99324_reload,
        add180_7_99337_reload,
        add180_8_99350_reload,
        add180_9_99363_reload,
        add180_10_99376_reload,
        add180_11_99389_reload,
        add180_12_99402_reload,
        add180_1084129247_reload,
        add180_1_109260_reload,
        add180_2_109273_reload,
        add180_3_109286_reload,
        add180_4_109299_reload,
        add180_5_109312_reload,
        add180_6_109325_reload,
        add180_7_109338_reload,
        add180_8_109351_reload,
        add180_9_109364_reload,
        add180_10_109377_reload,
        add180_11_109390_reload,
        add180_12_109403_reload,
        add180_1184299248_reload,
        add180_1_119261_reload,
        add180_2_119274_reload,
        add180_3_119287_reload,
        add180_4_119300_reload,
        add180_5_119313_reload,
        add180_6_119326_reload,
        add180_7_119339_reload,
        add180_8_119352_reload,
        add180_9_119365_reload,
        add180_10_119378_reload,
        add180_11_119391_reload,
        add180_12_119404_reload,
        add180_1284469249_reload,
        add180_1_129262_reload,
        add180_2_129275_reload,
        add180_3_129288_reload,
        add180_4_129301_reload,
        add180_5_129314_reload,
        add180_6_129327_reload,
        add180_7_129340_reload,
        add180_8_129353_reload,
        add180_9_129366_reload,
        add180_10_129379_reload,
        add180_11_129392_reload,
        add180_12_129414_reload,
        grp_fu_22647_p_din0,
        grp_fu_22647_p_din1,
        grp_fu_22647_p_opcode,
        grp_fu_22647_p_dout0,
        grp_fu_22647_p_ce,
        grp_fu_22651_p_din0,
        grp_fu_22651_p_din1,
        grp_fu_22651_p_opcode,
        grp_fu_22651_p_dout0,
        grp_fu_22651_p_ce,
        grp_fu_22655_p_din0,
        grp_fu_22655_p_din1,
        grp_fu_22655_p_opcode,
        grp_fu_22655_p_dout0,
        grp_fu_22655_p_ce,
        grp_fu_22659_p_din0,
        grp_fu_22659_p_din1,
        grp_fu_22659_p_opcode,
        grp_fu_22659_p_dout0,
        grp_fu_22659_p_ce,
        grp_fu_22663_p_din0,
        grp_fu_22663_p_din1,
        grp_fu_22663_p_opcode,
        grp_fu_22663_p_dout0,
        grp_fu_22663_p_ce,
        grp_fu_22667_p_din0,
        grp_fu_22667_p_din1,
        grp_fu_22667_p_opcode,
        grp_fu_22667_p_dout0,
        grp_fu_22667_p_ce,
        grp_fu_22671_p_din0,
        grp_fu_22671_p_din1,
        grp_fu_22671_p_opcode,
        grp_fu_22671_p_dout0,
        grp_fu_22671_p_ce,
        grp_fu_22675_p_din0,
        grp_fu_22675_p_din1,
        grp_fu_22675_p_opcode,
        grp_fu_22675_p_dout0,
        grp_fu_22675_p_ce,
        grp_fu_22679_p_din0,
        grp_fu_22679_p_din1,
        grp_fu_22679_p_opcode,
        grp_fu_22679_p_dout0,
        grp_fu_22679_p_ce,
        grp_fu_22683_p_din0,
        grp_fu_22683_p_din1,
        grp_fu_22683_p_opcode,
        grp_fu_22683_p_dout0,
        grp_fu_22683_p_ce,
        grp_fu_22687_p_din0,
        grp_fu_22687_p_din1,
        grp_fu_22687_p_opcode,
        grp_fu_22687_p_dout0,
        grp_fu_22687_p_ce,
        grp_fu_22691_p_din0,
        grp_fu_22691_p_din1,
        grp_fu_22691_p_opcode,
        grp_fu_22691_p_dout0,
        grp_fu_22691_p_ce,
        grp_fu_22695_p_din0,
        grp_fu_22695_p_din1,
        grp_fu_22695_p_opcode,
        grp_fu_22695_p_dout0,
        grp_fu_22695_p_ce,
        grp_fu_26659_p_din0,
        grp_fu_26659_p_din1,
        grp_fu_26659_p_opcode,
        grp_fu_26659_p_dout0,
        grp_fu_26659_p_ce,
        grp_fu_26663_p_din0,
        grp_fu_26663_p_din1,
        grp_fu_26663_p_opcode,
        grp_fu_26663_p_dout0,
        grp_fu_26663_p_ce,
        grp_fu_26667_p_din0,
        grp_fu_26667_p_din1,
        grp_fu_26667_p_opcode,
        grp_fu_26667_p_dout0,
        grp_fu_26667_p_ce,
        grp_fu_26671_p_din0,
        grp_fu_26671_p_din1,
        grp_fu_26671_p_opcode,
        grp_fu_26671_p_dout0,
        grp_fu_26671_p_ce,
        grp_fu_26675_p_din0,
        grp_fu_26675_p_din1,
        grp_fu_26675_p_opcode,
        grp_fu_26675_p_dout0,
        grp_fu_26675_p_ce,
        grp_fu_26679_p_din0,
        grp_fu_26679_p_din1,
        grp_fu_26679_p_opcode,
        grp_fu_26679_p_dout0,
        grp_fu_26679_p_ce,
        grp_fu_26683_p_din0,
        grp_fu_26683_p_din1,
        grp_fu_26683_p_opcode,
        grp_fu_26683_p_dout0,
        grp_fu_26683_p_ce,
        grp_fu_26687_p_din0,
        grp_fu_26687_p_din1,
        grp_fu_26687_p_opcode,
        grp_fu_26687_p_dout0,
        grp_fu_26687_p_ce,
        grp_fu_26691_p_din0,
        grp_fu_26691_p_din1,
        grp_fu_26691_p_opcode,
        grp_fu_26691_p_dout0,
        grp_fu_26691_p_ce,
        grp_fu_26695_p_din0,
        grp_fu_26695_p_din1,
        grp_fu_26695_p_opcode,
        grp_fu_26695_p_dout0,
        grp_fu_26695_p_ce,
        grp_fu_26699_p_din0,
        grp_fu_26699_p_din1,
        grp_fu_26699_p_opcode,
        grp_fu_26699_p_dout0,
        grp_fu_26699_p_ce,
        grp_fu_26703_p_din0,
        grp_fu_26703_p_din1,
        grp_fu_26703_p_opcode,
        grp_fu_26703_p_dout0,
        grp_fu_26703_p_ce,
        grp_fu_26707_p_din0,
        grp_fu_26707_p_din1,
        grp_fu_26707_p_opcode,
        grp_fu_26707_p_dout0,
        grp_fu_26707_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] out_img_12_address0;
output   out_img_12_ce0;
output   out_img_12_we0;
output  [31:0] out_img_12_d0;
output  [12:0] out_img_11_address0;
output   out_img_11_ce0;
output   out_img_11_we0;
output  [31:0] out_img_11_d0;
output  [12:0] out_img_10_address0;
output   out_img_10_ce0;
output   out_img_10_we0;
output  [31:0] out_img_10_d0;
output  [12:0] out_img_9_address0;
output   out_img_9_ce0;
output   out_img_9_we0;
output  [31:0] out_img_9_d0;
output  [12:0] out_img_8_address0;
output   out_img_8_ce0;
output   out_img_8_we0;
output  [31:0] out_img_8_d0;
output  [12:0] out_img_7_address0;
output   out_img_7_ce0;
output   out_img_7_we0;
output  [31:0] out_img_7_d0;
output  [12:0] out_img_6_address0;
output   out_img_6_ce0;
output   out_img_6_we0;
output  [31:0] out_img_6_d0;
output  [12:0] out_img_5_address0;
output   out_img_5_ce0;
output   out_img_5_we0;
output  [31:0] out_img_5_d0;
output  [12:0] out_img_4_address0;
output   out_img_4_ce0;
output   out_img_4_we0;
output  [31:0] out_img_4_d0;
output  [12:0] out_img_3_address0;
output   out_img_3_ce0;
output   out_img_3_we0;
output  [31:0] out_img_3_d0;
output  [12:0] out_img_2_address0;
output   out_img_2_ce0;
output   out_img_2_we0;
output  [31:0] out_img_2_d0;
output  [12:0] out_img_1_address0;
output   out_img_1_ce0;
output   out_img_1_we0;
output  [31:0] out_img_1_d0;
output  [12:0] out_img_0_address0;
output   out_img_0_ce0;
output   out_img_0_we0;
output  [31:0] out_img_0_d0;
input  [11:0] phi_mul182;
input  [31:0] add1809237_reload;
input  [31:0] add180_19250_reload;
input  [31:0] add180_29263_reload;
input  [31:0] add180_39276_reload;
input  [31:0] add180_49289_reload;
input  [31:0] add180_59302_reload;
input  [31:0] add180_69315_reload;
input  [31:0] add180_79328_reload;
input  [31:0] add180_89341_reload;
input  [31:0] add180_99354_reload;
input  [31:0] add180_109367_reload;
input  [31:0] add180_119380_reload;
input  [31:0] add180_129393_reload;
input  [31:0] bias_conv4_load;
input  [31:0] add180_182599238_reload;
input  [31:0] add180_1_19251_reload;
input  [31:0] add180_2_19264_reload;
input  [31:0] add180_3_19277_reload;
input  [31:0] add180_4_19290_reload;
input  [31:0] add180_5_19303_reload;
input  [31:0] add180_6_19316_reload;
input  [31:0] add180_7_19329_reload;
input  [31:0] add180_8_19342_reload;
input  [31:0] add180_9_19355_reload;
input  [31:0] add180_10_19368_reload;
input  [31:0] add180_11_19381_reload;
input  [31:0] add180_12_19394_reload;
input  [31:0] add180_282769239_reload;
input  [31:0] add180_1_29252_reload;
input  [31:0] add180_2_29265_reload;
input  [31:0] add180_3_29278_reload;
input  [31:0] add180_4_29291_reload;
input  [31:0] add180_5_29304_reload;
input  [31:0] add180_6_29317_reload;
input  [31:0] add180_7_29330_reload;
input  [31:0] add180_8_29343_reload;
input  [31:0] add180_9_29356_reload;
input  [31:0] add180_10_29369_reload;
input  [31:0] add180_11_29382_reload;
input  [31:0] add180_12_29395_reload;
input  [31:0] add180_382939240_reload;
input  [31:0] add180_1_39253_reload;
input  [31:0] add180_2_39266_reload;
input  [31:0] add180_3_39279_reload;
input  [31:0] add180_4_39292_reload;
input  [31:0] add180_5_39305_reload;
input  [31:0] add180_6_39318_reload;
input  [31:0] add180_7_39331_reload;
input  [31:0] add180_8_39344_reload;
input  [31:0] add180_9_39357_reload;
input  [31:0] add180_10_39370_reload;
input  [31:0] add180_11_39383_reload;
input  [31:0] add180_12_39396_reload;
input  [31:0] add180_483109241_reload;
input  [31:0] add180_1_49254_reload;
input  [31:0] add180_2_49267_reload;
input  [31:0] add180_3_49280_reload;
input  [31:0] add180_4_49293_reload;
input  [31:0] add180_5_49306_reload;
input  [31:0] add180_6_49319_reload;
input  [31:0] add180_7_49332_reload;
input  [31:0] add180_8_49345_reload;
input  [31:0] add180_9_49358_reload;
input  [31:0] add180_10_49371_reload;
input  [31:0] add180_11_49384_reload;
input  [31:0] add180_12_49397_reload;
input  [31:0] add180_583279242_reload;
input  [31:0] add180_1_59255_reload;
input  [31:0] add180_2_59268_reload;
input  [31:0] add180_3_59281_reload;
input  [31:0] add180_4_59294_reload;
input  [31:0] add180_5_59307_reload;
input  [31:0] add180_6_59320_reload;
input  [31:0] add180_7_59333_reload;
input  [31:0] add180_8_59346_reload;
input  [31:0] add180_9_59359_reload;
input  [31:0] add180_10_59372_reload;
input  [31:0] add180_11_59385_reload;
input  [31:0] add180_12_59398_reload;
input  [31:0] add180_683449243_reload;
input  [31:0] add180_1_69256_reload;
input  [31:0] add180_2_69269_reload;
input  [31:0] add180_3_69282_reload;
input  [31:0] add180_4_69295_reload;
input  [31:0] add180_5_69308_reload;
input  [31:0] add180_6_69321_reload;
input  [31:0] add180_7_69334_reload;
input  [31:0] add180_8_69347_reload;
input  [31:0] add180_9_69360_reload;
input  [31:0] add180_10_69373_reload;
input  [31:0] add180_11_69386_reload;
input  [31:0] add180_12_69399_reload;
input  [31:0] add180_783619244_reload;
input  [31:0] add180_1_79257_reload;
input  [31:0] add180_2_79270_reload;
input  [31:0] add180_3_79283_reload;
input  [31:0] add180_4_79296_reload;
input  [31:0] add180_5_79309_reload;
input  [31:0] add180_6_79322_reload;
input  [31:0] add180_7_79335_reload;
input  [31:0] add180_8_79348_reload;
input  [31:0] add180_9_79361_reload;
input  [31:0] add180_10_79374_reload;
input  [31:0] add180_11_79387_reload;
input  [31:0] add180_12_79400_reload;
input  [31:0] add180_883789245_reload;
input  [31:0] add180_1_89258_reload;
input  [31:0] add180_2_89271_reload;
input  [31:0] add180_3_89284_reload;
input  [31:0] add180_4_89297_reload;
input  [31:0] add180_5_89310_reload;
input  [31:0] add180_6_89323_reload;
input  [31:0] add180_7_89336_reload;
input  [31:0] add180_8_89349_reload;
input  [31:0] add180_9_89362_reload;
input  [31:0] add180_10_89375_reload;
input  [31:0] add180_11_89388_reload;
input  [31:0] add180_12_89401_reload;
input  [31:0] add180_983959246_reload;
input  [31:0] add180_1_99259_reload;
input  [31:0] add180_2_99272_reload;
input  [31:0] add180_3_99285_reload;
input  [31:0] add180_4_99298_reload;
input  [31:0] add180_5_99311_reload;
input  [31:0] add180_6_99324_reload;
input  [31:0] add180_7_99337_reload;
input  [31:0] add180_8_99350_reload;
input  [31:0] add180_9_99363_reload;
input  [31:0] add180_10_99376_reload;
input  [31:0] add180_11_99389_reload;
input  [31:0] add180_12_99402_reload;
input  [31:0] add180_1084129247_reload;
input  [31:0] add180_1_109260_reload;
input  [31:0] add180_2_109273_reload;
input  [31:0] add180_3_109286_reload;
input  [31:0] add180_4_109299_reload;
input  [31:0] add180_5_109312_reload;
input  [31:0] add180_6_109325_reload;
input  [31:0] add180_7_109338_reload;
input  [31:0] add180_8_109351_reload;
input  [31:0] add180_9_109364_reload;
input  [31:0] add180_10_109377_reload;
input  [31:0] add180_11_109390_reload;
input  [31:0] add180_12_109403_reload;
input  [31:0] add180_1184299248_reload;
input  [31:0] add180_1_119261_reload;
input  [31:0] add180_2_119274_reload;
input  [31:0] add180_3_119287_reload;
input  [31:0] add180_4_119300_reload;
input  [31:0] add180_5_119313_reload;
input  [31:0] add180_6_119326_reload;
input  [31:0] add180_7_119339_reload;
input  [31:0] add180_8_119352_reload;
input  [31:0] add180_9_119365_reload;
input  [31:0] add180_10_119378_reload;
input  [31:0] add180_11_119391_reload;
input  [31:0] add180_12_119404_reload;
input  [31:0] add180_1284469249_reload;
input  [31:0] add180_1_129262_reload;
input  [31:0] add180_2_129275_reload;
input  [31:0] add180_3_129288_reload;
input  [31:0] add180_4_129301_reload;
input  [31:0] add180_5_129314_reload;
input  [31:0] add180_6_129327_reload;
input  [31:0] add180_7_129340_reload;
input  [31:0] add180_8_129353_reload;
input  [31:0] add180_9_129366_reload;
input  [31:0] add180_10_129379_reload;
input  [31:0] add180_11_129392_reload;
input  [31:0] add180_12_129414_reload;
output  [31:0] grp_fu_22647_p_din0;
output  [31:0] grp_fu_22647_p_din1;
output  [1:0] grp_fu_22647_p_opcode;
input  [31:0] grp_fu_22647_p_dout0;
output   grp_fu_22647_p_ce;
output  [31:0] grp_fu_22651_p_din0;
output  [31:0] grp_fu_22651_p_din1;
output  [1:0] grp_fu_22651_p_opcode;
input  [31:0] grp_fu_22651_p_dout0;
output   grp_fu_22651_p_ce;
output  [31:0] grp_fu_22655_p_din0;
output  [31:0] grp_fu_22655_p_din1;
output  [1:0] grp_fu_22655_p_opcode;
input  [31:0] grp_fu_22655_p_dout0;
output   grp_fu_22655_p_ce;
output  [31:0] grp_fu_22659_p_din0;
output  [31:0] grp_fu_22659_p_din1;
output  [1:0] grp_fu_22659_p_opcode;
input  [31:0] grp_fu_22659_p_dout0;
output   grp_fu_22659_p_ce;
output  [31:0] grp_fu_22663_p_din0;
output  [31:0] grp_fu_22663_p_din1;
output  [1:0] grp_fu_22663_p_opcode;
input  [31:0] grp_fu_22663_p_dout0;
output   grp_fu_22663_p_ce;
output  [31:0] grp_fu_22667_p_din0;
output  [31:0] grp_fu_22667_p_din1;
output  [1:0] grp_fu_22667_p_opcode;
input  [31:0] grp_fu_22667_p_dout0;
output   grp_fu_22667_p_ce;
output  [31:0] grp_fu_22671_p_din0;
output  [31:0] grp_fu_22671_p_din1;
output  [1:0] grp_fu_22671_p_opcode;
input  [31:0] grp_fu_22671_p_dout0;
output   grp_fu_22671_p_ce;
output  [31:0] grp_fu_22675_p_din0;
output  [31:0] grp_fu_22675_p_din1;
output  [1:0] grp_fu_22675_p_opcode;
input  [31:0] grp_fu_22675_p_dout0;
output   grp_fu_22675_p_ce;
output  [31:0] grp_fu_22679_p_din0;
output  [31:0] grp_fu_22679_p_din1;
output  [1:0] grp_fu_22679_p_opcode;
input  [31:0] grp_fu_22679_p_dout0;
output   grp_fu_22679_p_ce;
output  [31:0] grp_fu_22683_p_din0;
output  [31:0] grp_fu_22683_p_din1;
output  [1:0] grp_fu_22683_p_opcode;
input  [31:0] grp_fu_22683_p_dout0;
output   grp_fu_22683_p_ce;
output  [31:0] grp_fu_22687_p_din0;
output  [31:0] grp_fu_22687_p_din1;
output  [1:0] grp_fu_22687_p_opcode;
input  [31:0] grp_fu_22687_p_dout0;
output   grp_fu_22687_p_ce;
output  [31:0] grp_fu_22691_p_din0;
output  [31:0] grp_fu_22691_p_din1;
output  [1:0] grp_fu_22691_p_opcode;
input  [31:0] grp_fu_22691_p_dout0;
output   grp_fu_22691_p_ce;
output  [31:0] grp_fu_22695_p_din0;
output  [31:0] grp_fu_22695_p_din1;
output  [1:0] grp_fu_22695_p_opcode;
input  [31:0] grp_fu_22695_p_dout0;
output   grp_fu_22695_p_ce;
output  [31:0] grp_fu_26659_p_din0;
output  [31:0] grp_fu_26659_p_din1;
output  [4:0] grp_fu_26659_p_opcode;
input  [0:0] grp_fu_26659_p_dout0;
output   grp_fu_26659_p_ce;
output  [31:0] grp_fu_26663_p_din0;
output  [31:0] grp_fu_26663_p_din1;
output  [4:0] grp_fu_26663_p_opcode;
input  [0:0] grp_fu_26663_p_dout0;
output   grp_fu_26663_p_ce;
output  [31:0] grp_fu_26667_p_din0;
output  [31:0] grp_fu_26667_p_din1;
output  [4:0] grp_fu_26667_p_opcode;
input  [0:0] grp_fu_26667_p_dout0;
output   grp_fu_26667_p_ce;
output  [31:0] grp_fu_26671_p_din0;
output  [31:0] grp_fu_26671_p_din1;
output  [4:0] grp_fu_26671_p_opcode;
input  [0:0] grp_fu_26671_p_dout0;
output   grp_fu_26671_p_ce;
output  [31:0] grp_fu_26675_p_din0;
output  [31:0] grp_fu_26675_p_din1;
output  [4:0] grp_fu_26675_p_opcode;
input  [0:0] grp_fu_26675_p_dout0;
output   grp_fu_26675_p_ce;
output  [31:0] grp_fu_26679_p_din0;
output  [31:0] grp_fu_26679_p_din1;
output  [4:0] grp_fu_26679_p_opcode;
input  [0:0] grp_fu_26679_p_dout0;
output   grp_fu_26679_p_ce;
output  [31:0] grp_fu_26683_p_din0;
output  [31:0] grp_fu_26683_p_din1;
output  [4:0] grp_fu_26683_p_opcode;
input  [0:0] grp_fu_26683_p_dout0;
output   grp_fu_26683_p_ce;
output  [31:0] grp_fu_26687_p_din0;
output  [31:0] grp_fu_26687_p_din1;
output  [4:0] grp_fu_26687_p_opcode;
input  [0:0] grp_fu_26687_p_dout0;
output   grp_fu_26687_p_ce;
output  [31:0] grp_fu_26691_p_din0;
output  [31:0] grp_fu_26691_p_din1;
output  [4:0] grp_fu_26691_p_opcode;
input  [0:0] grp_fu_26691_p_dout0;
output   grp_fu_26691_p_ce;
output  [31:0] grp_fu_26695_p_din0;
output  [31:0] grp_fu_26695_p_din1;
output  [4:0] grp_fu_26695_p_opcode;
input  [0:0] grp_fu_26695_p_dout0;
output   grp_fu_26695_p_ce;
output  [31:0] grp_fu_26699_p_din0;
output  [31:0] grp_fu_26699_p_din1;
output  [4:0] grp_fu_26699_p_opcode;
input  [0:0] grp_fu_26699_p_dout0;
output   grp_fu_26699_p_ce;
output  [31:0] grp_fu_26703_p_din0;
output  [31:0] grp_fu_26703_p_din1;
output  [4:0] grp_fu_26703_p_opcode;
input  [0:0] grp_fu_26703_p_dout0;
output   grp_fu_26703_p_ce;
output  [31:0] grp_fu_26707_p_din0;
output  [31:0] grp_fu_26707_p_din1;
output  [4:0] grp_fu_26707_p_opcode;
input  [0:0] grp_fu_26707_p_dout0;
output   grp_fu_26707_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln136_fu_1760_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] i_reg_3248;
reg   [3:0] i_reg_3248_pp0_iter1_reg;
reg   [3:0] i_reg_3248_pp0_iter2_reg;
reg   [3:0] i_reg_3248_pp0_iter3_reg;
reg   [3:0] i_reg_3248_pp0_iter4_reg;
reg   [3:0] i_reg_3248_pp0_iter5_reg;
wire   [31:0] tmp_fu_1772_p29;
reg   [31:0] tmp_reg_3257;
wire   [31:0] tmp_s_fu_1832_p29;
reg   [31:0] tmp_s_reg_3262;
wire   [31:0] tmp_79_fu_1892_p29;
reg   [31:0] tmp_79_reg_3267;
wire   [31:0] tmp_80_fu_1952_p29;
reg   [31:0] tmp_80_reg_3272;
wire   [31:0] tmp_81_fu_2012_p29;
reg   [31:0] tmp_81_reg_3277;
wire   [31:0] tmp_82_fu_2072_p29;
reg   [31:0] tmp_82_reg_3282;
wire   [31:0] tmp_83_fu_2132_p29;
reg   [31:0] tmp_83_reg_3287;
wire   [31:0] tmp_84_fu_2192_p29;
reg   [31:0] tmp_84_reg_3292;
wire   [31:0] tmp_85_fu_2252_p29;
reg   [31:0] tmp_85_reg_3297;
wire   [31:0] tmp_86_fu_2312_p29;
reg   [31:0] tmp_86_reg_3302;
wire   [31:0] tmp_87_fu_2372_p29;
reg   [31:0] tmp_87_reg_3307;
wire   [31:0] tmp_88_fu_2432_p29;
reg   [31:0] tmp_88_reg_3312;
wire   [31:0] tmp_89_fu_2492_p29;
reg   [31:0] tmp_89_reg_3317;
reg   [31:0] out_reg_3322;
reg   [31:0] out_reg_3322_pp0_iter5_reg;
reg   [31:0] out_38_reg_3329;
reg   [31:0] out_38_reg_3329_pp0_iter5_reg;
reg   [31:0] out_39_reg_3336;
reg   [31:0] out_39_reg_3336_pp0_iter5_reg;
reg   [31:0] out_40_reg_3343;
reg   [31:0] out_40_reg_3343_pp0_iter5_reg;
reg   [31:0] out_41_reg_3350;
reg   [31:0] out_41_reg_3350_pp0_iter5_reg;
reg   [31:0] out_42_reg_3357;
reg   [31:0] out_42_reg_3357_pp0_iter5_reg;
reg   [31:0] out_43_reg_3364;
reg   [31:0] out_43_reg_3364_pp0_iter5_reg;
reg   [31:0] out_44_reg_3371;
reg   [31:0] out_44_reg_3371_pp0_iter5_reg;
reg   [31:0] out_45_reg_3378;
reg   [31:0] out_45_reg_3378_pp0_iter5_reg;
reg   [31:0] out_46_reg_3385;
reg   [31:0] out_46_reg_3385_pp0_iter5_reg;
reg   [31:0] out_47_reg_3392;
reg   [31:0] out_47_reg_3392_pp0_iter5_reg;
reg   [31:0] out_48_reg_3399;
reg   [31:0] out_48_reg_3399_pp0_iter5_reg;
reg   [31:0] out_49_reg_3406;
reg   [31:0] out_49_reg_3406_pp0_iter5_reg;
wire   [63:0] zext_ln140_fu_2565_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] i_7_fu_436;
wire   [3:0] add_ln136_fu_1766_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i;
reg    out_img_0_we0_local;
wire   [31:0] select_ln143_fu_2623_p3;
reg    out_img_0_ce0_local;
reg    out_img_1_we0_local;
wire   [31:0] select_ln143_1_fu_2672_p3;
reg    out_img_1_ce0_local;
reg    out_img_2_we0_local;
wire   [31:0] select_ln143_2_fu_2721_p3;
reg    out_img_2_ce0_local;
reg    out_img_3_we0_local;
wire   [31:0] select_ln143_3_fu_2770_p3;
reg    out_img_3_ce0_local;
reg    out_img_4_we0_local;
wire   [31:0] select_ln143_4_fu_2819_p3;
reg    out_img_4_ce0_local;
reg    out_img_5_we0_local;
wire   [31:0] select_ln143_5_fu_2868_p3;
reg    out_img_5_ce0_local;
reg    out_img_6_we0_local;
wire   [31:0] select_ln143_6_fu_2917_p3;
reg    out_img_6_ce0_local;
reg    out_img_7_we0_local;
wire   [31:0] select_ln143_7_fu_2966_p3;
reg    out_img_7_ce0_local;
reg    out_img_8_we0_local;
wire   [31:0] select_ln143_8_fu_3015_p3;
reg    out_img_8_ce0_local;
reg    out_img_9_we0_local;
wire   [31:0] select_ln143_9_fu_3064_p3;
reg    out_img_9_ce0_local;
reg    out_img_10_we0_local;
wire   [31:0] select_ln143_10_fu_3113_p3;
reg    out_img_10_ce0_local;
reg    out_img_11_we0_local;
wire   [31:0] select_ln143_11_fu_3162_p3;
reg    out_img_11_ce0_local;
reg    out_img_12_we0_local;
wire   [31:0] select_ln143_12_fu_3211_p3;
reg    out_img_12_ce0_local;
wire   [31:0] tmp_fu_1772_p27;
wire   [31:0] tmp_s_fu_1832_p27;
wire   [31:0] tmp_79_fu_1892_p27;
wire   [31:0] tmp_80_fu_1952_p27;
wire   [31:0] tmp_81_fu_2012_p27;
wire   [31:0] tmp_82_fu_2072_p27;
wire   [31:0] tmp_83_fu_2132_p27;
wire   [31:0] tmp_84_fu_2192_p27;
wire   [31:0] tmp_85_fu_2252_p27;
wire   [31:0] tmp_86_fu_2312_p27;
wire   [31:0] tmp_87_fu_2372_p27;
wire   [31:0] tmp_88_fu_2432_p27;
wire   [31:0] tmp_89_fu_2492_p27;
wire   [11:0] zext_ln136_fu_2557_p1;
wire   [11:0] add_ln140_fu_2560_p2;
wire   [31:0] bitcast_ln143_fu_2582_p1;
wire   [7:0] tmp_142_fu_2585_p4;
wire   [22:0] trunc_ln143_fu_2595_p1;
wire   [0:0] icmp_ln143_1_fu_2605_p2;
wire   [0:0] icmp_ln143_fu_2599_p2;
wire   [0:0] or_ln143_fu_2611_p2;
wire   [0:0] and_ln143_fu_2617_p2;
wire   [31:0] bitcast_ln143_1_fu_2631_p1;
wire   [7:0] tmp_144_fu_2634_p4;
wire   [22:0] trunc_ln143_1_fu_2644_p1;
wire   [0:0] icmp_ln143_3_fu_2654_p2;
wire   [0:0] icmp_ln143_2_fu_2648_p2;
wire   [0:0] or_ln143_1_fu_2660_p2;
wire   [0:0] and_ln143_1_fu_2666_p2;
wire   [31:0] bitcast_ln143_2_fu_2680_p1;
wire   [7:0] tmp_146_fu_2683_p4;
wire   [22:0] trunc_ln143_2_fu_2693_p1;
wire   [0:0] icmp_ln143_5_fu_2703_p2;
wire   [0:0] icmp_ln143_4_fu_2697_p2;
wire   [0:0] or_ln143_2_fu_2709_p2;
wire   [0:0] and_ln143_2_fu_2715_p2;
wire   [31:0] bitcast_ln143_3_fu_2729_p1;
wire   [7:0] tmp_148_fu_2732_p4;
wire   [22:0] trunc_ln143_3_fu_2742_p1;
wire   [0:0] icmp_ln143_7_fu_2752_p2;
wire   [0:0] icmp_ln143_6_fu_2746_p2;
wire   [0:0] or_ln143_3_fu_2758_p2;
wire   [0:0] and_ln143_3_fu_2764_p2;
wire   [31:0] bitcast_ln143_4_fu_2778_p1;
wire   [7:0] tmp_150_fu_2781_p4;
wire   [22:0] trunc_ln143_4_fu_2791_p1;
wire   [0:0] icmp_ln143_9_fu_2801_p2;
wire   [0:0] icmp_ln143_8_fu_2795_p2;
wire   [0:0] or_ln143_4_fu_2807_p2;
wire   [0:0] and_ln143_4_fu_2813_p2;
wire   [31:0] bitcast_ln143_5_fu_2827_p1;
wire   [7:0] tmp_152_fu_2830_p4;
wire   [22:0] trunc_ln143_5_fu_2840_p1;
wire   [0:0] icmp_ln143_11_fu_2850_p2;
wire   [0:0] icmp_ln143_10_fu_2844_p2;
wire   [0:0] or_ln143_5_fu_2856_p2;
wire   [0:0] and_ln143_5_fu_2862_p2;
wire   [31:0] bitcast_ln143_6_fu_2876_p1;
wire   [7:0] tmp_154_fu_2879_p4;
wire   [22:0] trunc_ln143_6_fu_2889_p1;
wire   [0:0] icmp_ln143_13_fu_2899_p2;
wire   [0:0] icmp_ln143_12_fu_2893_p2;
wire   [0:0] or_ln143_6_fu_2905_p2;
wire   [0:0] and_ln143_6_fu_2911_p2;
wire   [31:0] bitcast_ln143_7_fu_2925_p1;
wire   [7:0] tmp_156_fu_2928_p4;
wire   [22:0] trunc_ln143_7_fu_2938_p1;
wire   [0:0] icmp_ln143_15_fu_2948_p2;
wire   [0:0] icmp_ln143_14_fu_2942_p2;
wire   [0:0] or_ln143_7_fu_2954_p2;
wire   [0:0] and_ln143_7_fu_2960_p2;
wire   [31:0] bitcast_ln143_8_fu_2974_p1;
wire   [7:0] tmp_158_fu_2977_p4;
wire   [22:0] trunc_ln143_8_fu_2987_p1;
wire   [0:0] icmp_ln143_17_fu_2997_p2;
wire   [0:0] icmp_ln143_16_fu_2991_p2;
wire   [0:0] or_ln143_8_fu_3003_p2;
wire   [0:0] and_ln143_8_fu_3009_p2;
wire   [31:0] bitcast_ln143_9_fu_3023_p1;
wire   [7:0] tmp_160_fu_3026_p4;
wire   [22:0] trunc_ln143_9_fu_3036_p1;
wire   [0:0] icmp_ln143_19_fu_3046_p2;
wire   [0:0] icmp_ln143_18_fu_3040_p2;
wire   [0:0] or_ln143_9_fu_3052_p2;
wire   [0:0] and_ln143_9_fu_3058_p2;
wire   [31:0] bitcast_ln143_10_fu_3072_p1;
wire   [7:0] tmp_162_fu_3075_p4;
wire   [22:0] trunc_ln143_10_fu_3085_p1;
wire   [0:0] icmp_ln143_21_fu_3095_p2;
wire   [0:0] icmp_ln143_20_fu_3089_p2;
wire   [0:0] or_ln143_10_fu_3101_p2;
wire   [0:0] and_ln143_10_fu_3107_p2;
wire   [31:0] bitcast_ln143_11_fu_3121_p1;
wire   [7:0] tmp_164_fu_3124_p4;
wire   [22:0] trunc_ln143_11_fu_3134_p1;
wire   [0:0] icmp_ln143_23_fu_3144_p2;
wire   [0:0] icmp_ln143_22_fu_3138_p2;
wire   [0:0] or_ln143_11_fu_3150_p2;
wire   [0:0] and_ln143_11_fu_3156_p2;
wire   [31:0] bitcast_ln143_12_fu_3170_p1;
wire   [7:0] tmp_166_fu_3173_p4;
wire   [22:0] trunc_ln143_12_fu_3183_p1;
wire   [0:0] icmp_ln143_25_fu_3193_p2;
wire   [0:0] icmp_ln143_24_fu_3187_p2;
wire   [0:0] or_ln143_12_fu_3199_p2;
wire   [0:0] and_ln143_12_fu_3205_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_fu_1772_p1;
wire   [3:0] tmp_fu_1772_p3;
wire   [3:0] tmp_fu_1772_p5;
wire   [3:0] tmp_fu_1772_p7;
wire   [3:0] tmp_fu_1772_p9;
wire   [3:0] tmp_fu_1772_p11;
wire   [3:0] tmp_fu_1772_p13;
wire   [3:0] tmp_fu_1772_p15;
wire  signed [3:0] tmp_fu_1772_p17;
wire  signed [3:0] tmp_fu_1772_p19;
wire  signed [3:0] tmp_fu_1772_p21;
wire  signed [3:0] tmp_fu_1772_p23;
wire  signed [3:0] tmp_fu_1772_p25;
wire   [3:0] tmp_s_fu_1832_p1;
wire   [3:0] tmp_s_fu_1832_p3;
wire   [3:0] tmp_s_fu_1832_p5;
wire   [3:0] tmp_s_fu_1832_p7;
wire   [3:0] tmp_s_fu_1832_p9;
wire   [3:0] tmp_s_fu_1832_p11;
wire   [3:0] tmp_s_fu_1832_p13;
wire   [3:0] tmp_s_fu_1832_p15;
wire  signed [3:0] tmp_s_fu_1832_p17;
wire  signed [3:0] tmp_s_fu_1832_p19;
wire  signed [3:0] tmp_s_fu_1832_p21;
wire  signed [3:0] tmp_s_fu_1832_p23;
wire  signed [3:0] tmp_s_fu_1832_p25;
wire   [3:0] tmp_79_fu_1892_p1;
wire   [3:0] tmp_79_fu_1892_p3;
wire   [3:0] tmp_79_fu_1892_p5;
wire   [3:0] tmp_79_fu_1892_p7;
wire   [3:0] tmp_79_fu_1892_p9;
wire   [3:0] tmp_79_fu_1892_p11;
wire   [3:0] tmp_79_fu_1892_p13;
wire   [3:0] tmp_79_fu_1892_p15;
wire  signed [3:0] tmp_79_fu_1892_p17;
wire  signed [3:0] tmp_79_fu_1892_p19;
wire  signed [3:0] tmp_79_fu_1892_p21;
wire  signed [3:0] tmp_79_fu_1892_p23;
wire  signed [3:0] tmp_79_fu_1892_p25;
wire   [3:0] tmp_80_fu_1952_p1;
wire   [3:0] tmp_80_fu_1952_p3;
wire   [3:0] tmp_80_fu_1952_p5;
wire   [3:0] tmp_80_fu_1952_p7;
wire   [3:0] tmp_80_fu_1952_p9;
wire   [3:0] tmp_80_fu_1952_p11;
wire   [3:0] tmp_80_fu_1952_p13;
wire   [3:0] tmp_80_fu_1952_p15;
wire  signed [3:0] tmp_80_fu_1952_p17;
wire  signed [3:0] tmp_80_fu_1952_p19;
wire  signed [3:0] tmp_80_fu_1952_p21;
wire  signed [3:0] tmp_80_fu_1952_p23;
wire  signed [3:0] tmp_80_fu_1952_p25;
wire   [3:0] tmp_81_fu_2012_p1;
wire   [3:0] tmp_81_fu_2012_p3;
wire   [3:0] tmp_81_fu_2012_p5;
wire   [3:0] tmp_81_fu_2012_p7;
wire   [3:0] tmp_81_fu_2012_p9;
wire   [3:0] tmp_81_fu_2012_p11;
wire   [3:0] tmp_81_fu_2012_p13;
wire   [3:0] tmp_81_fu_2012_p15;
wire  signed [3:0] tmp_81_fu_2012_p17;
wire  signed [3:0] tmp_81_fu_2012_p19;
wire  signed [3:0] tmp_81_fu_2012_p21;
wire  signed [3:0] tmp_81_fu_2012_p23;
wire  signed [3:0] tmp_81_fu_2012_p25;
wire   [3:0] tmp_82_fu_2072_p1;
wire   [3:0] tmp_82_fu_2072_p3;
wire   [3:0] tmp_82_fu_2072_p5;
wire   [3:0] tmp_82_fu_2072_p7;
wire   [3:0] tmp_82_fu_2072_p9;
wire   [3:0] tmp_82_fu_2072_p11;
wire   [3:0] tmp_82_fu_2072_p13;
wire   [3:0] tmp_82_fu_2072_p15;
wire  signed [3:0] tmp_82_fu_2072_p17;
wire  signed [3:0] tmp_82_fu_2072_p19;
wire  signed [3:0] tmp_82_fu_2072_p21;
wire  signed [3:0] tmp_82_fu_2072_p23;
wire  signed [3:0] tmp_82_fu_2072_p25;
wire   [3:0] tmp_83_fu_2132_p1;
wire   [3:0] tmp_83_fu_2132_p3;
wire   [3:0] tmp_83_fu_2132_p5;
wire   [3:0] tmp_83_fu_2132_p7;
wire   [3:0] tmp_83_fu_2132_p9;
wire   [3:0] tmp_83_fu_2132_p11;
wire   [3:0] tmp_83_fu_2132_p13;
wire   [3:0] tmp_83_fu_2132_p15;
wire  signed [3:0] tmp_83_fu_2132_p17;
wire  signed [3:0] tmp_83_fu_2132_p19;
wire  signed [3:0] tmp_83_fu_2132_p21;
wire  signed [3:0] tmp_83_fu_2132_p23;
wire  signed [3:0] tmp_83_fu_2132_p25;
wire   [3:0] tmp_84_fu_2192_p1;
wire   [3:0] tmp_84_fu_2192_p3;
wire   [3:0] tmp_84_fu_2192_p5;
wire   [3:0] tmp_84_fu_2192_p7;
wire   [3:0] tmp_84_fu_2192_p9;
wire   [3:0] tmp_84_fu_2192_p11;
wire   [3:0] tmp_84_fu_2192_p13;
wire   [3:0] tmp_84_fu_2192_p15;
wire  signed [3:0] tmp_84_fu_2192_p17;
wire  signed [3:0] tmp_84_fu_2192_p19;
wire  signed [3:0] tmp_84_fu_2192_p21;
wire  signed [3:0] tmp_84_fu_2192_p23;
wire  signed [3:0] tmp_84_fu_2192_p25;
wire   [3:0] tmp_85_fu_2252_p1;
wire   [3:0] tmp_85_fu_2252_p3;
wire   [3:0] tmp_85_fu_2252_p5;
wire   [3:0] tmp_85_fu_2252_p7;
wire   [3:0] tmp_85_fu_2252_p9;
wire   [3:0] tmp_85_fu_2252_p11;
wire   [3:0] tmp_85_fu_2252_p13;
wire   [3:0] tmp_85_fu_2252_p15;
wire  signed [3:0] tmp_85_fu_2252_p17;
wire  signed [3:0] tmp_85_fu_2252_p19;
wire  signed [3:0] tmp_85_fu_2252_p21;
wire  signed [3:0] tmp_85_fu_2252_p23;
wire  signed [3:0] tmp_85_fu_2252_p25;
wire   [3:0] tmp_86_fu_2312_p1;
wire   [3:0] tmp_86_fu_2312_p3;
wire   [3:0] tmp_86_fu_2312_p5;
wire   [3:0] tmp_86_fu_2312_p7;
wire   [3:0] tmp_86_fu_2312_p9;
wire   [3:0] tmp_86_fu_2312_p11;
wire   [3:0] tmp_86_fu_2312_p13;
wire   [3:0] tmp_86_fu_2312_p15;
wire  signed [3:0] tmp_86_fu_2312_p17;
wire  signed [3:0] tmp_86_fu_2312_p19;
wire  signed [3:0] tmp_86_fu_2312_p21;
wire  signed [3:0] tmp_86_fu_2312_p23;
wire  signed [3:0] tmp_86_fu_2312_p25;
wire   [3:0] tmp_87_fu_2372_p1;
wire   [3:0] tmp_87_fu_2372_p3;
wire   [3:0] tmp_87_fu_2372_p5;
wire   [3:0] tmp_87_fu_2372_p7;
wire   [3:0] tmp_87_fu_2372_p9;
wire   [3:0] tmp_87_fu_2372_p11;
wire   [3:0] tmp_87_fu_2372_p13;
wire   [3:0] tmp_87_fu_2372_p15;
wire  signed [3:0] tmp_87_fu_2372_p17;
wire  signed [3:0] tmp_87_fu_2372_p19;
wire  signed [3:0] tmp_87_fu_2372_p21;
wire  signed [3:0] tmp_87_fu_2372_p23;
wire  signed [3:0] tmp_87_fu_2372_p25;
wire   [3:0] tmp_88_fu_2432_p1;
wire   [3:0] tmp_88_fu_2432_p3;
wire   [3:0] tmp_88_fu_2432_p5;
wire   [3:0] tmp_88_fu_2432_p7;
wire   [3:0] tmp_88_fu_2432_p9;
wire   [3:0] tmp_88_fu_2432_p11;
wire   [3:0] tmp_88_fu_2432_p13;
wire   [3:0] tmp_88_fu_2432_p15;
wire  signed [3:0] tmp_88_fu_2432_p17;
wire  signed [3:0] tmp_88_fu_2432_p19;
wire  signed [3:0] tmp_88_fu_2432_p21;
wire  signed [3:0] tmp_88_fu_2432_p23;
wire  signed [3:0] tmp_88_fu_2432_p25;
wire   [3:0] tmp_89_fu_2492_p1;
wire   [3:0] tmp_89_fu_2492_p3;
wire   [3:0] tmp_89_fu_2492_p5;
wire   [3:0] tmp_89_fu_2492_p7;
wire   [3:0] tmp_89_fu_2492_p9;
wire   [3:0] tmp_89_fu_2492_p11;
wire   [3:0] tmp_89_fu_2492_p13;
wire   [3:0] tmp_89_fu_2492_p15;
wire  signed [3:0] tmp_89_fu_2492_p17;
wire  signed [3:0] tmp_89_fu_2492_p19;
wire  signed [3:0] tmp_89_fu_2492_p21;
wire  signed [3:0] tmp_89_fu_2492_p23;
wire  signed [3:0] tmp_89_fu_2492_p25;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 i_7_fu_436 = 4'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16800(
    .din0(add1809237_reload),
    .din1(add180_19250_reload),
    .din2(add180_29263_reload),
    .din3(add180_39276_reload),
    .din4(add180_49289_reload),
    .din5(add180_59302_reload),
    .din6(add180_69315_reload),
    .din7(add180_79328_reload),
    .din8(add180_89341_reload),
    .din9(add180_99354_reload),
    .din10(add180_109367_reload),
    .din11(add180_119380_reload),
    .din12(add180_129393_reload),
    .def(tmp_fu_1772_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_fu_1772_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16801(
    .din0(add180_182599238_reload),
    .din1(add180_1_19251_reload),
    .din2(add180_2_19264_reload),
    .din3(add180_3_19277_reload),
    .din4(add180_4_19290_reload),
    .din5(add180_5_19303_reload),
    .din6(add180_6_19316_reload),
    .din7(add180_7_19329_reload),
    .din8(add180_8_19342_reload),
    .din9(add180_9_19355_reload),
    .din10(add180_10_19368_reload),
    .din11(add180_11_19381_reload),
    .din12(add180_12_19394_reload),
    .def(tmp_s_fu_1832_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_s_fu_1832_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16802(
    .din0(add180_282769239_reload),
    .din1(add180_1_29252_reload),
    .din2(add180_2_29265_reload),
    .din3(add180_3_29278_reload),
    .din4(add180_4_29291_reload),
    .din5(add180_5_29304_reload),
    .din6(add180_6_29317_reload),
    .din7(add180_7_29330_reload),
    .din8(add180_8_29343_reload),
    .din9(add180_9_29356_reload),
    .din10(add180_10_29369_reload),
    .din11(add180_11_29382_reload),
    .din12(add180_12_29395_reload),
    .def(tmp_79_fu_1892_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_79_fu_1892_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16803(
    .din0(add180_382939240_reload),
    .din1(add180_1_39253_reload),
    .din2(add180_2_39266_reload),
    .din3(add180_3_39279_reload),
    .din4(add180_4_39292_reload),
    .din5(add180_5_39305_reload),
    .din6(add180_6_39318_reload),
    .din7(add180_7_39331_reload),
    .din8(add180_8_39344_reload),
    .din9(add180_9_39357_reload),
    .din10(add180_10_39370_reload),
    .din11(add180_11_39383_reload),
    .din12(add180_12_39396_reload),
    .def(tmp_80_fu_1952_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_80_fu_1952_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16804(
    .din0(add180_483109241_reload),
    .din1(add180_1_49254_reload),
    .din2(add180_2_49267_reload),
    .din3(add180_3_49280_reload),
    .din4(add180_4_49293_reload),
    .din5(add180_5_49306_reload),
    .din6(add180_6_49319_reload),
    .din7(add180_7_49332_reload),
    .din8(add180_8_49345_reload),
    .din9(add180_9_49358_reload),
    .din10(add180_10_49371_reload),
    .din11(add180_11_49384_reload),
    .din12(add180_12_49397_reload),
    .def(tmp_81_fu_2012_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_81_fu_2012_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16805(
    .din0(add180_583279242_reload),
    .din1(add180_1_59255_reload),
    .din2(add180_2_59268_reload),
    .din3(add180_3_59281_reload),
    .din4(add180_4_59294_reload),
    .din5(add180_5_59307_reload),
    .din6(add180_6_59320_reload),
    .din7(add180_7_59333_reload),
    .din8(add180_8_59346_reload),
    .din9(add180_9_59359_reload),
    .din10(add180_10_59372_reload),
    .din11(add180_11_59385_reload),
    .din12(add180_12_59398_reload),
    .def(tmp_82_fu_2072_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_82_fu_2072_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16806(
    .din0(add180_683449243_reload),
    .din1(add180_1_69256_reload),
    .din2(add180_2_69269_reload),
    .din3(add180_3_69282_reload),
    .din4(add180_4_69295_reload),
    .din5(add180_5_69308_reload),
    .din6(add180_6_69321_reload),
    .din7(add180_7_69334_reload),
    .din8(add180_8_69347_reload),
    .din9(add180_9_69360_reload),
    .din10(add180_10_69373_reload),
    .din11(add180_11_69386_reload),
    .din12(add180_12_69399_reload),
    .def(tmp_83_fu_2132_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_83_fu_2132_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16807(
    .din0(add180_783619244_reload),
    .din1(add180_1_79257_reload),
    .din2(add180_2_79270_reload),
    .din3(add180_3_79283_reload),
    .din4(add180_4_79296_reload),
    .din5(add180_5_79309_reload),
    .din6(add180_6_79322_reload),
    .din7(add180_7_79335_reload),
    .din8(add180_8_79348_reload),
    .din9(add180_9_79361_reload),
    .din10(add180_10_79374_reload),
    .din11(add180_11_79387_reload),
    .din12(add180_12_79400_reload),
    .def(tmp_84_fu_2192_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_84_fu_2192_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16808(
    .din0(add180_883789245_reload),
    .din1(add180_1_89258_reload),
    .din2(add180_2_89271_reload),
    .din3(add180_3_89284_reload),
    .din4(add180_4_89297_reload),
    .din5(add180_5_89310_reload),
    .din6(add180_6_89323_reload),
    .din7(add180_7_89336_reload),
    .din8(add180_8_89349_reload),
    .din9(add180_9_89362_reload),
    .din10(add180_10_89375_reload),
    .din11(add180_11_89388_reload),
    .din12(add180_12_89401_reload),
    .def(tmp_85_fu_2252_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_85_fu_2252_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16809(
    .din0(add180_983959246_reload),
    .din1(add180_1_99259_reload),
    .din2(add180_2_99272_reload),
    .din3(add180_3_99285_reload),
    .din4(add180_4_99298_reload),
    .din5(add180_5_99311_reload),
    .din6(add180_6_99324_reload),
    .din7(add180_7_99337_reload),
    .din8(add180_8_99350_reload),
    .din9(add180_9_99363_reload),
    .din10(add180_10_99376_reload),
    .din11(add180_11_99389_reload),
    .din12(add180_12_99402_reload),
    .def(tmp_86_fu_2312_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_86_fu_2312_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16810(
    .din0(add180_1084129247_reload),
    .din1(add180_1_109260_reload),
    .din2(add180_2_109273_reload),
    .din3(add180_3_109286_reload),
    .din4(add180_4_109299_reload),
    .din5(add180_5_109312_reload),
    .din6(add180_6_109325_reload),
    .din7(add180_7_109338_reload),
    .din8(add180_8_109351_reload),
    .din9(add180_9_109364_reload),
    .din10(add180_10_109377_reload),
    .din11(add180_11_109390_reload),
    .din12(add180_12_109403_reload),
    .def(tmp_87_fu_2372_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_87_fu_2372_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16811(
    .din0(add180_1184299248_reload),
    .din1(add180_1_119261_reload),
    .din2(add180_2_119274_reload),
    .din3(add180_3_119287_reload),
    .din4(add180_4_119300_reload),
    .din5(add180_5_119313_reload),
    .din6(add180_6_119326_reload),
    .din7(add180_7_119339_reload),
    .din8(add180_8_119352_reload),
    .din9(add180_9_119365_reload),
    .din10(add180_10_119378_reload),
    .din11(add180_11_119391_reload),
    .din12(add180_12_119404_reload),
    .def(tmp_88_fu_2432_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_88_fu_2432_p29)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_27_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_27_4_32_1_1_U16812(
    .din0(add180_1284469249_reload),
    .din1(add180_1_129262_reload),
    .din2(add180_2_129275_reload),
    .din3(add180_3_129288_reload),
    .din4(add180_4_129301_reload),
    .din5(add180_5_129314_reload),
    .din6(add180_6_129327_reload),
    .din7(add180_7_129340_reload),
    .din8(add180_8_129353_reload),
    .din9(add180_9_129366_reload),
    .din10(add180_10_129379_reload),
    .din11(add180_11_129392_reload),
    .din12(add180_12_129414_reload),
    .def(tmp_89_fu_2492_p27),
    .sel(ap_sig_allocacmp_i),
    .dout(tmp_89_fu_2492_p29)
);

NN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln136_fu_1760_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_7_fu_436 <= add_ln136_fu_1766_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_7_fu_436 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_reg_3248 <= ap_sig_allocacmp_i;
        i_reg_3248_pp0_iter1_reg <= i_reg_3248;
        tmp_79_reg_3267 <= tmp_79_fu_1892_p29;
        tmp_80_reg_3272 <= tmp_80_fu_1952_p29;
        tmp_81_reg_3277 <= tmp_81_fu_2012_p29;
        tmp_82_reg_3282 <= tmp_82_fu_2072_p29;
        tmp_83_reg_3287 <= tmp_83_fu_2132_p29;
        tmp_84_reg_3292 <= tmp_84_fu_2192_p29;
        tmp_85_reg_3297 <= tmp_85_fu_2252_p29;
        tmp_86_reg_3302 <= tmp_86_fu_2312_p29;
        tmp_87_reg_3307 <= tmp_87_fu_2372_p29;
        tmp_88_reg_3312 <= tmp_88_fu_2432_p29;
        tmp_89_reg_3317 <= tmp_89_fu_2492_p29;
        tmp_reg_3257 <= tmp_fu_1772_p29;
        tmp_s_reg_3262 <= tmp_s_fu_1832_p29;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        i_reg_3248_pp0_iter2_reg <= i_reg_3248_pp0_iter1_reg;
        i_reg_3248_pp0_iter3_reg <= i_reg_3248_pp0_iter2_reg;
        i_reg_3248_pp0_iter4_reg <= i_reg_3248_pp0_iter3_reg;
        i_reg_3248_pp0_iter5_reg <= i_reg_3248_pp0_iter4_reg;
        out_38_reg_3329 <= grp_fu_22651_p_dout0;
        out_38_reg_3329_pp0_iter5_reg <= out_38_reg_3329;
        out_39_reg_3336 <= grp_fu_22655_p_dout0;
        out_39_reg_3336_pp0_iter5_reg <= out_39_reg_3336;
        out_40_reg_3343 <= grp_fu_22659_p_dout0;
        out_40_reg_3343_pp0_iter5_reg <= out_40_reg_3343;
        out_41_reg_3350 <= grp_fu_22663_p_dout0;
        out_41_reg_3350_pp0_iter5_reg <= out_41_reg_3350;
        out_42_reg_3357 <= grp_fu_22667_p_dout0;
        out_42_reg_3357_pp0_iter5_reg <= out_42_reg_3357;
        out_43_reg_3364 <= grp_fu_22671_p_dout0;
        out_43_reg_3364_pp0_iter5_reg <= out_43_reg_3364;
        out_44_reg_3371 <= grp_fu_22675_p_dout0;
        out_44_reg_3371_pp0_iter5_reg <= out_44_reg_3371;
        out_45_reg_3378 <= grp_fu_22679_p_dout0;
        out_45_reg_3378_pp0_iter5_reg <= out_45_reg_3378;
        out_46_reg_3385 <= grp_fu_22683_p_dout0;
        out_46_reg_3385_pp0_iter5_reg <= out_46_reg_3385;
        out_47_reg_3392 <= grp_fu_22687_p_dout0;
        out_47_reg_3392_pp0_iter5_reg <= out_47_reg_3392;
        out_48_reg_3399 <= grp_fu_22691_p_dout0;
        out_48_reg_3399_pp0_iter5_reg <= out_48_reg_3399;
        out_49_reg_3406 <= grp_fu_22695_p_dout0;
        out_49_reg_3406_pp0_iter5_reg <= out_49_reg_3406;
        out_reg_3322 <= grp_fu_22647_p_dout0;
        out_reg_3322_pp0_iter5_reg <= out_reg_3322;
    end
end

always @ (*) begin
    if (((icmp_ln136_fu_1760_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_7_fu_436;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_0_ce0_local = 1'b1;
    end else begin
        out_img_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_0_we0_local = 1'b1;
    end else begin
        out_img_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_10_ce0_local = 1'b1;
    end else begin
        out_img_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_10_we0_local = 1'b1;
    end else begin
        out_img_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_11_ce0_local = 1'b1;
    end else begin
        out_img_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_11_we0_local = 1'b1;
    end else begin
        out_img_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_12_ce0_local = 1'b1;
    end else begin
        out_img_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_12_we0_local = 1'b1;
    end else begin
        out_img_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_1_ce0_local = 1'b1;
    end else begin
        out_img_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_1_we0_local = 1'b1;
    end else begin
        out_img_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_2_ce0_local = 1'b1;
    end else begin
        out_img_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_2_we0_local = 1'b1;
    end else begin
        out_img_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_3_ce0_local = 1'b1;
    end else begin
        out_img_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_3_we0_local = 1'b1;
    end else begin
        out_img_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_4_ce0_local = 1'b1;
    end else begin
        out_img_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_4_we0_local = 1'b1;
    end else begin
        out_img_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_5_ce0_local = 1'b1;
    end else begin
        out_img_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_5_we0_local = 1'b1;
    end else begin
        out_img_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_6_ce0_local = 1'b1;
    end else begin
        out_img_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_6_we0_local = 1'b1;
    end else begin
        out_img_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_7_ce0_local = 1'b1;
    end else begin
        out_img_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_7_we0_local = 1'b1;
    end else begin
        out_img_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_8_ce0_local = 1'b1;
    end else begin
        out_img_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_8_we0_local = 1'b1;
    end else begin
        out_img_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_9_ce0_local = 1'b1;
    end else begin
        out_img_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_9_we0_local = 1'b1;
    end else begin
        out_img_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln136_fu_1766_p2 = (ap_sig_allocacmp_i + 4'd1);

assign add_ln140_fu_2560_p2 = (zext_ln136_fu_2557_p1 + phi_mul182);

assign and_ln143_10_fu_3107_p2 = (or_ln143_10_fu_3101_p2 & grp_fu_26699_p_dout0);

assign and_ln143_11_fu_3156_p2 = (or_ln143_11_fu_3150_p2 & grp_fu_26703_p_dout0);

assign and_ln143_12_fu_3205_p2 = (or_ln143_12_fu_3199_p2 & grp_fu_26707_p_dout0);

assign and_ln143_1_fu_2666_p2 = (or_ln143_1_fu_2660_p2 & grp_fu_26663_p_dout0);

assign and_ln143_2_fu_2715_p2 = (or_ln143_2_fu_2709_p2 & grp_fu_26667_p_dout0);

assign and_ln143_3_fu_2764_p2 = (or_ln143_3_fu_2758_p2 & grp_fu_26671_p_dout0);

assign and_ln143_4_fu_2813_p2 = (or_ln143_4_fu_2807_p2 & grp_fu_26675_p_dout0);

assign and_ln143_5_fu_2862_p2 = (or_ln143_5_fu_2856_p2 & grp_fu_26679_p_dout0);

assign and_ln143_6_fu_2911_p2 = (or_ln143_6_fu_2905_p2 & grp_fu_26683_p_dout0);

assign and_ln143_7_fu_2960_p2 = (or_ln143_7_fu_2954_p2 & grp_fu_26687_p_dout0);

assign and_ln143_8_fu_3009_p2 = (or_ln143_8_fu_3003_p2 & grp_fu_26691_p_dout0);

assign and_ln143_9_fu_3058_p2 = (or_ln143_9_fu_3052_p2 & grp_fu_26695_p_dout0);

assign and_ln143_fu_2617_p2 = (or_ln143_fu_2611_p2 & grp_fu_26659_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln143_10_fu_3072_p1 = out_47_reg_3392_pp0_iter5_reg;

assign bitcast_ln143_11_fu_3121_p1 = out_48_reg_3399_pp0_iter5_reg;

assign bitcast_ln143_12_fu_3170_p1 = out_49_reg_3406_pp0_iter5_reg;

assign bitcast_ln143_1_fu_2631_p1 = out_38_reg_3329_pp0_iter5_reg;

assign bitcast_ln143_2_fu_2680_p1 = out_39_reg_3336_pp0_iter5_reg;

assign bitcast_ln143_3_fu_2729_p1 = out_40_reg_3343_pp0_iter5_reg;

assign bitcast_ln143_4_fu_2778_p1 = out_41_reg_3350_pp0_iter5_reg;

assign bitcast_ln143_5_fu_2827_p1 = out_42_reg_3357_pp0_iter5_reg;

assign bitcast_ln143_6_fu_2876_p1 = out_43_reg_3364_pp0_iter5_reg;

assign bitcast_ln143_7_fu_2925_p1 = out_44_reg_3371_pp0_iter5_reg;

assign bitcast_ln143_8_fu_2974_p1 = out_45_reg_3378_pp0_iter5_reg;

assign bitcast_ln143_9_fu_3023_p1 = out_46_reg_3385_pp0_iter5_reg;

assign bitcast_ln143_fu_2582_p1 = out_reg_3322_pp0_iter5_reg;

assign grp_fu_22647_p_ce = 1'b1;

assign grp_fu_22647_p_din0 = tmp_reg_3257;

assign grp_fu_22647_p_din1 = bias_conv4_load;

assign grp_fu_22647_p_opcode = 2'd0;

assign grp_fu_22651_p_ce = 1'b1;

assign grp_fu_22651_p_din0 = tmp_s_reg_3262;

assign grp_fu_22651_p_din1 = bias_conv4_load;

assign grp_fu_22651_p_opcode = 2'd0;

assign grp_fu_22655_p_ce = 1'b1;

assign grp_fu_22655_p_din0 = tmp_79_reg_3267;

assign grp_fu_22655_p_din1 = bias_conv4_load;

assign grp_fu_22655_p_opcode = 2'd0;

assign grp_fu_22659_p_ce = 1'b1;

assign grp_fu_22659_p_din0 = tmp_80_reg_3272;

assign grp_fu_22659_p_din1 = bias_conv4_load;

assign grp_fu_22659_p_opcode = 2'd0;

assign grp_fu_22663_p_ce = 1'b1;

assign grp_fu_22663_p_din0 = tmp_81_reg_3277;

assign grp_fu_22663_p_din1 = bias_conv4_load;

assign grp_fu_22663_p_opcode = 2'd0;

assign grp_fu_22667_p_ce = 1'b1;

assign grp_fu_22667_p_din0 = tmp_82_reg_3282;

assign grp_fu_22667_p_din1 = bias_conv4_load;

assign grp_fu_22667_p_opcode = 2'd0;

assign grp_fu_22671_p_ce = 1'b1;

assign grp_fu_22671_p_din0 = tmp_83_reg_3287;

assign grp_fu_22671_p_din1 = bias_conv4_load;

assign grp_fu_22671_p_opcode = 2'd0;

assign grp_fu_22675_p_ce = 1'b1;

assign grp_fu_22675_p_din0 = tmp_84_reg_3292;

assign grp_fu_22675_p_din1 = bias_conv4_load;

assign grp_fu_22675_p_opcode = 2'd0;

assign grp_fu_22679_p_ce = 1'b1;

assign grp_fu_22679_p_din0 = tmp_85_reg_3297;

assign grp_fu_22679_p_din1 = bias_conv4_load;

assign grp_fu_22679_p_opcode = 2'd0;

assign grp_fu_22683_p_ce = 1'b1;

assign grp_fu_22683_p_din0 = tmp_86_reg_3302;

assign grp_fu_22683_p_din1 = bias_conv4_load;

assign grp_fu_22683_p_opcode = 2'd0;

assign grp_fu_22687_p_ce = 1'b1;

assign grp_fu_22687_p_din0 = tmp_87_reg_3307;

assign grp_fu_22687_p_din1 = bias_conv4_load;

assign grp_fu_22687_p_opcode = 2'd0;

assign grp_fu_22691_p_ce = 1'b1;

assign grp_fu_22691_p_din0 = tmp_88_reg_3312;

assign grp_fu_22691_p_din1 = bias_conv4_load;

assign grp_fu_22691_p_opcode = 2'd0;

assign grp_fu_22695_p_ce = 1'b1;

assign grp_fu_22695_p_din0 = tmp_89_reg_3317;

assign grp_fu_22695_p_din1 = bias_conv4_load;

assign grp_fu_22695_p_opcode = 2'd0;

assign grp_fu_26659_p_ce = 1'b1;

assign grp_fu_26659_p_din0 = out_reg_3322;

assign grp_fu_26659_p_din1 = 32'd0;

assign grp_fu_26659_p_opcode = 5'd2;

assign grp_fu_26663_p_ce = 1'b1;

assign grp_fu_26663_p_din0 = out_38_reg_3329;

assign grp_fu_26663_p_din1 = 32'd0;

assign grp_fu_26663_p_opcode = 5'd2;

assign grp_fu_26667_p_ce = 1'b1;

assign grp_fu_26667_p_din0 = out_39_reg_3336;

assign grp_fu_26667_p_din1 = 32'd0;

assign grp_fu_26667_p_opcode = 5'd2;

assign grp_fu_26671_p_ce = 1'b1;

assign grp_fu_26671_p_din0 = out_40_reg_3343;

assign grp_fu_26671_p_din1 = 32'd0;

assign grp_fu_26671_p_opcode = 5'd2;

assign grp_fu_26675_p_ce = 1'b1;

assign grp_fu_26675_p_din0 = out_41_reg_3350;

assign grp_fu_26675_p_din1 = 32'd0;

assign grp_fu_26675_p_opcode = 5'd2;

assign grp_fu_26679_p_ce = 1'b1;

assign grp_fu_26679_p_din0 = out_42_reg_3357;

assign grp_fu_26679_p_din1 = 32'd0;

assign grp_fu_26679_p_opcode = 5'd2;

assign grp_fu_26683_p_ce = 1'b1;

assign grp_fu_26683_p_din0 = out_43_reg_3364;

assign grp_fu_26683_p_din1 = 32'd0;

assign grp_fu_26683_p_opcode = 5'd2;

assign grp_fu_26687_p_ce = 1'b1;

assign grp_fu_26687_p_din0 = out_44_reg_3371;

assign grp_fu_26687_p_din1 = 32'd0;

assign grp_fu_26687_p_opcode = 5'd2;

assign grp_fu_26691_p_ce = 1'b1;

assign grp_fu_26691_p_din0 = out_45_reg_3378;

assign grp_fu_26691_p_din1 = 32'd0;

assign grp_fu_26691_p_opcode = 5'd2;

assign grp_fu_26695_p_ce = 1'b1;

assign grp_fu_26695_p_din0 = out_46_reg_3385;

assign grp_fu_26695_p_din1 = 32'd0;

assign grp_fu_26695_p_opcode = 5'd2;

assign grp_fu_26699_p_ce = 1'b1;

assign grp_fu_26699_p_din0 = out_47_reg_3392;

assign grp_fu_26699_p_din1 = 32'd0;

assign grp_fu_26699_p_opcode = 5'd2;

assign grp_fu_26703_p_ce = 1'b1;

assign grp_fu_26703_p_din0 = out_48_reg_3399;

assign grp_fu_26703_p_din1 = 32'd0;

assign grp_fu_26703_p_opcode = 5'd2;

assign grp_fu_26707_p_ce = 1'b1;

assign grp_fu_26707_p_din0 = out_49_reg_3406;

assign grp_fu_26707_p_din1 = 32'd0;

assign grp_fu_26707_p_opcode = 5'd2;

assign icmp_ln136_fu_1760_p2 = ((ap_sig_allocacmp_i == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln143_10_fu_2844_p2 = ((tmp_152_fu_2830_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_11_fu_2850_p2 = ((trunc_ln143_5_fu_2840_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_12_fu_2893_p2 = ((tmp_154_fu_2879_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_13_fu_2899_p2 = ((trunc_ln143_6_fu_2889_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_14_fu_2942_p2 = ((tmp_156_fu_2928_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_15_fu_2948_p2 = ((trunc_ln143_7_fu_2938_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_16_fu_2991_p2 = ((tmp_158_fu_2977_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_17_fu_2997_p2 = ((trunc_ln143_8_fu_2987_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_18_fu_3040_p2 = ((tmp_160_fu_3026_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_19_fu_3046_p2 = ((trunc_ln143_9_fu_3036_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_1_fu_2605_p2 = ((trunc_ln143_fu_2595_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_20_fu_3089_p2 = ((tmp_162_fu_3075_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_21_fu_3095_p2 = ((trunc_ln143_10_fu_3085_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_22_fu_3138_p2 = ((tmp_164_fu_3124_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_23_fu_3144_p2 = ((trunc_ln143_11_fu_3134_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_24_fu_3187_p2 = ((tmp_166_fu_3173_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_25_fu_3193_p2 = ((trunc_ln143_12_fu_3183_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_2_fu_2648_p2 = ((tmp_144_fu_2634_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_3_fu_2654_p2 = ((trunc_ln143_1_fu_2644_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_4_fu_2697_p2 = ((tmp_146_fu_2683_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_5_fu_2703_p2 = ((trunc_ln143_2_fu_2693_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_6_fu_2746_p2 = ((tmp_148_fu_2732_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_7_fu_2752_p2 = ((trunc_ln143_3_fu_2742_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_8_fu_2795_p2 = ((tmp_150_fu_2781_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln143_9_fu_2801_p2 = ((trunc_ln143_4_fu_2791_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_2599_p2 = ((tmp_142_fu_2585_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln143_10_fu_3101_p2 = (icmp_ln143_21_fu_3095_p2 | icmp_ln143_20_fu_3089_p2);

assign or_ln143_11_fu_3150_p2 = (icmp_ln143_23_fu_3144_p2 | icmp_ln143_22_fu_3138_p2);

assign or_ln143_12_fu_3199_p2 = (icmp_ln143_25_fu_3193_p2 | icmp_ln143_24_fu_3187_p2);

assign or_ln143_1_fu_2660_p2 = (icmp_ln143_3_fu_2654_p2 | icmp_ln143_2_fu_2648_p2);

assign or_ln143_2_fu_2709_p2 = (icmp_ln143_5_fu_2703_p2 | icmp_ln143_4_fu_2697_p2);

assign or_ln143_3_fu_2758_p2 = (icmp_ln143_7_fu_2752_p2 | icmp_ln143_6_fu_2746_p2);

assign or_ln143_4_fu_2807_p2 = (icmp_ln143_9_fu_2801_p2 | icmp_ln143_8_fu_2795_p2);

assign or_ln143_5_fu_2856_p2 = (icmp_ln143_11_fu_2850_p2 | icmp_ln143_10_fu_2844_p2);

assign or_ln143_6_fu_2905_p2 = (icmp_ln143_13_fu_2899_p2 | icmp_ln143_12_fu_2893_p2);

assign or_ln143_7_fu_2954_p2 = (icmp_ln143_15_fu_2948_p2 | icmp_ln143_14_fu_2942_p2);

assign or_ln143_8_fu_3003_p2 = (icmp_ln143_17_fu_2997_p2 | icmp_ln143_16_fu_2991_p2);

assign or_ln143_9_fu_3052_p2 = (icmp_ln143_19_fu_3046_p2 | icmp_ln143_18_fu_3040_p2);

assign or_ln143_fu_2611_p2 = (icmp_ln143_fu_2599_p2 | icmp_ln143_1_fu_2605_p2);

assign out_img_0_address0 = zext_ln140_fu_2565_p1;

assign out_img_0_ce0 = out_img_0_ce0_local;

assign out_img_0_d0 = select_ln143_fu_2623_p3;

assign out_img_0_we0 = out_img_0_we0_local;

assign out_img_10_address0 = zext_ln140_fu_2565_p1;

assign out_img_10_ce0 = out_img_10_ce0_local;

assign out_img_10_d0 = select_ln143_10_fu_3113_p3;

assign out_img_10_we0 = out_img_10_we0_local;

assign out_img_11_address0 = zext_ln140_fu_2565_p1;

assign out_img_11_ce0 = out_img_11_ce0_local;

assign out_img_11_d0 = select_ln143_11_fu_3162_p3;

assign out_img_11_we0 = out_img_11_we0_local;

assign out_img_12_address0 = zext_ln140_fu_2565_p1;

assign out_img_12_ce0 = out_img_12_ce0_local;

assign out_img_12_d0 = select_ln143_12_fu_3211_p3;

assign out_img_12_we0 = out_img_12_we0_local;

assign out_img_1_address0 = zext_ln140_fu_2565_p1;

assign out_img_1_ce0 = out_img_1_ce0_local;

assign out_img_1_d0 = select_ln143_1_fu_2672_p3;

assign out_img_1_we0 = out_img_1_we0_local;

assign out_img_2_address0 = zext_ln140_fu_2565_p1;

assign out_img_2_ce0 = out_img_2_ce0_local;

assign out_img_2_d0 = select_ln143_2_fu_2721_p3;

assign out_img_2_we0 = out_img_2_we0_local;

assign out_img_3_address0 = zext_ln140_fu_2565_p1;

assign out_img_3_ce0 = out_img_3_ce0_local;

assign out_img_3_d0 = select_ln143_3_fu_2770_p3;

assign out_img_3_we0 = out_img_3_we0_local;

assign out_img_4_address0 = zext_ln140_fu_2565_p1;

assign out_img_4_ce0 = out_img_4_ce0_local;

assign out_img_4_d0 = select_ln143_4_fu_2819_p3;

assign out_img_4_we0 = out_img_4_we0_local;

assign out_img_5_address0 = zext_ln140_fu_2565_p1;

assign out_img_5_ce0 = out_img_5_ce0_local;

assign out_img_5_d0 = select_ln143_5_fu_2868_p3;

assign out_img_5_we0 = out_img_5_we0_local;

assign out_img_6_address0 = zext_ln140_fu_2565_p1;

assign out_img_6_ce0 = out_img_6_ce0_local;

assign out_img_6_d0 = select_ln143_6_fu_2917_p3;

assign out_img_6_we0 = out_img_6_we0_local;

assign out_img_7_address0 = zext_ln140_fu_2565_p1;

assign out_img_7_ce0 = out_img_7_ce0_local;

assign out_img_7_d0 = select_ln143_7_fu_2966_p3;

assign out_img_7_we0 = out_img_7_we0_local;

assign out_img_8_address0 = zext_ln140_fu_2565_p1;

assign out_img_8_ce0 = out_img_8_ce0_local;

assign out_img_8_d0 = select_ln143_8_fu_3015_p3;

assign out_img_8_we0 = out_img_8_we0_local;

assign out_img_9_address0 = zext_ln140_fu_2565_p1;

assign out_img_9_ce0 = out_img_9_ce0_local;

assign out_img_9_d0 = select_ln143_9_fu_3064_p3;

assign out_img_9_we0 = out_img_9_we0_local;

assign select_ln143_10_fu_3113_p3 = ((and_ln143_10_fu_3107_p2[0:0] == 1'b1) ? out_47_reg_3392_pp0_iter5_reg : 32'd0);

assign select_ln143_11_fu_3162_p3 = ((and_ln143_11_fu_3156_p2[0:0] == 1'b1) ? out_48_reg_3399_pp0_iter5_reg : 32'd0);

assign select_ln143_12_fu_3211_p3 = ((and_ln143_12_fu_3205_p2[0:0] == 1'b1) ? out_49_reg_3406_pp0_iter5_reg : 32'd0);

assign select_ln143_1_fu_2672_p3 = ((and_ln143_1_fu_2666_p2[0:0] == 1'b1) ? out_38_reg_3329_pp0_iter5_reg : 32'd0);

assign select_ln143_2_fu_2721_p3 = ((and_ln143_2_fu_2715_p2[0:0] == 1'b1) ? out_39_reg_3336_pp0_iter5_reg : 32'd0);

assign select_ln143_3_fu_2770_p3 = ((and_ln143_3_fu_2764_p2[0:0] == 1'b1) ? out_40_reg_3343_pp0_iter5_reg : 32'd0);

assign select_ln143_4_fu_2819_p3 = ((and_ln143_4_fu_2813_p2[0:0] == 1'b1) ? out_41_reg_3350_pp0_iter5_reg : 32'd0);

assign select_ln143_5_fu_2868_p3 = ((and_ln143_5_fu_2862_p2[0:0] == 1'b1) ? out_42_reg_3357_pp0_iter5_reg : 32'd0);

assign select_ln143_6_fu_2917_p3 = ((and_ln143_6_fu_2911_p2[0:0] == 1'b1) ? out_43_reg_3364_pp0_iter5_reg : 32'd0);

assign select_ln143_7_fu_2966_p3 = ((and_ln143_7_fu_2960_p2[0:0] == 1'b1) ? out_44_reg_3371_pp0_iter5_reg : 32'd0);

assign select_ln143_8_fu_3015_p3 = ((and_ln143_8_fu_3009_p2[0:0] == 1'b1) ? out_45_reg_3378_pp0_iter5_reg : 32'd0);

assign select_ln143_9_fu_3064_p3 = ((and_ln143_9_fu_3058_p2[0:0] == 1'b1) ? out_46_reg_3385_pp0_iter5_reg : 32'd0);

assign select_ln143_fu_2623_p3 = ((and_ln143_fu_2617_p2[0:0] == 1'b1) ? out_reg_3322_pp0_iter5_reg : 32'd0);

assign tmp_142_fu_2585_p4 = {{bitcast_ln143_fu_2582_p1[30:23]}};

assign tmp_144_fu_2634_p4 = {{bitcast_ln143_1_fu_2631_p1[30:23]}};

assign tmp_146_fu_2683_p4 = {{bitcast_ln143_2_fu_2680_p1[30:23]}};

assign tmp_148_fu_2732_p4 = {{bitcast_ln143_3_fu_2729_p1[30:23]}};

assign tmp_150_fu_2781_p4 = {{bitcast_ln143_4_fu_2778_p1[30:23]}};

assign tmp_152_fu_2830_p4 = {{bitcast_ln143_5_fu_2827_p1[30:23]}};

assign tmp_154_fu_2879_p4 = {{bitcast_ln143_6_fu_2876_p1[30:23]}};

assign tmp_156_fu_2928_p4 = {{bitcast_ln143_7_fu_2925_p1[30:23]}};

assign tmp_158_fu_2977_p4 = {{bitcast_ln143_8_fu_2974_p1[30:23]}};

assign tmp_160_fu_3026_p4 = {{bitcast_ln143_9_fu_3023_p1[30:23]}};

assign tmp_162_fu_3075_p4 = {{bitcast_ln143_10_fu_3072_p1[30:23]}};

assign tmp_164_fu_3124_p4 = {{bitcast_ln143_11_fu_3121_p1[30:23]}};

assign tmp_166_fu_3173_p4 = {{bitcast_ln143_12_fu_3170_p1[30:23]}};

assign tmp_79_fu_1892_p27 = 'bx;

assign tmp_80_fu_1952_p27 = 'bx;

assign tmp_81_fu_2012_p27 = 'bx;

assign tmp_82_fu_2072_p27 = 'bx;

assign tmp_83_fu_2132_p27 = 'bx;

assign tmp_84_fu_2192_p27 = 'bx;

assign tmp_85_fu_2252_p27 = 'bx;

assign tmp_86_fu_2312_p27 = 'bx;

assign tmp_87_fu_2372_p27 = 'bx;

assign tmp_88_fu_2432_p27 = 'bx;

assign tmp_89_fu_2492_p27 = 'bx;

assign tmp_fu_1772_p27 = 'bx;

assign tmp_s_fu_1832_p27 = 'bx;

assign trunc_ln143_10_fu_3085_p1 = bitcast_ln143_10_fu_3072_p1[22:0];

assign trunc_ln143_11_fu_3134_p1 = bitcast_ln143_11_fu_3121_p1[22:0];

assign trunc_ln143_12_fu_3183_p1 = bitcast_ln143_12_fu_3170_p1[22:0];

assign trunc_ln143_1_fu_2644_p1 = bitcast_ln143_1_fu_2631_p1[22:0];

assign trunc_ln143_2_fu_2693_p1 = bitcast_ln143_2_fu_2680_p1[22:0];

assign trunc_ln143_3_fu_2742_p1 = bitcast_ln143_3_fu_2729_p1[22:0];

assign trunc_ln143_4_fu_2791_p1 = bitcast_ln143_4_fu_2778_p1[22:0];

assign trunc_ln143_5_fu_2840_p1 = bitcast_ln143_5_fu_2827_p1[22:0];

assign trunc_ln143_6_fu_2889_p1 = bitcast_ln143_6_fu_2876_p1[22:0];

assign trunc_ln143_7_fu_2938_p1 = bitcast_ln143_7_fu_2925_p1[22:0];

assign trunc_ln143_8_fu_2987_p1 = bitcast_ln143_8_fu_2974_p1[22:0];

assign trunc_ln143_9_fu_3036_p1 = bitcast_ln143_9_fu_3023_p1[22:0];

assign trunc_ln143_fu_2595_p1 = bitcast_ln143_fu_2582_p1[22:0];

assign zext_ln136_fu_2557_p1 = i_reg_3248_pp0_iter5_reg;

assign zext_ln140_fu_2565_p1 = add_ln140_fu_2560_p2;

endmodule //NN_conv4_Pipeline_M1
