URL: http://ptolemy.eecs.berkeley.edu/papers/micro_reports/94.ps.Z
Refering-URL: http://ptolemy.eecs.berkeley.edu/papers/micro_reports/
Root-URL: 
Title: 1987. Properties of a Model for Parallel Computations: Determinacy, Termination, Queueing, Modeling Radar Systems Using
Author: [] R. M. Karp, R. E. Miller, [] K. Khiar and E. A. Lee, [] R. Lauwereins, P. Wauters, M. Ad, J. A. Peperstraete, [] E. A. Lee and J. Bier, [] E. A. Lee, [] E. A. Lee and D. G. Messerschmitt, [] E. A. Lee and T. M. Parks, Dataow [] P. Le Guernic, T. Gauthier, M. Le Borgne, C. Le Maire, [] J. McGraw, Lawrence [] P. K. Murthy, S. Bhattacharyya, and E. A. Lee, P. K. Murthy and E. A. Lee, [] P. K. Murthy, S. S. Bhattacharyya, and E. A. Lee, [] T. M. Parks and E. A. Lee, J. L. Pino, T. M. Parks, and E. A. Lee, [] J. L. Pino, T. M. Parks and E. A. Lee, [] J. L. Pino, S. Ha, E. A. Lee, J. T. Buck, [] J. L. Pino and E. A. Lee, [] J. Rasure and C. S. Williams, [] C. Schwarz, J. Teich, Alek Vainshtein, Emo Welzl, and B. L. Evans, S. Sriram and E. A. Lee, [] J. Teich, S. Sriram, L. Thiele, and M. Martin, 
Note: SIAM Journal, Vol. 14, pp.  to appear in Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal  UNITED STATES PATENT, Number  Computing and Signal Processing: An Experimental Multidisciplinary Course, Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, vol. VI, pp. 45-48,  Process Networks, to appear in Proceedings of the IEEE,  Proceedings of the IEEE, Vol. 79, No.  Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, vol. II, pp. 453-456,  [42]  Invited Paper, Proc. of IEEE Asilomar Conf. on Signals, Systems, and Computers,  to appear in Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing,  [46]  Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, vol. II, pp. 445-448,  Proc. of IEEE Asilomar Conf. on Signals, Systems, and Computers,  cessing, Vol. 9, No. 1, pp  to appear in Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing,  and Computing, Vol 2, pp 217-246,  applications, ACM Conf. on Computational Geometry, June 5-7, 1995,  [53]  Architectures, Invited Paper, Proc. of IEEE Asilomar Conf. on Signals, Systems, and Computers,  Proc. of the IEEE Workshop on VLSI Signal Processing, Oct. 26 28, 1994, pp. 103-112. Proceedings published as IEEE VLSI Signal Processing VII.  
Date: December 11,  1390-1411, November, 1966.  May 1995.  5,367,678, Nov. 22, 1994  April, 1994.  May 1995.  9, September 1991.  April, 1994.  Oct. 31 Nov. 2,  93, November 29, 1994.  May 1995.  April, 1994.  Oct. 31 Nov. 2, 1994.  7-21, January 1995.  May 1995.  Oct. 31 Nov.  
Address: D.C.,  Detroit, MI,  Adelaide, Australia,  CA.  Adelaide, Australia,  Grove, CA, 1994.  Detroit, MI,  Adelaide, Australia,  Grove, CA,  Detroit, MI,  Vancouver, Canada.  Grove, CA, 1994.  
Affiliation: Research Laboratory, Washington  Processing,  Livermore National Laboratory, Livermore,  Pacific  Pacific  2, Pacific  
Pubnum: Memorandum No. UCB/ERL M94/  
Abstract: 41] P. K. Murthy and E. A. Lee, On the Optimal Blocking Factor for Blocked, Non-Overlapped Schedules, ERL Technical Report UCB/ERL 94/46, University of California, Berkeley, CA 94720, June 6, 1994. [45] A. Peevers, A Real-Time 3D Signal Analysis/Synthesis Tool Based on the Overlap-Add Short-Time Fourier Transform, MS Report, Plan II, University of California, Berkeley, February 24, 1994. [52] S.-I. Shih, Code Generation for VSP Software Tool in Ptolemy, MS Report, Plan II, ERL Technical Report UCB/ERL M94/41, University of California, Berkeley, CA 94720, May 25, 1994. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> R. H. Bamberger, B. L. Evans, E. A. Lee, J. H. McClellan, and M. A. Yoder, </author> <title> Integrating Layout, Analysis, and Simulation Tools in Electronic Courseware for Teaching Signal Processing, Invited Paper, </title> <booktitle> to appear Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, </booktitle> <address> May, 1995, Detroit, MI. </address>
Reference: [2] <author> S. S. Bhattacharyya, </author> <title> Compiling Dataow Programs for Digital Signal Processing, </title> <type> Tech. Report UCB/ERL 94/52, Ph.D. Dissertation, </type> <institution> Dept. of EECS, University of California, Berkeley, </institution> <address> CA 94720, </address> <month> July 12, </month> <year> 1994. </year>
Reference: [3] <author> S. S. Bhattacharyya and E. A. Lee, </author> <title> Memory Management for Dataow Programming of Multirate Signal Processing Algorithms, </title> <journal> IEEE Trans. on Signal Processing, </journal> <volume> vol. 42, no. 5, </volume> <month> May </month> <year> 1994. </year>
Reference: [4] <author> S. S. Bhattacharyya and E. A. Lee, </author> <title> Looped Schedules for Dataow Descriptions of Multirate Signal Processing Algorithms, </title> <booktitle> Formal Methods in System Design, </booktitle> <volume> No. 5, No. 3, </volume> <month> December, </month> <year> 1994. </year>
Reference: [5] <author> S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, </author> <title> Converting Graphical DSP Programs into Memory Constrained Software Prototypes, </title> <booktitle> to appear in Proc. of IEEE Int.Wkshp. on Rapid Systems Prototyping, </booktitle> <address> Chapel Hill, NC, </address> <month> June, </month> <year> 1995. </year>

References-found: 5

