Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/superciuper/Documents/UCISW2project/UCISW2_organek/MainComponent_MainComponent_sch_tb_isim_beh.exe" -prj "/home/superciuper/Documents/UCISW2project/UCISW2_organek/MainComponent_MainComponent_sch_tb_beh.prj" "work.MainComponent_MainComponent_sch_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/superciuper/Documents/UCISW2project/UCISW2_organek/VGAtxt48x20.vhd" into library work
Parsing VHDL file "/home/superciuper/Documents/UCISW2project/UCISW2_organek/PS2ToNote.vhd" into library work
Parsing VHDL file "/home/superciuper/Documents/UCISW2project/UCISW2_organek/imageGenerator.vhd" into library work
WARNING:HDLCompiler:443 - "/home/superciuper/Documents/UCISW2project/UCISW2_organek/imageGenerator.vhd" Line 41: Function divide does not always return a value.
Parsing VHDL file "/home/superciuper/Documents/UCISW2project/UCISW2_organek/frequencyGenerator.vhd" into library work
Parsing VHDL file "/home/superciuper/Documents/UCISW2project/UCISW2_organek/VGAscan.vhd" into library work
Parsing VHDL file "/home/superciuper/Documents/UCISW2project/UCISW2_organek/MainComponent.vhf" into library work
Parsing VHDL file "/home/superciuper/Documents/UCISW2project/UCISW2_organek/MainComponentTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 128828 KB
Fuse CPU Usage: 850 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity frequencyGenerator [frequencygenerator_default]
Compiling architecture behavioral of entity PS2ToNote [ps2tonote_default]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1001000000001001")(0,15)\]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('0')\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture muxf6_v of entity MUXF6 [muxf6_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture lut3_v of entity LUT3 [\LUT3("01101010")(0,7)\]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture ramb16_s9_s9_v of entity RAMB16_S9_S9 [\RAMB16_S9_S9:maincomponent_main...]
Compiling architecture lut2_l_v of entity LUT2_L [\LUT2_L("1101")(0,3)\]
Compiling architecture lut4_l_v of entity LUT4_L [\LUT4_L("0100000000000000")(0,15...]
Compiling architecture lut3_l_v of entity LUT3_L [\LUT3_L("11111101")(0,7)\]
Compiling architecture lut4_d_v of entity LUT4_D [\LUT4_D("0100000000000000")(0,15...]
Compiling architecture srl16_v of entity SRL16 [\SRL16("0000000000000000")(0,15)...]
Compiling architecture muxf5_l_v of entity MUXF5_L [muxf5_l_default]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture structure of entity VGAtxt48x20 [\VGAtxt48x20:maincomponent_mainc...]
Compiling architecture behavioral of entity imageGenerator [imagegenerator_default]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture behavioral of entity MainComponent [\MainComponent:maincomponent_mai...]
Compiling architecture simulational of entity VGAscan [\VGAscan("/home/superciuper/Docu...]
Compiling architecture behavioral of entity maincomponent_maincomponent_sch_...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 243 VHDL Units
Built simulation executable /home/superciuper/Documents/UCISW2project/UCISW2_organek/MainComponent_MainComponent_sch_tb_isim_beh.exe
Fuse Memory Usage: 980928 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 260 ms
