Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  6 21:16:21 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.706        0.000                      0                98697        0.056        0.000                      0                98632        1.101        0.000                       0                 39997  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
cam_pclk                             {0.000 5.208}        10.416          96.006          
clk_fpga_0                           {0.000 4.167}        8.333           120.005         
clk_fpga_1                           {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_design_1_clk_wiz_0_0      {0.000 20.833}       41.665          24.001          
  camif_xclk_design_1_clk_wiz_0_0    {0.000 5.208}        10.416          96.004          
  clkfbout_design_1_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  isp_pclk_design_1_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_design_1_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
design_1_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_design_1_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_design_1_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_design_1_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk                                   3.939        0.000                      0                  494        0.364        0.000                      0                  494        4.708        0.000                       0                   269  
clk_fpga_0                                 1.565        0.000                      0                55897        0.056        0.000                      0                55897        3.036        0.000                       0                 19972  
clk_fpga_1                                 6.983        0.000                      0                 7867        0.083        0.000                      0                 7867        9.146        0.000                       0                  3470  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_design_1_clk_wiz_0_0                                                                                                                                                       40.073        0.000                       0                     2  
  camif_xclk_design_1_clk_wiz_0_0          3.907        0.000                      0                  541        0.153        0.000                      0                  541        4.708        0.000                       0                   297  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  isp_pclk_design_1_clk_wiz_0_0            0.706        0.000                      0                20075        0.058        0.000                      0                20075        3.312        0.000                       0                 15321  
  lcd_clk_design_1_clk_wiz_0_0            24.686        0.000                      0                  750        0.120        0.000                      0                  750       14.499        0.000                       0                   386  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_design_1_clk_wiz_1_0_1           8.065        0.000                      0                  968        0.068        0.000                      0                  968        6.234        0.000                       0                   547  
  dvi_clk_x5_design_1_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lcd_clk_design_1_clk_wiz_0_0    clk_fpga_0                           29.054        0.000                      0                   10                                                                        
dvi_clk_design_1_clk_wiz_1_0_1  clk_fpga_0                           12.385        0.000                      0                   11                                                                        
clk_fpga_0                      lcd_clk_design_1_clk_wiz_0_0          7.311        0.000                      0                   21                                                                        
clk_fpga_0                      dvi_clk_design_1_clk_wiz_1_0_1        6.803        0.000                      0                   23                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               dvi_clk_design_1_clk_wiz_1_0_1  dvi_clk_design_1_clk_wiz_1_0_1        9.536        0.000                      0                   44        0.443        0.000                      0                   44  
**async_default**               isp_pclk_design_1_clk_wiz_0_0   isp_pclk_design_1_clk_wiz_0_0         1.305        0.000                      0                12822        0.343        0.000                      0                12822  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        3.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.694ns (12.762%)  route 4.744ns (87.238%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.702ns = ( 16.118 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.734    12.240    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.605    16.118    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.571    16.690    
                         clock uncertainty           -0.035    16.654    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    16.178    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.178    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.694ns (12.609%)  route 4.810ns (87.391%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.702ns = ( 16.118 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.799    12.306    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.605    16.118    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.571    16.690    
                         clock uncertainty           -0.035    16.654    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    16.267    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.267    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.694ns (13.686%)  route 4.377ns (86.314%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 16.375 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.366    11.872    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.862    16.375    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.571    16.946    
                         clock uncertainty           -0.035    16.911    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    16.435    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.435    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 16.375 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369    11.875    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.862    16.375    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.571    16.946    
                         clock uncertainty           -0.035    16.911    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    16.524    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.524    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 16.360 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369    11.875    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDSE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    16.360    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDSE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
                         clock pessimism              0.545    16.905    
                         clock uncertainty           -0.035    16.869    
    SLICE_X19Y0          FDSE (Setup_fdse_C_CE)      -0.168    16.701    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         16.701    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 16.360 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369    11.875    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    16.360    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.545    16.905    
                         clock uncertainty           -0.035    16.869    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.168    16.701    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         16.701    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 16.360 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369    11.875    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    16.360    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
                         clock pessimism              0.545    16.905    
                         clock uncertainty           -0.035    16.869    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.168    16.701    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         16.701    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 16.360 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369    11.875    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    16.360    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.545    16.905    
                         clock uncertainty           -0.035    16.869    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.168    16.701    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         16.701    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.694ns (14.039%)  route 4.249ns (85.961%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 16.269 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.239    11.745    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.756    16.269    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.545    16.814    
                         clock uncertainty           -0.035    16.779    
    SLICE_X19Y1          FDRE (Setup_fdre_C_CE)      -0.168    16.611    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.694ns (14.039%)  route 4.249ns (85.961%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 16.269 - 10.416 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.083     4.537    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.105     4.642 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     6.801    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     7.180 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     8.898    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     9.003 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     9.385    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     9.490 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912    10.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105    10.506 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.239    11.745    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.625    14.429    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.084    14.513 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.756    16.269    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.545    16.814    
                         clock uncertainty           -0.035    16.779    
    SLICE_X19Y1          FDRE (Setup_fdre_C_CE)      -0.168    16.611    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  4.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.371ns (54.544%)  route 0.309ns (45.456%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.625     2.604    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     2.768 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=2, routed)           0.309     3.077    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.122 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.231 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.231    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.284 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.284    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1_n_7
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.808     3.234    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]/C
                         clock pessimism             -0.447     2.786    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.134     2.920    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.355ns (50.033%)  route 0.355ns (49.967%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.062     3.040    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141     3.181 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/Q
                         net (fo=2, routed)           0.355     3.536    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[7]
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.696 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.696    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.750 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.750    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__0_n_7
    SLICE_X19Y2          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.299     3.725    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y2          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.447     3.278    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.105     3.383    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.384ns (55.397%)  route 0.309ns (44.603%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.625     2.604    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     2.768 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=2, routed)           0.309     3.077    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.122 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.231 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.231    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.297 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.297    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1_n_5
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.808     3.234    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                         clock pessimism             -0.447     2.786    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.134     2.920    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.366ns (50.796%)  route 0.355ns (49.204%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.062     3.040    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141     3.181 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/Q
                         net (fo=2, routed)           0.355     3.536    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[7]
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.696 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.696    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.761 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.761    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__0_n_5
    SLICE_X19Y2          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.299     3.725    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y2          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism             -0.447     3.278    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.105     3.383    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.411ns (57.069%)  route 0.309ns (42.931%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.625     2.604    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     2.768 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=2, routed)           0.309     3.077    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.122 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.231 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.231    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.271 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.271    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.324 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.324    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]_i_1_n_7
    SLICE_X30Y64         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.832     3.258    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y64         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/C
                         clock pessimism             -0.447     2.810    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.134     2.944    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.424ns (57.830%)  route 0.309ns (42.170%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.625     2.604    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     2.768 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=2, routed)           0.309     3.077    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.122 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.231 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.231    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.271 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.271    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.337 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.337    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]_i_1_n_5
    SLICE_X30Y64         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.832     3.258    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y64         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
                         clock pessimism             -0.447     2.810    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.134     2.944    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.566%)  route 0.391ns (70.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.625     2.604    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     2.768 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=2, routed)           0.391     3.159    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X29Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.707     3.133    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X29Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/C
                         clock pessimism             -0.447     2.686    
    SLICE_X29Y62         FDCE (Hold_fdce_C_D)         0.075     2.761    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.407ns (56.829%)  route 0.309ns (43.171%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.625     2.604    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     2.768 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=2, routed)           0.309     3.077    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.122 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.231 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.231    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.320 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.320    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1_n_6
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.808     3.234    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]/C
                         clock pessimism             -0.447     2.786    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.134     2.920    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.409ns (56.949%)  route 0.309ns (43.051%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.625     2.604    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y62         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     2.768 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]/Q
                         net (fo=2, routed)           0.309     3.077    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[3]
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.122 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[0]_i_4_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.231 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.231    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[0]_i_2_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.322 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.322    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1_n_4
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.808     3.234    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X30Y63         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]/C
                         clock pessimism             -0.447     2.786    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.134     2.920    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.391ns (52.446%)  route 0.355ns (47.554%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.934    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.062     3.040    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141     3.181 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/Q
                         net (fo=2, routed)           0.355     3.536    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[7]
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.696 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.696    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.786 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.786    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__0_n_4
    SLICE_X19Y2          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.891     2.370    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.056     2.426 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.299     3.725    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y2          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
                         clock pessimism             -0.447     3.278    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.105     3.383    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X1Y1   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X1Y7   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X17Y3   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X18Y3   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X21Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X21Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X20Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X20Y1   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X31Y61  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X17Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X17Y3   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X21Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X21Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X20Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X20Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X17Y3   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X17Y3   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X21Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X21Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X20Y2   design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.484ns (7.943%)  route 5.610ns (92.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.703 - 8.333 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.521     2.600    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X97Y10         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y10         FDRE (Prop_fdre_C_Q)         0.379     2.979 f  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.946     7.925    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_aresetn
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.105     8.030 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.664     8.694    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe
    SLICE_X0Y30          FDSE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.388    10.703    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_aclk
    SLICE_X0Y30          FDSE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.109    10.812    
                         clock uncertainty           -0.130    10.682    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.423    10.259    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.484ns (7.859%)  route 5.674ns (92.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.703 - 8.333 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.521     2.600    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X97Y10         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y10         FDRE (Prop_fdre_C_Q)         0.379     2.979 f  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          5.263     8.242    design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_aresetn
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.105     8.347 r  design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.411     8.758    design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe
    SLICE_X1Y30          FDSE                                         r  design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.388    10.703    design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_aclk
    SLICE_X1Y30          FDSE                                         r  design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.109    10.812    
                         clock uncertainty           -0.130    10.682    
    SLICE_X1Y30          FDSE (Setup_fdse_C_S)       -0.352    10.330    design_1_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.484ns (8.043%)  route 5.534ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 10.562 - 8.333 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.403     2.482    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X44Y36         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.379     2.861 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          3.003     5.864    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.105     5.969 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.530     8.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X42Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.247    10.562    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X42Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg/C
                         clock pessimism              0.193    10.755    
                         clock uncertainty           -0.130    10.625    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.423    10.202    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.605ns (9.337%)  route 5.874ns (90.663%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 10.620 - 8.333 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.390     2.469    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          3.907     6.755    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X107Y7         LUT3 (Prop_lut3_I1_O)        0.105     6.860 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=5, routed)           1.968     8.827    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_mm2s_tready
    SLICE_X79Y34         LUT4 (Prop_lut4_I0_O)        0.121     8.948 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1/O
                         net (fo=1, routed)           0.000     8.948    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0
    SLICE_X79Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.305    10.620    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X79Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg/C
                         clock pessimism              0.097    10.717    
                         clock uncertainty           -0.130    10.587    
    SLICE_X79Y34         FDRE (Setup_fdre_C_D)        0.069    10.656    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.799ns (12.755%)  route 5.465ns (87.245%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 10.643 - 8.333 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.483     2.562    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.379     2.941 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/Q
                         net (fo=9, routed)           2.264     5.205    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/p_96_out
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.105     5.310 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2/O
                         net (fo=4, routed)           0.477     5.787    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s2mm_tuser_fsync_top20_out
    SLICE_X47Y38         LUT6 (Prop_lut6_I2_O)        0.105     5.892 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_3/O
                         net (fo=2, routed)           0.347     6.240    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_user_reg_out_reg[0]_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.105     6.345 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_3__0/O
                         net (fo=3, routed)           1.588     7.932    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_s2mm_tready_signal
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     8.037 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_1__2/O
                         net (fo=10, routed)          0.789     8.826    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.328    10.643    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.193    10.836    
                         clock uncertainty           -0.130    10.706    
    SLICE_X13Y1          FDRE (Setup_fdre_C_CE)      -0.168    10.538    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.799ns (12.755%)  route 5.465ns (87.245%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 10.643 - 8.333 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.483     2.562    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.379     2.941 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/Q
                         net (fo=9, routed)           2.264     5.205    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/p_96_out
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.105     5.310 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2/O
                         net (fo=4, routed)           0.477     5.787    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s2mm_tuser_fsync_top20_out
    SLICE_X47Y38         LUT6 (Prop_lut6_I2_O)        0.105     5.892 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_3/O
                         net (fo=2, routed)           0.347     6.240    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_user_reg_out_reg[0]_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.105     6.345 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_3__0/O
                         net (fo=3, routed)           1.588     7.932    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_s2mm_tready_signal
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     8.037 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_1__2/O
                         net (fo=10, routed)          0.789     8.826    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.328    10.643    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.193    10.836    
                         clock uncertainty           -0.130    10.706    
    SLICE_X13Y1          FDRE (Setup_fdre_C_CE)      -0.168    10.538    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 0.484ns (8.243%)  route 5.388ns (91.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 10.641 - 8.333 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.521     2.600    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X97Y10         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y10         FDRE (Prop_fdre_C_Q)         0.379     2.979 f  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.887     7.866    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_aresetn
    SLICE_X9Y10          LUT1 (Prop_lut1_I0_O)        0.105     7.971 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.501     8.472    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe
    SLICE_X8Y10          FDSE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.326    10.641    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_aclk
    SLICE_X8Y10          FDSE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.109    10.750    
                         clock uncertainty           -0.130    10.620    
    SLICE_X8Y10          FDSE (Setup_fdse_C_S)       -0.423    10.197    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.197    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.484ns (8.149%)  route 5.456ns (91.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.377ns = ( 10.710 - 8.333 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.521     2.600    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X97Y10         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y10         FDRE (Prop_fdre_C_Q)         0.379     2.979 f  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.869     7.848    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_aresetn
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.105     7.953 r  design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.587     8.540    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe
    SLICE_X4Y43          FDSE                                         r  design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.395    10.710    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_aclk
    SLICE_X4Y43          FDSE                                         r  design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.109    10.819    
                         clock uncertainty           -0.130    10.689    
    SLICE_X4Y43          FDSE (Setup_fdse_C_S)       -0.423    10.266    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.266    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.799ns (12.755%)  route 5.465ns (87.245%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 10.643 - 8.333 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.483     2.562    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.379     2.941 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/Q
                         net (fo=9, routed)           2.264     5.205    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/p_96_out
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.105     5.310 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2/O
                         net (fo=4, routed)           0.477     5.787    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s2mm_tuser_fsync_top20_out
    SLICE_X47Y38         LUT6 (Prop_lut6_I2_O)        0.105     5.892 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_3/O
                         net (fo=2, routed)           0.347     6.240    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_user_reg_out_reg[0]_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.105     6.345 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_3__0/O
                         net (fo=3, routed)           1.588     7.932    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_s2mm_tready_signal
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.105     8.037 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_1__2/O
                         net (fo=10, routed)          0.789     8.826    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]
    SLICE_X14Y2          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.328    10.643    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X14Y2          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.193    10.836    
                         clock uncertainty           -0.130    10.706    
    SLICE_X14Y2          FDRE (Setup_fdre_C_CE)      -0.136    10.570    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.484ns (8.043%)  route 5.534ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 10.562 - 8.333 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.403     2.482    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X44Y36         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.379     2.861 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          3.003     5.864    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.105     5.969 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.530     8.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]
    SLICE_X43Y34         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.247    10.562    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_s2mm_aclk
    SLICE_X43Y34         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.193    10.755    
                         clock uncertainty           -0.130    10.625    
    SLICE_X43Y34         FDSE (Setup_fdse_C_S)       -0.352    10.273    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.273    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  1.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.554     0.890    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X39Y19         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/Q
                         net (fo=1, routed)           0.114     1.144    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X38Y17         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.821     1.187    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y17         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X38Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.089    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.552     0.888    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X51Y17         FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.114     1.142    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[10]
    SLICE_X50Y16         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.818     1.184    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y16         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism             -0.281     0.903    
    SLICE_X50Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.086    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.588     0.924    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X83Y42         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y42         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.114     1.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[41]
    SLICE_X82Y42         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.857     1.223    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X82Y42         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.286     0.937    
    SLICE_X82Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.120    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.558     0.894    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y15         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/Q
                         net (fo=2, routed)           0.119     1.153    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1[11]
    SLICE_X42Y15         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.823     1.189    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y15         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.274%)  route 0.245ns (65.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.588     0.924    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y30          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][0]/Q
                         net (fo=1, routed)           0.245     1.297    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[56]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.902     1.268    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.283     0.984    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242     1.226    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.189%)  route 0.211ns (58.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.559     0.895    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_aclk
    SLICE_X50Y2          FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[66]/Q
                         net (fo=1, routed)           0.211     1.254    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[66]
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.830     1.196    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_axis_s2mm_aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[66]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y1          FDRE (Hold_fdre_C_D)         0.022     1.183    design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.226ns (50.657%)  route 0.220ns (49.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.577     0.913    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1141]/Q
                         net (fo=1, routed)           0.220     1.261    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg_n_0_[1141]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.359 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1141]_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1141]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.859     1.225    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1141]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1141]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i_reg[1058]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.621     0.957    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/aclk
    SLICE_X3Y14          FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i_reg[1058]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.098 r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i_reg[1058]/Q
                         net (fo=1, routed)           0.113     1.211    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X4Y14          RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.889     1.255    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X4Y14          RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.263     0.992    
    SLICE_X4Y14          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.138    design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.001%)  route 0.274ns (65.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.585     0.921    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X80Y34         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=15, routed)          0.274     1.335    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X82Y33         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.851     1.217    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X82Y33         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.263     0.954    
    SLICE_X82Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.263    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.001%)  route 0.274ns (65.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.585     0.921    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X80Y34         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=15, routed)          0.274     1.335    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X82Y33         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.851     1.217    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X82Y33         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.263     0.954    
    SLICE_X82Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.263    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y1   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y0   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y0   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y3   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y2   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y5   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y4   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y4   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y5   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y3   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y38  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y37  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y37  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X66Y34  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X6Y26   design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X6Y26   design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.465ns  (logic 2.755ns (24.029%)  route 8.710ns (75.971%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.932     3.011    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     3.116 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.520     3.636    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.125     5.761 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[2]
                         net (fo=2, routed)           1.129     6.890    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[18]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.105     6.995 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.074     8.069    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[18]
    SLICE_X29Y109        LUT5 (Prop_lut5_I2_O)        0.105     8.174 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.824     8.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[10]
    SLICE_X38Y108        LUT5 (Prop_lut5_I2_O)        0.105     9.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[18]_INST_0/O
                         net (fo=1, routed)           2.309    11.412    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[178]
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.517 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2/O
                         net (fo=1, routed)           1.735    13.253    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.105    13.358 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           1.639    14.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I0_O)        0.105    15.102 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000    15.102    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X28Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.276    22.259    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.097    22.355    
                         clock uncertainty           -0.302    22.053    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.032    22.085    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         22.085    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.170ns  (logic 2.650ns (23.724%)  route 8.520ns (76.276%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 22.255 - 20.000 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.932     3.011    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     3.116 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.520     3.636    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.125     5.761 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[2]
                         net (fo=2, routed)           1.129     6.890    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[18]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.105     6.995 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.074     8.069    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[18]
    SLICE_X29Y109        LUT5 (Prop_lut5_I2_O)        0.105     8.174 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.824     8.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[10]
    SLICE_X38Y108        LUT5 (Prop_lut5_I2_O)        0.105     9.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[18]_INST_0/O
                         net (fo=1, routed)           2.309    11.412    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[178]
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.517 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2/O
                         net (fo=1, routed)           1.735    13.253    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.105    13.358 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           1.449    14.807    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X27Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.272    22.255    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                         clock pessimism              0.097    22.351    
                         clock uncertainty           -0.302    22.049    
    SLICE_X27Y53         FDRE (Setup_fdre_C_D)       -0.073    21.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         21.976    
                         arrival time                         -14.807    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 0.538ns (4.594%)  route 11.174ns (95.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 22.370 - 20.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.556     2.635    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          4.080     7.148    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.105     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=665, routed)         7.094    14.347    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X35Y137        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.388    22.370    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y137        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]/C
                         clock pessimism              0.097    22.467    
                         clock uncertainty           -0.302    22.165    
    SLICE_X35Y137        FDRE (Setup_fdre_C_R)       -0.352    21.813    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[16]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 0.538ns (4.611%)  route 11.129ns (95.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.556     2.635    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          4.080     7.148    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.105     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=665, routed)         7.049    14.302    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X41Y138        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.387    22.369    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y138        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[50]/C
                         clock pessimism              0.097    22.466    
                         clock uncertainty           -0.302    22.164    
    SLICE_X41Y138        FDRE (Setup_fdre_C_R)       -0.352    21.812    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[50]
  -------------------------------------------------------------------
                         required time                         21.812    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[51]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 0.538ns (4.611%)  route 11.129ns (95.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.556     2.635    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          4.080     7.148    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.105     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=665, routed)         7.049    14.302    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X41Y138        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[51]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.387    22.369    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y138        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[51]/C
                         clock pessimism              0.097    22.466    
                         clock uncertainty           -0.302    22.164    
    SLICE_X41Y138        FDSE (Setup_fdse_C_S)       -0.352    21.812    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[51]
  -------------------------------------------------------------------
                         required time                         21.812    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 0.538ns (4.611%)  route 11.129ns (95.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.556     2.635    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          4.080     7.148    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.105     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=665, routed)         7.049    14.302    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X41Y138        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.387    22.369    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y138        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[54]/C
                         clock pessimism              0.097    22.466    
                         clock uncertainty           -0.302    22.164    
    SLICE_X41Y138        FDSE (Setup_fdse_C_S)       -0.352    21.812    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[54]
  -------------------------------------------------------------------
                         required time                         21.812    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.667ns  (logic 0.538ns (4.611%)  route 11.129ns (95.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 22.369 - 20.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.556     2.635    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          4.080     7.148    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.105     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=665, routed)         7.049    14.302    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X41Y138        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.387    22.369    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y138        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[58]/C
                         clock pessimism              0.097    22.466    
                         clock uncertainty           -0.302    22.164    
    SLICE_X41Y138        FDSE (Setup_fdse_C_S)       -0.352    21.812    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[58]
  -------------------------------------------------------------------
                         required time                         21.812    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 2.958ns (27.047%)  route 7.979ns (72.953%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.932     3.011    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     3.116 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.520     3.636    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      2.125     5.761 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[15]
                         net (fo=2, routed)           0.874     6.636    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[31]
    SLICE_X32Y102        LUT3 (Prop_lut3_I0_O)        0.128     6.764 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[31]_INST_0_i_4/O
                         net (fo=1, routed)           1.312     8.076    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[31]
    SLICE_X31Y117        LUT5 (Prop_lut5_I2_O)        0.268     8.344 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.952     9.296    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[23]
    SLICE_X31Y108        LUT5 (Prop_lut5_I2_O)        0.105     9.401 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           2.006    11.406    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[191]
    SLICE_X31Y68         LUT5 (Prop_lut5_I0_O)        0.105    11.511 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_4/O
                         net (fo=1, routed)           1.476    12.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.105    13.093 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1/O
                         net (fo=2, routed)           1.358    14.451    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I0_O)        0.122    14.573 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=1, routed)           0.000    14.573    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X32Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.233    22.216    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism              0.097    22.312    
                         clock uncertainty           -0.302    22.010    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)        0.106    22.116    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 2.819ns (26.306%)  route 7.897ns (73.694%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.932     3.011    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     3.116 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.520     3.636    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.125     5.761 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[11]
                         net (fo=2, routed)           1.166     6.927    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[27]
    SLICE_X32Y102        LUT3 (Prop_lut3_I0_O)        0.115     7.042 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.181     8.224    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]
    SLICE_X29Y117        LUT5 (Prop_lut5_I2_O)        0.264     8.488 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.571     9.058    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X37Y116        LUT5 (Prop_lut5_I2_O)        0.105     9.163 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           2.213    11.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[187]
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.105    11.481 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2/O
                         net (fo=1, routed)           1.460    12.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.105    13.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1/O
                         net (fo=2, routed)           1.306    14.353    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.233    22.216    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism              0.097    22.312    
                         clock uncertainty           -0.302    22.010    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)       -0.078    21.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[85]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 0.538ns (4.660%)  route 11.007ns (95.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 22.366 - 20.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.556     2.635    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          4.080     7.148    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.105     7.253 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=665, routed)         6.927    14.180    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X40Y134        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[85]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        1.384    22.366    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y134        FDSE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[85]/C
                         clock pessimism              0.097    22.463    
                         clock uncertainty           -0.302    22.161    
    SLICE_X40Y134        FDSE (Setup_fdse_C_S)       -0.352    21.809    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[85]
  -------------------------------------------------------------------
                         required time                         21.809    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                  7.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.568%)  route 0.241ns (56.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.592     0.928    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]/Q
                         net (fo=1, routed)           0.241     1.309    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[10][0]
    SLICE_X27Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.354 r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[2]
    SLICE_X27Y52         FDRE                                         r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.844     1.210    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y52         FDRE                                         r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y52         FDRE (Hold_fdre_C_D)         0.092     1.272    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.247ns (46.340%)  route 0.286ns (53.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.286     1.342    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[12]
    SLICE_X28Y104        LUT4 (Prop_lut4_I0_O)        0.099     1.441 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.441    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[13]
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.091     1.352    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.697%)  route 0.243ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.243     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.412%)  route 0.176ns (48.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.176     1.312    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X27Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.357 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.357    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X27Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X27Y96         FDRE (Hold_fdre_C_D)         0.091     1.265    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.200%)  route 0.158ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.566     0.902    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.158     1.200    design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X30Y77         SRL16E                                       r  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.831     1.197    design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X30Y77         SRL16E                                       r  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.282     0.915    
    SLICE_X30Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.098    design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.612     0.947    design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X101Y11        FDRE                                         r  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y11        FDRE (Prop_fdre_C_Q)         0.141     1.089 r  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.053     1.142    design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d5
    SLICE_X100Y11        LUT3 (Prop_lut3_I2_O)        0.045     1.187 r  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_out_re__0
    SLICE_X100Y11        FDRE                                         r  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.881     1.247    design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X100Y11        FDRE                                         r  design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism             -0.287     0.961    
    SLICE_X100Y11        FDRE (Hold_fdre_C_D)         0.121     1.082    design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.798%)  route 0.122ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.122     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.878     1.244    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.156    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.166%)  route 0.260ns (64.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.638     0.974    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X41Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.260     1.375    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.606%)  route 0.174ns (45.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=28, routed)          0.174     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[35]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.360 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[5]
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.550%)  route 0.174ns (45.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=28, routed)          0.174     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[35]
    SLICE_X33Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.360 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[6]
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3462, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y9   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y10  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y46  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y20  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y21  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y38  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y38  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y39  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y39  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y46  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y69  design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y69  design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y77  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_design_1_clk_wiz_0_0
  To Clock:  cam_xclk_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.665      40.073     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.665      40.416     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  camif_xclk_design_1_clk_wiz_0_0
  To Clock:  camif_xclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.694ns (12.762%)  route 4.744ns (87.238%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.830 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.734     9.685    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.605    13.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.305    14.135    
                         clock uncertainty           -0.067    14.068    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    13.592    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.694ns (12.609%)  route 4.810ns (87.391%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.830 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.799     9.750    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.605    13.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y7          RAMB18E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.305    14.135    
                         clock uncertainty           -0.067    14.068    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    13.681    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.694ns (13.686%)  route 4.377ns (86.314%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 14.087 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.366     9.317    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.862    14.087    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.305    14.392    
                         clock uncertainty           -0.067    14.324    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    13.848    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 14.087 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369     9.320    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.862    14.087    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.305    14.392    
                         clock uncertainty           -0.067    14.324    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    13.937    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 14.071 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369     9.320    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDSE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    14.071    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDSE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
                         clock pessimism              0.279    14.350    
                         clock uncertainty           -0.067    14.283    
    SLICE_X19Y0          FDSE (Setup_fdse_C_CE)      -0.168    14.115    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 14.071 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369     9.320    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    14.071    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.279    14.350    
                         clock uncertainty           -0.067    14.283    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.168    14.115    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 14.071 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369     9.320    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    14.071    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
                         clock pessimism              0.279    14.350    
                         clock uncertainty           -0.067    14.283    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.168    14.115    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.694ns (13.679%)  route 4.379ns (86.321%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 14.071 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.369     9.320    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.847    14.071    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.279    14.350    
                         clock uncertainty           -0.067    14.283    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.168    14.115    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.694ns (14.039%)  route 4.249ns (85.961%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 13.980 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.239     9.190    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.756    13.980    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.279    14.259    
                         clock uncertainty           -0.067    14.192    
    SLICE_X19Y1          FDRE (Setup_fdre_C_CE)      -0.168    14.024    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.694ns (14.039%)  route 4.249ns (85.961%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 13.980 - 10.416 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.980     1.982    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.105     2.087 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         2.159     4.246    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.379     4.625 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.718     6.343    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.105     6.448 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.381     6.830    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.105     6.935 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.912     7.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y1          LUT4 (Prop_lut4_I0_O)        0.105     7.951 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.239     9.190    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.722    12.141    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.084    12.225 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.756    13.980    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.279    14.259    
                         clock uncertainty           -0.067    14.192    
    SLICE_X19Y1          FDRE (Setup_fdre_C_CE)      -0.168    14.024    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  4.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.186ns (9.096%)  route 1.859ns (90.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.560     0.562    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X40Y3          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.859     2.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.045     2.606 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[6]_i_1/O
                         net (fo=1, routed)           0.000     2.606    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_3
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.120     1.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.056     1.178 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.168     2.346    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/C
                         clock pessimism              0.000     2.346    
    SLICE_X41Y5          FDCE (Hold_fdce_C_D)         0.107     2.453    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.186ns (9.096%)  route 1.859ns (90.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.560     0.562    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X40Y3          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.859     2.561    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.045     2.606 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[1]_i_1/O
                         net (fo=1, routed)           0.000     2.606    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_8
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.120     1.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.056     1.178 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.168     2.346    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/C
                         clock pessimism              0.000     2.346    
    SLICE_X41Y5          FDCE (Hold_fdce_C_D)         0.092     2.438    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.972%)  route 0.124ns (40.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X37Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/Q
                         net (fo=12, routed)          0.124     0.828    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[0]
    SLICE_X36Y2          LUT6 (Prop_lut6_I2_O)        0.045     0.873 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.873    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[4]_i_1_n_0
    SLICE_X36Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X36Y2          FDCE (Hold_fdce_C_D)         0.121     0.697    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.989%)  route 1.676ns (90.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.560     0.562    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X40Y3          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.676     2.379    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.424 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_href_i_1/O
                         net (fo=1, routed)           0.000     2.424    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_1
    SLICE_X41Y20         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.120     1.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.056     1.178 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.977     2.155    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y20         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/C
                         clock pessimism              0.000     2.155    
    SLICE_X41Y20         FDCE (Hold_fdce_C_D)         0.091     2.246    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.208ns (11.047%)  route 1.675ns (88.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.560     0.562    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X38Y3          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.164     0.726 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           1.675     2.400    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.044     2.444 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X41Y20         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.120     1.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.056     1.178 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.977     2.155    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y20         FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.155    
    SLICE_X41Y20         FDCE (Hold_fdce_C_D)         0.107     2.262    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.560     0.562    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X37Y3          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[5]/Q
                         net (fo=9, routed)           0.150     0.852    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[5]
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.897 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.897    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[7]_i_1_n_0
    SLICE_X37Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X37Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]/C
                         clock pessimism             -0.251     0.579    
    SLICE_X37Y2          FDCE (Hold_fdce_C_D)         0.092     0.671    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.208ns (9.810%)  route 1.912ns (90.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X38Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDCE (Prop_fdce_C_Q)         0.164     0.727 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.912     2.639    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.044     2.683 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[3]_i_1/O
                         net (fo=1, routed)           0.000     2.683    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_6
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.120     1.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.056     1.178 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.168     2.346    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/C
                         clock pessimism              0.000     2.346    
    SLICE_X41Y5          FDCE (Hold_fdce_C_D)         0.107     2.453    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.209ns (9.852%)  route 1.912ns (90.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X38Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDCE (Prop_fdce_C_Q)         0.164     0.727 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.912     2.639    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.045     2.684 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[2]_i_1/O
                         net (fo=1, routed)           0.000     2.684    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_7
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.120     1.122    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.056     1.178 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.168     2.346    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y5          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/C
                         clock pessimism              0.000     2.346    
    SLICE_X41Y5          FDCE (Hold_fdce_C_D)         0.092     2.438    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.818%)  route 0.172ns (45.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X36Y1          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.164     0.727 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[8]/Q
                         net (fo=6, routed)           0.172     0.899    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[8]
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.045     0.944 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[8]_i_1_n_0
    SLICE_X36Y1          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X36Y1          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[8]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X36Y1          FDCE (Hold_fdce_C_D)         0.121     0.684    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.357%)  route 0.195ns (50.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X37Y2          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/Q
                         net (fo=12, routed)          0.195     0.899    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[0]
    SLICE_X37Y3          LUT5 (Prop_lut5_I3_O)        0.049     0.948 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.948    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[3]_i_1_n_0
    SLICE_X37Y3          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827     0.829    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X37Y3          FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/C
                         clock pessimism             -0.251     0.578    
    SLICE_X37Y3          FDCE (Hold_fdce_C_D)         0.107     0.685    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camif_xclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X1Y1      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X1Y7      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.416      8.824      BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.416      9.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X18Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X17Y3      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X18Y3      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X18Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X21Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X21Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X22Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X22Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X22Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X22Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X19Y1      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X19Y1      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X19Y1      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X19Y1      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X16Y1      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X16Y1      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X17Y3      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X21Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X21Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X20Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y4      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X20Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X17Y3      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y2      design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y6    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  isp_pclk_design_1_clk_wiz_0_0
  To Clock:  isp_pclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 3.826ns (53.688%)  route 3.300ns (46.312%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.628 - 8.333 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.942     1.944    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.105     2.049 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.467     2.516    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y39         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.641 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.154     5.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.105     5.900 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.635     6.535    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X36Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.029 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.029    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.129 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.229 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.229    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.330    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.430 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.430    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.530 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.630 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.630    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.887 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[1]
                         net (fo=3, routed)           0.611     8.498    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/O[1]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.245     8.743 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__3/O
                         net (fo=1, routed)           0.900     9.642    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__3_n_0
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.613     9.948    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.084    10.032 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.596    10.628    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.628    
                         clock uncertainty           -0.065    10.563    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    10.349    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.826ns (56.935%)  route 2.894ns (43.065%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 10.486 - 8.333 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.998     2.000    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X26Y128        LUT3 (Prop_lut3_I0_O)        0.105     2.105 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.669     2.774    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.899 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.877     5.776    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_rdata[0]
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.105     5.881 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.679     6.560    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_33
    SLICE_X30Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.054 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.154 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.254 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.254    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.354 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.354    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.554    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.654 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.654    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.911 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[1]
                         net (fo=3, routed)           0.352     8.262    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/O[1]
    SLICE_X29Y133        LUT3 (Prop_lut3_I0_O)        0.245     8.507 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_36__1/O
                         net (fo=1, routed)           0.987     9.494    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_36__1_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.528     9.863    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X28Y133        LUT3 (Prop_lut3_I2_O)        0.084     9.947 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.539    10.486    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.486    
                         clock uncertainty           -0.065    10.421    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    10.207    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 3.536ns (50.342%)  route 3.488ns (49.658%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 10.771 - 8.333 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.996     1.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.105     2.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.646     2.750    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     4.875 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.947     5.822    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.105     5.927 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.646     6.573    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X32Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.067 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.167 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.267 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.267    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.367 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.629 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/O[3]
                         net (fo=3, routed)           0.624     8.253    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_6[3]
    SLICE_X36Y106        LUT3 (Prop_lut3_I2_O)        0.250     8.503 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_35__0/O
                         net (fo=1, routed)           1.271     9.774    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_35__0_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.874    10.209    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y103        LUT3 (Prop_lut3_I2_O)        0.084    10.293 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.478    10.771    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.771    
                         clock uncertainty           -0.065    10.706    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[20])
                                                     -0.214    10.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 3.640ns (51.231%)  route 3.465ns (48.769%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.628 - 8.333 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.942     1.944    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.105     2.049 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.467     2.516    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y39         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.641 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.154     5.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.105     5.900 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.635     6.535    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X36Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.029 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.029    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.129 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.229 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.229    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.330    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.430 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.430    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.530 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.708 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[0]
                         net (fo=3, routed)           0.504     8.212    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_35[0]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.238     8.450 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_41__3/O
                         net (fo=1, routed)           1.171     9.621    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_41__3_n_0
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.613     9.948    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.084    10.032 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.596    10.628    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.628    
                         clock uncertainty           -0.065    10.563    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.214    10.349    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 3.726ns (55.572%)  route 2.979ns (44.428%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 10.486 - 8.333 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.998     2.000    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X26Y128        LUT3 (Prop_lut3_I0_O)        0.105     2.105 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.669     2.774    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y50         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.899 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.877     5.776    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_rdata[0]
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.105     5.881 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.679     6.560    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_33
    SLICE_X30Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.054 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.154 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.254 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.254    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.354 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.354    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.454 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.554 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.554    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.811 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[1]
                         net (fo=3, routed)           0.488     8.299    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_38[1]
    SLICE_X29Y133        LUT3 (Prop_lut3_I0_O)        0.245     8.544 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_40__1/O
                         net (fo=1, routed)           0.935     9.479    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_40__1_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.528     9.863    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X28Y133        LUT3 (Prop_lut3_I2_O)        0.084     9.947 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.539    10.486    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.486    
                         clock uncertainty           -0.065    10.421    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.214    10.207    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 3.826ns (51.371%)  route 3.622ns (48.629%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 10.682 - 8.333 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.942     1.944    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.105     2.049 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.467     2.516    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y39         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.641 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.154     5.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.105     5.900 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.635     6.535    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X36Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.029 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.029    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.129 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.229 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.229    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.330    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.430 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.430    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.530 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.630 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.630    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.887 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[1]
                         net (fo=3, routed)           0.730     8.617    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[1]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.245     8.862 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6/O
                         net (fo=1, routed)           1.102     9.964    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6_n_0
    RAMB18_X2Y39         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.683    10.018    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.084    10.102 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.580    10.682    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y39         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.300    10.982    
                         clock uncertainty           -0.065    10.917    
    RAMB18_X2Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    10.703    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.703    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 3.715ns (53.910%)  route 3.176ns (46.090%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 10.668 - 8.333 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       2.114     2.116    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y119        LUT3 (Prop_lut3_I2_O)        0.105     2.221 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.537     2.758    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y46         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.883 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.703     5.586    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/ping_rdata[0]
    SLICE_X33Y110        LUT5 (Prop_lut5_I4_O)        0.105     5.691 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.580     6.271    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X31Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.751 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.751    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.849 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.947    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.045 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.143 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.143    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.241 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.241    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.506 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/O[1]
                         net (fo=3, routed)           0.503     8.009    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_3[1]
    SLICE_X26Y115        LUT3 (Prop_lut3_I0_O)        0.250     8.259 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_40__5/O
                         net (fo=1, routed)           1.390     9.649    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_40__5_n_0
    RAMB18_X2Y44         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.647     9.982    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X34Y118        LUT3 (Prop_lut3_I0_O)        0.084    10.066 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.601    10.668    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y44         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.668    
                         clock uncertainty           -0.065    10.602    
    RAMB18_X2Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.214    10.388    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.388    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 3.640ns (52.177%)  route 3.336ns (47.823%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 10.771 - 8.333 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.996     1.998    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X28Y106        LUT3 (Prop_lut3_I0_O)        0.105     2.103 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.646     2.750    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     4.875 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.947     5.822    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.105     5.927 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.646     6.573    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X32Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.067 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.167 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.267 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.267    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.367 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.367    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.467 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.567 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.567    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.745 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[0]
                         net (fo=3, routed)           0.549     8.294    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_8[0]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.238     8.532 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_30__0/O
                         net (fo=1, routed)           1.194     9.726    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_30__0_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.874    10.209    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y103        LUT3 (Prop_lut3_I2_O)        0.084    10.293 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.478    10.771    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.771    
                         clock uncertainty           -0.065    10.706    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.214    10.492    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 3.726ns (52.798%)  route 3.331ns (47.202%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.628 - 8.333 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.942     1.944    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.105     2.049 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.467     2.516    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y39         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.641 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.154     5.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.105     5.900 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.635     6.535    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X36Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.029 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.029    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.129 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.229 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.229    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.329 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.330    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.430 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.430    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.530 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.787 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[1]
                         net (fo=3, routed)           0.601     8.388    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_35[1]
    SLICE_X33Y101        LUT3 (Prop_lut3_I0_O)        0.245     8.633 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_40__3/O
                         net (fo=1, routed)           0.940     9.573    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_40__3_n_0
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.613     9.948    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.084    10.032 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.596    10.628    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.628    
                         clock uncertainty           -0.065    10.563    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.214    10.349    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 3.847ns (63.703%)  route 2.192ns (36.297%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       2.147     2.149    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X29Y103        LUT3 (Prop_lut3_I2_O)        0.105     2.254 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.659     2.913    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     5.038 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.825     5.864    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I2_O)        0.105     5.969 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.646     6.614    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X32Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.108 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.108    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.208 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.308 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.408 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.508 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.508    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.608 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.608    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.708 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.708    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.965 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[1]
                         net (fo=3, routed)           0.721     8.686    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6_n_6
    SLICE_X33Y106        LUT2 (Prop_lut2_I0_O)        0.266     8.952 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r[30]_i_1/O
                         net (fo=1, routed)           0.000     8.952    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/p_1_in[30]
    SLICE_X33Y106        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.393     9.728    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pclk
    SLICE_X33Y106        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[30]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X33Y106        FDCE (Setup_fdce_C_D)        0.069     9.732    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.565     0.567    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/pclk
    SLICE_X54Y75         FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[2]/Q
                         net (fo=1, routed)           0.104     0.835    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/Q[2]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.874     0.876    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.622    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.565     0.567    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/pclk
    SLICE_X54Y75         FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/in_r_reg[4]/Q
                         net (fo=1, routed)           0.104     0.835    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/Q[4]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.874     0.876    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/pclk
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.622    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.186ns (14.327%)  route 1.112ns (85.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.587     0.589    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/pclk
    SLICE_X75Y48         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y48         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[11]/Q
                         net (fo=3, routed)           1.112     1.842    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[23]_0[11]
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_rgb[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.887    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_data[11]
    SLICE_X60Y48         FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.131     1.133    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.056     1.189 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.548     1.737    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X60Y48         FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[11]/C
                         clock pessimism              0.000     1.737    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.091     1.828    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.186ns (13.905%)  route 1.152ns (86.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.586     0.588    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/pclk
    SLICE_X75Y45         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[5]/Q
                         net (fo=3, routed)           1.152     1.880    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r_reg[23]_0[5]
    SLICE_X66Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_rgb[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.925    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_data[5]
    SLICE_X66Y44         FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.131     1.133    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.056     1.189 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.556     1.745    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X66Y44         FDRE                                         r  design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[5]/C
                         clock pessimism              0.000     1.745    
    SLICE_X66Y44         FDRE (Hold_fdre_C_D)         0.121     1.866    design_1_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.256ns (20.410%)  route 0.998ns (79.590%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.580     0.582    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X61Y59         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[4]/Q
                         net (fo=4, routed)           0.998     1.721    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]_0[4]
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_9/O
                         net (fo=1, routed)           0.000     1.766    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_9_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.836 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_7
    SLICE_X59Y55         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.131     1.133    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.056     1.189 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.480     1.669    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X59Y55         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/C
                         clock pessimism              0.000     1.669    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.105     1.774    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.279ns (64.009%)  route 0.157ns (35.991%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.589     0.591    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X86Y49         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[16]/Q
                         net (fo=4, routed)           0.157     0.911    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2[16]
    SLICE_X88Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.956 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT1__1_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.956    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT1__1_carry__3_i_4_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.026 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT1__1_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.026    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT1[17]
    SLICE_X88Y50         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.856     0.858    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X88Y50         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[8]/C
                         clock pessimism              0.000     0.858    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.105     0.963    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bb_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.350ns (63.870%)  route 0.198ns (36.130%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.555     0.557    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X51Y99         FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bb_reg[2]/Q
                         net (fo=2, routed)           0.198     0.896    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bb[2]
    SLICE_X50Y101        LUT4 (Prop_lut4_I1_O)        0.045     0.941 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b[3]_i_15/O
                         net (fo=1, routed)           0.000     0.941    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b[3]_i_15_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.052 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[3]_i_2_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.105 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.105    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b1[4]
    SLICE_X50Y102        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.909     0.911    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X50Y102        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[0]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.134     1.040    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.032%)  route 0.135ns (48.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.613     0.615    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pclk
    SLICE_X105Y47        FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     0.756 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/in_r_reg[0]/Q
                         net (fo=1, routed)           0.135     0.891    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/Q[0]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.922     0.924    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/pclk
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.669    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.824    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.251ns (19.949%)  route 1.007ns (80.051%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.581     0.583    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X61Y55         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[5]/Q
                         net (fo=4, routed)           1.007     1.731    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]_0[5]
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_8/O
                         net (fo=1, routed)           0.000     1.776    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_8_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.841 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.841    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_6
    SLICE_X59Y55         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.131     1.133    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.056     1.189 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.480     1.669    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X59Y55         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/C
                         clock pessimism              0.000     1.669    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.105     1.774    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.227ns (19.285%)  route 0.950ns (80.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.582     0.584    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X61Y52         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.128     0.712 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[1]/Q
                         net (fo=5, routed)           0.950     1.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[1]
    SLICE_X62Y52         LUT2 (Prop_lut2_I1_O)        0.099     1.761 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r[1]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.131     1.133    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.056     1.189 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.384     1.573    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X62Y52         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[1]/C
                         clock pessimism              0.000     1.573    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.120     1.693    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         isp_pclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y19     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X5Y19     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X5Y18     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y18     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y24     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_map_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y22     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y22     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y12     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y23     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y23     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/pong_ram/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[16]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[17]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[18]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[19]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[20]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[21]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[22]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y45     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[23]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X86Y74     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X86Y74     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_90/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X90Y50     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/vsync_r_reg[1]_srl2_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_yuv2rgb_i0_href_r_reg_c_35/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X96Y93     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X86Y101    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_52/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y101    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_52/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X50Y99     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_49/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X90Y51     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][0]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X90Y51     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][7]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X90Y51     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[29][0]_srl1_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X90Y51     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[29][7]_srl1_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X82Y96     design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/vsync_dly_reg[31]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_design_1_clk_wiz_0_0
  To Clock:  lcd_clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       24.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.686ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.154ns (21.896%)  route 4.116ns (78.104%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 31.365 - 29.999 ) 
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.496     1.498    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.232 f  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          1.886     4.118    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X95Y0          LUT5 (Prop_lut5_I4_O)        0.105     4.223 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.779     5.002    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X96Y3          LUT6 (Prop_lut6_I0_O)        0.105     5.107 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.659     5.766    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X96Y0          LUT6 (Prop_lut6_I2_O)        0.105     5.871 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.792     6.663    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X94Y2          LUT6 (Prop_lut6_I4_O)        0.105     6.768 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.768    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X94Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.364    31.365    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X94Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.096    31.461    
                         clock uncertainty           -0.079    31.382    
    SLICE_X94Y2          FDRE (Setup_fdre_C_D)        0.072    31.454    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         31.454    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 24.686    

Slack (MET) :             25.562ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.154ns (26.261%)  route 3.240ns (73.739%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 31.365 - 29.999 ) 
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.496     1.498    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.232 f  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          1.886     4.118    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X95Y0          LUT5 (Prop_lut5_I4_O)        0.105     4.223 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.779     5.002    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X96Y3          LUT6 (Prop_lut6_I0_O)        0.105     5.107 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.252     5.359    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X96Y1          LUT6 (Prop_lut6_I0_O)        0.105     5.464 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.323     5.787    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X96Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.892 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.892    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X96Y2          FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.364    31.365    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y2          FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.096    31.461    
                         clock uncertainty           -0.079    31.382    
    SLICE_X96Y2          FDSE (Setup_fdse_C_D)        0.072    31.454    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         31.454    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 25.562    

Slack (MET) :             25.594ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.643ns (16.726%)  route 3.201ns (83.274%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 31.333 - 29.999 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.522     1.524    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y2          FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDSE (Prop_fdse_C_Q)         0.433     1.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.104     3.061    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X94Y3          LUT5 (Prop_lut5_I4_O)        0.105     3.166 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.032     4.197    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X79Y3          LUT4 (Prop_lut4_I2_O)        0.105     4.302 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.066     5.368    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.332    31.333    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.096    31.429    
                         clock uncertainty           -0.079    31.350    
    RAMB36_X3Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    30.963    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         30.963    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 25.594    

Slack (MET) :             25.778ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.853ns (20.818%)  route 3.244ns (79.182%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.311 - 29.999 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.522     1.524    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y2          FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDSE (Prop_fdse_C_Q)         0.433     1.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.104     3.061    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X94Y3          LUT5 (Prop_lut5_I4_O)        0.105     3.166 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.032     4.197    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X79Y3          LUT4 (Prop_lut4_I2_O)        0.105     4.302 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.540     4.842    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X82Y2          LUT6 (Prop_lut6_I3_O)        0.105     4.947 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.569     5.516    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X82Y2          LUT4 (Prop_lut4_I1_O)        0.105     5.621 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     5.621    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X82Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.310    31.311    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X82Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.096    31.407    
                         clock uncertainty           -0.079    31.328    
    SLICE_X82Y2          FDRE (Setup_fdre_C_D)        0.072    31.400    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         31.400    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 25.778    

Slack (MET) :             25.791ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.853ns (20.864%)  route 3.235ns (79.136%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.311 - 29.999 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.522     1.524    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y2          FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDSE (Prop_fdse_C_Q)         0.433     1.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.104     3.061    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X94Y3          LUT5 (Prop_lut5_I4_O)        0.105     3.166 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.032     4.197    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X79Y3          LUT4 (Prop_lut4_I2_O)        0.105     4.302 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.540     4.842    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X82Y2          LUT6 (Prop_lut6_I3_O)        0.105     4.947 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.560     5.507    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X82Y2          LUT6 (Prop_lut6_I2_O)        0.105     5.612 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.612    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X82Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.310    31.311    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X82Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.096    31.407    
                         clock uncertainty           -0.079    31.328    
    SLICE_X82Y2          FDRE (Setup_fdre_C_D)        0.076    31.404    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 25.791    

Slack (MET) :             25.799ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.866ns (21.068%)  route 3.244ns (78.932%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.311 - 29.999 ) 
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.522     1.524    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y2          FDSE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y2          FDSE (Prop_fdse_C_Q)         0.433     1.957 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.104     3.061    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X94Y3          LUT5 (Prop_lut5_I4_O)        0.105     3.166 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.032     4.197    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X79Y3          LUT4 (Prop_lut4_I2_O)        0.105     4.302 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.540     4.842    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X82Y2          LUT6 (Prop_lut6_I3_O)        0.105     4.947 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.569     5.516    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X82Y2          LUT5 (Prop_lut5_I1_O)        0.118     5.634 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.634    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X82Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.310    31.311    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X82Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.096    31.407    
                         clock uncertainty           -0.079    31.328    
    SLICE_X82Y2          FDRE (Setup_fdre_C_D)        0.106    31.434    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         31.434    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 25.799    

Slack (MET) :             25.811ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.839ns (22.550%)  route 2.882ns (77.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 31.365 - 29.999 ) 
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.496     1.498    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.232 f  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.023     4.254    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X94Y2          LUT3 (Prop_lut3_I1_O)        0.105     4.359 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.859     5.218    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.364    31.365    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[4]/C
                         clock pessimism              0.096    31.461    
                         clock uncertainty           -0.079    31.382    
    SLICE_X95Y2          FDRE (Setup_fdre_C_R)       -0.352    31.030    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 25.811    

Slack (MET) :             25.811ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.839ns (22.550%)  route 2.882ns (77.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 31.365 - 29.999 ) 
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.496     1.498    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.232 f  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.023     4.254    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X94Y2          LUT3 (Prop_lut3_I1_O)        0.105     4.359 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.859     5.218    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.364    31.365    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[5]/C
                         clock pessimism              0.096    31.461    
                         clock uncertainty           -0.079    31.382    
    SLICE_X95Y2          FDRE (Setup_fdre_C_R)       -0.352    31.030    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 25.811    

Slack (MET) :             25.811ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.839ns (22.550%)  route 2.882ns (77.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 31.365 - 29.999 ) 
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.496     1.498    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.232 f  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.023     4.254    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X94Y2          LUT3 (Prop_lut3_I1_O)        0.105     4.359 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.859     5.218    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.364    31.365    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[6]/C
                         clock pessimism              0.096    31.461    
                         clock uncertainty           -0.079    31.382    
    SLICE_X95Y2          FDRE (Setup_fdre_C_R)       -0.352    31.030    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 25.811    

Slack (MET) :             25.811ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.839ns (22.550%)  route 2.882ns (77.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 31.365 - 29.999 ) 
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.496     1.498    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.232 f  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.023     4.254    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X94Y2          LUT3 (Prop_lut3_I1_O)        0.105     4.359 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.859     5.218    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.364    31.365    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X95Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[7]/C
                         clock pessimism              0.096    31.461    
                         clock uncertainty           -0.079    31.382    
    SLICE_X95Y2          FDRE (Setup_fdre_C_R)       -0.352    31.030    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 25.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.587     0.589    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y2          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.785    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X75Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.854     0.856    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.267     0.589    
    SLICE_X75Y2          FDRE (Hold_fdre_C_D)         0.076     0.665    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.587     0.589    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y1          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.785    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X75Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.854     0.856    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.267     0.589    
    SLICE_X75Y1          FDRE (Hold_fdre_C_D)         0.076     0.665    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.587     0.589    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y1          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.785    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X73Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.854     0.856    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.267     0.589    
    SLICE_X73Y1          FDRE (Hold_fdre_C_D)         0.075     0.664    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.587     0.589    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y2          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.785    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X75Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.854     0.856    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.267     0.589    
    SLICE_X75Y2          FDRE (Hold_fdre_C_D)         0.075     0.664    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.587     0.589    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y1          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.785    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X75Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.854     0.856    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.267     0.589    
    SLICE_X75Y1          FDRE (Hold_fdre_C_D)         0.075     0.664    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.586     0.588    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X73Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     0.784    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X73Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.853     0.855    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X73Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.267     0.588    
    SLICE_X73Y3          FDRE (Hold_fdre_C_D)         0.075     0.663    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.585     0.587    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X69Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y3          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.783    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X69Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.852     0.854    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X69Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X69Y3          FDRE (Hold_fdre_C_D)         0.075     0.662    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.583     0.585    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X67Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y3          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.781    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X67Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.851     0.853    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X67Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X67Y3          FDRE (Hold_fdre_C_D)         0.075     0.660    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.585     0.587    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X69Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.783    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X69Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.852     0.854    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X69Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.075     0.662    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.585     0.587    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X71Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.783    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X71Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.852     0.854    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X71Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X71Y3          FDRE (Hold_fdre_C_D)         0.075     0.662    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X3Y0      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X91Y0      design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_dly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X91Y0      design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_re_dly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X98Y9      design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X98Y8      design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X98Y8      design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X100Y8     design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X100Y8     design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X100Y8     design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X100Y8     design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X99Y9      design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X93Y4      design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y7    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.589ns (12.549%)  route 4.105ns (87.451%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 14.761 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.480     6.440    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y85         FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.291    14.761    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y85         FDSE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism              0.012    14.773    
                         clock uncertainty           -0.100    14.673    
    SLICE_X88Y85         FDSE (Setup_fdse_C_CE)      -0.168    14.505    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.589ns (12.549%)  route 4.105ns (87.451%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 14.761 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.480     6.440    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y85         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.291    14.761    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y85         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.012    14.773    
                         clock uncertainty           -0.100    14.673    
    SLICE_X88Y85         FDRE (Setup_fdre_C_CE)      -0.168    14.505    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.589ns (12.549%)  route 4.105ns (87.451%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 14.761 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.480     6.440    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y85         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.291    14.761    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y85         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                         clock pessimism              0.012    14.773    
                         clock uncertainty           -0.100    14.673    
    SLICE_X88Y85         FDRE (Setup_fdre_C_CE)      -0.168    14.505    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.589ns (12.549%)  route 4.105ns (87.451%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 14.761 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.480     6.440    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y85         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.291    14.761    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y85         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.012    14.773    
                         clock uncertainty           -0.100    14.673    
    SLICE_X88Y85         FDRE (Setup_fdre_C_CE)      -0.168    14.505    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.589ns (12.546%)  route 4.106ns (87.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 14.763 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.481     6.441    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.293    14.763    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.012    14.775    
                         clock uncertainty           -0.100    14.675    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.168    14.507    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.589ns (12.546%)  route 4.106ns (87.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 14.763 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.481     6.441    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.293    14.763    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.012    14.775    
                         clock uncertainty           -0.100    14.675    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.168    14.507    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.589ns (12.546%)  route 4.106ns (87.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 14.763 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.481     6.441    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.293    14.763    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.012    14.775    
                         clock uncertainty           -0.100    14.675    
    SLICE_X88Y87         FDRE (Setup_fdre_C_CE)      -0.168    14.507    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.447ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.589ns (13.657%)  route 3.724ns (86.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 14.762 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.100     6.059    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y86         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.292    14.762    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y86         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.012    14.774    
                         clock uncertainty           -0.100    14.674    
    SLICE_X88Y86         FDRE (Setup_fdre_C_CE)      -0.168    14.506    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  8.447    

Slack (MET) :             8.447ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.589ns (13.657%)  route 3.724ns (86.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 14.762 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.100     6.059    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y86         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.292    14.762    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y86         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.012    14.774    
                         clock uncertainty           -0.100    14.674    
    SLICE_X88Y86         FDRE (Setup_fdre_C_CE)      -0.168    14.506    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  8.447    

Slack (MET) :             8.447ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.589ns (13.657%)  route 3.724ns (86.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 14.762 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.379     2.125 r  design_1_i/v_tc_2/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=9, routed)           0.902     3.027    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vtg_active_video
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.105     3.132 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.722     4.854    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.105     4.959 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.100     6.059    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X88Y86         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.292    14.762    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X88Y86         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.012    14.774    
                         clock uncertainty           -0.100    14.674    
    SLICE_X88Y86         FDRE (Setup_fdre_C_CE)      -0.168    14.506    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  8.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.768%)  route 0.251ns (66.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.639     0.641    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.128     0.769 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/Q
                         net (fo=1, routed)           0.251     1.020    design_1_i/DVI_Transmitter_0/inst/serializer_g/paralell_data[8]
    OLOGIC_X1Y103        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/D3
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.989     0.991    design_1_i/DVI_Transmitter_0/inst/serializer_g/pclk
    OLOGIC_X1Y103        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
                         clock pessimism             -0.005     0.986    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.952    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.776%)  route 0.251ns (66.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.639     0.641    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.128     0.769 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/Q
                         net (fo=1, routed)           0.251     1.020    design_1_i/DVI_Transmitter_0/inst/serializer_g/paralell_data[9]
    OLOGIC_X1Y103        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/D4
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.989     0.991    design_1_i/DVI_Transmitter_0/inst/serializer_g/pclk
    OLOGIC_X1Y103        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
                         clock pessimism             -0.005     0.986    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.951    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.639     0.641    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y97        FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.053     0.835    design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg_n_0_[6]
    SLICE_X112Y97        LUT5 (Prop_lut5_I4_O)        0.045     0.880 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.880    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout[6]_i_1__0_n_0
    SLICE_X112Y97        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.911     0.913    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y97        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X112Y97        FDCE (Hold_fdce_C_D)         0.121     0.775    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/D4
                            (rising edge-triggered cell OSERDESE2 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.128%)  route 0.317ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.639     0.641    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y97        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDCE (Prop_fdce_C_Q)         0.164     0.805 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/Q
                         net (fo=1, routed)           0.317     1.121    design_1_i/DVI_Transmitter_0/inst/serializer_g/paralell_data[3]
    OLOGIC_X1Y104        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/D4
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.989     0.991    design_1_i/DVI_Transmitter_0/inst/serializer_g/pclk
    OLOGIC_X1Y104        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
                         clock pessimism             -0.005     0.986    
    OLOGIC_X1Y104        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.005    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/D7
                            (rising edge-triggered cell OSERDESE2 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.916%)  route 0.320ns (66.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.639     0.641    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y97        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDCE (Prop_fdce_C_Q)         0.164     0.805 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/Q
                         net (fo=1, routed)           0.320     1.124    design_1_i/DVI_Transmitter_0/inst/serializer_g/paralell_data[6]
    OLOGIC_X1Y104        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/D7
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.989     0.991    design_1_i/DVI_Transmitter_0/inst/serializer_g/pclk
    OLOGIC_X1Y104        OSERDESE2                                    r  design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
                         clock pessimism             -0.005     0.986    
    OLOGIC_X1Y104        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.005    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.578     0.580    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y81         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.776    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X85Y81         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.845     0.847    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y81         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.267     0.580    
    SLICE_X85Y81         FDRE (Hold_fdre_C_D)         0.076     0.656    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.637     0.639    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y94        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     0.835    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X109Y94        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.907     0.909    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y94        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.270     0.639    
    SLICE_X109Y94        FDRE (Hold_fdre_C_D)         0.075     0.714    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.609     0.611    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141     0.752 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.807    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X103Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.879     0.881    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     0.611    
    SLICE_X103Y91        FDRE (Hold_fdre_C_D)         0.075     0.686    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.637     0.639    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.835    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X113Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.909     0.911    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.272     0.639    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.075     0.714    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.637     0.639    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.835    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X109Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.907     0.909    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.639    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.075     0.714    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X5Y16     design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X5Y34     design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y109   design_1_i/DVI_Transmitter_0/inst/encoder_b/de_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y101   design_1_i/v_axi4s_vid_out_2/inst/FORMATTER_INST/in_data_mux_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y101   design_1_i/v_axi4s_vid_out_2/inst/FORMATTER_INST/in_data_mux_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y101   design_1_i/v_axi4s_vid_out_2/inst/FORMATTER_INST/in_data_mux_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y101   design_1_i/v_axi4s_vid_out_2/inst/FORMATTER_INST/in_data_mux_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y101   design_1_i/v_axi4s_vid_out_2/inst/FORMATTER_INST/in_data_mux_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y102   design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y102   design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y103   design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y117   design_1_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X111Y117   design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/n0q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/n0q_m_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/n0q_m_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/n1q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/n1q_m_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y116   design_1_i/DVI_Transmitter_0/inst/encoder_b/n1q_m_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.667    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       29.054ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.870ns  (logic 0.379ns (43.568%)  route 0.491ns (56.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y3                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X80Y3          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.491     0.870    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X83Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X83Y3          FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.062ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.851%)  route 0.379ns (52.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.379     0.727    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X80Y5          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X80Y5          FDRE (Setup_fdre_C_D)       -0.210    29.789    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         29.789    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                 29.062    

Slack (MET) :             29.079ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.887ns  (logic 0.379ns (42.722%)  route 0.508ns (57.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.508     0.887    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X82Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X82Y4          FDRE (Setup_fdre_C_D)       -0.033    29.966    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                 29.079    

Slack (MET) :             29.088ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.743ns  (logic 0.348ns (46.835%)  route 0.395ns (53.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.395     0.743    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X82Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X82Y4          FDRE (Setup_fdre_C_D)       -0.168    29.831    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                 29.088    

Slack (MET) :             29.101ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.688ns  (logic 0.348ns (50.553%)  route 0.340ns (49.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y3                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X80Y3          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.340     0.688    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X81Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X81Y4          FDRE (Setup_fdre_C_D)       -0.210    29.789    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.789    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                 29.101    

Slack (MET) :             29.106ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.903%)  route 0.378ns (52.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.378     0.726    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X82Y6          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X82Y6          FDRE (Setup_fdre_C_D)       -0.167    29.832    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.832    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 29.106    

Slack (MET) :             29.190ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.474%)  route 0.357ns (48.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.357     0.736    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X80Y5          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X80Y5          FDRE (Setup_fdre_C_D)       -0.073    29.926    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 29.190    

Slack (MET) :             29.196ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.728ns  (logic 0.379ns (52.096%)  route 0.349ns (47.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.349     0.728    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X83Y4          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X83Y4          FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 29.196    

Slack (MET) :             29.208ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (50.016%)  route 0.379ns (49.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y3                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y3          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.379     0.758    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X82Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X82Y3          FDRE (Setup_fdre_C_D)       -0.033    29.966    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 29.208    

Slack (MET) :             29.212ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.158%)  route 0.377ns (49.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.377     0.756    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X82Y6          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X82Y6          FDRE (Setup_fdre_C_D)       -0.031    29.968    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 29.212    





---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.385ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.921ns  (logic 0.398ns (43.226%)  route 0.523ns (56.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X94Y91         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.523     0.921    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X92Y90         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X92Y90         FDRE (Setup_fdre_C_D)       -0.161    13.306    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 12.385    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.932ns  (logic 0.433ns (46.479%)  route 0.499ns (53.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X94Y91         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.499     0.932    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X91Y89         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X91Y89         FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 12.460    

Slack (MET) :             12.504ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.888ns  (logic 0.379ns (42.670%)  route 0.509ns (57.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.509     0.888    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X85Y90         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X85Y90         FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 12.504    

Slack (MET) :             12.520ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.785ns  (logic 0.398ns (50.681%)  route 0.387ns (49.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.387     0.785    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X96Y88         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X96Y88         FDRE (Setup_fdre_C_D)       -0.162    13.305    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.305    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 12.520    

Slack (MET) :             12.522ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.745ns  (logic 0.398ns (53.454%)  route 0.347ns (46.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.347     0.745    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X95Y89         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)       -0.200    13.267    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 12.522    

Slack (MET) :             12.527ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.740ns  (logic 0.398ns (53.765%)  route 0.342ns (46.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X94Y91         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.342     0.740    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X95Y90         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X95Y90         FDRE (Setup_fdre_C_D)       -0.200    13.267    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 12.527    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.044%)  route 0.376ns (51.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.724    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X86Y84         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)       -0.166    13.301    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.301    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.589ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.803ns  (logic 0.433ns (53.906%)  route 0.370ns (46.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.370     0.803    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X95Y89         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 12.589    

Slack (MET) :             12.621ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.771ns  (logic 0.433ns (56.130%)  route 0.338ns (43.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.338     0.771    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X95Y90         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X95Y90         FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 12.621    

Slack (MET) :             12.628ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.806ns  (logic 0.433ns (53.717%)  route 0.373ns (46.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X94Y91         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.373     0.806    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X92Y90         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X92Y90         FDRE (Setup_fdre_C_D)       -0.033    13.434    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 12.628    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lcd_clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.311ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.809%)  route 0.465ns (57.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y2                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y2          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.465     0.813    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X72Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X72Y2          FDRE (Setup_fdre_C_D)       -0.209     8.124    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.971%)  route 0.377ns (52.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.377     0.725    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X71Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X71Y3          FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.200%)  route 0.374ns (51.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y3                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X68Y3          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.374     0.722    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X67Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X67Y3          FDRE (Setup_fdre_C_D)       -0.209     8.124    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.718ns  (logic 0.348ns (48.453%)  route 0.370ns (51.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y2                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X73Y2          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.370     0.718    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X73Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X73Y1          FDRE (Setup_fdre_C_D)       -0.210     8.123    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.714ns  (logic 0.348ns (48.754%)  route 0.366ns (51.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y2                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y2          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.714    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X75Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X75Y2          FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.051%)  route 0.361ns (50.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y2                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X73Y2          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     0.709    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X71Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X71Y1          FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.010%)  route 0.463ns (54.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y3                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X68Y3          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.463     0.842    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X69Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X69Y2          FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.433%)  route 0.356ns (50.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y3                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X68Y3          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.356     0.704    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X68Y2          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X68Y2          FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.839ns  (logic 0.379ns (45.195%)  route 0.460ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X73Y4          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.460     0.839    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X73Y3          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X73Y3          FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.142%)  route 0.346ns (49.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y3                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X75Y3          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.346     0.694    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X75Y1          FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X75Y1          FDRE (Setup_fdre_C_D)       -0.207     8.126    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  7.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.803ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.319ns  (logic 0.348ns (26.383%)  route 0.971ns (73.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.971     1.319    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X91Y80         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X91Y80         FDRE (Setup_fdre_C_D)       -0.211     8.122    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.071ns  (logic 0.398ns (37.154%)  route 0.673ns (62.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.673     1.071    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X113Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X113Y91        FDRE (Setup_fdre_C_D)       -0.202     8.131    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.994ns  (logic 0.398ns (40.042%)  route 0.596ns (59.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.596     0.994    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X109Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y93        FDRE (Setup_fdre_C_D)       -0.204     8.129    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.956ns  (logic 0.348ns (36.414%)  route 0.608ns (63.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.608     0.956    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X86Y86         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X86Y86         FDRE (Setup_fdre_C_D)       -0.167     8.166    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.166    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.031ns  (logic 0.433ns (42.011%)  route 0.598ns (57.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.598     1.031    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X110Y94        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.045ns  (logic 0.433ns (41.452%)  route 0.612ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.612     1.045    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X104Y91        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X104Y91        FDRE (Setup_fdre_C_D)       -0.033     8.300    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.858ns  (logic 0.398ns (46.364%)  route 0.460ns (53.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y88                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X96Y88         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.460     0.858    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X97Y91         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X97Y91         FDRE (Setup_fdre_C_D)       -0.202     8.131    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.886ns  (logic 0.433ns (48.845%)  route 0.453ns (51.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.453     0.886    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X109Y92        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.748ns  (logic 0.398ns (53.204%)  route 0.350ns (46.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.350     0.748    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X103Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X103Y93        FDRE (Setup_fdre_C_D)       -0.205     8.128    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.856ns  (logic 0.379ns (44.292%)  route 0.477ns (55.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.477     0.856    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X88Y84         FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X88Y84         FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  7.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.536ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.433ns (13.597%)  route 2.752ns (86.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 14.886 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.752     4.931    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y90        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.416    14.886    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y90        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.012    14.898    
                         clock uncertainty           -0.100    14.798    
    SLICE_X113Y90        FDCE (Recov_fdce_C_CLR)     -0.331    14.467    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  9.536    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.433ns (13.597%)  route 2.752ns (86.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 14.886 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.752     4.931    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y90        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.416    14.886    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y90        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.012    14.898    
                         clock uncertainty           -0.100    14.798    
    SLICE_X112Y90        FDCE (Recov_fdce_C_CLR)     -0.258    14.540    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.433ns (13.998%)  route 2.660ns (86.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 14.886 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.660     4.839    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y90        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.416    14.886    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y90        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.012    14.898    
                         clock uncertainty           -0.100    14.798    
    SLICE_X110Y90        FDCE (Recov_fdce_C_CLR)     -0.331    14.467    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.433ns (14.789%)  route 2.495ns (85.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.495     4.674    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y92        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y92        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.012    14.899    
                         clock uncertainty           -0.100    14.799    
    SLICE_X113Y92        FDCE (Recov_fdce_C_CLR)     -0.331    14.468    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.433ns (16.269%)  route 2.228ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.228     4.407    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y99        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/C
                         clock pessimism              0.012    14.899    
                         clock uncertainty           -0.100    14.799    
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.331    14.468    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.433ns (16.269%)  route 2.228ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.228     4.407    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y99        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/C
                         clock pessimism              0.012    14.899    
                         clock uncertainty           -0.100    14.799    
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.331    14.468    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.433ns (16.269%)  route 2.228ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.228     4.407    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y99        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/C
                         clock pessimism              0.012    14.899    
                         clock uncertainty           -0.100    14.799    
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.331    14.468    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.433ns (16.269%)  route 2.228ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.228     4.407    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y99        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/C
                         clock pessimism              0.012    14.899    
                         clock uncertainty           -0.100    14.799    
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.331    14.468    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.433ns (16.269%)  route 2.228ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.228     4.407    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y99        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]/C
                         clock pessimism              0.012    14.899    
                         clock uncertainty           -0.100    14.799    
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.331    14.468    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.433ns (16.269%)  route 2.228ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.744     1.746    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.433     2.179 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.228     4.407    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y99        FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y99        FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]/C
                         clock pessimism              0.012    14.899    
                         clock uncertainty           -0.100    14.799    
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.331    14.468    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 10.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.401%)  route 0.197ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.197     1.081    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y117       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.988     0.990    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y117       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
                         clock pessimism             -0.260     0.730    
    SLICE_X111Y117       FDCE (Remov_fdce_C_CLR)     -0.092     0.638    design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.253%)  route 0.265ns (61.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.265     1.149    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y118       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.987     0.989    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y118       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
                         clock pessimism             -0.260     0.729    
    SLICE_X110Y118       FDCE (Remov_fdce_C_CLR)     -0.092     0.637    design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.189ns (33.731%)  route 0.371ns (66.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X110Y106       FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           0.201     1.064    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_n
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.048     1.112 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.171     1.282    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0
    SLICE_X112Y111       FDPE                                         f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.994     0.996    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/C
                         clock pessimism             -0.260     0.736    
    SLICE_X112Y111       FDPE (Remov_fdpe_C_PRE)     -0.137     0.599    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/PRE
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.189ns (33.731%)  route 0.371ns (66.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X110Y106       FDRE                                         r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  design_1_i/v_axi4s_vid_out_2/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           0.201     1.064    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_n
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.048     1.112 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.171     1.282    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0
    SLICE_X112Y111       FDPE                                         f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.994     0.996    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                         clock pessimism             -0.260     0.736    
    SLICE_X112Y111       FDPE (Remov_fdpe_C_PRE)     -0.137     0.599    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.633%)  route 0.530ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.530     1.414    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y119       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y119       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]/C
                         clock pessimism             -0.260     0.728    
    SLICE_X112Y119       FDCE (Remov_fdce_C_CLR)     -0.067     0.661    design_1_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.633%)  route 0.530ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.530     1.414    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y119       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y119       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/C
                         clock pessimism             -0.260     0.728    
    SLICE_X113Y119       FDCE (Remov_fdce_C_CLR)     -0.092     0.636    design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.633%)  route 0.530ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.530     1.414    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y119       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y119       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/C
                         clock pessimism             -0.260     0.728    
    SLICE_X113Y119       FDCE (Remov_fdce_C_CLR)     -0.092     0.636    design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.633%)  route 0.530ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.530     1.414    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y119       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y119       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/C
                         clock pessimism             -0.260     0.728    
    SLICE_X113Y119       FDCE (Remov_fdce_C_CLR)     -0.092     0.636    design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.917%)  route 0.584ns (78.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.584     1.468    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y120       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.985     0.987    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y120       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/C
                         clock pessimism             -0.260     0.727    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092     0.635    design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.917%)  route 0.584ns (78.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y111       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDPE (Prop_fdpe_C_Q)         0.164     0.884 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.584     1.468    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y120       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.985     0.987    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y120       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/C
                         clock pessimism             -0.260     0.727    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092     0.635    design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.833    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  isp_pclk_design_1_clk_wiz_0_0
  To Clock:  isp_pclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][0]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.538ns (8.032%)  route 6.160ns (91.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 9.897 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         3.443     5.386    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X63Y146        LUT3 (Prop_lut3_I0_O)        0.105     5.491 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1[19][7]_i_1/O
                         net (fo=126, routed)         2.717     8.208    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1[19][7]_i_1_n_0
    SLICE_X107Y118       FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.562     9.897    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X107Y118       FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][0]/C
                         clock pessimism              0.012     9.909    
                         clock uncertainty           -0.065     9.844    
    SLICE_X107Y118       FDCE (Recov_fdce_C_CLR)     -0.331     9.513    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][0]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_30/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.538ns (8.349%)  route 5.906ns (91.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 9.572 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         2.824     4.767    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.105     4.872 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[5][11]_i_2/O
                         net (fo=125, routed)         3.082     7.954    design_1_i/xil_isp_lite_0/inst_n_22
    SLICE_X34Y90         FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.237     9.572    design_1_i/xil_isp_lite_0/pclk
    SLICE_X34Y90         FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_30/C
                         clock pessimism              0.012     9.584    
                         clock uncertainty           -0.065     9.519    
    SLICE_X34Y90         FDCE (Recov_fdce_C_CLR)     -0.258     9.261    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_30
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_24/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.538ns (8.531%)  route 5.769ns (91.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 9.572 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         2.824     4.767    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.105     4.872 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[5][11]_i_2/O
                         net (fo=125, routed)         2.944     7.817    design_1_i/xil_isp_lite_0/inst_n_22
    SLICE_X33Y91         FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.237     9.572    design_1_i/xil_isp_lite_0/pclk
    SLICE_X33Y91         FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_24/C
                         clock pessimism              0.012     9.584    
                         clock uncertainty           -0.065     9.519    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.331     9.188    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_24
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_26/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.538ns (8.531%)  route 5.769ns (91.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 9.572 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         2.824     4.767    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.105     4.872 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[5][11]_i_2/O
                         net (fo=125, routed)         2.944     7.817    design_1_i/xil_isp_lite_0/inst_n_22
    SLICE_X33Y91         FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.237     9.572    design_1_i/xil_isp_lite_0/pclk
    SLICE_X33Y91         FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_26/C
                         clock pessimism              0.012     9.584    
                         clock uncertainty           -0.065     9.519    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.331     9.188    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_26
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_31/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.538ns (8.531%)  route 5.769ns (91.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 9.572 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         2.824     4.767    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.105     4.872 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[5][11]_i_2/O
                         net (fo=125, routed)         2.944     7.817    design_1_i/xil_isp_lite_0/inst_n_22
    SLICE_X33Y91         FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_31/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.237     9.572    design_1_i/xil_isp_lite_0/pclk
    SLICE_X33Y91         FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_31/C
                         clock pessimism              0.012     9.584    
                         clock uncertainty           -0.065     9.519    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.331     9.188    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_31
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_32/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.538ns (8.531%)  route 5.769ns (91.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 9.572 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         2.824     4.767    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.105     4.872 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[5][11]_i_2/O
                         net (fo=125, routed)         2.944     7.817    design_1_i/xil_isp_lite_0/inst_n_22
    SLICE_X33Y91         FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_32/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.237     9.572    design_1_i/xil_isp_lite_0/pclk
    SLICE_X33Y91         FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_32/C
                         clock pessimism              0.012     9.584    
                         clock uncertainty           -0.065     9.519    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.331     9.188    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][21]_i_32
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][19]_i_10/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.538ns (8.487%)  route 5.801ns (91.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 9.572 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         2.824     4.767    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.105     4.872 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[5][11]_i_2/O
                         net (fo=125, routed)         2.977     7.849    design_1_i/xil_isp_lite_0/inst_n_22
    SLICE_X32Y90         FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][19]_i_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.237     9.572    design_1_i/xil_isp_lite_0/pclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][19]_i_10/C
                         clock pessimism              0.012     9.584    
                         clock uncertainty           -0.065     9.519    
    SLICE_X32Y90         FDCE (Recov_fdce_C_CLR)     -0.258     9.261    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[1][19]_i_10
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][3]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.538ns (8.164%)  route 6.052ns (91.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 9.898 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         3.443     5.386    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X63Y146        LUT3 (Prop_lut3_I0_O)        0.105     5.491 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1[19][7]_i_1/O
                         net (fo=126, routed)         2.608     8.100    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1[19][7]_i_1_n_0
    SLICE_X107Y117       FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.563     9.898    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X107Y117       FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][3]/C
                         clock pessimism              0.012     9.910    
                         clock uncertainty           -0.065     9.845    
    SLICE_X107Y117       FDCE (Recov_fdce_C_CLR)     -0.331     9.514    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][3]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][4]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.538ns (8.173%)  route 6.045ns (91.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 9.896 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         3.443     5.386    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n
    SLICE_X63Y146        LUT3 (Prop_lut3_I0_O)        0.105     5.491 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1[19][7]_i_1/O
                         net (fo=126, routed)         2.602     8.093    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/p_t1[19][7]_i_1_n_0
    SLICE_X107Y119       FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.561     9.896    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X107Y119       FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][4]/C
                         clock pessimism              0.012     9.908    
                         clock uncertainty           -0.065     9.843    
    SLICE_X107Y119       FDCE (Recov_fdce_C_CLR)     -0.331     9.512    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[2][4]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p21_reg[0]/CLR
                            (recovery check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_design_1_clk_wiz_0_0 rise@8.333ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.538ns (8.560%)  route 5.747ns (91.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 9.662 - 8.333 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.508     1.510    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X96Y94         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=114, routed)         3.680     5.623    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/rst_n
    SLICE_X50Y49         LUT3 (Prop_lut3_I2_O)        0.105     5.728 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[7]_i_1/O
                         net (fo=159, routed)         2.067     7.795    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[7]_i_1_n_0
    SLICE_X11Y45         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p21_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.327     9.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/pclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p21_reg[0]/C
                         clock pessimism              0.000     9.662    
                         clock uncertainty           -0.065     9.597    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.331     9.266    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p21_reg[0]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  1.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.533%)  route 1.094ns (85.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.585     0.587    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X81Y53         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.776     1.504    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.549 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/data_t6[23]_i_2/O
                         net (fo=24, routed)          0.318     1.867    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[0]_0
    SLICE_X41Y49         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.103     1.105    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.056     1.161 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.454     1.616    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X41Y49         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]/C
                         clock pessimism              0.000     1.616    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.524    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[11]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.533%)  route 1.094ns (85.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.585     0.587    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X81Y53         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.776     1.504    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.549 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/data_t6[23]_i_2/O
                         net (fo=24, routed)          0.318     1.867    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[0]_0
    SLICE_X41Y49         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.103     1.105    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.056     1.161 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.454     1.616    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X41Y49         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[11]/C
                         clock pessimism              0.000     1.616    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.524    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[9]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.533%)  route 1.094ns (85.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.585     0.587    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X81Y53         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.776     1.504    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.549 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/data_t6[23]_i_2/O
                         net (fo=24, routed)          0.318     1.867    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[0]_0
    SLICE_X41Y49         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.103     1.105    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.056     1.161 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.454     1.616    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X41Y49         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[9]/C
                         clock pessimism              0.000     1.616    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.524    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.185ns (13.822%)  route 1.153ns (86.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.585     0.587    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X81Y53         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.742     1.469    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X46Y52         LUT3 (Prop_lut3_I2_O)        0.044     1.513 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_1/O
                         net (fo=73, routed)          0.412     1.925    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X41Y54         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.103     1.105    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.056     1.161 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.530     1.691    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X41Y54         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]/C
                         clock pessimism              0.000     1.691    
    SLICE_X41Y54         FDCE (Remov_fdce_C_CLR)     -0.158     1.533    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[9]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.185ns (13.822%)  route 1.153ns (86.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.585     0.587    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X81Y53         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.742     1.469    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X46Y52         LUT3 (Prop_lut3_I2_O)        0.044     1.513 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_1/O
                         net (fo=73, routed)          0.412     1.925    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X41Y54         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.103     1.105    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.056     1.161 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.530     1.691    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X41Y54         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[9]/C
                         clock pessimism              0.000     1.691    
    SLICE_X41Y54         FDCE (Remov_fdce_C_CLR)     -0.158     1.533    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.527%)  route 0.363ns (63.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.586     0.588    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X82Y52         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y52         FDRE (Prop_fdre_C_Q)         0.164     0.752 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=24, routed)          0.182     0.934    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_module_reset
    SLICE_X83Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.181     1.160    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X85Y49         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.857     0.859    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X85Y49         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c/C
                         clock pessimism              0.000     0.859    
    SLICE_X85Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.767    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_35/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.527%)  route 0.363ns (63.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.586     0.588    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X82Y52         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y52         FDRE (Prop_fdre_C_Q)         0.164     0.752 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=24, routed)          0.182     0.934    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_module_reset
    SLICE_X83Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.181     1.160    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X85Y49         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_35/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.857     0.859    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X85Y49         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_35/C
                         clock pessimism              0.000     0.859    
    SLICE_X85Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.767    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_35
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_36/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.527%)  route 0.363ns (63.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.586     0.588    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X82Y52         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y52         FDRE (Prop_fdre_C_Q)         0.164     0.752 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=24, routed)          0.182     0.934    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_module_reset
    SLICE_X83Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.181     1.160    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X85Y49         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_36/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.857     0.859    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X85Y49         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_36/C
                         clock pessimism              0.000     0.859    
    SLICE_X85Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.767    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/href_r_reg_c_36
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.185ns (13.988%)  route 1.138ns (86.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.585     0.587    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X81Y53         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.742     1.469    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X46Y52         LUT3 (Prop_lut3_I2_O)        0.044     1.513 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_1/O
                         net (fo=73, routed)          0.396     1.909    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X46Y52         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.103     1.105    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.056     1.161 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.474     1.635    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X46Y52         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]/C
                         clock pessimism              0.000     1.635    
    SLICE_X46Y52         FDCE (Remov_fdce_C_CLR)     -0.133     1.502    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[11]/CLR
                            (removal check against rising-edge clock isp_pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns - isp_pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.185ns (13.988%)  route 1.138ns (86.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       0.585     0.587    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X81Y53         FDRE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.742     1.469    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X46Y52         LUT3 (Prop_lut3_I2_O)        0.044     1.513 f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_1/O
                         net (fo=73, routed)          0.396     1.909    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X46Y52         FDCE                                         f  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/isp_pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14285, routed)       1.103     1.105    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.056     1.161 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.474     1.635    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X46Y52         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[11]/C
                         clock pessimism              0.000     1.635    
    SLICE_X46Y52         FDCE (Remov_fdce_C_CLR)     -0.133     1.502    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.407    





