
led-animation-fsm-gpio-pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008014  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a28  080081b8  080081b8  000181b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008be0  08008be0  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08008be0  08008be0  00018be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008be8  08008be8  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008be8  08008be8  00018be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bec  08008bec  00018bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08008bf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bb8  200001f4  08008de4  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000dac  08008de4  00020dac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b414  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bf9  00000000  00000000  0003b638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  0003f238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001020  00000000  00000000  000403b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d53  00000000  00000000  000413d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c09  00000000  00000000  0005b12b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091caf  00000000  00000000  00070d34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001029e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005764  00000000  00000000  00102a38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800819c 	.word	0x0800819c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800819c 	.word	0x0800819c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <head_ptr_advance>:
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d105      	bne.n	8000eca <head_ptr_advance+0x1a>
 8000ebe:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <head_ptr_advance+0x74>)
 8000ec0:	4a19      	ldr	r2, [pc, #100]	; (8000f28 <head_ptr_advance+0x78>)
 8000ec2:	2126      	movs	r1, #38	; 0x26
 8000ec4:	4819      	ldr	r0, [pc, #100]	; (8000f2c <head_ptr_advance+0x7c>)
 8000ec6:	f004 fbd9 	bl	800567c <__assert_func>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	7c1b      	ldrb	r3, [r3, #16]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00b      	beq.n	8000eea <head_ptr_advance+0x3a>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	68d2      	ldr	r2, [r2, #12]
 8000edc:	fbb3 f1f2 	udiv	r1, r3, r2
 8000ee0:	fb02 f201 	mul.w	r2, r2, r1
 8000ee4:	1a9a      	subs	r2, r3, r2
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	68d2      	ldr	r2, [r2, #12]
 8000ef4:	fbb3 f1f2 	udiv	r1, r3, r2
 8000ef8:	fb02 f201 	mul.w	r2, r2, r1
 8000efc:	1a9a      	subs	r2, r3, r2
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	bf0c      	ite	eq
 8000f0e:	2301      	moveq	r3, #1
 8000f10:	2300      	movne	r3, #0
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	461a      	mov	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	741a      	strb	r2, [r3, #16]
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	080081b8 	.word	0x080081b8
 8000f28:	080086c4 	.word	0x080086c4
 8000f2c:	080081c0 	.word	0x080081c0

08000f30 <tail_ptr_retreat>:
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d105      	bne.n	8000f4a <tail_ptr_retreat+0x1a>
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	; (8000f70 <tail_ptr_retreat+0x40>)
 8000f40:	4a0c      	ldr	r2, [pc, #48]	; (8000f74 <tail_ptr_retreat+0x44>)
 8000f42:	2139      	movs	r1, #57	; 0x39
 8000f44:	480c      	ldr	r0, [pc, #48]	; (8000f78 <tail_ptr_retreat+0x48>)
 8000f46:	f004 fb99 	bl	800567c <__assert_func>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	741a      	strb	r2, [r3, #16]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	3301      	adds	r3, #1
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	68d2      	ldr	r2, [r2, #12]
 8000f5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f5e:	fb02 f201 	mul.w	r2, r2, r1
 8000f62:	1a9a      	subs	r2, r3, r2
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	080081b8 	.word	0x080081b8
 8000f74:	080086d8 	.word	0x080086d8
 8000f78:	080081c0 	.word	0x080081c0

08000f7c <circular_buff_empty>:
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d105      	bne.n	8000f96 <circular_buff_empty+0x1a>
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <circular_buff_empty+0x40>)
 8000f8c:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <circular_buff_empty+0x44>)
 8000f8e:	214e      	movs	r1, #78	; 0x4e
 8000f90:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <circular_buff_empty+0x48>)
 8000f92:	f004 fb73 	bl	800567c <__assert_func>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	7c1b      	ldrb	r3, [r3, #16]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d107      	bne.n	8000fae <circular_buff_empty+0x32>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	689a      	ldr	r2, [r3, #8]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d101      	bne.n	8000fae <circular_buff_empty+0x32>
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <circular_buff_empty+0x34>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	080081b8 	.word	0x080081b8
 8000fc0:	080086ec 	.word	0x080086ec
 8000fc4:	080081c0 	.word	0x080081c0

08000fc8 <circular_buff_init>:
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d002      	beq.n	8000fde <circular_buff_init+0x16>
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d105      	bne.n	8000fea <circular_buff_init+0x22>
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <circular_buff_init+0x74>)
 8000fe0:	4a17      	ldr	r2, [pc, #92]	; (8001040 <circular_buff_init+0x78>)
 8000fe2:	2169      	movs	r1, #105	; 0x69
 8000fe4:	4817      	ldr	r0, [pc, #92]	; (8001044 <circular_buff_init+0x7c>)
 8000fe6:	f004 fb49 	bl	800567c <__assert_func>
 8000fea:	2014      	movs	r0, #20
 8000fec:	f004 fba0 	bl	8005730 <malloc>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d105      	bne.n	8001006 <circular_buff_init+0x3e>
 8000ffa:	4b13      	ldr	r3, [pc, #76]	; (8001048 <circular_buff_init+0x80>)
 8000ffc:	4a10      	ldr	r2, [pc, #64]	; (8001040 <circular_buff_init+0x78>)
 8000ffe:	216c      	movs	r1, #108	; 0x6c
 8001000:	4810      	ldr	r0, [pc, #64]	; (8001044 <circular_buff_init+0x7c>)
 8001002:	f004 fb3b 	bl	800567c <__assert_func>
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	68f8      	ldr	r0, [r7, #12]
 8001014:	f000 f81c 	bl	8001050 <circular_buff_reset>
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f7ff ffaf 	bl	8000f7c <circular_buff_empty>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d105      	bne.n	8001030 <circular_buff_init+0x68>
 8001024:	4b09      	ldr	r3, [pc, #36]	; (800104c <circular_buff_init+0x84>)
 8001026:	4a06      	ldr	r2, [pc, #24]	; (8001040 <circular_buff_init+0x78>)
 8001028:	2172      	movs	r1, #114	; 0x72
 800102a:	4806      	ldr	r0, [pc, #24]	; (8001044 <circular_buff_init+0x7c>)
 800102c:	f004 fb26 	bl	800567c <__assert_func>
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4618      	mov	r0, r3
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	080081e4 	.word	0x080081e4
 8001040:	08008700 	.word	0x08008700
 8001044:	080081c0 	.word	0x080081c0
 8001048:	080081b8 	.word	0x080081b8
 800104c:	080081f4 	.word	0x080081f4

08001050 <circular_buff_reset>:
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d105      	bne.n	800106a <circular_buff_reset+0x1a>
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <circular_buff_reset+0x34>)
 8001060:	4a09      	ldr	r2, [pc, #36]	; (8001088 <circular_buff_reset+0x38>)
 8001062:	2189      	movs	r1, #137	; 0x89
 8001064:	4809      	ldr	r0, [pc, #36]	; (800108c <circular_buff_reset+0x3c>)
 8001066:	f004 fb09 	bl	800567c <__assert_func>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	741a      	strb	r2, [r3, #16]
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	080081b8 	.word	0x080081b8
 8001088:	08008714 	.word	0x08008714
 800108c:	080081c0 	.word	0x080081c0

08001090 <circular_buff_get_data_len>:
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d105      	bne.n	80010aa <circular_buff_get_data_len+0x1a>
 800109e:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <circular_buff_get_data_len+0x60>)
 80010a0:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <circular_buff_get_data_len+0x64>)
 80010a2:	2197      	movs	r1, #151	; 0x97
 80010a4:	4814      	ldr	r0, [pc, #80]	; (80010f8 <circular_buff_get_data_len+0x68>)
 80010a6:	f004 fae9 	bl	800567c <__assert_func>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	7c1b      	ldrb	r3, [r3, #16]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d115      	bne.n	80010e4 <circular_buff_get_data_len+0x54>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685a      	ldr	r2, [r3, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d306      	bcc.n	80010d2 <circular_buff_get_data_len+0x42>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	e008      	b.n	80010e4 <circular_buff_get_data_len+0x54>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	68da      	ldr	r2, [r3, #12]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	441a      	add	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	080081b8 	.word	0x080081b8
 80010f4:	08008728 	.word	0x08008728
 80010f8:	080081c0 	.word	0x080081c0

080010fc <circular_buff_get_free_space>:
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d105      	bne.n	8001116 <circular_buff_get_free_space+0x1a>
 800110a:	4b08      	ldr	r3, [pc, #32]	; (800112c <circular_buff_get_free_space+0x30>)
 800110c:	4a08      	ldr	r2, [pc, #32]	; (8001130 <circular_buff_get_free_space+0x34>)
 800110e:	21be      	movs	r1, #190	; 0xbe
 8001110:	4808      	ldr	r0, [pc, #32]	; (8001134 <circular_buff_get_free_space+0x38>)
 8001112:	f004 fab3 	bl	800567c <__assert_func>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	68dc      	ldr	r4, [r3, #12]
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff ffb8 	bl	8001090 <circular_buff_get_data_len>
 8001120:	4603      	mov	r3, r0
 8001122:	1ae3      	subs	r3, r4, r3
 8001124:	4618      	mov	r0, r3
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	bd90      	pop	{r4, r7, pc}
 800112c:	080081b8 	.word	0x080081b8
 8001130:	08008744 	.word	0x08008744
 8001134:	080081c0 	.word	0x080081c0

08001138 <circular_buff_put>:
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	70fb      	strb	r3, [r7, #3]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <circular_buff_put+0x1a>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d105      	bne.n	800115e <circular_buff_put+0x26>
 8001152:	4b0a      	ldr	r3, [pc, #40]	; (800117c <circular_buff_put+0x44>)
 8001154:	4a0a      	ldr	r2, [pc, #40]	; (8001180 <circular_buff_put+0x48>)
 8001156:	21ca      	movs	r1, #202	; 0xca
 8001158:	480a      	ldr	r0, [pc, #40]	; (8001184 <circular_buff_put+0x4c>)
 800115a:	f004 fa8f 	bl	800567c <__assert_func>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	4413      	add	r3, r2
 8001168:	78fa      	ldrb	r2, [r7, #3]
 800116a:	701a      	strb	r2, [r3, #0]
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fe9f 	bl	8000eb0 <head_ptr_advance>
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	08008210 	.word	0x08008210
 8001180:	08008764 	.word	0x08008764
 8001184:	080081c0 	.word	0x080081c0

08001188 <circular_buff_get>:
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d006      	beq.n	80011a6 <circular_buff_get+0x1e>
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <circular_buff_get+0x1e>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d105      	bne.n	80011b2 <circular_buff_get+0x2a>
 80011a6:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <circular_buff_get+0x60>)
 80011a8:	4a10      	ldr	r2, [pc, #64]	; (80011ec <circular_buff_get+0x64>)
 80011aa:	21da      	movs	r1, #218	; 0xda
 80011ac:	4810      	ldr	r0, [pc, #64]	; (80011f0 <circular_buff_get+0x68>)
 80011ae:	f004 fa65 	bl	800567c <__assert_func>
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff fee0 	bl	8000f7c <circular_buff_empty>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10c      	bne.n	80011dc <circular_buff_get+0x54>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	4413      	add	r3, r2
 80011cc:	781a      	ldrb	r2, [r3, #0]
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	701a      	strb	r2, [r3, #0]
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff feac 	bl	8000f30 <tail_ptr_retreat>
 80011d8:	2301      	movs	r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	4618      	mov	r0, r3
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	0800822c 	.word	0x0800822c
 80011ec:	08008778 	.word	0x08008778
 80011f0:	080081c0 	.word	0x080081c0

080011f4 <circular_buff_write>:
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	4613      	mov	r3, r2
 8001200:	71fb      	strb	r3, [r7, #7]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <circular_buff_write+0x1c>
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d105      	bne.n	800121c <circular_buff_write+0x28>
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <circular_buff_write+0x74>)
 8001212:	4a16      	ldr	r2, [pc, #88]	; (800126c <circular_buff_write+0x78>)
 8001214:	21f3      	movs	r1, #243	; 0xf3
 8001216:	4816      	ldr	r0, [pc, #88]	; (8001270 <circular_buff_write+0x7c>)
 8001218:	f004 fa30 	bl	800567c <__assert_func>
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	7c1b      	ldrb	r3, [r3, #16]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <circular_buff_write+0x34>
 8001224:	2301      	movs	r3, #1
 8001226:	e01a      	b.n	800125e <circular_buff_write+0x6a>
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f7ff ff67 	bl	80010fc <circular_buff_get_free_space>
 800122e:	4602      	mov	r2, r0
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	429a      	cmp	r2, r3
 8001234:	d201      	bcs.n	800123a <circular_buff_write+0x46>
 8001236:	2302      	movs	r3, #2
 8001238:	e011      	b.n	800125e <circular_buff_write+0x6a>
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	e009      	b.n	8001254 <circular_buff_write+0x60>
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	1c5a      	adds	r2, r3, #1
 8001244:	617a      	str	r2, [r7, #20]
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	4413      	add	r3, r2
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f7ff ff72 	bl	8001138 <circular_buff_put>
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	429a      	cmp	r2, r3
 800125a:	d3f1      	bcc.n	8001240 <circular_buff_write+0x4c>
 800125c:	2300      	movs	r3, #0
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	08008210 	.word	0x08008210
 800126c:	0800878c 	.word	0x0800878c
 8001270:	080081c0 	.word	0x080081c0

08001274 <circular_buff_read>:
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d006      	beq.n	8001294 <circular_buff_read+0x20>
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d002      	beq.n	8001294 <circular_buff_read+0x20>
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d106      	bne.n	80012a2 <circular_buff_read+0x2e>
 8001294:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <circular_buff_read+0x64>)
 8001296:	4a11      	ldr	r2, [pc, #68]	; (80012dc <circular_buff_read+0x68>)
 8001298:	f240 1115 	movw	r1, #277	; 0x115
 800129c:	4810      	ldr	r0, [pc, #64]	; (80012e0 <circular_buff_read+0x6c>)
 800129e:	f004 f9ed 	bl	800567c <__assert_func>
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
 80012a6:	e00d      	b.n	80012c4 <circular_buff_read+0x50>
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	1c5a      	adds	r2, r3, #1
 80012ac:	617a      	str	r2, [r7, #20]
 80012ae:	68ba      	ldr	r2, [r7, #8]
 80012b0:	4413      	add	r3, r2
 80012b2:	4619      	mov	r1, r3
 80012b4:	68f8      	ldr	r0, [r7, #12]
 80012b6:	f7ff ff67 	bl	8001188 <circular_buff_get>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <circular_buff_read+0x50>
 80012c0:	2300      	movs	r3, #0
 80012c2:	e004      	b.n	80012ce <circular_buff_read+0x5a>
 80012c4:	697a      	ldr	r2, [r7, #20]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3ed      	bcc.n	80012a8 <circular_buff_read+0x34>
 80012cc:	2301      	movs	r3, #1
 80012ce:	4618      	mov	r0, r3
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	08008250 	.word	0x08008250
 80012dc:	080087a0 	.word	0x080087a0
 80012e0:	080081c0 	.word	0x080081c0

080012e4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80012f0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d013      	beq.n	8001324 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80012fc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001300:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001304:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001308:	2b00      	cmp	r3, #0
 800130a:	d00b      	beq.n	8001324 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800130c:	e000      	b.n	8001310 <ITM_SendChar+0x2c>
    {
      __NOP();
 800130e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001310:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0f9      	beq.n	800130e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800131a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001324:	687b      	ldr	r3, [r7, #4]
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
	...

08001334 <ITM_enable>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )


void ITM_enable(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001338:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <ITM_enable+0x30>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a09      	ldr	r2, [pc, #36]	; (8001364 <ITM_enable+0x30>)
 800133e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001342:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM->TER |= ( 1 << 0);
 8001344:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001348:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800134c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	e000edfc 	.word	0xe000edfc

08001368 <_write>:
	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
}

int _write(int file, char *ptr, int len)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0 ; DataIdx < len; DataIdx++)
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	e009      	b.n	800138e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	1c5a      	adds	r2, r3, #1
 800137e:	60ba      	str	r2, [r7, #8]
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff ffae 	bl	80012e4 <ITM_SendChar>
	for(DataIdx = 0 ; DataIdx < len; DataIdx++)
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	3301      	adds	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	dbf1      	blt.n	800137a <_write+0x12>
	}
	return len;
 8001396:	687b      	ldr	r3, [r7, #4]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <time_event_start>:
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d105      	bne.n	80013bc <time_event_start+0x1c>
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <time_event_start+0x38>)
 80013b2:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <time_event_start+0x3c>)
 80013b4:	2111      	movs	r1, #17
 80013b6:	480a      	ldr	r0, [pc, #40]	; (80013e0 <time_event_start+0x40>)
 80013b8:	f004 f960 	bl	800567c <__assert_func>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2201      	movs	r2, #1
 80013c6:	711a      	strb	r2, [r3, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	715a      	strb	r2, [r3, #5]
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	08008274 	.word	0x08008274
 80013dc:	080087b4 	.word	0x080087b4
 80013e0:	08008280 	.word	0x08008280

080013e4 <time_event_stop>:
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d105      	bne.n	80013fe <time_event_stop+0x1a>
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <time_event_stop+0x34>)
 80013f4:	4a09      	ldr	r2, [pc, #36]	; (800141c <time_event_stop+0x38>)
 80013f6:	2119      	movs	r1, #25
 80013f8:	4809      	ldr	r0, [pc, #36]	; (8001420 <time_event_stop+0x3c>)
 80013fa:	f004 f93f 	bl	800567c <__assert_func>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	711a      	strb	r2, [r3, #4]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	715a      	strb	r2, [r3, #5]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	08008274 	.word	0x08008274
 800141c:	080087c8 	.word	0x080087c8
 8001420:	08008280 	.word	0x08008280

08001424 <time_event_update>:
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	791b      	ldrb	r3, [r3, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d00c      	beq.n	800144e <time_event_update+0x2a>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d005      	beq.n	8001448 <time_event_update+0x24>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	1e5a      	subs	r2, r3, #1
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e002      	b.n	800144e <time_event_update+0x2a>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2201      	movs	r2, #1
 800144c:	715a      	strb	r2, [r3, #5]
 800144e:	2301      	movs	r3, #1
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <time_event_is_raised>:
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	795b      	ldrb	r3, [r3, #5]
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <HAL_SYSTICK_Callback>:
/**
 * @brief Systick Callback Function 
 * @note  This callback is executed every ms
 */
void HAL_SYSTICK_Callback(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
    /* update FSM time events*/
    host_comm_tx_fsm_time_event_update(&host_comm_tx_handle);
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <HAL_SYSTICK_Callback+0x1c>)
 800147a:	f000 fe57 	bl	800212c <host_comm_tx_fsm_time_event_update>
    host_comm_rx_fsm_time_event_update(&host_comm_rx_handle);
 800147e:	4805      	ldr	r0, [pc, #20]	; (8001494 <HAL_SYSTICK_Callback+0x20>)
 8001480:	f000 fc02 	bl	8001c88 <host_comm_rx_fsm_time_event_update>
    led_animation_time_update(&led_animation);
 8001484:	4804      	ldr	r0, [pc, #16]	; (8001498 <HAL_SYSTICK_Callback+0x24>)
 8001486:	f001 f8da 	bl	800263e <led_animation_time_update>

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000c00 	.word	0x20000c00
 8001494:	20000adc 	.word	0x20000adc
 8001498:	20000d1c 	.word	0x20000d1c

0800149c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014a2:	4a12      	ldr	r2, [pc, #72]	; (80014ec <MX_USART2_UART_Init+0x50>)
 80014a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014a6:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014c2:	220c      	movs	r2, #12
 80014c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	; (80014e8 <MX_USART2_UART_Init+0x4c>)
 80014d4:	f003 f9d0 	bl	8004878 <HAL_UART_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014de:	f001 fa03 	bl	80028e8 <Error_Handler>
  }
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000a98 	.word	0x20000a98
 80014ec:	40004400 	.word	0x40004400

080014f0 <uart_init>:
 * @param rx_buff buffer in stack reserved for data reception 
 * @param tx_buff buffer in stack reserved for data transmission
 * @return uint8_t 
 */
uint8_t uart_init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
    /*Init Uart device*/
    MX_USART2_UART_Init();
 80014f4:	f7ff ffd2 	bl	800149c <MX_USART2_UART_Init>

    /*Init Circular Buffer*/
    uart_data.tx.cb = circular_buff_init(uart_data.tx.buffer, TX_DATA_BUFF_SIZE);
 80014f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014fc:	480b      	ldr	r0, [pc, #44]	; (800152c <uart_init+0x3c>)
 80014fe:	f7ff fd63 	bl	8000fc8 <circular_buff_init>
 8001502:	4603      	mov	r3, r0
 8001504:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <uart_init+0x40>)
 8001506:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
    uart_data.rx.cb = circular_buff_init(uart_data.rx.buffer, RX_DATA_BUFF_SIZE);
 800150a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800150e:	4808      	ldr	r0, [pc, #32]	; (8001530 <uart_init+0x40>)
 8001510:	f7ff fd5a 	bl	8000fc8 <circular_buff_init>
 8001514:	4603      	mov	r3, r0
 8001516:	4a06      	ldr	r2, [pc, #24]	; (8001530 <uart_init+0x40>)
 8001518:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /*Start Reception of data*/
    HAL_UART_Receive_IT(&huart2, &uart_data.rx.byte, 1);
 800151c:	2201      	movs	r2, #1
 800151e:	4905      	ldr	r1, [pc, #20]	; (8001534 <uart_init+0x44>)
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <uart_init+0x48>)
 8001522:	f003 fa3b 	bl	800499c <HAL_UART_Receive_IT>

    uart_driver_dbg("comm driver info : uart2 initialized\r\n");

    return 1;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000418 	.word	0x20000418
 8001530:	20000210 	.word	0x20000210
 8001534:	20000414 	.word	0x20000414
 8001538:	20000a98 	.word	0x20000a98

0800153c <uart_get_rx_data_len>:

uint8_t uart_get_rx_data_len(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
    return circular_buff_get_data_len(uart_data.rx.cb);
 8001540:	4b04      	ldr	r3, [pc, #16]	; (8001554 <uart_get_rx_data_len+0x18>)
 8001542:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fda2 	bl	8001090 <circular_buff_get_data_len>
 800154c:	4603      	mov	r3, r0
 800154e:	b2db      	uxtb	r3, r3
}
 8001550:	4618      	mov	r0, r3
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000210 	.word	0x20000210

08001558 <uart_read_rx_data>:


uint8_t uart_read_rx_data(uint8_t *data, uint8_t len)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	460b      	mov	r3, r1
 8001562:	70fb      	strb	r3, [r7, #3]
    return circular_buff_read(uart_data.rx.cb, data, len);
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <uart_read_rx_data+0x28>)
 8001566:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800156a:	78fa      	ldrb	r2, [r7, #3]
 800156c:	6879      	ldr	r1, [r7, #4]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fe80 	bl	8001274 <circular_buff_read>
 8001574:	4603      	mov	r3, r0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000210 	.word	0x20000210

08001584 <uart_clear_rx_data>:
    return circular_buff_fetch(uart_data.rx.cb, data, len);
}


uint8_t uart_clear_rx_data(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
    circular_buff_reset(uart_data.rx.cb);
 8001588:	4b04      	ldr	r3, [pc, #16]	; (800159c <uart_clear_rx_data+0x18>)
 800158a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff fd5e 	bl	8001050 <circular_buff_reset>
    return 1;
 8001594:	2301      	movs	r3, #1
}
 8001596:	4618      	mov	r0, r3
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000210 	.word	0x20000210

080015a0 <uart_transmit_it>:
{
    return HAL_UART_Transmit(&huart2, data, len, HAL_MAX_DELAY);
}

uint8_t uart_transmit_it(uint8_t *data, uint8_t len)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	70fb      	strb	r3, [r7, #3]
    /* Write data to circular buffer */
    if (circular_buff_write(uart_data.tx.cb, data, len) == CIRCULAR_BUFF_OK)
 80015ac:	4b13      	ldr	r3, [pc, #76]	; (80015fc <uart_transmit_it+0x5c>)
 80015ae:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80015b2:	78fa      	ldrb	r2, [r7, #3]
 80015b4:	6879      	ldr	r1, [r7, #4]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fe1c 	bl	80011f4 <circular_buff_write>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d117      	bne.n	80015f2 <uart_transmit_it+0x52>
    {
        if (huart2.gState == HAL_UART_STATE_READY)
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <uart_transmit_it+0x60>)
 80015c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2b20      	cmp	r3, #32
 80015cc:	d10f      	bne.n	80015ee <uart_transmit_it+0x4e>
        {
            uint8_t byte;
            circular_buff_get(uart_data.tx.cb, &byte);
 80015ce:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <uart_transmit_it+0x5c>)
 80015d0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80015d4:	f107 020f 	add.w	r2, r7, #15
 80015d8:	4611      	mov	r1, r2
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff fdd4 	bl	8001188 <circular_buff_get>
            HAL_UART_Transmit_IT(&huart2, &byte, 1);
 80015e0:	f107 030f 	add.w	r3, r7, #15
 80015e4:	2201      	movs	r2, #1
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	; (8001600 <uart_transmit_it+0x60>)
 80015ea:	f003 f992 	bl	8004912 <HAL_UART_Transmit_IT>
        else
        {
            uart_driver_dbg("comm driver warning:\t uart busy\r\n");
        }

        return 1;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e000      	b.n	80015f4 <uart_transmit_it+0x54>
    }

    uart_driver_dbg("comm driver error:\t circular buffer cannot write request\r\n");
	return 0;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000210 	.word	0x20000210
 8001600:	20000a98 	.word	0x20000a98

08001604 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART2)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a12      	ldr	r2, [pc, #72]	; (800165c <HAL_UART_TxCpltCallback+0x58>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d11d      	bne.n	8001652 <HAL_UART_TxCpltCallback+0x4e>
  { 
    /*check for pendings transfers */
    static uint8_t data_chunk[MAX_DATA_CHUNK_SIZE];
    uint16_t data_len = circular_buff_get_data_len(uart_data.tx.cb);
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_UART_TxCpltCallback+0x5c>)
 8001618:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff fd37 	bl	8001090 <circular_buff_get_data_len>
 8001622:	4603      	mov	r3, r0
 8001624:	81fb      	strh	r3, [r7, #14]

    if(data_len)
 8001626:	89fb      	ldrh	r3, [r7, #14]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d012      	beq.n	8001652 <HAL_UART_TxCpltCallback+0x4e>
    {
        data_len = (data_len >= MAX_DATA_CHUNK_SIZE ) ? (MAX_DATA_CHUNK_SIZE - 1) : data_len;
 800162c:	89fb      	ldrh	r3, [r7, #14]
 800162e:	2b63      	cmp	r3, #99	; 0x63
 8001630:	bf28      	it	cs
 8001632:	2363      	movcs	r3, #99	; 0x63
 8001634:	81fb      	strh	r3, [r7, #14]
        circular_buff_read(uart_data.tx.cb, data_chunk, data_len);
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <HAL_UART_TxCpltCallback+0x5c>)
 8001638:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800163c:	89fa      	ldrh	r2, [r7, #14]
 800163e:	4909      	ldr	r1, [pc, #36]	; (8001664 <HAL_UART_TxCpltCallback+0x60>)
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fe17 	bl	8001274 <circular_buff_read>
        HAL_UART_Transmit_IT(&huart2, data_chunk, data_len);
 8001646:	89fb      	ldrh	r3, [r7, #14]
 8001648:	461a      	mov	r2, r3
 800164a:	4906      	ldr	r1, [pc, #24]	; (8001664 <HAL_UART_TxCpltCallback+0x60>)
 800164c:	4806      	ldr	r0, [pc, #24]	; (8001668 <HAL_UART_TxCpltCallback+0x64>)
 800164e:	f003 f960 	bl	8004912 <HAL_UART_Transmit_IT>
    }

    uart_driver_dbg("comm driver info:\t irq uart tx complete\r\n");
  }
}
 8001652:	bf00      	nop
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40004400 	.word	0x40004400
 8001660:	20000210 	.word	0x20000210
 8001664:	2000061c 	.word	0x2000061c
 8001668:	20000a98 	.word	0x20000a98

0800166c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0e      	ldr	r2, [pc, #56]	; (80016b4 <HAL_UART_RxCpltCallback+0x48>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d115      	bne.n	80016aa <HAL_UART_RxCpltCallback+0x3e>
    {
        /*Set Uart Data reception for next byte*/
        HAL_UART_Receive_IT(&huart2, &uart_data.rx.byte, 1);
 800167e:	2201      	movs	r2, #1
 8001680:	490d      	ldr	r1, [pc, #52]	; (80016b8 <HAL_UART_RxCpltCallback+0x4c>)
 8001682:	480e      	ldr	r0, [pc, #56]	; (80016bc <HAL_UART_RxCpltCallback+0x50>)
 8001684:	f003 f98a 	bl	800499c <HAL_UART_Receive_IT>

        if(circular_buff_write(uart_data.rx.cb, &uart_data.rx.byte, 1) !=  CIRCULAR_BUFF_OK)
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <HAL_UART_RxCpltCallback+0x54>)
 800168a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800168e:	2201      	movs	r2, #1
 8001690:	4909      	ldr	r1, [pc, #36]	; (80016b8 <HAL_UART_RxCpltCallback+0x4c>)
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fdae 	bl	80011f4 <circular_buff_write>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d005      	beq.n	80016aa <HAL_UART_RxCpltCallback+0x3e>
        {
            /*Reinit ring buffer*/
            circular_buff_reset(uart_data.rx.cb);
 800169e:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <HAL_UART_RxCpltCallback+0x54>)
 80016a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff fcd3 	bl	8001050 <circular_buff_reset>
        }
    }
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40004400 	.word	0x40004400
 80016b8:	20000414 	.word	0x20000414
 80016bc:	20000a98 	.word	0x20000a98
 80016c0:	20000210 	.word	0x20000210

080016c4 <host_comm_rx_fsm_enter>:
static void entry_action_packet_ready(host_comm_rx_fsm_t *handle);
static bool packet_ready_on_react(host_comm_rx_fsm_t *handle, const bool try_transition);

/* Entry action for state machine */
void host_comm_rx_fsm_enter(host_comm_rx_fsm_t *handle)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	/* Default react sequence for initial entry  */
	enter_seq_preamble_proc(handle);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 f819 	bl	8001704 <enter_seq_preamble_proc>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <host_comm_rx_fsm_set_next_state>:

static void host_comm_rx_fsm_set_next_state(host_comm_rx_fsm_t *handle, host_comm_rx_states_t next_state)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	70fb      	strb	r3, [r7, #3]
	handle->state = next_state;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	78fa      	ldrb	r2, [r7, #3]
 80016ea:	701a      	strb	r2, [r3, #0]
	handle->event.internal = ev_int_comm_rx_invalid;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	711a      	strb	r2, [r3, #4]
	handle->event.external = ev_ext_comm_rx_invalid;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2200      	movs	r2, #0
 80016f6:	715a      	strb	r2, [r3, #5]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <enter_seq_preamble_proc>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/**@ 'preamble process' state related functions */

static void enter_seq_preamble_proc(host_comm_rx_fsm_t *handle)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
	host_comm_rx_dbg("enter seq \t[ check_preamble_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_preamble_proc);
 800170c:	2101      	movs	r1, #1
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff ffe3 	bl	80016da <host_comm_rx_fsm_set_next_state>
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <during_action_preamble_proc>:

static uint8_t during_action_preamble_proc(host_comm_rx_fsm_t *handle)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	if (uart_get_rx_data_len() >= PREAMBLE_SIZE_BYTES)
 8001724:	f7ff ff0a 	bl	800153c <uart_get_rx_data_len>
 8001728:	4603      	mov	r3, r0
 800172a:	2b03      	cmp	r3, #3
 800172c:	d938      	bls.n	80017a0 <during_action_preamble_proc+0x84>
	{
		uint8_t preamble;
		/* read byte by byte to prevent data lost */
		uart_read_rx_data((uint8_t *)&preamble, 1);
 800172e:	f107 030f 	add.w	r3, r7, #15
 8001732:	2101      	movs	r1, #1
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff0f 	bl	8001558 <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[0])
 800173a:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <during_action_preamble_proc+0x90>)
 800173c:	781a      	ldrb	r2, [r3, #0]
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	429a      	cmp	r2, r3
 8001742:	d001      	beq.n	8001748 <during_action_preamble_proc+0x2c>
			return 0;
 8001744:	2300      	movs	r3, #0
 8001746:	e02c      	b.n	80017a2 <during_action_preamble_proc+0x86>
		uart_read_rx_data((uint8_t *)&preamble, 1);
 8001748:	f107 030f 	add.w	r3, r7, #15
 800174c:	2101      	movs	r1, #1
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff ff02 	bl	8001558 <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[1])
 8001754:	4b15      	ldr	r3, [pc, #84]	; (80017ac <during_action_preamble_proc+0x90>)
 8001756:	785a      	ldrb	r2, [r3, #1]
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	429a      	cmp	r2, r3
 800175c:	d001      	beq.n	8001762 <during_action_preamble_proc+0x46>
			return 0;
 800175e:	2300      	movs	r3, #0
 8001760:	e01f      	b.n	80017a2 <during_action_preamble_proc+0x86>
		uart_read_rx_data((uint8_t *)&preamble, 1);
 8001762:	f107 030f 	add.w	r3, r7, #15
 8001766:	2101      	movs	r1, #1
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fef5 	bl	8001558 <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[2])
 800176e:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <during_action_preamble_proc+0x90>)
 8001770:	789a      	ldrb	r2, [r3, #2]
 8001772:	7bfb      	ldrb	r3, [r7, #15]
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <during_action_preamble_proc+0x60>
			return 0;
 8001778:	2300      	movs	r3, #0
 800177a:	e012      	b.n	80017a2 <during_action_preamble_proc+0x86>
		uart_read_rx_data((uint8_t *)&preamble, 1);
 800177c:	f107 030f 	add.w	r3, r7, #15
 8001780:	2101      	movs	r1, #1
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fee8 	bl	8001558 <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[3])
 8001788:	4b08      	ldr	r3, [pc, #32]	; (80017ac <during_action_preamble_proc+0x90>)
 800178a:	78da      	ldrb	r2, [r3, #3]
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	429a      	cmp	r2, r3
 8001790:	d001      	beq.n	8001796 <during_action_preamble_proc+0x7a>
			return 0;
 8001792:	2300      	movs	r3, #0
 8001794:	e005      	b.n	80017a2 <during_action_preamble_proc+0x86>

		host_comm_rx_dbg("ev_internal \t[ preamble_ok ]\r\n");
		handle->event.internal = ev_int_preamble_ok;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2201      	movs	r2, #1
 800179a:	711a      	strb	r2, [r3, #4]
		return 1;
 800179c:	2301      	movs	r3, #1
 800179e:	e000      	b.n	80017a2 <during_action_preamble_proc+0x86>
	}
	return 0;
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	080087d8 	.word	0x080087d8

080017b0 <preamble_proc_on_react>:

static bool preamble_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	460b      	mov	r3, r1
 80017ba:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 80017bc:	78fb      	ldrb	r3, [r7, #3]
 80017be:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 80017c0:	78fb      	ldrb	r3, [r7, #3]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d009      	beq.n	80017da <preamble_proc_on_react+0x2a>
	{
		if (handle->event.internal == ev_int_preamble_ok)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	791b      	ldrb	r3, [r3, #4]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d103      	bne.n	80017d6 <preamble_proc_on_react+0x26>
		{
			/*Enter sequence */
			enter_seq_header_proc(handle);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 f811 	bl	80017f6 <enter_seq_header_proc>
 80017d4:	e001      	b.n	80017da <preamble_proc_on_react+0x2a>
		}
		else
			did_transition = false;
 80017d6:	2300      	movs	r3, #0
 80017d8:	73fb      	strb	r3, [r7, #15]
	}
	if ((did_transition) == (false))
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	f083 0301 	eor.w	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d002      	beq.n	80017ec <preamble_proc_on_react+0x3c>
	{
		/*during action*/
		during_action_preamble_proc(handle);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ff98 	bl	800171c <during_action_preamble_proc>
	}
	
	return did_transition;
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <enter_seq_header_proc>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

/*'default enter sequence for state 'header process '*/
static void enter_seq_header_proc(host_comm_rx_fsm_t *handle)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
	host_comm_rx_dbg("enter seq \t[ check_header_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_header_proc);
 80017fe:	2102      	movs	r1, #2
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ff6a 	bl	80016da <host_comm_rx_fsm_set_next_state>
	entry_action_header_proc(handle);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 f804 	bl	8001814 <entry_action_header_proc>
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <entry_action_header_proc>:

static void entry_action_header_proc(host_comm_rx_fsm_t *handle)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	time_event_start(&handle->event.time.header_timeout, (HEADER_BYTES_TIMEOUT_MS));
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3308      	adds	r3, #8
 8001820:	211e      	movs	r1, #30
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fdbc 	bl	80013a0 <time_event_start>
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <exit_action_header_proc>:

static void exit_action_header_proc(host_comm_rx_fsm_t *handle)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	/*Stop time out events*/
	time_event_stop(&handle->event.time.header_timeout);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3308      	adds	r3, #8
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fdd1 	bl	80013e4 <time_event_stop>
}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <during_action_header_proc>:

static void during_action_header_proc(host_comm_rx_fsm_t *handle)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b082      	sub	sp, #8
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
	if (uart_get_rx_data_len() >= HEADER_SIZE_BYTES)
 8001852:	f7ff fe73 	bl	800153c <uart_get_rx_data_len>
 8001856:	4603      	mov	r3, r0
 8001858:	2b03      	cmp	r3, #3
 800185a:	d914      	bls.n	8001886 <during_action_header_proc+0x3c>
	{
		/* 1. Read Header from server buffer */
		uart_read_rx_data((uint8_t *)&handle->iface.packet.header, HEADER_SIZE_BYTES);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3320      	adds	r3, #32
 8001860:	2104      	movs	r1, #4
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fe78 	bl	8001558 <uart_read_rx_data>

		if (protocol_check_valid_header(&handle->iface.packet))
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3320      	adds	r3, #32
 800186c:	4618      	mov	r0, r3
 800186e:	f000 fd41 	bl	80022f4 <protocol_check_valid_header>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <during_action_header_proc+0x36>
		{
			host_comm_rx_dbg("ev_internal \t[ header_ok ]\r\n");
			handle->event.internal = ev_int_header_ok;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2202      	movs	r2, #2
 800187c:	711a      	strb	r2, [r3, #4]
		{
			host_comm_rx_dbg("ev_internal \t[ header_error ]\r\n");
			handle->event.internal = ev_int_header_error;
		}
	}
}
 800187e:	e002      	b.n	8001886 <during_action_header_proc+0x3c>
			handle->event.internal = ev_int_header_error;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2203      	movs	r2, #3
 8001884:	711a      	strb	r2, [r3, #4]
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
	...

08001890 <header_proc_on_react>:

static bool header_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	460b      	mov	r3, r1
 800189a:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 800189c:	78fb      	ldrb	r3, [r7, #3]
 800189e:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 80018a0:	78fb      	ldrb	r3, [r7, #3]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d036      	beq.n	8001914 <header_proc_on_react+0x84>
	{
		if (handle->event.internal == ev_int_header_ok)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	791b      	ldrb	r3, [r3, #4]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d10e      	bne.n	80018cc <header_proc_on_react+0x3c>
		{
			/*Exit Action */
			exit_action_header_proc(handle);
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f7ff ffbe 	bl	8001830 <exit_action_header_proc>

			/*Choice Enter sequence */
			if (handle->iface.packet.header.payload_len > 0)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d003      	beq.n	80018c4 <header_proc_on_react+0x34>
			{
				host_comm_rx_dbg("guard \t[ payload len > 0 ]\r\n");
				enter_seq_payload_proc(handle);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 f839 	bl	8001934 <enter_seq_payload_proc>
 80018c2:	e027      	b.n	8001914 <header_proc_on_react+0x84>
			}
			else
			{
				host_comm_rx_dbg("guard \t[ payload = 0 ]\r\n");
				enter_seq_crc_and_postamble_proc(handle);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f000 f8c1 	bl	8001a4c <enter_seq_crc_and_postamble_proc>
 80018ca:	e023      	b.n	8001914 <header_proc_on_react+0x84>
			}
		}

		else if (time_event_is_raised(&handle->event.time.header_timeout) == true ||
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3308      	adds	r3, #8
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fdc3 	bl	800145c <time_event_is_raised>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d103      	bne.n	80018e4 <header_proc_on_react+0x54>
				 handle->event.internal == ev_int_header_error)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	791b      	ldrb	r3, [r3, #4]
		else if (time_event_is_raised(&handle->event.time.header_timeout) == true ||
 80018e0:	2b03      	cmp	r3, #3
 80018e2:	d115      	bne.n	8001910 <header_proc_on_react+0x80>
		{

			/*Transition Action*/
			if (time_event_is_raised(&handle->event.time.header_timeout) == true)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3308      	adds	r3, #8
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fdb7 	bl	800145c <time_event_is_raised>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <header_proc_on_react+0x68>
			{
				uart_clear_rx_data();
 80018f4:	f7ff fe46 	bl	8001584 <uart_clear_rx_data>
				host_comm_rx_dbg("ev_internal \t[ header timeout ]\r\n");
			}

			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_NACK, false);
 80018f8:	2200      	movs	r2, #0
 80018fa:	21ae      	movs	r1, #174	; 0xae
 80018fc:	480c      	ldr	r0, [pc, #48]	; (8001930 <header_proc_on_react+0xa0>)
 80018fe:	f000 fbe1 	bl	80020c4 <host_comm_tx_fsm_send_packet_no_payload>

			/*Exit Action*/
			exit_action_header_proc(handle);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f7ff ff94 	bl	8001830 <exit_action_header_proc>

			/*Enter Sequence*/
			enter_seq_preamble_proc(handle);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff fefb 	bl	8001704 <enter_seq_preamble_proc>
 800190e:	e001      	b.n	8001914 <header_proc_on_react+0x84>
		}
		else
		{
			did_transition = false;
 8001910:	2300      	movs	r3, #0
 8001912:	73fb      	strb	r3, [r7, #15]
		}
	}
	if ((did_transition) == (false))
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	f083 0301 	eor.w	r3, r3, #1
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d002      	beq.n	8001926 <header_proc_on_react+0x96>
	{
		/*during action*/
		during_action_header_proc(handle);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff ff92 	bl	800184a <during_action_header_proc>
	}
	return did_transition;
 8001926:	7bfb      	ldrb	r3, [r7, #15]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000c00 	.word	0x20000c00

08001934 <enter_seq_payload_proc>:
/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/**@ 'Check payload' state related functions */

/*'default enter sequence for state 'check payload'*/
static void enter_seq_payload_proc(host_comm_rx_fsm_t *handle)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
	/*Entry Action*/
	host_comm_rx_dbg("enter seq \t[ check_payload_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_payload_proc);
 800193c:	2103      	movs	r1, #3
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff fecb 	bl	80016da <host_comm_rx_fsm_set_next_state>
	entry_action_payload_proc(handle);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f000 f804 	bl	8001952 <entry_action_payload_proc>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <entry_action_payload_proc>:

static void entry_action_payload_proc(host_comm_rx_fsm_t *handle)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b084      	sub	sp, #16
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
	uint16_t time_ms = handle->iface.packet.header.payload_len * 1;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800195e:	81fb      	strh	r3, [r7, #14]
	time_event_start(&handle->event.time.payload_timeout, time_ms);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3310      	adds	r3, #16
 8001964:	89fa      	ldrh	r2, [r7, #14]
 8001966:	4611      	mov	r1, r2
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff fd19 	bl	80013a0 <time_event_start>
}
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <exit_action_payload_proc>:

static void exit_action_payload_proc(host_comm_rx_fsm_t *handle)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
	time_event_stop(&handle->event.time.payload_timeout);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	3310      	adds	r3, #16
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fd2e 	bl	80013e4 <time_event_stop>
}
 8001988:	bf00      	nop
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <during_action_payload_proc>:

static void during_action_payload_proc(host_comm_rx_fsm_t *handle)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
	uint8_t exp_data_len = handle->iface.packet.header.payload_len;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800199c:	73fb      	strb	r3, [r7, #15]

	if (uart_get_rx_data_len() >= exp_data_len)
 800199e:	f7ff fdcd 	bl	800153c <uart_get_rx_data_len>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461a      	mov	r2, r3
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d80c      	bhi.n	80019c6 <during_action_payload_proc+0x36>
	{
		host_comm_rx_dbg("ev_internal \t[ payload_ok ]\r\n");
		handle->event.internal = ev_int_payload_ok;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2204      	movs	r2, #4
 80019b0:	711a      	strb	r2, [r3, #4]
		uart_read_rx_data((uint8_t *)&handle->iface.packet.payload,
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f103 0224 	add.w	r2, r3, #36	; 0x24
								   handle->iface.packet.header.payload_len);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
		uart_read_rx_data((uint8_t *)&handle->iface.packet.payload,
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	4619      	mov	r1, r3
 80019c0:	4610      	mov	r0, r2
 80019c2:	f7ff fdc9 	bl	8001558 <uart_read_rx_data>
	}
}
 80019c6:	bf00      	nop
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <payload_proc_on_react>:

static bool payload_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	460b      	mov	r3, r1
 80019da:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 80019dc:	78fb      	ldrb	r3, [r7, #3]
 80019de:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 80019e0:	78fb      	ldrb	r3, [r7, #3]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d022      	beq.n	8001a2c <payload_proc_on_react+0x5c>
	{
		if (handle->event.internal == ev_int_payload_ok)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	791b      	ldrb	r3, [r3, #4]
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	d106      	bne.n	80019fc <payload_proc_on_react+0x2c>
		{
			/*Exit Action */
			exit_action_payload_proc(handle);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7ff ffc1 	bl	8001976 <exit_action_payload_proc>

			/*Enter sequence */
			enter_seq_crc_and_postamble_proc(handle);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f000 f829 	bl	8001a4c <enter_seq_crc_and_postamble_proc>
 80019fa:	e017      	b.n	8001a2c <payload_proc_on_react+0x5c>
		}

		else if (time_event_is_raised(&handle->event.time.payload_timeout) == true)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3310      	adds	r3, #16
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff fd2b 	bl	800145c <time_event_is_raised>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d00d      	beq.n	8001a28 <payload_proc_on_react+0x58>
		{
			/*Exit Action*/
			exit_action_payload_proc(handle);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7ff ffb2 	bl	8001976 <exit_action_payload_proc>

			/*Transition Action*/
			host_comm_rx_dbg("ev_internal \t[ timeout payload ] \r\n");
			uart_clear_rx_data();
 8001a12:	f7ff fdb7 	bl	8001584 <uart_clear_rx_data>
			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_NACK, false);
 8001a16:	2200      	movs	r2, #0
 8001a18:	21ae      	movs	r1, #174	; 0xae
 8001a1a:	480b      	ldr	r0, [pc, #44]	; (8001a48 <payload_proc_on_react+0x78>)
 8001a1c:	f000 fb52 	bl	80020c4 <host_comm_tx_fsm_send_packet_no_payload>

			/*Enter Sequence*/
			enter_seq_preamble_proc(handle);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff fe6f 	bl	8001704 <enter_seq_preamble_proc>
 8001a26:	e001      	b.n	8001a2c <payload_proc_on_react+0x5c>
		}
		else
		{
			did_transition = false;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	73fb      	strb	r3, [r7, #15]
		}
	}
	if ((did_transition) == (false))
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
 8001a2e:	f083 0301 	eor.w	r3, r3, #1
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d002      	beq.n	8001a3e <payload_proc_on_react+0x6e>
	{
		/*during action*/
		during_action_payload_proc(handle);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff ffa9 	bl	8001990 <during_action_payload_proc>
	}
	return did_transition;
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000c00 	.word	0x20000c00

08001a4c <enter_seq_crc_and_postamble_proc>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/**@ 'Check crc and postamble' state related functions */
static void enter_seq_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
	/*Entry Action*/
	host_comm_rx_dbg("enter seq \t[ check_crc_and_postamble_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_crc_and_postamble_proc);
 8001a54:	2104      	movs	r1, #4
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff fe3f 	bl	80016da <host_comm_rx_fsm_set_next_state>
	entry_action_crc_and_postamble_proc(handle);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f804 	bl	8001a6a <entry_action_crc_and_postamble_proc>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <entry_action_crc_and_postamble_proc>:

static void entry_action_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
	time_event_start(&handle->event.time.crc_and_postamble_timeout, POSTAMBLE_BYTES_TIMEOUT_MS);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3318      	adds	r3, #24
 8001a76:	2105      	movs	r1, #5
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fc91 	bl	80013a0 <time_event_start>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <exit_action_crc_and_postamble_proc>:

static void exit_action_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
	time_event_stop(&handle->event.time.crc_and_postamble_timeout);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	3318      	adds	r3, #24
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fca6 	bl	80013e4 <time_event_stop>
}
 8001a98:	bf00      	nop
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <during_action_crc_and_postamble_proc>:

static void during_action_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b088      	sub	sp, #32
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	uint8_t exp_data_len = CRC_SIZE_BYTES + POSTAMBLE_SIZE_BYTES;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	77fb      	strb	r3, [r7, #31]

	if (uart_get_rx_data_len() >= exp_data_len)
 8001aac:	f7ff fd46 	bl	800153c <uart_get_rx_data_len>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	7ffb      	ldrb	r3, [r7, #31]
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d82b      	bhi.n	8001b12 <during_action_crc_and_postamble_proc+0x72>
	{
		uint32_t recv_crc;
		uint32_t postamble;

		uart_read_rx_data((uint8_t*)&recv_crc, CRC_SIZE_BYTES);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	2104      	movs	r1, #4
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fd49 	bl	8001558 <uart_read_rx_data>
		uart_read_rx_data((uint8_t*)&postamble, POSTAMBLE_SIZE_BYTES);
 8001ac6:	f107 0310 	add.w	r3, r7, #16
 8001aca:	2104      	movs	r1, #4
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fd43 	bl	8001558 <uart_read_rx_data>

		size_t packet_len = HEADER_SIZE_BYTES + handle->iface.packet.header.payload_len;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001ad6:	3304      	adds	r3, #4
 8001ad8:	61bb      	str	r3, [r7, #24]
		uint32_t crc = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]

		crc32_accumulate((uint8_t *)&handle->iface.packet.header, packet_len, &crc);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3320      	adds	r3, #32
 8001ae2:	f107 020c 	add.w	r2, r7, #12
 8001ae6:	69b9      	ldr	r1, [r7, #24]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 fa61 	bl	8001fb0 <crc32_accumulate>

		if (crc != recv_crc)
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d003      	beq.n	8001afe <during_action_crc_and_postamble_proc+0x5e>
		{
			host_comm_rx_dbg("ev_internal \t[ crc error ]\r\n");
			host_comm_rx_dbg("expected crc \t[0x%.8X] != recv [0x%.8X]\r\n", crc, recv_crc);
			handle->event.internal = ev_int_crc_error;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2207      	movs	r2, #7
 8001afa:	711a      	strb	r2, [r3, #4]
			}
			host_comm_rx_dbg("ev_internal \t[ crc and postamble ok ]\r\n");
			handle->event.internal = ev_int_crc_and_postamble_ok;
		}
	}
}
 8001afc:	e009      	b.n	8001b12 <during_action_crc_and_postamble_proc+0x72>
			if (postamble != POSTAMBLE)
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	4a06      	ldr	r2, [pc, #24]	; (8001b1c <during_action_crc_and_postamble_proc+0x7c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d002      	beq.n	8001b0c <during_action_crc_and_postamble_proc+0x6c>
				handle->event.internal = ev_int_postamble_error;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2206      	movs	r2, #6
 8001b0a:	711a      	strb	r2, [r3, #4]
			handle->event.internal = ev_int_crc_and_postamble_ok;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2205      	movs	r2, #5
 8001b10:	711a      	strb	r2, [r3, #4]
}
 8001b12:	bf00      	nop
 8001b14:	3720      	adds	r7, #32
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	bb55bb55 	.word	0xbb55bb55

08001b20 <crc_and_postamble_proc_on_react>:

static bool crc_and_postamble_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d037      	beq.n	8001ba6 <crc_and_postamble_proc_on_react+0x86>
	{
		if (handle->event.internal == ev_int_crc_and_postamble_ok)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	791b      	ldrb	r3, [r3, #4]
 8001b3a:	2b05      	cmp	r3, #5
 8001b3c:	d10b      	bne.n	8001b56 <crc_and_postamble_proc_on_react+0x36>
		{
			/*Exit Action */
			exit_action_crc_and_postamble_proc(handle);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7ff ffa1 	bl	8001a86 <exit_action_crc_and_postamble_proc>

			/*Transition Action*/
			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_ACK, false);
 8001b44:	2200      	movs	r2, #0
 8001b46:	21ad      	movs	r1, #173	; 0xad
 8001b48:	481e      	ldr	r0, [pc, #120]	; (8001bc4 <crc_and_postamble_proc_on_react+0xa4>)
 8001b4a:	f000 fabb 	bl	80020c4 <host_comm_tx_fsm_send_packet_no_payload>

			/*Enter sequence */
			enter_seq_packet_ready(handle);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 f83a 	bl	8001bc8 <enter_seq_packet_ready>
 8001b54:	e027      	b.n	8001ba6 <crc_and_postamble_proc_on_react+0x86>
		}

		else if (time_event_is_raised(&handle->event.time.crc_and_postamble_timeout) == true ||
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	3318      	adds	r3, #24
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fc7e 	bl	800145c <time_event_is_raised>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d107      	bne.n	8001b76 <crc_and_postamble_proc_on_react+0x56>
				 handle->event.internal == ev_int_crc_error || handle->event.internal == ev_int_postamble_error)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	791b      	ldrb	r3, [r3, #4]
		else if (time_event_is_raised(&handle->event.time.crc_and_postamble_timeout) == true ||
 8001b6a:	2b07      	cmp	r3, #7
 8001b6c:	d003      	beq.n	8001b76 <crc_and_postamble_proc_on_react+0x56>
				 handle->event.internal == ev_int_crc_error || handle->event.internal == ev_int_postamble_error)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	791b      	ldrb	r3, [r3, #4]
 8001b72:	2b06      	cmp	r3, #6
 8001b74:	d115      	bne.n	8001ba2 <crc_and_postamble_proc_on_react+0x82>
		{

			/*Exit Action*/
			exit_action_crc_and_postamble_proc(handle);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ff85 	bl	8001a86 <exit_action_crc_and_postamble_proc>

			/*Transition Action*/
			if (time_event_is_raised(&handle->event.time.crc_and_postamble_timeout) == true)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	3318      	adds	r3, #24
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff fc6b 	bl	800145c <time_event_is_raised>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <crc_and_postamble_proc_on_react+0x70>
			{
				host_comm_rx_dbg("ev_internal \t[ timeout crc and postamble] \r\n");
				uart_clear_rx_data();
 8001b8c:	f7ff fcfa 	bl	8001584 <uart_clear_rx_data>
			}

			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_NACK, false);
 8001b90:	2200      	movs	r2, #0
 8001b92:	21ae      	movs	r1, #174	; 0xae
 8001b94:	480b      	ldr	r0, [pc, #44]	; (8001bc4 <crc_and_postamble_proc_on_react+0xa4>)
 8001b96:	f000 fa95 	bl	80020c4 <host_comm_tx_fsm_send_packet_no_payload>

			/*Enter Sequence*/
			enter_seq_preamble_proc(handle);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f7ff fdb2 	bl	8001704 <enter_seq_preamble_proc>
 8001ba0:	e001      	b.n	8001ba6 <crc_and_postamble_proc_on_react+0x86>
		}
		else
		{
			did_transition = false;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	73fb      	strb	r3, [r7, #15]
		}
	}
	if ((did_transition) == (false))
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	f083 0301 	eor.w	r3, r3, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d002      	beq.n	8001bb8 <crc_and_postamble_proc_on_react+0x98>
	{
		/*during action*/
		during_action_crc_and_postamble_proc(handle);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff ff74 	bl	8001aa0 <during_action_crc_and_postamble_proc>
	}
	return did_transition;
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000c00 	.word	0x20000c00

08001bc8 <enter_seq_packet_ready>:
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

static void enter_seq_packet_ready(host_comm_rx_fsm_t *handle)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	/*Entry Action*/
	host_comm_rx_dbg("enter seq \t[ packet ready ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_packet_ready);
 8001bd0:	2105      	movs	r1, #5
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff fd81 	bl	80016da <host_comm_rx_fsm_set_next_state>
	entry_action_packet_ready(handle);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f000 f804 	bl	8001be6 <entry_action_packet_ready>
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <entry_action_packet_ready>:

static void entry_action_packet_ready(host_comm_rx_fsm_t *handle)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
	/*Notify or enqueue data for other fsm process*/

}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <packet_ready_on_react>:

static bool packet_ready_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b084      	sub	sp, #16
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	460b      	mov	r3, r1
 8001c04:	70fb      	strb	r3, [r7, #3]
	bool did_transition = try_transition;
 8001c06:	78fb      	ldrb	r3, [r7, #3]
 8001c08:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d009      	beq.n	8001c24 <packet_ready_on_react+0x2a>
	{
		if (handle->event.external == ev_ext_comm_rx_packet_proccessed)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	795b      	ldrb	r3, [r3, #5]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d103      	bne.n	8001c20 <packet_ready_on_react+0x26>
			enter_seq_preamble_proc(handle);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff fd73 	bl	8001704 <enter_seq_preamble_proc>
 8001c1e:	e001      	b.n	8001c24 <packet_ready_on_react+0x2a>

		else
			did_transition = false;
 8001c20:	2300      	movs	r3, #0
 8001c22:	73fb      	strb	r3, [r7, #15]
	}

	return did_transition;
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <clear_time_events>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

static void clear_time_events(host_comm_rx_fsm_t *handle)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b082      	sub	sp, #8
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
	/*reset raised flags*/
	time_event_stop(&handle->event.time.crc_and_postamble_timeout);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3318      	adds	r3, #24
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fbd2 	bl	80013e4 <time_event_stop>
	time_event_stop(&handle->event.time.header_timeout);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3308      	adds	r3, #8
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fbcd 	bl	80013e4 <time_event_stop>
	time_event_stop(&handle->event.time.payload_timeout);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3310      	adds	r3, #16
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff fbc8 	bl	80013e4 <time_event_stop>
}
 8001c54:	bf00      	nop
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <host_comm_rx_fsm_init>:

void host_comm_rx_fsm_init(host_comm_rx_fsm_t *handle)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
	/*Init Interface*/
	memset((uint8_t *)&handle->iface.packet, 0, sizeof(packet_data_t));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3320      	adds	r3, #32
 8001c68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f003 fd74 	bl	800575c <memset>

	/*Clear events*/
	clear_time_events(handle);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f7ff ffda 	bl	8001c2e <clear_time_events>

	/*Default Enter Sequence*/
	host_comm_rx_fsm_enter(handle);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff fd22 	bl	80016c4 <host_comm_rx_fsm_enter>
}
 8001c80:	bf00      	nop
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <host_comm_rx_fsm_time_event_update>:
	bool result = (handle->state > st_comm_rx_invalid && handle->state < st_comm_rx_last)? true : false;
	return result;
}

void host_comm_rx_fsm_time_event_update(host_comm_rx_fsm_t *handle)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
	time_event_t *time_event = (time_event_t *)&handle->event.time;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3308      	adds	r3, #8
 8001c94:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	60bb      	str	r3, [r7, #8]
 8001c9a:	e008      	b.n	8001cae <host_comm_rx_fsm_time_event_update+0x26>
	{
		time_event_update(time_event);
 8001c9c:	68f8      	ldr	r0, [r7, #12]
 8001c9e:	f7ff fbc1 	bl	8001424 <time_event_update>
		time_event++;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	3308      	adds	r3, #8
 8001ca6:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	3301      	adds	r3, #1
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d9f3      	bls.n	8001c9c <host_comm_rx_fsm_time_event_update+0x14>
	}
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <host_comm_rx_fsm_run>:

void host_comm_rx_fsm_run(host_comm_rx_fsm_t *handle)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	switch (handle->state)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d825      	bhi.n	8001d1e <host_comm_rx_fsm_run+0x5e>
 8001cd2:	a201      	add	r2, pc, #4	; (adr r2, 8001cd8 <host_comm_rx_fsm_run+0x18>)
 8001cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd8:	08001ced 	.word	0x08001ced
 8001cdc:	08001cf7 	.word	0x08001cf7
 8001ce0:	08001d01 	.word	0x08001d01
 8001ce4:	08001d0b 	.word	0x08001d0b
 8001ce8:	08001d15 	.word	0x08001d15
	{
	case st_comm_rx_preamble_proc:          preamble_proc_on_react(handle, true);          break;
 8001cec:	2101      	movs	r1, #1
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7ff fd5e 	bl	80017b0 <preamble_proc_on_react>
 8001cf4:	e014      	b.n	8001d20 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_header_proc:            header_proc_on_react(handle, true);            break;
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff fdc9 	bl	8001890 <header_proc_on_react>
 8001cfe:	e00f      	b.n	8001d20 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_payload_proc:           payload_proc_on_react(handle, true);           break;
 8001d00:	2101      	movs	r1, #1
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff fe64 	bl	80019d0 <payload_proc_on_react>
 8001d08:	e00a      	b.n	8001d20 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_crc_and_postamble_proc: crc_and_postamble_proc_on_react(handle, true); break;
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f7ff ff07 	bl	8001b20 <crc_and_postamble_proc_on_react>
 8001d12:	e005      	b.n	8001d20 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_packet_ready:           packet_ready_on_react(handle, true);           break;
 8001d14:	2101      	movs	r1, #1
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff ff6f 	bl	8001bfa <packet_ready_on_react>
 8001d1c:	e000      	b.n	8001d20 <host_comm_rx_fsm_run+0x60>

	default:
		break;
 8001d1e:	bf00      	nop
	}
}
 8001d20:	bf00      	nop
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <clear_events>:

/*Static methods of the finite state machine*/
static uint8_t tx_send_packet(host_comm_tx_fsm_t *handle);

static void clear_events(host_comm_tx_fsm_t* handle)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    handle->event.internal = ev_int_comm_tx_invalid;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	711a      	strb	r2, [r3, #4]
    handle->event.external = ev_ext_comm_tx_invalid;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	715a      	strb	r2, [r3, #5]
    time_event_stop(&handle->event.time.ack_timeout);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3308      	adds	r3, #8
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fb4f 	bl	80013e4 <time_event_stop>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <host_comm_tx_fsm_set_next_state>:


static void host_comm_tx_fsm_set_next_state(host_comm_tx_fsm_t *handle, host_comm_tx_states_t next_state)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
 8001d56:	460b      	mov	r3, r1
 8001d58:	70fb      	strb	r3, [r7, #3]
	handle->state = next_state;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	78fa      	ldrb	r2, [r7, #3]
 8001d5e:	701a      	strb	r2, [r3, #0]
    clear_events(handle);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f7ff ffe1 	bl	8001d28 <clear_events>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <host_comm_tx_fsm_init>:

void host_comm_tx_fsm_init(host_comm_tx_fsm_t* handle)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
    /*Init interface*/
    host_comm_tx_queue_init();
 8001d76:	f000 fa0d 	bl	8002194 <host_comm_tx_queue_init>
    memset((uint8_t*)&handle->iface.request.packet, 0, sizeof(packet_data_t));
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3314      	adds	r3, #20
 8001d7e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d82:	2100      	movs	r1, #0
 8001d84:	4618      	mov	r0, r3
 8001d86:	f003 fce9 	bl	800575c <memset>

    /*Clear events */
    clear_events(handle);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7ff ffcc 	bl	8001d28 <clear_events>

    /*defaut enter sequence */
    enter_seq_poll_pending_transfers(handle);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f805 	bl	8001da0 <enter_seq_poll_pending_transfers>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <enter_seq_poll_pending_transfers>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

static void enter_seq_poll_pending_transfers(host_comm_tx_fsm_t *handle)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
	host_comm_tx_dbg("enter seq \t[ poll_pending_transfers ]\n");
 8001da8:	4806      	ldr	r0, [pc, #24]	; (8001dc4 <enter_seq_poll_pending_transfers+0x24>)
 8001daa:	f004 fbd3 	bl	8006554 <puts>
	host_comm_tx_fsm_set_next_state(handle, st_comm_tx_poll_pending_transfer);
 8001dae:	2101      	movs	r1, #1
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff ffcc 	bl	8001d4e <host_comm_tx_fsm_set_next_state>
    handle->iface.retry_cnt = 0;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	741a      	strb	r2, [r3, #16]
}
 8001dbc:	bf00      	nop
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	080082a0 	.word	0x080082a0

08001dc8 <during_action_poll_pending_transfers>:


static void during_action_poll_pending_transfers(host_comm_tx_fsm_t *handle)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
    if(host_comm_tx_queue_get_pending_transfers())
 8001dd0:	f000 f9f4 	bl	80021bc <host_comm_tx_queue_get_pending_transfers>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d005      	beq.n	8001de6 <during_action_poll_pending_transfers+0x1e>
    {
        handle->event.internal = ev_int_comm_tx_pending_packet;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	711a      	strb	r2, [r3, #4]
        host_comm_tx_dbg("int event \t[ pending_packet ]\n");
 8001de0:	4803      	ldr	r0, [pc, #12]	; (8001df0 <during_action_poll_pending_transfers+0x28>)
 8001de2:	f004 fbb7 	bl	8006554 <puts>
    }
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	080082d4 	.word	0x080082d4

08001df4 <exit_action_poll_pending_transfers>:


static void exit_action_poll_pending_transfers(host_comm_tx_fsm_t *handle)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
    /*Read packet to transfer */
    host_comm_tx_queue_read_request(&handle->iface.request);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3312      	adds	r3, #18
 8001e00:	4618      	mov	r0, r3
 8001e02:	f000 fa3b 	bl	800227c <host_comm_tx_queue_read_request>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <poll_pending_transfers_on_react>:


static bool poll_pending_transfers_on_react(host_comm_tx_fsm_t *handle, const bool try_transition)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b084      	sub	sp, #16
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
 8001e16:	460b      	mov	r3, r1
 8001e18:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 8001e1a:	78fb      	ldrb	r3, [r7, #3]
 8001e1c:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 8001e1e:	78fb      	ldrb	r3, [r7, #3]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00c      	beq.n	8001e3e <poll_pending_transfers_on_react+0x30>
	{
		if (handle->event.internal == ev_int_comm_tx_pending_packet)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	791b      	ldrb	r3, [r3, #4]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d106      	bne.n	8001e3a <poll_pending_transfers_on_react+0x2c>
		{
            /*Exit action */
            exit_action_poll_pending_transfers(handle);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff ffe1 	bl	8001df4 <exit_action_poll_pending_transfers>
			/*Enter sequence */
			enter_seq_transmit_packet(handle);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 f812 	bl	8001e5c <enter_seq_transmit_packet>
 8001e38:	e001      	b.n	8001e3e <poll_pending_transfers_on_react+0x30>
		}
		else
			did_transition = false;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	73fb      	strb	r3, [r7, #15]
	}
	if ((did_transition) == (false))
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
 8001e40:	f083 0301 	eor.w	r3, r3, #1
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <poll_pending_transfers_on_react+0x42>
	{
		/*during action*/
		during_action_poll_pending_transfers(handle);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff ffbc 	bl	8001dc8 <during_action_poll_pending_transfers>
	}
	return did_transition;
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <enter_seq_transmit_packet>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
static void enter_seq_transmit_packet(host_comm_tx_fsm_t *handle)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	host_comm_tx_dbg("enter seq \t[ transmit_packet ]\n");
 8001e64:	4806      	ldr	r0, [pc, #24]	; (8001e80 <enter_seq_transmit_packet+0x24>)
 8001e66:	f004 fb75 	bl	8006554 <puts>
	host_comm_tx_fsm_set_next_state(handle, st_comm_tx_transmit_packet);
 8001e6a:	2102      	movs	r1, #2
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff ff6e 	bl	8001d4e <host_comm_tx_fsm_set_next_state>
    entry_action_transmit_packet(handle);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f806 	bl	8001e84 <entry_action_transmit_packet>
}
 8001e78:	bf00      	nop
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	08008300 	.word	0x08008300

08001e84 <entry_action_transmit_packet>:

static void entry_action_transmit_packet(host_comm_tx_fsm_t *handle)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
    if(handle->iface.request.ack_expected == true)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d009      	beq.n	8001eaa <entry_action_transmit_packet+0x26>
    {
        time_event_start(&handle->event.time.ack_timeout, MAX_ACK_TIMEOUT_MS);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3308      	adds	r3, #8
 8001e9a:	2132      	movs	r1, #50	; 0x32
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff fa7f 	bl	80013a0 <time_event_start>
        host_comm_tx_dbg("time event \t[ ack resp time start ]\n");
 8001ea2:	4808      	ldr	r0, [pc, #32]	; (8001ec4 <entry_action_transmit_packet+0x40>)
 8001ea4:	f004 fb56 	bl	8006554 <puts>
 8001ea8:	e005      	b.n	8001eb6 <entry_action_transmit_packet+0x32>
    }
    else
    {
        handle->event.internal = ev_int_comm_tx_no_ack_expected;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2202      	movs	r2, #2
 8001eae:	711a      	strb	r2, [r3, #4]
        host_comm_tx_dbg("int event \t[ ack no expected ]\n");
 8001eb0:	4805      	ldr	r0, [pc, #20]	; (8001ec8 <entry_action_transmit_packet+0x44>)
 8001eb2:	f004 fb4f 	bl	8006554 <puts>
    }
    tx_send_packet(handle);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f8a8 	bl	800200c <tx_send_packet>
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	08008330 	.word	0x08008330
 8001ec8:	08008364 	.word	0x08008364

08001ecc <exit_action_transmit_packet>:

static void exit_action_transmit_packet(host_comm_tx_fsm_t *handle)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
    time_event_stop(&handle->event.time.ack_timeout);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3308      	adds	r3, #8
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fa83 	bl	80013e4 <time_event_stop>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
	...

08001ee8 <transmit_packet_on_react>:


static bool transmit_packet_on_react(host_comm_tx_fsm_t *handle, const bool try_transition)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	70fb      	strb	r3, [r7, #3]
    /* The reactions of state 'check preamble' */
    bool did_transition = try_transition;
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	73fb      	strb	r3, [r7, #15]

    if (try_transition == true)
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d04d      	beq.n	8001f9a <transmit_packet_on_react+0xb2>
    {
        if ((handle->event.external == ev_ext_comm_tx_ack_received) |
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	795b      	ldrb	r3, [r3, #5]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	bf0c      	ite	eq
 8001f06:	2301      	moveq	r3, #1
 8001f08:	2300      	movne	r3, #0
 8001f0a:	b2da      	uxtb	r2, r3
            (handle->event.internal == ev_int_comm_tx_no_ack_expected))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	791b      	ldrb	r3, [r3, #4]
        if ((handle->event.external == ev_ext_comm_tx_ack_received) |
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	bf0c      	ite	eq
 8001f14:	2301      	moveq	r3, #1
 8001f16:	2300      	movne	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d006      	beq.n	8001f30 <transmit_packet_on_react+0x48>
        {
            exit_action_transmit_packet(handle);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff ffd2 	bl	8001ecc <exit_action_transmit_packet>
            enter_seq_poll_pending_transfers(handle);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7ff ff39 	bl	8001da0 <enter_seq_poll_pending_transfers>
 8001f2e:	e034      	b.n	8001f9a <transmit_packet_on_react+0xb2>
        }

        else if(handle->event.external == ev_ext_comm_tx_nack_received)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	795b      	ldrb	r3, [r3, #5]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d106      	bne.n	8001f46 <transmit_packet_on_react+0x5e>
        {
            exit_action_transmit_packet(handle);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f7ff ffc7 	bl	8001ecc <exit_action_transmit_packet>
            enter_seq_transmit_packet(handle);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ff8c 	bl	8001e5c <enter_seq_transmit_packet>
 8001f44:	e029      	b.n	8001f9a <transmit_packet_on_react+0xb2>
        }

        else if (time_event_is_raised(&handle->event.time.ack_timeout) == true)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3308      	adds	r3, #8
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7ff fa86 	bl	800145c <time_event_is_raised>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d01f      	beq.n	8001f96 <transmit_packet_on_react+0xae>
        {
            exit_action_transmit_packet(handle);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff ffb8 	bl	8001ecc <exit_action_transmit_packet>
            host_comm_tx_dbg("time event \t[ ack resp timeout ]\n");
 8001f5c:	4811      	ldr	r0, [pc, #68]	; (8001fa4 <transmit_packet_on_react+0xbc>)
 8001f5e:	f004 faf9 	bl	8006554 <puts>
            host_comm_tx_dbg("tx retry\t : #%d\n",handle->iface.retry_cnt);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	7c1b      	ldrb	r3, [r3, #16]
 8001f66:	4619      	mov	r1, r3
 8001f68:	480f      	ldr	r0, [pc, #60]	; (8001fa8 <transmit_packet_on_react+0xc0>)
 8001f6a:	f004 fa6d 	bl	8006448 <iprintf>

            /*Enter sequence */
            if (handle->iface.retry_cnt++ >= MAX_NUM_OF_TRANSFER_RETRIES)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	7c1b      	ldrb	r3, [r3, #16]
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	b2d1      	uxtb	r1, r2
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	7411      	strb	r1, [r2, #16]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d907      	bls.n	8001f8e <transmit_packet_on_react+0xa6>
            {
                host_comm_tx_dbg("guard \t[ max tx retries ->%d]\n", MAX_NUM_OF_TRANSFER_RETRIES);
 8001f7e:	2102      	movs	r1, #2
 8001f80:	480a      	ldr	r0, [pc, #40]	; (8001fac <transmit_packet_on_react+0xc4>)
 8001f82:	f004 fa61 	bl	8006448 <iprintf>
                enter_seq_poll_pending_transfers(handle);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7ff ff0a 	bl	8001da0 <enter_seq_poll_pending_transfers>
 8001f8c:	e005      	b.n	8001f9a <transmit_packet_on_react+0xb2>
            }
            else
                enter_seq_transmit_packet(handle);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff ff64 	bl	8001e5c <enter_seq_transmit_packet>
 8001f94:	e001      	b.n	8001f9a <transmit_packet_on_react+0xb2>
        }

        else
            did_transition = false;
 8001f96:	2300      	movs	r3, #0
 8001f98:	73fb      	strb	r3, [r7, #15]
    }
    if ((did_transition) == (false))
    {
        
    }
    return did_transition;
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	08008394 	.word	0x08008394
 8001fa8:	080083c4 	.word	0x080083c4
 8001fac:	080083e4 	.word	0x080083e4

08001fb0 <crc32_accumulate>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void crc32_accumulate(uint32_t *buff, size_t len, uint32_t *crc_value)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b087      	sub	sp, #28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
    uint32_t crc = *crc_value ^ buff[i];
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	68f9      	ldr	r1, [r7, #12]
 8001fca:	440b      	add	r3, r1
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4053      	eors	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
    for (i = 0; i < len - 1; i++)
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	e00b      	b.n	8001ff0 <crc32_accumulate+0x40>
        crc ^= buff[i + 1];
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	4053      	eors	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
    for (i = 0; i < len - 1; i++)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	3301      	adds	r3, #1
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	1e5a      	subs	r2, r3, #1
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d8ee      	bhi.n	8001fd8 <crc32_accumulate+0x28>

    *crc_value = crc;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	601a      	str	r2, [r3, #0]
}
 8002000:	bf00      	nop
 8002002:	371c      	adds	r7, #28
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <tx_send_packet>:
 * @param host_comm 
 * @param packet 
 * @return uint8_t 
 */
static uint8_t tx_send_packet(host_comm_tx_fsm_t *handle)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
   /* packet index to write bytes  */
    uint32_t crc = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	60bb      	str	r3, [r7, #8]

    packet_data_t *packet = &handle->iface.request.packet;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3314      	adds	r3, #20
 800201c:	60fb      	str	r3, [r7, #12]

    /* Transmit preamble */
    if (!uart_transmit_it((uint8_t *)&protocol_preamble.bit, PREAMBLE_SIZE_BYTES))
 800201e:	2104      	movs	r1, #4
 8002020:	4826      	ldr	r0, [pc, #152]	; (80020bc <tx_send_packet+0xb0>)
 8002022:	f7ff fabd 	bl	80015a0 <uart_transmit_it>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <tx_send_packet+0x24>
        return 0;
 800202c:	2300      	movs	r3, #0
 800202e:	e041      	b.n	80020b4 <tx_send_packet+0xa8>

    /* Start CRC calculation*/
    crc32_accumulate((uint8_t *)&packet->header, HEADER_SIZE_BYTES, &crc);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f107 0208 	add.w	r2, r7, #8
 8002036:	2104      	movs	r1, #4
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff ffb9 	bl	8001fb0 <crc32_accumulate>

    /* Transmit Header */
    if (!uart_transmit_it((uint8_t *)&packet->header, HEADER_SIZE_BYTES))
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2104      	movs	r1, #4
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff faac 	bl	80015a0 <uart_transmit_it>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <tx_send_packet+0x46>
        return 0;
 800204e:	2300      	movs	r3, #0
 8002050:	e030      	b.n	80020b4 <tx_send_packet+0xa8>

    /* If Payload  */
    if (packet->header.payload_len)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	885b      	ldrh	r3, [r3, #2]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d017      	beq.n	800208a <tx_send_packet+0x7e>
    {
        /*update CRC*/
        crc32_accumulate((uint8_t *)&packet->payload, packet->header.payload_len, &crc);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	1d18      	adds	r0, r3, #4
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	885b      	ldrh	r3, [r3, #2]
 8002062:	4619      	mov	r1, r3
 8002064:	f107 0308 	add.w	r3, r7, #8
 8002068:	461a      	mov	r2, r3
 800206a:	f7ff ffa1 	bl	8001fb0 <crc32_accumulate>

        /*Transmit payload*/
        if (!uart_transmit_it((uint8_t *)&packet->payload, packet->header.payload_len))
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	1d1a      	adds	r2, r3, #4
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	885b      	ldrh	r3, [r3, #2]
 8002076:	b2db      	uxtb	r3, r3
 8002078:	4619      	mov	r1, r3
 800207a:	4610      	mov	r0, r2
 800207c:	f7ff fa90 	bl	80015a0 <uart_transmit_it>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <tx_send_packet+0x7e>
            return 0;
 8002086:	2300      	movs	r3, #0
 8002088:	e014      	b.n	80020b4 <tx_send_packet+0xa8>
    }

    /*Transmit CRC*/
    if (!uart_transmit_it((uint8_t *)&crc, CRC_SIZE_BYTES))
 800208a:	f107 0308 	add.w	r3, r7, #8
 800208e:	2104      	movs	r1, #4
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff fa85 	bl	80015a0 <uart_transmit_it>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d101      	bne.n	80020a0 <tx_send_packet+0x94>
        return 0;
 800209c:	2300      	movs	r3, #0
 800209e:	e009      	b.n	80020b4 <tx_send_packet+0xa8>

    /*Transmit Postamble*/
    if (!uart_transmit_it((uint8_t *)&protocol_postamble.bit, POSTAMBLE_SIZE_BYTES))
 80020a0:	2104      	movs	r1, #4
 80020a2:	4807      	ldr	r0, [pc, #28]	; (80020c0 <tx_send_packet+0xb4>)
 80020a4:	f7ff fa7c 	bl	80015a0 <uart_transmit_it>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <tx_send_packet+0xa6>
        return 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e000      	b.n	80020b4 <tx_send_packet+0xa8>

    return 1;
 80020b2:	2301      	movs	r3, #1
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	080087d8 	.word	0x080087d8
 80020c0:	080087dc 	.word	0x080087dc

080020c4 <host_comm_tx_fsm_send_packet_no_payload>:

	return 0;
}

uint8_t host_comm_tx_fsm_send_packet_no_payload(host_comm_tx_fsm_t *handle, uint8_t type, bool ack_expected)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b0c4      	sub	sp, #272	; 0x110
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	6018      	str	r0, [r3, #0]
 80020ce:	4608      	mov	r0, r1
 80020d0:	4611      	mov	r1, r2
 80020d2:	1cfb      	adds	r3, r7, #3
 80020d4:	4602      	mov	r2, r0
 80020d6:	701a      	strb	r2, [r3, #0]
 80020d8:	1cbb      	adds	r3, r7, #2
 80020da:	460a      	mov	r2, r1
 80020dc:	701a      	strb	r2, [r3, #0]
    /*form header*/
    tx_request_t request = 
 80020de:	f107 0308 	add.w	r3, r7, #8
 80020e2:	4618      	mov	r0, r3
 80020e4:	f44f 7384 	mov.w	r3, #264	; 0x108
 80020e8:	461a      	mov	r2, r3
 80020ea:	2100      	movs	r1, #0
 80020ec:	f003 fb36 	bl	800575c <memset>
 80020f0:	f107 0308 	add.w	r3, r7, #8
 80020f4:	2203      	movs	r2, #3
 80020f6:	701a      	strb	r2, [r3, #0]
 80020f8:	f107 0308 	add.w	r3, r7, #8
 80020fc:	1cfa      	adds	r2, r7, #3
 80020fe:	7812      	ldrb	r2, [r2, #0]
 8002100:	709a      	strb	r2, [r3, #2]
 8002102:	f107 0308 	add.w	r3, r7, #8
 8002106:	22aa      	movs	r2, #170	; 0xaa
 8002108:	70da      	strb	r2, [r3, #3]
 800210a:	f107 0308 	add.w	r3, r7, #8
 800210e:	1cba      	adds	r2, r7, #2
 8002110:	7812      	ldrb	r2, [r2, #0]
 8002112:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
        .packet.header.type.res = type,
        .packet.header.payload_len = 0,
    };

    /*Write Data*/
    return host_comm_tx_queue_write_request(&request);
 8002116:	f107 0308 	add.w	r3, r7, #8
 800211a:	4618      	mov	r0, r3
 800211c:	f000 f85a 	bl	80021d4 <host_comm_tx_queue_write_request>
 8002120:	4603      	mov	r3, r0
}
 8002122:	4618      	mov	r0, r3
 8002124:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <host_comm_tx_fsm_time_event_update>:

void host_comm_tx_fsm_time_event_update(host_comm_tx_fsm_t *handle)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	time_event_t *time_event = (time_event_t *)&handle->event.time;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3308      	adds	r3, #8
 8002138:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	e008      	b.n	8002152 <host_comm_tx_fsm_time_event_update+0x26>
	{
		time_event_update(time_event);
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f7ff f96f 	bl	8001424 <time_event_update>
		time_event++;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	3308      	adds	r3, #8
 800214a:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	3301      	adds	r3, #1
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f3      	beq.n	8002140 <host_comm_tx_fsm_time_event_update+0x14>
	}
}
 8002158:	bf00      	nop
 800215a:	bf00      	nop
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <host_comm_tx_fsm_run>:

void host_comm_tx_fsm_run(host_comm_tx_fsm_t *handle)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
    switch (handle->state)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d002      	beq.n	8002178 <host_comm_tx_fsm_run+0x16>
 8002172:	2b02      	cmp	r3, #2
 8002174:	d005      	beq.n	8002182 <host_comm_tx_fsm_run+0x20>
    {
    case st_comm_tx_poll_pending_transfer: poll_pending_transfers_on_react(handle, true); break;
    case st_comm_tx_transmit_packet:       transmit_packet_on_react(handle, true);         break;
    default: break;
 8002176:	e009      	b.n	800218c <host_comm_tx_fsm_run+0x2a>
    case st_comm_tx_poll_pending_transfer: poll_pending_transfers_on_react(handle, true); break;
 8002178:	2101      	movs	r1, #1
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7ff fe47 	bl	8001e0e <poll_pending_transfers_on_react>
 8002180:	e004      	b.n	800218c <host_comm_tx_fsm_run+0x2a>
    case st_comm_tx_transmit_packet:       transmit_packet_on_react(handle, true);         break;
 8002182:	2101      	movs	r1, #1
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff feaf 	bl	8001ee8 <transmit_packet_on_react>
 800218a:	bf00      	nop
    }
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <host_comm_tx_queue_init>:
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
 8002198:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800219c:	4805      	ldr	r0, [pc, #20]	; (80021b4 <host_comm_tx_queue_init+0x20>)
 800219e:	f7fe ff13 	bl	8000fc8 <circular_buff_init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	4a04      	ldr	r2, [pc, #16]	; (80021b8 <host_comm_tx_queue_init+0x24>)
 80021a6:	6053      	str	r3, [r2, #4]
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <host_comm_tx_queue_init+0x24>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000688 	.word	0x20000688
 80021b8:	20000680 	.word	0x20000680

080021bc <host_comm_tx_queue_get_pending_transfers>:
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
 80021c0:	4b03      	ldr	r3, [pc, #12]	; (80021d0 <host_comm_tx_queue_get_pending_transfers+0x14>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	20000680 	.word	0x20000680

080021d4 <host_comm_tx_queue_write_request>:
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	889b      	ldrh	r3, [r3, #4]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	3304      	adds	r3, #4
 80021e4:	73fb      	strb	r3, [r7, #15]
 80021e6:	4b21      	ldr	r3, [pc, #132]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe ff86 	bl	80010fc <circular_buff_get_free_space>
 80021f0:	4602      	mov	r2, r0
 80021f2:	7bfb      	ldrb	r3, [r7, #15]
 80021f4:	3301      	adds	r3, #1
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d92f      	bls.n	800225a <host_comm_tx_queue_write_request+0x86>
 80021fa:	4b1c      	ldr	r3, [pc, #112]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	4619      	mov	r1, r3
 8002204:	4610      	mov	r0, r2
 8002206:	f7fe ff97 	bl	8001138 <circular_buff_put>
 800220a:	4b18      	ldr	r3, [pc, #96]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8002214:	4619      	mov	r1, r3
 8002216:	4610      	mov	r0, r2
 8002218:	f7fe ff8e 	bl	8001138 <circular_buff_put>
 800221c:	4b13      	ldr	r3, [pc, #76]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 800221e:	6858      	ldr	r0, [r3, #4]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3302      	adds	r3, #2
 8002224:	7bfa      	ldrb	r2, [r7, #15]
 8002226:	4619      	mov	r1, r3
 8002228:	f7fe ffe4 	bl	80011f4 <circular_buff_write>
 800222c:	4b0f      	ldr	r3, [pc, #60]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	3301      	adds	r3, #1
 8002232:	4a0e      	ldr	r2, [pc, #56]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 8002234:	6013      	str	r3, [r2, #0]
 8002236:	4b0d      	ldr	r3, [pc, #52]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4619      	mov	r1, r3
 800223c:	480c      	ldr	r0, [pc, #48]	; (8002270 <host_comm_tx_queue_write_request+0x9c>)
 800223e:	f004 f903 	bl	8006448 <iprintf>
 8002242:	4b0a      	ldr	r3, [pc, #40]	; (800226c <host_comm_tx_queue_write_request+0x98>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe ff58 	bl	80010fc <circular_buff_get_free_space>
 800224c:	4603      	mov	r3, r0
 800224e:	4619      	mov	r1, r3
 8002250:	4808      	ldr	r0, [pc, #32]	; (8002274 <host_comm_tx_queue_write_request+0xa0>)
 8002252:	f004 f8f9 	bl	8006448 <iprintf>
 8002256:	2301      	movs	r3, #1
 8002258:	e003      	b.n	8002262 <host_comm_tx_queue_write_request+0x8e>
 800225a:	4807      	ldr	r0, [pc, #28]	; (8002278 <host_comm_tx_queue_write_request+0xa4>)
 800225c:	f004 f8f4 	bl	8006448 <iprintf>
 8002260:	2300      	movs	r3, #0
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20000680 	.word	0x20000680
 8002270:	0800846c 	.word	0x0800846c
 8002274:	08008494 	.word	0x08008494
 8002278:	080084c0 	.word	0x080084c0

0800227c <host_comm_tx_queue_read_request>:
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	4b19      	ldr	r3, [pc, #100]	; (80022ec <host_comm_tx_queue_read_request+0x70>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d027      	beq.n	80022dc <host_comm_tx_queue_read_request+0x60>
 800228c:	4b17      	ldr	r3, [pc, #92]	; (80022ec <host_comm_tx_queue_read_request+0x70>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f7fe ff77 	bl	8001188 <circular_buff_get>
 800229a:	4b14      	ldr	r3, [pc, #80]	; (80022ec <host_comm_tx_queue_read_request+0x70>)
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f503 7383 	add.w	r3, r3, #262	; 0x106
 80022a4:	4619      	mov	r1, r3
 80022a6:	4610      	mov	r0, r2
 80022a8:	f7fe ff6e 	bl	8001188 <circular_buff_get>
 80022ac:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <host_comm_tx_queue_read_request+0x70>)
 80022ae:	6858      	ldr	r0, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3302      	adds	r3, #2
 80022b4:	2204      	movs	r2, #4
 80022b6:	4619      	mov	r1, r3
 80022b8:	f7fe ffdc 	bl	8001274 <circular_buff_read>
 80022bc:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <host_comm_tx_queue_read_request+0x70>)
 80022be:	6858      	ldr	r0, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	1d99      	adds	r1, r3, #6
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	889b      	ldrh	r3, [r3, #4]
 80022c8:	461a      	mov	r2, r3
 80022ca:	f7fe ffd3 	bl	8001274 <circular_buff_read>
 80022ce:	4b07      	ldr	r3, [pc, #28]	; (80022ec <host_comm_tx_queue_read_request+0x70>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	3b01      	subs	r3, #1
 80022d4:	4a05      	ldr	r2, [pc, #20]	; (80022ec <host_comm_tx_queue_read_request+0x70>)
 80022d6:	6013      	str	r3, [r2, #0]
 80022d8:	2301      	movs	r3, #1
 80022da:	e003      	b.n	80022e4 <host_comm_tx_queue_read_request+0x68>
 80022dc:	4804      	ldr	r0, [pc, #16]	; (80022f0 <host_comm_tx_queue_read_request+0x74>)
 80022de:	f004 f8b3 	bl	8006448 <iprintf>
 80022e2:	2300      	movs	r3, #0
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	20000680 	.word	0x20000680
 80022f0:	080084e8 	.word	0x080084e8

080022f4 <protocol_check_valid_header>:
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <protocol_check_valid_header+0x18>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b54      	cmp	r3, #84	; 0x54
 800230a:	d90f      	bls.n	800232c <protocol_check_valid_header+0x38>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b56      	cmp	r3, #86	; 0x56
 8002312:	d903      	bls.n	800231c <protocol_check_valid_header+0x28>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2baa      	cmp	r3, #170	; 0xaa
 800231a:	d907      	bls.n	800232c <protocol_check_valid_header+0x38>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2bac      	cmp	r3, #172	; 0xac
 8002322:	d90d      	bls.n	8002340 <protocol_check_valid_header+0x4c>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2bff      	cmp	r3, #255	; 0xff
 800232a:	d009      	beq.n	8002340 <protocol_check_valid_header+0x4c>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	885b      	ldrh	r3, [r3, #2]
 8002330:	2bff      	cmp	r3, #255	; 0xff
 8002332:	d805      	bhi.n	8002340 <protocol_check_valid_header+0x4c>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	785b      	ldrb	r3, [r3, #1]
 8002338:	2bbb      	cmp	r3, #187	; 0xbb
 800233a:	d101      	bne.n	8002340 <protocol_check_valid_header+0x4c>
 800233c:	2301      	movs	r3, #1
 800233e:	e000      	b.n	8002342 <protocol_check_valid_header+0x4e>
 8002340:	2300      	movs	r3, #0
 8002342:	4618      	mov	r0, r3
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <led_animation_set_next_state>:
static void enter_seq_exec_proc(led_animation_fsm_t *handle);
static void enter_seq_idle_proc(led_animation_fsm_t *handle);


static void led_animation_set_next_state(led_animation_fsm_t *handle, led_animation_state_t state)
{
 800234e:	b480      	push	{r7}
 8002350:	b083      	sub	sp, #12
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	460b      	mov	r3, r1
 8002358:	70fb      	strb	r3, [r7, #3]
    handle->state = state;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	78fa      	ldrb	r2, [r7, #3]
 800235e:	771a      	strb	r2, [r3, #28]
    handle->event.name = ev_led_animation_invalid;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
	...

08002374 <enter_seq_idle_proc>:


static void enter_seq_idle_proc(led_animation_fsm_t *handle)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
    led_animation_dbg("enter seq \t[ idle proc ]\n");
 800237c:	4807      	ldr	r0, [pc, #28]	; (800239c <enter_seq_idle_proc+0x28>)
 800237e:	f004 f8e9 	bl	8006554 <puts>
    led_animation_set_next_state(handle, st_led_animation_idle);
 8002382:	2101      	movs	r1, #1
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f7ff ffe2 	bl	800234e <led_animation_set_next_state>
    /*start led off*/
    led_pwm_off(&handle->iface.led);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	332c      	adds	r3, #44	; 0x2c
 800238e:	4618      	mov	r0, r3
 8002390:	f000 fa0c 	bl	80027ac <led_pwm_off>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	08008518 	.word	0x08008518

080023a0 <enter_seq_exec_proc>:

static void enter_seq_exec_proc(led_animation_fsm_t *handle)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
    led_animation_dbg("enter seq \t[ execution proc ]\n");
 80023a8:	4806      	ldr	r0, [pc, #24]	; (80023c4 <enter_seq_exec_proc+0x24>)
 80023aa:	f004 f8d3 	bl	8006554 <puts>
    led_animation_set_next_state(handle, st_led_animation_exec);
 80023ae:	2102      	movs	r1, #2
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff ffcc 	bl	800234e <led_animation_set_next_state>
    entry_action_exec_proc(handle);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f806 	bl	80023c8 <entry_action_exec_proc>
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	08008544 	.word	0x08008544

080023c8 <entry_action_exec_proc>:

static void entry_action_exec_proc(led_animation_fsm_t *handle)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
    led_animation_dbg("entry act \t[ execution proc -> start timers, led on ]\n");
 80023d0:	4812      	ldr	r0, [pc, #72]	; (800241c <entry_action_exec_proc+0x54>)
 80023d2:	f004 f8bf 	bl	8006554 <puts>

    time_event_start(&handle->event.time.exec_time_expired, handle->iface.animation.execution_time);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	1d1a      	adds	r2, r3, #4
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023de:	4619      	mov	r1, r3
 80023e0:	4610      	mov	r0, r2
 80023e2:	f7fe ffdd 	bl	80013a0 <time_event_start>
    time_event_start(&handle->event.time.period_expired, handle->iface.animation.period);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f103 0214 	add.w	r2, r3, #20
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80023f0:	4619      	mov	r1, r3
 80023f2:	4610      	mov	r0, r2
 80023f4:	f7fe ffd4 	bl	80013a0 <time_event_start>
    time_event_start(&handle->event.time.time_on_expired, handle->iface.animation.time_on);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f103 020c 	add.w	r2, r3, #12
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002402:	4619      	mov	r1, r3
 8002404:	4610      	mov	r0, r2
 8002406:	f7fe ffcb 	bl	80013a0 <time_event_start>
    
    /*start led on*/
    led_pwm_on(&handle->iface.led);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	332c      	adds	r3, #44	; 0x2c
 800240e:	4618      	mov	r0, r3
 8002410:	f000 f9be 	bl	8002790 <led_pwm_on>
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	08008574 	.word	0x08008574

08002420 <led_animation_init>:

void led_animation_init(led_animation_fsm_t *handle, led_pwm_t *led)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
    /*init mcu gpio .. */
    handle->iface.led.ch = led->ch;
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	631a      	str	r2, [r3, #48]	; 0x30
    handle->iface.led.tim = led->tim;
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	62da      	str	r2, [r3, #44]	; 0x2c

    /*enter idle state */
    enter_seq_idle_proc(handle);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7ff ff9a 	bl	8002374 <enter_seq_idle_proc>
}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <led_animation_start>:
 * 
 * @param handle 
 * @param animation 
 */
uint8_t led_animation_start(led_animation_fsm_t *handle, led_animation_t *animation)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
    if(led_set_brightness(handle, animation->brightness))
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	4619      	mov	r1, r3
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f814 	bl	8002486 <led_set_brightness>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00b      	beq.n	800247c <led_animation_start+0x34>
    {
        memcpy((uint8_t*)&handle->iface.animation, (uint8_t*)animation, sizeof(led_animation_t));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3320      	adds	r3, #32
 8002468:	220c      	movs	r2, #12
 800246a:	6839      	ldr	r1, [r7, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f003 f967 	bl	8005740 <memcpy>
        handle->event.name = ev_led_animation_start;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	701a      	strb	r2, [r3, #0]
        return 1;
 8002478:	2301      	movs	r3, #1
 800247a:	e000      	b.n	800247e <led_animation_start+0x36>
    }
    return 0;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <led_set_brightness>:

uint8_t led_set_brightness(led_animation_fsm_t *handle, uint8_t brightness)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	460b      	mov	r3, r1
 8002490:	70fb      	strb	r3, [r7, #3]
//    led_animation_dbg("func \t[ set brightness -> [%d] ]\n", brightness);

    return led_pwm_set_brightness(&handle->iface.led, brightness);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	332c      	adds	r3, #44	; 0x2c
 8002496:	78fa      	ldrb	r2, [r7, #3]
 8002498:	4611      	mov	r1, r2
 800249a:	4618      	mov	r0, r3
 800249c:	f000 f942 	bl	8002724 <led_pwm_set_brightness>
 80024a0:	4603      	mov	r3, r0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <idle_proc_on_react>:
    handle->event.name = ev_led_animation_stop;
}


static bool idle_proc_on_react(led_animation_fsm_t *handle)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b084      	sub	sp, #16
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
	/* The reactions of state 'check preamble' */
	bool did_transition = true;
 80024b2:	2301      	movs	r3, #1
 80024b4:	73fb      	strb	r3, [r7, #15]

    if (handle->event.name == ev_led_animation_start)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d103      	bne.n	80024c6 <idle_proc_on_react+0x1c>
    {
        /*New Led service ready to start*/
        enter_seq_exec_proc(handle);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f7ff ff6e 	bl	80023a0 <enter_seq_exec_proc>
 80024c4:	e001      	b.n	80024ca <idle_proc_on_react+0x20>
    }
    else
        did_transition = false;
 80024c6:	2300      	movs	r3, #0
 80024c8:	73fb      	strb	r3, [r7, #15]

    return did_transition;
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <exit_action_exec_proc>:


static void exit_action_exec_proc(led_animation_fsm_t *handle)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
    led_animation_dbg("exit act \t[ execution proc -> stop timers, led off ]\n");
 80024dc:	480d      	ldr	r0, [pc, #52]	; (8002514 <exit_action_exec_proc+0x40>)
 80024de:	f004 f839 	bl	8006554 <puts>

    /*stop timers*/
    time_event_stop(&handle->event.time.exec_time_expired);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	3304      	adds	r3, #4
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe ff7c 	bl	80013e4 <time_event_stop>
    time_event_stop(&handle->event.time.period_expired);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3314      	adds	r3, #20
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe ff77 	bl	80013e4 <time_event_stop>
    time_event_stop(&handle->event.time.time_on_expired);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	330c      	adds	r3, #12
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe ff72 	bl	80013e4 <time_event_stop>

    /*start led off*/
    led_pwm_off(&handle->iface.led);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	332c      	adds	r3, #44	; 0x2c
 8002504:	4618      	mov	r0, r3
 8002506:	f000 f951 	bl	80027ac <led_pwm_off>
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	080085e8 	.word	0x080085e8

08002518 <during_action_exec_proc>:


static void during_action_exec_proc(led_animation_fsm_t *handle)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
    
    ____||________||________
        |------- T --------|
        |---Ton---|
    */
    if(time_event_is_raised(&handle->event.time.period_expired) == true)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3314      	adds	r3, #20
 8002524:	4618      	mov	r0, r3
 8002526:	f7fe ff99 	bl	800145c <time_event_is_raised>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d017      	beq.n	8002560 <during_action_exec_proc+0x48>
    {
        led_pwm_on(&handle->iface.led);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	332c      	adds	r3, #44	; 0x2c
 8002534:	4618      	mov	r0, r3
 8002536:	f000 f92b 	bl	8002790 <led_pwm_on>
        time_event_start(&handle->event.time.time_on_expired, handle->iface.animation.time_on);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f103 020c 	add.w	r2, r3, #12
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002544:	4619      	mov	r1, r3
 8002546:	4610      	mov	r0, r2
 8002548:	f7fe ff2a 	bl	80013a0 <time_event_start>
        time_event_start(&handle->event.time.period_expired, handle->iface.animation.period);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f103 0214 	add.w	r2, r3, #20
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002556:	4619      	mov	r1, r3
 8002558:	4610      	mov	r0, r2
 800255a:	f7fe ff21 	bl	80013a0 <time_event_start>

    else if(time_event_is_raised(&handle->event.time.time_on_expired) == true)
    {
        led_pwm_off(&handle->iface.led);
    }
}
 800255e:	e00c      	b.n	800257a <during_action_exec_proc+0x62>
    else if(time_event_is_raised(&handle->event.time.time_on_expired) == true)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	330c      	adds	r3, #12
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe ff79 	bl	800145c <time_event_is_raised>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d004      	beq.n	800257a <during_action_exec_proc+0x62>
        led_pwm_off(&handle->iface.led);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	332c      	adds	r3, #44	; 0x2c
 8002574:	4618      	mov	r0, r3
 8002576:	f000 f919 	bl	80027ac <led_pwm_off>
}
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <exec_proc_on_react>:

static bool exec_proc_on_react(led_animation_fsm_t *handle)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	b084      	sub	sp, #16
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
	/* The reactions of state 'check preamble' */
	bool did_transition = true;
 800258a:	2301      	movs	r3, #1
 800258c:	73fb      	strb	r3, [r7, #15]

    if (handle->event.name == ev_led_animation_start)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d106      	bne.n	80025a4 <exec_proc_on_react+0x22>
    {
        /*new animation ready to launch*/
        exit_action_exec_proc(handle);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7ff ff9c 	bl	80024d4 <exit_action_exec_proc>
        enter_seq_exec_proc(handle);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff feff 	bl	80023a0 <enter_seq_exec_proc>
 80025a2:	e027      	b.n	80025f4 <exec_proc_on_react+0x72>
    }
    else if(handle->event.name == ev_led_animation_stop)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d106      	bne.n	80025ba <exec_proc_on_react+0x38>
    {
        /*enter sequence to idle*/
        exit_action_exec_proc(handle);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7ff ff91 	bl	80024d4 <exit_action_exec_proc>
        enter_seq_idle_proc(handle);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff fede 	bl	8002374 <enter_seq_idle_proc>
 80025b8:	e01c      	b.n	80025f4 <exec_proc_on_react+0x72>
    }
    /*check time related events */
    else if(time_event_is_raised(&handle->event.time.exec_time_expired) == true)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3304      	adds	r3, #4
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fe ff4c 	bl	800145c <time_event_is_raised>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d012      	beq.n	80025f0 <exec_proc_on_react+0x6e>
    {
        if(handle->iface.animation.execution_time == LED_ENDLESS_EXEC_TIME)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d2:	d106      	bne.n	80025e2 <exec_proc_on_react+0x60>
        {
            /*run animation infinitely*/
            exit_action_exec_proc(handle);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f7ff ff7d 	bl	80024d4 <exit_action_exec_proc>
            enter_seq_exec_proc(handle);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7ff fee0 	bl	80023a0 <enter_seq_exec_proc>
 80025e0:	e008      	b.n	80025f4 <exec_proc_on_react+0x72>
        }
        else
        {
        	exit_action_exec_proc(handle);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff ff76 	bl	80024d4 <exit_action_exec_proc>
        	enter_seq_idle_proc(handle);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7ff fec3 	bl	8002374 <enter_seq_idle_proc>
 80025ee:	e001      	b.n	80025f4 <exec_proc_on_react+0x72>
        }
    }
    else
        did_transition = false;
 80025f0:	2300      	movs	r3, #0
 80025f2:	73fb      	strb	r3, [r7, #15]

    //---------------- during action ------------------//
   if ((did_transition) == (false))
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
 80025f6:	f083 0301 	eor.w	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <exec_proc_on_react+0x84>
   {
       during_action_exec_proc(handle);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7ff ff89 	bl	8002518 <during_action_exec_proc>
   }

    return did_transition;
 8002606:	7bfb      	ldrb	r3, [r7, #15]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <led_animation_run>:


void led_animation_run(led_animation_fsm_t *handle)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
    switch (handle->state)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7f1b      	ldrb	r3, [r3, #28]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d002      	beq.n	8002626 <led_animation_run+0x16>
 8002620:	2b02      	cmp	r3, #2
 8002622:	d004      	beq.n	800262e <led_animation_run+0x1e>
    {
    case st_led_animation_idle: idle_proc_on_react(handle); break;
    case st_led_animation_exec: exec_proc_on_react(handle); break;
    default:
        break;
 8002624:	e007      	b.n	8002636 <led_animation_run+0x26>
    case st_led_animation_idle: idle_proc_on_react(handle); break;
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7ff ff3f 	bl	80024aa <idle_proc_on_react>
 800262c:	e003      	b.n	8002636 <led_animation_run+0x26>
    case st_led_animation_exec: exec_proc_on_react(handle); break;
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ffa7 	bl	8002582 <exec_proc_on_react>
 8002634:	bf00      	nop
    }
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <led_animation_time_update>:

void led_animation_time_update(led_animation_fsm_t *handle)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	b084      	sub	sp, #16
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
    time_event_t *time_event = (time_event_t *)&handle->event.time;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	3304      	adds	r3, #4
 800264a:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 800264c:	2300      	movs	r3, #0
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	e008      	b.n	8002664 <led_animation_time_update+0x26>
	{
		time_event_update(time_event);
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f7fe fee6 	bl	8001424 <time_event_update>
		time_event++;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	3308      	adds	r3, #8
 800265c:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	3301      	adds	r3, #1
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b02      	cmp	r3, #2
 8002668:	d9f3      	bls.n	8002652 <led_animation_time_update+0x14>
	}
}
 800266a:	bf00      	nop
 800266c:	bf00      	nop
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <led_pwm_init>:
void Error_Handler(void);
TIM_HandleTypeDef htim2;


void led_pwm_init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08a      	sub	sp, #40	; 0x28
 8002678:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800267a:	f107 0320 	add.w	r3, r7, #32
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]
 800268c:	609a      	str	r2, [r3, #8]
 800268e:	60da      	str	r2, [r3, #12]
 8002690:	611a      	str	r2, [r3, #16]
 8002692:	615a      	str	r2, [r3, #20]
 8002694:	619a      	str	r2, [r3, #24]
    F = 84MHz / (84 + 1) (99 + 1) = 10KHz
  */
  #define PRESCALER (84)
  #define PERIOD    (99)

  htim2.Instance = TIM2;
 8002696:	4b22      	ldr	r3, [pc, #136]	; (8002720 <led_pwm_init+0xac>)
 8002698:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800269c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = PRESCALER;
 800269e:	4b20      	ldr	r3, [pc, #128]	; (8002720 <led_pwm_init+0xac>)
 80026a0:	2254      	movs	r2, #84	; 0x54
 80026a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026a4:	4b1e      	ldr	r3, [pc, #120]	; (8002720 <led_pwm_init+0xac>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = PERIOD;
 80026aa:	4b1d      	ldr	r3, [pc, #116]	; (8002720 <led_pwm_init+0xac>)
 80026ac:	2263      	movs	r2, #99	; 0x63
 80026ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026b0:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <led_pwm_init+0xac>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026b6:	4b1a      	ldr	r3, [pc, #104]	; (8002720 <led_pwm_init+0xac>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80026bc:	4818      	ldr	r0, [pc, #96]	; (8002720 <led_pwm_init+0xac>)
 80026be:	f001 fc15 	bl	8003eec <HAL_TIM_PWM_Init>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <led_pwm_init+0x58>
  {
    Error_Handler();
 80026c8:	f000 f90e 	bl	80028e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026cc:	2300      	movs	r3, #0
 80026ce:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026d4:	f107 0320 	add.w	r3, r7, #32
 80026d8:	4619      	mov	r1, r3
 80026da:	4811      	ldr	r0, [pc, #68]	; (8002720 <led_pwm_init+0xac>)
 80026dc:	f002 f85e 	bl	800479c <HAL_TIMEx_MasterConfigSynchronization>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <led_pwm_init+0x76>
  {
    Error_Handler();
 80026e6:	f000 f8ff 	bl	80028e8 <Error_Handler>

  /*Led Configuration : 
    Configure PA5 -> LED 2 -> TIM2 PWM_CH1
  */ 

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026ea:	2360      	movs	r3, #96	; 0x60
 80026ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026fa:	1d3b      	adds	r3, r7, #4
 80026fc:	2200      	movs	r2, #0
 80026fe:	4619      	mov	r1, r3
 8002700:	4807      	ldr	r0, [pc, #28]	; (8002720 <led_pwm_init+0xac>)
 8002702:	f001 fd57 	bl	80041b4 <HAL_TIM_PWM_ConfigChannel>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <led_pwm_init+0x9c>
  {
    Error_Handler();
 800270c:	f000 f8ec 	bl	80028e8 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8002710:	4803      	ldr	r0, [pc, #12]	; (8002720 <led_pwm_init+0xac>)
 8002712:	f000 fa6f 	bl	8002bf4 <HAL_TIM_MspPostInit>
}
 8002716:	bf00      	nop
 8002718:	3728      	adds	r7, #40	; 0x28
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000d50 	.word	0x20000d50

08002724 <led_pwm_set_brightness>:

uint8_t led_pwm_set_brightness(led_pwm_t *pwm, uint8_t level)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	460b      	mov	r3, r1
 800272e:	70fb      	strb	r3, [r7, #3]
    if (level <= LED_MAX_BRIGHTNESS)
 8002730:	78fb      	ldrb	r3, [r7, #3]
 8002732:	2b64      	cmp	r3, #100	; 0x64
 8002734:	d824      	bhi.n	8002780 <led_pwm_set_brightness+0x5c>
    {
    	__HAL_TIM_SET_COMPARE(pwm->tim, pwm->ch, level);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d105      	bne.n	800274a <led_pwm_set_brightness+0x26>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	78fa      	ldrb	r2, [r7, #3]
 8002746:	635a      	str	r2, [r3, #52]	; 0x34
 8002748:	e018      	b.n	800277c <led_pwm_set_brightness+0x58>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b04      	cmp	r3, #4
 8002750:	d105      	bne.n	800275e <led_pwm_set_brightness+0x3a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	78fb      	ldrb	r3, [r7, #3]
 800275a:	6393      	str	r3, [r2, #56]	; 0x38
 800275c:	e00e      	b.n	800277c <led_pwm_set_brightness+0x58>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b08      	cmp	r3, #8
 8002764:	d105      	bne.n	8002772 <led_pwm_set_brightness+0x4e>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	78fb      	ldrb	r3, [r7, #3]
 800276e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002770:	e004      	b.n	800277c <led_pwm_set_brightness+0x58>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	78fb      	ldrb	r3, [r7, #3]
 800277a:	6413      	str	r3, [r2, #64]	; 0x40
        return 1;
 800277c:	2301      	movs	r3, #1
 800277e:	e000      	b.n	8002782 <led_pwm_set_brightness+0x5e>
    }
    return 0;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
	...

08002790 <led_pwm_on>:

void led_pwm_on(led_pwm_t *pwm)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002798:	2100      	movs	r1, #0
 800279a:	4803      	ldr	r0, [pc, #12]	; (80027a8 <led_pwm_on+0x18>)
 800279c:	f001 fbf6 	bl	8003f8c <HAL_TIM_PWM_Start>
}
 80027a0:	bf00      	nop
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20000d50 	.word	0x20000d50

080027ac <led_pwm_off>:

void led_pwm_off(led_pwm_t *pwm)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80027b4:	2100      	movs	r1, #0
 80027b6:	4803      	ldr	r0, [pc, #12]	; (80027c4 <led_pwm_off+0x18>)
 80027b8:	f001 fc98 	bl	80040ec <HAL_TIM_PWM_Stop>
}
 80027bc:	bf00      	nop
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000d50 	.word	0x20000d50

080027c8 <print_startup_message>:
#define HEARTBEAT_PERIOD_MS (200)
void heartbeat_handler(void);


void print_startup_message(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	printf("**************************************\r\n");
 80027cc:	480a      	ldr	r0, [pc, #40]	; (80027f8 <print_startup_message+0x30>)
 80027ce:	f003 fec1 	bl	8006554 <puts>
	printf("Brief:\t LED animation GPIO FSM\r\n");
 80027d2:	480a      	ldr	r0, [pc, #40]	; (80027fc <print_startup_message+0x34>)
 80027d4:	f003 febe 	bl	8006554 <puts>
	printf("Author:\t Bayron Cabrera \r\n");
 80027d8:	4809      	ldr	r0, [pc, #36]	; (8002800 <print_startup_message+0x38>)
 80027da:	f003 febb 	bl	8006554 <puts>
	printf("Board:\t Nucleo F411RE \r\n");
 80027de:	4809      	ldr	r0, [pc, #36]	; (8002804 <print_startup_message+0x3c>)
 80027e0:	f003 feb8 	bl	8006554 <puts>
	printf("Date:\t %s\r\n", __DATE__);
 80027e4:	4908      	ldr	r1, [pc, #32]	; (8002808 <print_startup_message+0x40>)
 80027e6:	4809      	ldr	r0, [pc, #36]	; (800280c <print_startup_message+0x44>)
 80027e8:	f003 fe2e 	bl	8006448 <iprintf>
	printf("**************************************\r\n");
 80027ec:	4802      	ldr	r0, [pc, #8]	; (80027f8 <print_startup_message+0x30>)
 80027ee:	f003 feb1 	bl	8006554 <puts>
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	08008630 	.word	0x08008630
 80027fc:	08008658 	.word	0x08008658
 8002800:	08008678 	.word	0x08008678
 8002804:	08008694 	.word	0x08008694
 8002808:	080086ac 	.word	0x080086ac
 800280c:	080086b8 	.word	0x080086b8

08002810 <led_animation_breath>:
        .execution_time = LED_ENDLESS_EXEC_TIME,
        .period = 100,
        .time_on = 100};

void led_animation_breath(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  static uint32_t millis_counter = 0;
  if (HAL_GetTick() - millis_counter > 30)
 8002814:	f000 fba8 	bl	8002f68 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	4b19      	ldr	r3, [pc, #100]	; (8002880 <led_animation_breath+0x70>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b1e      	cmp	r3, #30
 8002822:	d92a      	bls.n	800287a <led_animation_breath+0x6a>
  {
    millis_counter = HAL_GetTick();
 8002824:	f000 fba0 	bl	8002f68 <HAL_GetTick>
 8002828:	4603      	mov	r3, r0
 800282a:	4a15      	ldr	r2, [pc, #84]	; (8002880 <led_animation_breath+0x70>)
 800282c:	6013      	str	r3, [r2, #0]

    //-------- Update every 30ms ---------//
    static int fade_amount = 1;
    breath.brightness = (breath.brightness + fade_amount) % (LED_MAX_BRIGHTNESS);
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <led_animation_breath+0x74>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	4b14      	ldr	r3, [pc, #80]	; (8002888 <led_animation_breath+0x78>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4413      	add	r3, r2
 800283a:	4a14      	ldr	r2, [pc, #80]	; (800288c <led_animation_breath+0x7c>)
 800283c:	fb82 1203 	smull	r1, r2, r2, r3
 8002840:	1151      	asrs	r1, r2, #5
 8002842:	17da      	asrs	r2, r3, #31
 8002844:	1a8a      	subs	r2, r1, r2
 8002846:	2164      	movs	r1, #100	; 0x64
 8002848:	fb01 f202 	mul.w	r2, r1, r2
 800284c:	1a9a      	subs	r2, r3, r2
 800284e:	b2d2      	uxtb	r2, r2
 8002850:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <led_animation_breath+0x74>)
 8002852:	701a      	strb	r2, [r3, #0]

    if (breath.brightness >= (LED_MAX_BRIGHTNESS-1) || (breath.brightness <= 0))
 8002854:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <led_animation_breath+0x74>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b62      	cmp	r3, #98	; 0x62
 800285a:	d803      	bhi.n	8002864 <led_animation_breath+0x54>
 800285c:	4b09      	ldr	r3, [pc, #36]	; (8002884 <led_animation_breath+0x74>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d104      	bne.n	800286e <led_animation_breath+0x5e>
      fade_amount *= -1;
 8002864:	4b08      	ldr	r3, [pc, #32]	; (8002888 <led_animation_breath+0x78>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	425b      	negs	r3, r3
 800286a:	4a07      	ldr	r2, [pc, #28]	; (8002888 <led_animation_breath+0x78>)
 800286c:	6013      	str	r3, [r2, #0]

	led_set_brightness(&led_animation, breath.brightness);
 800286e:	4b05      	ldr	r3, [pc, #20]	; (8002884 <led_animation_breath+0x74>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	4619      	mov	r1, r3
 8002874:	4806      	ldr	r0, [pc, #24]	; (8002890 <led_animation_breath+0x80>)
 8002876:	f7ff fe06 	bl	8002486 <led_set_brightness>
  }
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000a88 	.word	0x20000a88
 8002884:	20000008 	.word	0x20000008
 8002888:	20000014 	.word	0x20000014
 800288c:	51eb851f 	.word	0x51eb851f
 8002890:	20000d1c 	.word	0x20000d1c

08002894 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* MCU configuration */
  peripherals_init();
 8002898:	f000 f904 	bl	8002aa4 <peripherals_init>
  print_startup_message();
 800289c:	f7ff ff94 	bl	80027c8 <print_startup_message>

  /* init host tx fsm*/
  host_comm_tx_fsm_init(&host_comm_tx_handle);
 80028a0:	480c      	ldr	r0, [pc, #48]	; (80028d4 <main+0x40>)
 80028a2:	f7ff fa64 	bl	8001d6e <host_comm_tx_fsm_init>
  host_comm_rx_fsm_init(&host_comm_rx_handle);
 80028a6:	480c      	ldr	r0, [pc, #48]	; (80028d8 <main+0x44>)
 80028a8:	f7ff f9d8 	bl	8001c5c <host_comm_rx_fsm_init>

  /* example */
  led_animation_init(&led_animation, &led2);
 80028ac:	490b      	ldr	r1, [pc, #44]	; (80028dc <main+0x48>)
 80028ae:	480c      	ldr	r0, [pc, #48]	; (80028e0 <main+0x4c>)
 80028b0:	f7ff fdb6 	bl	8002420 <led_animation_init>
  led_animation_start(&led_animation, &breath);
 80028b4:	490b      	ldr	r1, [pc, #44]	; (80028e4 <main+0x50>)
 80028b6:	480a      	ldr	r0, [pc, #40]	; (80028e0 <main+0x4c>)
 80028b8:	f7ff fdc6 	bl	8002448 <led_animation_start>


  /* Infinite loop */
  while (1)
  {
    host_comm_tx_fsm_run(&host_comm_tx_handle);
 80028bc:	4805      	ldr	r0, [pc, #20]	; (80028d4 <main+0x40>)
 80028be:	f7ff fc50 	bl	8002162 <host_comm_tx_fsm_run>
    host_comm_rx_fsm_run(&host_comm_rx_handle);
 80028c2:	4805      	ldr	r0, [pc, #20]	; (80028d8 <main+0x44>)
 80028c4:	f7ff f9fc 	bl	8001cc0 <host_comm_rx_fsm_run>
    led_animation_run(&led_animation);
 80028c8:	4805      	ldr	r0, [pc, #20]	; (80028e0 <main+0x4c>)
 80028ca:	f7ff fea1 	bl	8002610 <led_animation_run>
    led_animation_breath();
 80028ce:	f7ff ff9f 	bl	8002810 <led_animation_breath>
    host_comm_tx_fsm_run(&host_comm_tx_handle);
 80028d2:	e7f3      	b.n	80028bc <main+0x28>
 80028d4:	20000c00 	.word	0x20000c00
 80028d8:	20000adc 	.word	0x20000adc
 80028dc:	20000000 	.word	0x20000000
 80028e0:	20000d1c 	.word	0x20000d1c
 80028e4:	20000008 	.word	0x20000008

080028e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028ec:	b672      	cpsid	i
}
 80028ee:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028f0:	e7fe      	b.n	80028f0 <Error_Handler+0x8>
	...

080028f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b094      	sub	sp, #80	; 0x50
 80028f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028fa:	f107 0320 	add.w	r3, r7, #32
 80028fe:	2230      	movs	r2, #48	; 0x30
 8002900:	2100      	movs	r1, #0
 8002902:	4618      	mov	r0, r3
 8002904:	f002 ff2a 	bl	800575c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002908:	f107 030c 	add.w	r3, r7, #12
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	605a      	str	r2, [r3, #4]
 8002912:	609a      	str	r2, [r3, #8]
 8002914:	60da      	str	r2, [r3, #12]
 8002916:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002918:	2300      	movs	r3, #0
 800291a:	60bb      	str	r3, [r7, #8]
 800291c:	4b28      	ldr	r3, [pc, #160]	; (80029c0 <SystemClock_Config+0xcc>)
 800291e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002920:	4a27      	ldr	r2, [pc, #156]	; (80029c0 <SystemClock_Config+0xcc>)
 8002922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002926:	6413      	str	r3, [r2, #64]	; 0x40
 8002928:	4b25      	ldr	r3, [pc, #148]	; (80029c0 <SystemClock_Config+0xcc>)
 800292a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002934:	2300      	movs	r3, #0
 8002936:	607b      	str	r3, [r7, #4]
 8002938:	4b22      	ldr	r3, [pc, #136]	; (80029c4 <SystemClock_Config+0xd0>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a21      	ldr	r2, [pc, #132]	; (80029c4 <SystemClock_Config+0xd0>)
 800293e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002942:	6013      	str	r3, [r2, #0]
 8002944:	4b1f      	ldr	r3, [pc, #124]	; (80029c4 <SystemClock_Config+0xd0>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002950:	2302      	movs	r3, #2
 8002952:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002954:	2301      	movs	r3, #1
 8002956:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002958:	2310      	movs	r3, #16
 800295a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800295c:	2302      	movs	r3, #2
 800295e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002960:	2300      	movs	r3, #0
 8002962:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002964:	2310      	movs	r3, #16
 8002966:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002968:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800296c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800296e:	2304      	movs	r3, #4
 8002970:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002972:	2304      	movs	r3, #4
 8002974:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002976:	f107 0320 	add.w	r3, r7, #32
 800297a:	4618      	mov	r0, r3
 800297c:	f000 fe42 	bl	8003604 <HAL_RCC_OscConfig>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002986:	f7ff ffaf 	bl	80028e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800298a:	230f      	movs	r3, #15
 800298c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800298e:	2302      	movs	r3, #2
 8002990:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002996:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800299a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800299c:	2300      	movs	r3, #0
 800299e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80029a0:	f107 030c 	add.w	r3, r7, #12
 80029a4:	2102      	movs	r1, #2
 80029a6:	4618      	mov	r0, r3
 80029a8:	f001 f8a4 	bl	8003af4 <HAL_RCC_ClockConfig>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80029b2:	f7ff ff99 	bl	80028e8 <Error_Handler>
  }
}
 80029b6:	bf00      	nop
 80029b8:	3750      	adds	r7, #80	; 0x50
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40007000 	.word	0x40007000

080029c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	; 0x28
 80029cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ce:	f107 0314 	add.w	r3, r7, #20
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	605a      	str	r2, [r3, #4]
 80029d8:	609a      	str	r2, [r3, #8]
 80029da:	60da      	str	r2, [r3, #12]
 80029dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	4b2d      	ldr	r3, [pc, #180]	; (8002a98 <MX_GPIO_Init+0xd0>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	4a2c      	ldr	r2, [pc, #176]	; (8002a98 <MX_GPIO_Init+0xd0>)
 80029e8:	f043 0304 	orr.w	r3, r3, #4
 80029ec:	6313      	str	r3, [r2, #48]	; 0x30
 80029ee:	4b2a      	ldr	r3, [pc, #168]	; (8002a98 <MX_GPIO_Init+0xd0>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	4b26      	ldr	r3, [pc, #152]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	4a25      	ldr	r2, [pc, #148]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a08:	6313      	str	r3, [r2, #48]	; 0x30
 8002a0a:	4b23      	ldr	r3, [pc, #140]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	4b1f      	ldr	r3, [pc, #124]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1e:	4a1e      	ldr	r2, [pc, #120]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	6313      	str	r3, [r2, #48]	; 0x30
 8002a26:	4b1c      	ldr	r3, [pc, #112]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	607b      	str	r3, [r7, #4]
 8002a36:	4b18      	ldr	r3, [pc, #96]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	4a17      	ldr	r2, [pc, #92]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	6313      	str	r3, [r2, #48]	; 0x30
 8002a42:	4b15      	ldr	r3, [pc, #84]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	607b      	str	r3, [r7, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2120      	movs	r1, #32
 8002a52:	4812      	ldr	r0, [pc, #72]	; (8002a9c <MX_GPIO_Init+0xd4>)
 8002a54:	f000 fdbc 	bl	80035d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002a58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a5e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002a68:	f107 0314 	add.w	r3, r7, #20
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	480c      	ldr	r0, [pc, #48]	; (8002aa0 <MX_GPIO_Init+0xd8>)
 8002a70:	f000 fc2a 	bl	80032c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002a74:	2320      	movs	r3, #32
 8002a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a80:	2300      	movs	r3, #0
 8002a82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002a84:	f107 0314 	add.w	r3, r7, #20
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4804      	ldr	r0, [pc, #16]	; (8002a9c <MX_GPIO_Init+0xd4>)
 8002a8c:	f000 fc1c 	bl	80032c8 <HAL_GPIO_Init>

}
 8002a90:	bf00      	nop
 8002a92:	3728      	adds	r7, #40	; 0x28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40020000 	.word	0x40020000
 8002aa0:	40020800 	.word	0x40020800

08002aa4 <peripherals_init>:
/**
 * @brief MCU peripherals initialization
 * 
 */
void peripherals_init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aa8:	f000 f9f8 	bl	8002e9c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8002aac:	f7ff ff22 	bl	80028f4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ab0:	f7ff ff8a 	bl	80029c8 <MX_GPIO_Init>

  /* Init PWM led*/
  led_pwm_init();
 8002ab4:	f7ff fdde 	bl	8002674 <led_pwm_init>
  
  /* Init Uart */
  uart_init();
 8002ab8:	f7fe fd1a 	bl	80014f0 <uart_init>

  /*Init ITM for debugging */
  ITM_enable();
 8002abc:	f7fe fc3a 	bl	8001334 <ITM_enable>
}
 8002ac0:	bf00      	nop
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	607b      	str	r3, [r7, #4]
 8002ace:	4b10      	ldr	r3, [pc, #64]	; (8002b10 <HAL_MspInit+0x4c>)
 8002ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad2:	4a0f      	ldr	r2, [pc, #60]	; (8002b10 <HAL_MspInit+0x4c>)
 8002ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8002ada:	4b0d      	ldr	r3, [pc, #52]	; (8002b10 <HAL_MspInit+0x4c>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ae2:	607b      	str	r3, [r7, #4]
 8002ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	603b      	str	r3, [r7, #0]
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <HAL_MspInit+0x4c>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	4a08      	ldr	r2, [pc, #32]	; (8002b10 <HAL_MspInit+0x4c>)
 8002af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af4:	6413      	str	r3, [r2, #64]	; 0x40
 8002af6:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <HAL_MspInit+0x4c>)
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b02:	2007      	movs	r0, #7
 8002b04:	f000 fb0c 	bl	8003120 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
}
 8002b08:	bf00      	nop
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40023800 	.word	0x40023800

08002b14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08a      	sub	sp, #40	; 0x28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1c:	f107 0314 	add.w	r3, r7, #20
 8002b20:	2200      	movs	r2, #0
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	609a      	str	r2, [r3, #8]
 8002b28:	60da      	str	r2, [r3, #12]
 8002b2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a1d      	ldr	r2, [pc, #116]	; (8002ba8 <HAL_UART_MspInit+0x94>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d133      	bne.n	8002b9e <HAL_UART_MspInit+0x8a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	4b1c      	ldr	r3, [pc, #112]	; (8002bac <HAL_UART_MspInit+0x98>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	4a1b      	ldr	r2, [pc, #108]	; (8002bac <HAL_UART_MspInit+0x98>)
 8002b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b44:	6413      	str	r3, [r2, #64]	; 0x40
 8002b46:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_UART_MspInit+0x98>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b52:	2300      	movs	r3, #0
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_UART_MspInit+0x98>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5a:	4a14      	ldr	r2, [pc, #80]	; (8002bac <HAL_UART_MspInit+0x98>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6313      	str	r3, [r2, #48]	; 0x30
 8002b62:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_UART_MspInit+0x98>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b6e:	230c      	movs	r3, #12
 8002b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b72:	2302      	movs	r3, #2
 8002b74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b7e:	2307      	movs	r3, #7
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b82:	f107 0314 	add.w	r3, r7, #20
 8002b86:	4619      	mov	r1, r3
 8002b88:	4809      	ldr	r0, [pc, #36]	; (8002bb0 <HAL_UART_MspInit+0x9c>)
 8002b8a:	f000 fb9d 	bl	80032c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	2026      	movs	r0, #38	; 0x26
 8002b94:	f000 facf 	bl	8003136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b98:	2026      	movs	r0, #38	; 0x26
 8002b9a:	f000 fae8 	bl	800316e <HAL_NVIC_EnableIRQ>
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	3728      	adds	r7, #40	; 0x28
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40004400 	.word	0x40004400
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40020000 	.word	0x40020000

08002bb4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bc4:	d10d      	bne.n	8002be2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	4a08      	ldr	r2, [pc, #32]	; (8002bf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bd6:	4b06      	ldr	r3, [pc, #24]	; (8002bf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002be2:	bf00      	nop
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	40023800 	.word	0x40023800

08002bf4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfc:	f107 030c 	add.w	r3, r7, #12
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	605a      	str	r2, [r3, #4]
 8002c06:	609a      	str	r2, [r3, #8]
 8002c08:	60da      	str	r2, [r3, #12]
 8002c0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c14:	d11d      	bne.n	8002c52 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c16:	2300      	movs	r3, #0
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <HAL_TIM_MspPostInit+0x68>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	4a0f      	ldr	r2, [pc, #60]	; (8002c5c <HAL_TIM_MspPostInit+0x68>)
 8002c20:	f043 0301 	orr.w	r3, r3, #1
 8002c24:	6313      	str	r3, [r2, #48]	; 0x30
 8002c26:	4b0d      	ldr	r3, [pc, #52]	; (8002c5c <HAL_TIM_MspPostInit+0x68>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	60bb      	str	r3, [r7, #8]
 8002c30:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002c32:	2320      	movs	r3, #32
 8002c34:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c36:	2302      	movs	r3, #2
 8002c38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c42:	2301      	movs	r3, #1
 8002c44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c46:	f107 030c 	add.w	r3, r7, #12
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4804      	ldr	r0, [pc, #16]	; (8002c60 <HAL_TIM_MspPostInit+0x6c>)
 8002c4e:	f000 fb3b 	bl	80032c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002c52:	bf00      	nop
 8002c54:	3720      	adds	r7, #32
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	40020000 	.word	0x40020000

08002c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  while (1)
 8002c68:	e7fe      	b.n	8002c68 <NMI_Handler+0x4>

08002c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	af00      	add	r7, sp, #0
  while (1)
 8002c6e:	e7fe      	b.n	8002c6e <HardFault_Handler+0x4>

08002c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  while (1)
 8002c74:	e7fe      	b.n	8002c74 <MemManage_Handler+0x4>

08002c76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c76:	b480      	push	{r7}
 8002c78:	af00      	add	r7, sp, #0
  while (1)
 8002c7a:	e7fe      	b.n	8002c7a <BusFault_Handler+0x4>

08002c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  while (1)
 8002c80:	e7fe      	b.n	8002c80 <UsageFault_Handler+0x4>

08002c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c82:	b480      	push	{r7}
 8002c84:	af00      	add	r7, sp, #0

}
 8002c86:	bf00      	nop
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0

}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	af00      	add	r7, sp, #0

}
 8002ca2:	bf00      	nop
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002cb0:	f7fe fbe0 	bl	8001474 <HAL_SYSTICK_Callback>
  HAL_IncTick();
 8002cb4:	f000 f944 	bl	8002f40 <HAL_IncTick>
}
 8002cb8:	bf00      	nop
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 8002cc0:	4802      	ldr	r0, [pc, #8]	; (8002ccc <USART2_IRQHandler+0x10>)
 8002cc2:	f001 fe9b 	bl	80049fc <HAL_UART_IRQHandler>
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000a98 	.word	0x20000a98

08002cd0 <_getpid>:
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <_kill>:
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
 8002cea:	f002 fce5 	bl	80056b8 <__errno>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2216      	movs	r2, #22
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <_exit>:
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	f04f 31ff 	mov.w	r1, #4294967295
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7ff ffe7 	bl	8002ce0 <_kill>
 8002d12:	e7fe      	b.n	8002d12 <_exit+0x12>

08002d14 <_read>:
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	e00a      	b.n	8002d3c <_read+0x28>
 8002d26:	f3af 8000 	nop.w
 8002d2a:	4601      	mov	r1, r0
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	60ba      	str	r2, [r7, #8]
 8002d32:	b2ca      	uxtb	r2, r1
 8002d34:	701a      	strb	r2, [r3, #0]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	dbf0      	blt.n	8002d26 <_read+0x12>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4618      	mov	r0, r3
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <_close>:
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	f04f 33ff 	mov.w	r3, #4294967295
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <_fstat>:
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
 8002d6e:	6039      	str	r1, [r7, #0]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d76:	605a      	str	r2, [r3, #4]
 8002d78:	2300      	movs	r3, #0
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <_isatty>:
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
 8002d8e:	2301      	movs	r3, #1
 8002d90:	4618      	mov	r0, r3
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <_lseek>:
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
 8002da8:	2300      	movs	r3, #0
 8002daa:	4618      	mov	r0, r3
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
	...

08002db8 <_sbrk>:
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <_sbrk+0x5c>)
 8002dc2:	4b15      	ldr	r3, [pc, #84]	; (8002e18 <_sbrk+0x60>)
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <_sbrk+0x64>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <_sbrk+0x22>
 8002dd4:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <_sbrk+0x64>)
 8002dd6:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <_sbrk+0x68>)
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <_sbrk+0x64>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d207      	bcs.n	8002df8 <_sbrk+0x40>
 8002de8:	f002 fc66 	bl	80056b8 <__errno>
 8002dec:	4603      	mov	r3, r0
 8002dee:	220c      	movs	r2, #12
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	f04f 33ff 	mov.w	r3, #4294967295
 8002df6:	e009      	b.n	8002e0c <_sbrk+0x54>
 8002df8:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <_sbrk+0x64>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	60fb      	str	r3, [r7, #12]
 8002dfe:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <_sbrk+0x64>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4413      	add	r3, r2
 8002e06:	4a05      	ldr	r2, [pc, #20]	; (8002e1c <_sbrk+0x64>)
 8002e08:	6013      	str	r3, [r2, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20020000 	.word	0x20020000
 8002e18:	00000400 	.word	0x00000400
 8002e1c:	20000a8c 	.word	0x20000a8c
 8002e20:	20000db0 	.word	0x20000db0

08002e24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <SystemInit+0x20>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2e:	4a05      	ldr	r2, [pc, #20]	; (8002e44 <SystemInit+0x20>)
 8002e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e38:	bf00      	nop
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <Reset_Handler>:
 8002e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e80 <LoopFillZerobss+0x12>
 8002e4c:	480d      	ldr	r0, [pc, #52]	; (8002e84 <LoopFillZerobss+0x16>)
 8002e4e:	490e      	ldr	r1, [pc, #56]	; (8002e88 <LoopFillZerobss+0x1a>)
 8002e50:	4a0e      	ldr	r2, [pc, #56]	; (8002e8c <LoopFillZerobss+0x1e>)
 8002e52:	2300      	movs	r3, #0
 8002e54:	e002      	b.n	8002e5c <LoopCopyDataInit>

08002e56 <CopyDataInit>:
 8002e56:	58d4      	ldr	r4, [r2, r3]
 8002e58:	50c4      	str	r4, [r0, r3]
 8002e5a:	3304      	adds	r3, #4

08002e5c <LoopCopyDataInit>:
 8002e5c:	18c4      	adds	r4, r0, r3
 8002e5e:	428c      	cmp	r4, r1
 8002e60:	d3f9      	bcc.n	8002e56 <CopyDataInit>
 8002e62:	4a0b      	ldr	r2, [pc, #44]	; (8002e90 <LoopFillZerobss+0x22>)
 8002e64:	4c0b      	ldr	r4, [pc, #44]	; (8002e94 <LoopFillZerobss+0x26>)
 8002e66:	2300      	movs	r3, #0
 8002e68:	e001      	b.n	8002e6e <LoopFillZerobss>

08002e6a <FillZerobss>:
 8002e6a:	6013      	str	r3, [r2, #0]
 8002e6c:	3204      	adds	r2, #4

08002e6e <LoopFillZerobss>:
 8002e6e:	42a2      	cmp	r2, r4
 8002e70:	d3fb      	bcc.n	8002e6a <FillZerobss>
 8002e72:	f7ff ffd7 	bl	8002e24 <SystemInit>
 8002e76:	f002 fc37 	bl	80056e8 <__libc_init_array>
 8002e7a:	f7ff fd0b 	bl	8002894 <main>
 8002e7e:	4770      	bx	lr
 8002e80:	20020000 	.word	0x20020000
 8002e84:	20000000 	.word	0x20000000
 8002e88:	200001f4 	.word	0x200001f4
 8002e8c:	08008bf0 	.word	0x08008bf0
 8002e90:	200001f4 	.word	0x200001f4
 8002e94:	20000dac 	.word	0x20000dac

08002e98 <ADC_IRQHandler>:
 8002e98:	e7fe      	b.n	8002e98 <ADC_IRQHandler>
	...

08002e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ea0:	4b0e      	ldr	r3, [pc, #56]	; (8002edc <HAL_Init+0x40>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a0d      	ldr	r2, [pc, #52]	; (8002edc <HAL_Init+0x40>)
 8002ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002eac:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <HAL_Init+0x40>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a0a      	ldr	r2, [pc, #40]	; (8002edc <HAL_Init+0x40>)
 8002eb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <HAL_Init+0x40>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a07      	ldr	r2, [pc, #28]	; (8002edc <HAL_Init+0x40>)
 8002ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ec4:	2003      	movs	r0, #3
 8002ec6:	f000 f92b 	bl	8003120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f000 f808 	bl	8002ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ed0:	f7ff fdf8 	bl	8002ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40023c00 	.word	0x40023c00

08002ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <HAL_InitTick+0x54>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4b12      	ldr	r3, [pc, #72]	; (8002f38 <HAL_InitTick+0x58>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f943 	bl	800318a <HAL_SYSTICK_Config>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e00e      	b.n	8002f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b0f      	cmp	r3, #15
 8002f12:	d80a      	bhi.n	8002f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f14:	2200      	movs	r2, #0
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	f04f 30ff 	mov.w	r0, #4294967295
 8002f1c:	f000 f90b 	bl	8003136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f20:	4a06      	ldr	r2, [pc, #24]	; (8002f3c <HAL_InitTick+0x5c>)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e000      	b.n	8002f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	20000018 	.word	0x20000018
 8002f38:	20000020 	.word	0x20000020
 8002f3c:	2000001c 	.word	0x2000001c

08002f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f44:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <HAL_IncTick+0x20>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <HAL_IncTick+0x24>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4413      	add	r3, r2
 8002f50:	4a04      	ldr	r2, [pc, #16]	; (8002f64 <HAL_IncTick+0x24>)
 8002f52:	6013      	str	r3, [r2, #0]
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	20000020 	.word	0x20000020
 8002f64:	20000d98 	.word	0x20000d98

08002f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <HAL_GetTick+0x14>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20000d98 	.word	0x20000d98

08002f80 <__NVIC_SetPriorityGrouping>:
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f90:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fb2:	4a04      	ldr	r2, [pc, #16]	; (8002fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	60d3      	str	r3, [r2, #12]
}
 8002fb8:	bf00      	nop
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	e000ed00 	.word	0xe000ed00

08002fc8 <__NVIC_GetPriorityGrouping>:
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	0a1b      	lsrs	r3, r3, #8
 8002fd2:	f003 0307 	and.w	r3, r3, #7
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <__NVIC_EnableIRQ>:
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	db0b      	blt.n	800300e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	f003 021f 	and.w	r2, r3, #31
 8002ffc:	4907      	ldr	r1, [pc, #28]	; (800301c <__NVIC_EnableIRQ+0x38>)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	2001      	movs	r0, #1
 8003006:	fa00 f202 	lsl.w	r2, r0, r2
 800300a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	e000e100 	.word	0xe000e100

08003020 <__NVIC_SetPriority>:
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	6039      	str	r1, [r7, #0]
 800302a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003030:	2b00      	cmp	r3, #0
 8003032:	db0a      	blt.n	800304a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	b2da      	uxtb	r2, r3
 8003038:	490c      	ldr	r1, [pc, #48]	; (800306c <__NVIC_SetPriority+0x4c>)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	0112      	lsls	r2, r2, #4
 8003040:	b2d2      	uxtb	r2, r2
 8003042:	440b      	add	r3, r1
 8003044:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003048:	e00a      	b.n	8003060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4908      	ldr	r1, [pc, #32]	; (8003070 <__NVIC_SetPriority+0x50>)
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	3b04      	subs	r3, #4
 8003058:	0112      	lsls	r2, r2, #4
 800305a:	b2d2      	uxtb	r2, r2
 800305c:	440b      	add	r3, r1
 800305e:	761a      	strb	r2, [r3, #24]
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	e000e100 	.word	0xe000e100
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <NVIC_EncodePriority>:
{
 8003074:	b480      	push	{r7}
 8003076:	b089      	sub	sp, #36	; 0x24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f1c3 0307 	rsb	r3, r3, #7
 800308e:	2b04      	cmp	r3, #4
 8003090:	bf28      	it	cs
 8003092:	2304      	movcs	r3, #4
 8003094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3304      	adds	r3, #4
 800309a:	2b06      	cmp	r3, #6
 800309c:	d902      	bls.n	80030a4 <NVIC_EncodePriority+0x30>
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3b03      	subs	r3, #3
 80030a2:	e000      	b.n	80030a6 <NVIC_EncodePriority+0x32>
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a8:	f04f 32ff 	mov.w	r2, #4294967295
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43da      	mvns	r2, r3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	401a      	ands	r2, r3
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030bc:	f04f 31ff 	mov.w	r1, #4294967295
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	fa01 f303 	lsl.w	r3, r1, r3
 80030c6:	43d9      	mvns	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030cc:	4313      	orrs	r3, r2
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3724      	adds	r7, #36	; 0x24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
	...

080030dc <SysTick_Config>:
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030ec:	d301      	bcc.n	80030f2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80030ee:	2301      	movs	r3, #1
 80030f0:	e00f      	b.n	8003112 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030f2:	4a0a      	ldr	r2, [pc, #40]	; (800311c <SysTick_Config+0x40>)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030fa:	210f      	movs	r1, #15
 80030fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003100:	f7ff ff8e 	bl	8003020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003104:	4b05      	ldr	r3, [pc, #20]	; (800311c <SysTick_Config+0x40>)
 8003106:	2200      	movs	r2, #0
 8003108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800310a:	4b04      	ldr	r3, [pc, #16]	; (800311c <SysTick_Config+0x40>)
 800310c:	2207      	movs	r2, #7
 800310e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	e000e010 	.word	0xe000e010

08003120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff ff29 	bl	8002f80 <__NVIC_SetPriorityGrouping>
}
 800312e:	bf00      	nop
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003136:	b580      	push	{r7, lr}
 8003138:	b086      	sub	sp, #24
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003148:	f7ff ff3e 	bl	8002fc8 <__NVIC_GetPriorityGrouping>
 800314c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	6978      	ldr	r0, [r7, #20]
 8003154:	f7ff ff8e 	bl	8003074 <NVIC_EncodePriority>
 8003158:	4602      	mov	r2, r0
 800315a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315e:	4611      	mov	r1, r2
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff ff5d 	bl	8003020 <__NVIC_SetPriority>
}
 8003166:	bf00      	nop
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	4603      	mov	r3, r0
 8003176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff31 	bl	8002fe4 <__NVIC_EnableIRQ>
}
 8003182:	bf00      	nop
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ffa2 	bl	80030dc <SysTick_Config>
 8003198:	4603      	mov	r3, r0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b084      	sub	sp, #16
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031b0:	f7ff feda 	bl	8002f68 <HAL_GetTick>
 80031b4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d008      	beq.n	80031d4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2280      	movs	r2, #128	; 0x80
 80031c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e052      	b.n	800327a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0216 	bic.w	r2, r2, #22
 80031e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695a      	ldr	r2, [r3, #20]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031f2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d103      	bne.n	8003204 <HAL_DMA_Abort+0x62>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003200:	2b00      	cmp	r3, #0
 8003202:	d007      	beq.n	8003214 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0208 	bic.w	r2, r2, #8
 8003212:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0201 	bic.w	r2, r2, #1
 8003222:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003224:	e013      	b.n	800324e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003226:	f7ff fe9f 	bl	8002f68 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b05      	cmp	r3, #5
 8003232:	d90c      	bls.n	800324e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2220      	movs	r2, #32
 8003238:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2203      	movs	r2, #3
 800323e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e015      	b.n	800327a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1e4      	bne.n	8003226 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003260:	223f      	movs	r2, #63	; 0x3f
 8003262:	409a      	lsls	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b02      	cmp	r3, #2
 8003294:	d004      	beq.n	80032a0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2280      	movs	r2, #128	; 0x80
 800329a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e00c      	b.n	80032ba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2205      	movs	r2, #5
 80032a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 0201 	bic.w	r2, r2, #1
 80032b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b089      	sub	sp, #36	; 0x24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032da:	2300      	movs	r3, #0
 80032dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032de:	2300      	movs	r3, #0
 80032e0:	61fb      	str	r3, [r7, #28]
 80032e2:	e159      	b.n	8003598 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032e4:	2201      	movs	r2, #1
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	4013      	ands	r3, r2
 80032f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	f040 8148 	bne.w	8003592 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	2b01      	cmp	r3, #1
 800330c:	d005      	beq.n	800331a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003316:	2b02      	cmp	r3, #2
 8003318:	d130      	bne.n	800337c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	2203      	movs	r2, #3
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43db      	mvns	r3, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4013      	ands	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68da      	ldr	r2, [r3, #12]
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	4313      	orrs	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003350:	2201      	movs	r2, #1
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4013      	ands	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 0201 	and.w	r2, r3, #1
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4313      	orrs	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 0303 	and.w	r3, r3, #3
 8003384:	2b03      	cmp	r3, #3
 8003386:	d017      	beq.n	80033b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	2203      	movs	r2, #3
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4013      	ands	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d123      	bne.n	800340c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	08da      	lsrs	r2, r3, #3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3208      	adds	r2, #8
 80033cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	220f      	movs	r2, #15
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	691a      	ldr	r2, [r3, #16]
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	08da      	lsrs	r2, r3, #3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3208      	adds	r2, #8
 8003406:	69b9      	ldr	r1, [r7, #24]
 8003408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	2203      	movs	r2, #3
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f003 0203 	and.w	r2, r3, #3
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80a2 	beq.w	8003592 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	4b57      	ldr	r3, [pc, #348]	; (80035b0 <HAL_GPIO_Init+0x2e8>)
 8003454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003456:	4a56      	ldr	r2, [pc, #344]	; (80035b0 <HAL_GPIO_Init+0x2e8>)
 8003458:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800345c:	6453      	str	r3, [r2, #68]	; 0x44
 800345e:	4b54      	ldr	r3, [pc, #336]	; (80035b0 <HAL_GPIO_Init+0x2e8>)
 8003460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003462:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800346a:	4a52      	ldr	r2, [pc, #328]	; (80035b4 <HAL_GPIO_Init+0x2ec>)
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	089b      	lsrs	r3, r3, #2
 8003470:	3302      	adds	r3, #2
 8003472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	220f      	movs	r2, #15
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a49      	ldr	r2, [pc, #292]	; (80035b8 <HAL_GPIO_Init+0x2f0>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d019      	beq.n	80034ca <HAL_GPIO_Init+0x202>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a48      	ldr	r2, [pc, #288]	; (80035bc <HAL_GPIO_Init+0x2f4>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d013      	beq.n	80034c6 <HAL_GPIO_Init+0x1fe>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a47      	ldr	r2, [pc, #284]	; (80035c0 <HAL_GPIO_Init+0x2f8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d00d      	beq.n	80034c2 <HAL_GPIO_Init+0x1fa>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a46      	ldr	r2, [pc, #280]	; (80035c4 <HAL_GPIO_Init+0x2fc>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d007      	beq.n	80034be <HAL_GPIO_Init+0x1f6>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a45      	ldr	r2, [pc, #276]	; (80035c8 <HAL_GPIO_Init+0x300>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d101      	bne.n	80034ba <HAL_GPIO_Init+0x1f2>
 80034b6:	2304      	movs	r3, #4
 80034b8:	e008      	b.n	80034cc <HAL_GPIO_Init+0x204>
 80034ba:	2307      	movs	r3, #7
 80034bc:	e006      	b.n	80034cc <HAL_GPIO_Init+0x204>
 80034be:	2303      	movs	r3, #3
 80034c0:	e004      	b.n	80034cc <HAL_GPIO_Init+0x204>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e002      	b.n	80034cc <HAL_GPIO_Init+0x204>
 80034c6:	2301      	movs	r3, #1
 80034c8:	e000      	b.n	80034cc <HAL_GPIO_Init+0x204>
 80034ca:	2300      	movs	r3, #0
 80034cc:	69fa      	ldr	r2, [r7, #28]
 80034ce:	f002 0203 	and.w	r2, r2, #3
 80034d2:	0092      	lsls	r2, r2, #2
 80034d4:	4093      	lsls	r3, r2
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4313      	orrs	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034dc:	4935      	ldr	r1, [pc, #212]	; (80035b4 <HAL_GPIO_Init+0x2ec>)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	089b      	lsrs	r3, r3, #2
 80034e2:	3302      	adds	r3, #2
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ea:	4b38      	ldr	r3, [pc, #224]	; (80035cc <HAL_GPIO_Init+0x304>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	43db      	mvns	r3, r3
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	4013      	ands	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	4313      	orrs	r3, r2
 800350c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800350e:	4a2f      	ldr	r2, [pc, #188]	; (80035cc <HAL_GPIO_Init+0x304>)
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003514:	4b2d      	ldr	r3, [pc, #180]	; (80035cc <HAL_GPIO_Init+0x304>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	43db      	mvns	r3, r3
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	4013      	ands	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d003      	beq.n	8003538 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	4313      	orrs	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003538:	4a24      	ldr	r2, [pc, #144]	; (80035cc <HAL_GPIO_Init+0x304>)
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800353e:	4b23      	ldr	r3, [pc, #140]	; (80035cc <HAL_GPIO_Init+0x304>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	43db      	mvns	r3, r3
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	4013      	ands	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	4313      	orrs	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003562:	4a1a      	ldr	r2, [pc, #104]	; (80035cc <HAL_GPIO_Init+0x304>)
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003568:	4b18      	ldr	r3, [pc, #96]	; (80035cc <HAL_GPIO_Init+0x304>)
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	43db      	mvns	r3, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4013      	ands	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d003      	beq.n	800358c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	4313      	orrs	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800358c:	4a0f      	ldr	r2, [pc, #60]	; (80035cc <HAL_GPIO_Init+0x304>)
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	3301      	adds	r3, #1
 8003596:	61fb      	str	r3, [r7, #28]
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	2b0f      	cmp	r3, #15
 800359c:	f67f aea2 	bls.w	80032e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035a0:	bf00      	nop
 80035a2:	bf00      	nop
 80035a4:	3724      	adds	r7, #36	; 0x24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800
 80035b4:	40013800 	.word	0x40013800
 80035b8:	40020000 	.word	0x40020000
 80035bc:	40020400 	.word	0x40020400
 80035c0:	40020800 	.word	0x40020800
 80035c4:	40020c00 	.word	0x40020c00
 80035c8:	40021000 	.word	0x40021000
 80035cc:	40013c00 	.word	0x40013c00

080035d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
 80035dc:	4613      	mov	r3, r2
 80035de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035e0:	787b      	ldrb	r3, [r7, #1]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035e6:	887a      	ldrh	r2, [r7, #2]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035ec:	e003      	b.n	80035f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035ee:	887b      	ldrh	r3, [r7, #2]
 80035f0:	041a      	lsls	r2, r3, #16
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	619a      	str	r2, [r3, #24]
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
	...

08003604 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e264      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d075      	beq.n	800370e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003622:	4ba3      	ldr	r3, [pc, #652]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 030c 	and.w	r3, r3, #12
 800362a:	2b04      	cmp	r3, #4
 800362c:	d00c      	beq.n	8003648 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800362e:	4ba0      	ldr	r3, [pc, #640]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003636:	2b08      	cmp	r3, #8
 8003638:	d112      	bne.n	8003660 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800363a:	4b9d      	ldr	r3, [pc, #628]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003642:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003646:	d10b      	bne.n	8003660 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003648:	4b99      	ldr	r3, [pc, #612]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d05b      	beq.n	800370c <HAL_RCC_OscConfig+0x108>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d157      	bne.n	800370c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e23f      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003668:	d106      	bne.n	8003678 <HAL_RCC_OscConfig+0x74>
 800366a:	4b91      	ldr	r3, [pc, #580]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a90      	ldr	r2, [pc, #576]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	e01d      	b.n	80036b4 <HAL_RCC_OscConfig+0xb0>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003680:	d10c      	bne.n	800369c <HAL_RCC_OscConfig+0x98>
 8003682:	4b8b      	ldr	r3, [pc, #556]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a8a      	ldr	r2, [pc, #552]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003688:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800368c:	6013      	str	r3, [r2, #0]
 800368e:	4b88      	ldr	r3, [pc, #544]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a87      	ldr	r2, [pc, #540]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003694:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	e00b      	b.n	80036b4 <HAL_RCC_OscConfig+0xb0>
 800369c:	4b84      	ldr	r3, [pc, #528]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a83      	ldr	r2, [pc, #524]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 80036a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036a6:	6013      	str	r3, [r2, #0]
 80036a8:	4b81      	ldr	r3, [pc, #516]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a80      	ldr	r2, [pc, #512]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 80036ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d013      	beq.n	80036e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036bc:	f7ff fc54 	bl	8002f68 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036c4:	f7ff fc50 	bl	8002f68 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b64      	cmp	r3, #100	; 0x64
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e204      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d6:	4b76      	ldr	r3, [pc, #472]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d0f0      	beq.n	80036c4 <HAL_RCC_OscConfig+0xc0>
 80036e2:	e014      	b.n	800370e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e4:	f7ff fc40 	bl	8002f68 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036ec:	f7ff fc3c 	bl	8002f68 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b64      	cmp	r3, #100	; 0x64
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e1f0      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036fe:	4b6c      	ldr	r3, [pc, #432]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f0      	bne.n	80036ec <HAL_RCC_OscConfig+0xe8>
 800370a:	e000      	b.n	800370e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d063      	beq.n	80037e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800371a:	4b65      	ldr	r3, [pc, #404]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f003 030c 	and.w	r3, r3, #12
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00b      	beq.n	800373e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003726:	4b62      	ldr	r3, [pc, #392]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800372e:	2b08      	cmp	r3, #8
 8003730:	d11c      	bne.n	800376c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003732:	4b5f      	ldr	r3, [pc, #380]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d116      	bne.n	800376c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800373e:	4b5c      	ldr	r3, [pc, #368]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <HAL_RCC_OscConfig+0x152>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d001      	beq.n	8003756 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e1c4      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003756:	4b56      	ldr	r3, [pc, #344]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	4952      	ldr	r1, [pc, #328]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003766:	4313      	orrs	r3, r2
 8003768:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800376a:	e03a      	b.n	80037e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d020      	beq.n	80037b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003774:	4b4f      	ldr	r3, [pc, #316]	; (80038b4 <HAL_RCC_OscConfig+0x2b0>)
 8003776:	2201      	movs	r2, #1
 8003778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377a:	f7ff fbf5 	bl	8002f68 <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003782:	f7ff fbf1 	bl	8002f68 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e1a5      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003794:	4b46      	ldr	r3, [pc, #280]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0f0      	beq.n	8003782 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a0:	4b43      	ldr	r3, [pc, #268]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	4940      	ldr	r1, [pc, #256]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	600b      	str	r3, [r1, #0]
 80037b4:	e015      	b.n	80037e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b6:	4b3f      	ldr	r3, [pc, #252]	; (80038b4 <HAL_RCC_OscConfig+0x2b0>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037bc:	f7ff fbd4 	bl	8002f68 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037c4:	f7ff fbd0 	bl	8002f68 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e184      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037d6:	4b36      	ldr	r3, [pc, #216]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d030      	beq.n	8003850 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d016      	beq.n	8003824 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037f6:	4b30      	ldr	r3, [pc, #192]	; (80038b8 <HAL_RCC_OscConfig+0x2b4>)
 80037f8:	2201      	movs	r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7ff fbb4 	bl	8002f68 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003804:	f7ff fbb0 	bl	8002f68 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e164      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003816:	4b26      	ldr	r3, [pc, #152]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f0      	beq.n	8003804 <HAL_RCC_OscConfig+0x200>
 8003822:	e015      	b.n	8003850 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003824:	4b24      	ldr	r3, [pc, #144]	; (80038b8 <HAL_RCC_OscConfig+0x2b4>)
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800382a:	f7ff fb9d 	bl	8002f68 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003832:	f7ff fb99 	bl	8002f68 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e14d      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003844:	4b1a      	ldr	r3, [pc, #104]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1f0      	bne.n	8003832 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b00      	cmp	r3, #0
 800385a:	f000 80a0 	beq.w	800399e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800385e:	2300      	movs	r3, #0
 8003860:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003862:	4b13      	ldr	r3, [pc, #76]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10f      	bne.n	800388e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800386e:	2300      	movs	r3, #0
 8003870:	60bb      	str	r3, [r7, #8]
 8003872:	4b0f      	ldr	r3, [pc, #60]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	4a0e      	ldr	r2, [pc, #56]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800387c:	6413      	str	r3, [r2, #64]	; 0x40
 800387e:	4b0c      	ldr	r3, [pc, #48]	; (80038b0 <HAL_RCC_OscConfig+0x2ac>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003886:	60bb      	str	r3, [r7, #8]
 8003888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800388a:	2301      	movs	r3, #1
 800388c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388e:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <HAL_RCC_OscConfig+0x2b8>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003896:	2b00      	cmp	r3, #0
 8003898:	d121      	bne.n	80038de <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800389a:	4b08      	ldr	r3, [pc, #32]	; (80038bc <HAL_RCC_OscConfig+0x2b8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a07      	ldr	r2, [pc, #28]	; (80038bc <HAL_RCC_OscConfig+0x2b8>)
 80038a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038a6:	f7ff fb5f 	bl	8002f68 <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ac:	e011      	b.n	80038d2 <HAL_RCC_OscConfig+0x2ce>
 80038ae:	bf00      	nop
 80038b0:	40023800 	.word	0x40023800
 80038b4:	42470000 	.word	0x42470000
 80038b8:	42470e80 	.word	0x42470e80
 80038bc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038c0:	f7ff fb52 	bl	8002f68 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e106      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d2:	4b85      	ldr	r3, [pc, #532]	; (8003ae8 <HAL_RCC_OscConfig+0x4e4>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0f0      	beq.n	80038c0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d106      	bne.n	80038f4 <HAL_RCC_OscConfig+0x2f0>
 80038e6:	4b81      	ldr	r3, [pc, #516]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 80038e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ea:	4a80      	ldr	r2, [pc, #512]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 80038ec:	f043 0301 	orr.w	r3, r3, #1
 80038f0:	6713      	str	r3, [r2, #112]	; 0x70
 80038f2:	e01c      	b.n	800392e <HAL_RCC_OscConfig+0x32a>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	2b05      	cmp	r3, #5
 80038fa:	d10c      	bne.n	8003916 <HAL_RCC_OscConfig+0x312>
 80038fc:	4b7b      	ldr	r3, [pc, #492]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 80038fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003900:	4a7a      	ldr	r2, [pc, #488]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003902:	f043 0304 	orr.w	r3, r3, #4
 8003906:	6713      	str	r3, [r2, #112]	; 0x70
 8003908:	4b78      	ldr	r3, [pc, #480]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 800390a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800390c:	4a77      	ldr	r2, [pc, #476]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 800390e:	f043 0301 	orr.w	r3, r3, #1
 8003912:	6713      	str	r3, [r2, #112]	; 0x70
 8003914:	e00b      	b.n	800392e <HAL_RCC_OscConfig+0x32a>
 8003916:	4b75      	ldr	r3, [pc, #468]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800391a:	4a74      	ldr	r2, [pc, #464]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 800391c:	f023 0301 	bic.w	r3, r3, #1
 8003920:	6713      	str	r3, [r2, #112]	; 0x70
 8003922:	4b72      	ldr	r3, [pc, #456]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003926:	4a71      	ldr	r2, [pc, #452]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003928:	f023 0304 	bic.w	r3, r3, #4
 800392c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d015      	beq.n	8003962 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003936:	f7ff fb17 	bl	8002f68 <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800393c:	e00a      	b.n	8003954 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800393e:	f7ff fb13 	bl	8002f68 <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	f241 3288 	movw	r2, #5000	; 0x1388
 800394c:	4293      	cmp	r3, r2
 800394e:	d901      	bls.n	8003954 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e0c5      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003954:	4b65      	ldr	r3, [pc, #404]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0ee      	beq.n	800393e <HAL_RCC_OscConfig+0x33a>
 8003960:	e014      	b.n	800398c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003962:	f7ff fb01 	bl	8002f68 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003968:	e00a      	b.n	8003980 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800396a:	f7ff fafd 	bl	8002f68 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	f241 3288 	movw	r2, #5000	; 0x1388
 8003978:	4293      	cmp	r3, r2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e0af      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003980:	4b5a      	ldr	r3, [pc, #360]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1ee      	bne.n	800396a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800398c:	7dfb      	ldrb	r3, [r7, #23]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d105      	bne.n	800399e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003992:	4b56      	ldr	r3, [pc, #344]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003996:	4a55      	ldr	r2, [pc, #340]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003998:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800399c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 809b 	beq.w	8003ade <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039a8:	4b50      	ldr	r3, [pc, #320]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d05c      	beq.n	8003a6e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d141      	bne.n	8003a40 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039bc:	4b4c      	ldr	r3, [pc, #304]	; (8003af0 <HAL_RCC_OscConfig+0x4ec>)
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c2:	f7ff fad1 	bl	8002f68 <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ca:	f7ff facd 	bl	8002f68 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e081      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039dc:	4b43      	ldr	r3, [pc, #268]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1f0      	bne.n	80039ca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	69da      	ldr	r2, [r3, #28]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	431a      	orrs	r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	019b      	lsls	r3, r3, #6
 80039f8:	431a      	orrs	r2, r3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fe:	085b      	lsrs	r3, r3, #1
 8003a00:	3b01      	subs	r3, #1
 8003a02:	041b      	lsls	r3, r3, #16
 8003a04:	431a      	orrs	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0a:	061b      	lsls	r3, r3, #24
 8003a0c:	4937      	ldr	r1, [pc, #220]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a12:	4b37      	ldr	r3, [pc, #220]	; (8003af0 <HAL_RCC_OscConfig+0x4ec>)
 8003a14:	2201      	movs	r2, #1
 8003a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a18:	f7ff faa6 	bl	8002f68 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a20:	f7ff faa2 	bl	8002f68 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e056      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a32:	4b2e      	ldr	r3, [pc, #184]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d0f0      	beq.n	8003a20 <HAL_RCC_OscConfig+0x41c>
 8003a3e:	e04e      	b.n	8003ade <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a40:	4b2b      	ldr	r3, [pc, #172]	; (8003af0 <HAL_RCC_OscConfig+0x4ec>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a46:	f7ff fa8f 	bl	8002f68 <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a4c:	e008      	b.n	8003a60 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a4e:	f7ff fa8b 	bl	8002f68 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e03f      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a60:	4b22      	ldr	r3, [pc, #136]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1f0      	bne.n	8003a4e <HAL_RCC_OscConfig+0x44a>
 8003a6c:	e037      	b.n	8003ade <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d101      	bne.n	8003a7a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e032      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a7a:	4b1c      	ldr	r3, [pc, #112]	; (8003aec <HAL_RCC_OscConfig+0x4e8>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d028      	beq.n	8003ada <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d121      	bne.n	8003ada <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d11a      	bne.n	8003ada <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003aaa:	4013      	ands	r3, r2
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ab0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d111      	bne.n	8003ada <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac0:	085b      	lsrs	r3, r3, #1
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d107      	bne.n	8003ada <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d001      	beq.n	8003ade <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3718      	adds	r7, #24
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40007000 	.word	0x40007000
 8003aec:	40023800 	.word	0x40023800
 8003af0:	42470060 	.word	0x42470060

08003af4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e0cc      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b08:	4b68      	ldr	r3, [pc, #416]	; (8003cac <HAL_RCC_ClockConfig+0x1b8>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d90c      	bls.n	8003b30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b16:	4b65      	ldr	r3, [pc, #404]	; (8003cac <HAL_RCC_ClockConfig+0x1b8>)
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	b2d2      	uxtb	r2, r2
 8003b1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b1e:	4b63      	ldr	r3, [pc, #396]	; (8003cac <HAL_RCC_ClockConfig+0x1b8>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d001      	beq.n	8003b30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e0b8      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d020      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0304 	and.w	r3, r3, #4
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d005      	beq.n	8003b54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b48:	4b59      	ldr	r3, [pc, #356]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	4a58      	ldr	r2, [pc, #352]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0308 	and.w	r3, r3, #8
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d005      	beq.n	8003b6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b60:	4b53      	ldr	r3, [pc, #332]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	4a52      	ldr	r2, [pc, #328]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b6c:	4b50      	ldr	r3, [pc, #320]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	494d      	ldr	r1, [pc, #308]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d044      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d107      	bne.n	8003ba2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b92:	4b47      	ldr	r3, [pc, #284]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d119      	bne.n	8003bd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e07f      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d003      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d107      	bne.n	8003bc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb2:	4b3f      	ldr	r3, [pc, #252]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d109      	bne.n	8003bd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e06f      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc2:	4b3b      	ldr	r3, [pc, #236]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e067      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bd2:	4b37      	ldr	r3, [pc, #220]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f023 0203 	bic.w	r2, r3, #3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	4934      	ldr	r1, [pc, #208]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003be4:	f7ff f9c0 	bl	8002f68 <HAL_GetTick>
 8003be8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bea:	e00a      	b.n	8003c02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bec:	f7ff f9bc 	bl	8002f68 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e04f      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c02:	4b2b      	ldr	r3, [pc, #172]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 020c 	and.w	r2, r3, #12
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d1eb      	bne.n	8003bec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c14:	4b25      	ldr	r3, [pc, #148]	; (8003cac <HAL_RCC_ClockConfig+0x1b8>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d20c      	bcs.n	8003c3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c22:	4b22      	ldr	r3, [pc, #136]	; (8003cac <HAL_RCC_ClockConfig+0x1b8>)
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2a:	4b20      	ldr	r3, [pc, #128]	; (8003cac <HAL_RCC_ClockConfig+0x1b8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0307 	and.w	r3, r3, #7
 8003c32:	683a      	ldr	r2, [r7, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d001      	beq.n	8003c3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e032      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0304 	and.w	r3, r3, #4
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d008      	beq.n	8003c5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c48:	4b19      	ldr	r3, [pc, #100]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	4916      	ldr	r1, [pc, #88]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0308 	and.w	r3, r3, #8
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d009      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c66:	4b12      	ldr	r3, [pc, #72]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	490e      	ldr	r1, [pc, #56]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c7a:	f000 f821 	bl	8003cc0 <HAL_RCC_GetSysClockFreq>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	4b0b      	ldr	r3, [pc, #44]	; (8003cb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	091b      	lsrs	r3, r3, #4
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	490a      	ldr	r1, [pc, #40]	; (8003cb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c8c:	5ccb      	ldrb	r3, [r1, r3]
 8003c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c92:	4a09      	ldr	r2, [pc, #36]	; (8003cb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c96:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <HAL_RCC_ClockConfig+0x1c8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff f920 	bl	8002ee0 <HAL_InitTick>

  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	40023c00 	.word	0x40023c00
 8003cb0:	40023800 	.word	0x40023800
 8003cb4:	080087e0 	.word	0x080087e0
 8003cb8:	20000018 	.word	0x20000018
 8003cbc:	2000001c 	.word	0x2000001c

08003cc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	607b      	str	r3, [r7, #4]
 8003ccc:	2300      	movs	r3, #0
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cd8:	4b67      	ldr	r3, [pc, #412]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 030c 	and.w	r3, r3, #12
 8003ce0:	2b08      	cmp	r3, #8
 8003ce2:	d00d      	beq.n	8003d00 <HAL_RCC_GetSysClockFreq+0x40>
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	f200 80bd 	bhi.w	8003e64 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d002      	beq.n	8003cf4 <HAL_RCC_GetSysClockFreq+0x34>
 8003cee:	2b04      	cmp	r3, #4
 8003cf0:	d003      	beq.n	8003cfa <HAL_RCC_GetSysClockFreq+0x3a>
 8003cf2:	e0b7      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cf4:	4b61      	ldr	r3, [pc, #388]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003cf6:	60bb      	str	r3, [r7, #8]
       break;
 8003cf8:	e0b7      	b.n	8003e6a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cfa:	4b61      	ldr	r3, [pc, #388]	; (8003e80 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003cfc:	60bb      	str	r3, [r7, #8]
      break;
 8003cfe:	e0b4      	b.n	8003e6a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d00:	4b5d      	ldr	r3, [pc, #372]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d08:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d0a:	4b5b      	ldr	r3, [pc, #364]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d04d      	beq.n	8003db2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d16:	4b58      	ldr	r3, [pc, #352]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	099b      	lsrs	r3, r3, #6
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	f04f 0300 	mov.w	r3, #0
 8003d22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003d26:	f04f 0100 	mov.w	r1, #0
 8003d2a:	ea02 0800 	and.w	r8, r2, r0
 8003d2e:	ea03 0901 	and.w	r9, r3, r1
 8003d32:	4640      	mov	r0, r8
 8003d34:	4649      	mov	r1, r9
 8003d36:	f04f 0200 	mov.w	r2, #0
 8003d3a:	f04f 0300 	mov.w	r3, #0
 8003d3e:	014b      	lsls	r3, r1, #5
 8003d40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003d44:	0142      	lsls	r2, r0, #5
 8003d46:	4610      	mov	r0, r2
 8003d48:	4619      	mov	r1, r3
 8003d4a:	ebb0 0008 	subs.w	r0, r0, r8
 8003d4e:	eb61 0109 	sbc.w	r1, r1, r9
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	f04f 0300 	mov.w	r3, #0
 8003d5a:	018b      	lsls	r3, r1, #6
 8003d5c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d60:	0182      	lsls	r2, r0, #6
 8003d62:	1a12      	subs	r2, r2, r0
 8003d64:	eb63 0301 	sbc.w	r3, r3, r1
 8003d68:	f04f 0000 	mov.w	r0, #0
 8003d6c:	f04f 0100 	mov.w	r1, #0
 8003d70:	00d9      	lsls	r1, r3, #3
 8003d72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d76:	00d0      	lsls	r0, r2, #3
 8003d78:	4602      	mov	r2, r0
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	eb12 0208 	adds.w	r2, r2, r8
 8003d80:	eb43 0309 	adc.w	r3, r3, r9
 8003d84:	f04f 0000 	mov.w	r0, #0
 8003d88:	f04f 0100 	mov.w	r1, #0
 8003d8c:	0259      	lsls	r1, r3, #9
 8003d8e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003d92:	0250      	lsls	r0, r2, #9
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4610      	mov	r0, r2
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f04f 0300 	mov.w	r3, #0
 8003da4:	f7fc ff08 	bl	8000bb8 <__aeabi_uldivmod>
 8003da8:	4602      	mov	r2, r0
 8003daa:	460b      	mov	r3, r1
 8003dac:	4613      	mov	r3, r2
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	e04a      	b.n	8003e48 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003db2:	4b31      	ldr	r3, [pc, #196]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	099b      	lsrs	r3, r3, #6
 8003db8:	461a      	mov	r2, r3
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003dc2:	f04f 0100 	mov.w	r1, #0
 8003dc6:	ea02 0400 	and.w	r4, r2, r0
 8003dca:	ea03 0501 	and.w	r5, r3, r1
 8003dce:	4620      	mov	r0, r4
 8003dd0:	4629      	mov	r1, r5
 8003dd2:	f04f 0200 	mov.w	r2, #0
 8003dd6:	f04f 0300 	mov.w	r3, #0
 8003dda:	014b      	lsls	r3, r1, #5
 8003ddc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003de0:	0142      	lsls	r2, r0, #5
 8003de2:	4610      	mov	r0, r2
 8003de4:	4619      	mov	r1, r3
 8003de6:	1b00      	subs	r0, r0, r4
 8003de8:	eb61 0105 	sbc.w	r1, r1, r5
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	f04f 0300 	mov.w	r3, #0
 8003df4:	018b      	lsls	r3, r1, #6
 8003df6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003dfa:	0182      	lsls	r2, r0, #6
 8003dfc:	1a12      	subs	r2, r2, r0
 8003dfe:	eb63 0301 	sbc.w	r3, r3, r1
 8003e02:	f04f 0000 	mov.w	r0, #0
 8003e06:	f04f 0100 	mov.w	r1, #0
 8003e0a:	00d9      	lsls	r1, r3, #3
 8003e0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003e10:	00d0      	lsls	r0, r2, #3
 8003e12:	4602      	mov	r2, r0
 8003e14:	460b      	mov	r3, r1
 8003e16:	1912      	adds	r2, r2, r4
 8003e18:	eb45 0303 	adc.w	r3, r5, r3
 8003e1c:	f04f 0000 	mov.w	r0, #0
 8003e20:	f04f 0100 	mov.w	r1, #0
 8003e24:	0299      	lsls	r1, r3, #10
 8003e26:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003e2a:	0290      	lsls	r0, r2, #10
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	460b      	mov	r3, r1
 8003e30:	4610      	mov	r0, r2
 8003e32:	4619      	mov	r1, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	461a      	mov	r2, r3
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	f7fc febc 	bl	8000bb8 <__aeabi_uldivmod>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4613      	mov	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e48:	4b0b      	ldr	r3, [pc, #44]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	0c1b      	lsrs	r3, r3, #16
 8003e4e:	f003 0303 	and.w	r3, r3, #3
 8003e52:	3301      	adds	r3, #1
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e60:	60bb      	str	r3, [r7, #8]
      break;
 8003e62:	e002      	b.n	8003e6a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e64:	4b05      	ldr	r3, [pc, #20]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003e66:	60bb      	str	r3, [r7, #8]
      break;
 8003e68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e76:	bf00      	nop
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	00f42400 	.word	0x00f42400
 8003e80:	007a1200 	.word	0x007a1200

08003e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e88:	4b03      	ldr	r3, [pc, #12]	; (8003e98 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	20000018 	.word	0x20000018

08003e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ea0:	f7ff fff0 	bl	8003e84 <HAL_RCC_GetHCLKFreq>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	4b05      	ldr	r3, [pc, #20]	; (8003ebc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	0a9b      	lsrs	r3, r3, #10
 8003eac:	f003 0307 	and.w	r3, r3, #7
 8003eb0:	4903      	ldr	r1, [pc, #12]	; (8003ec0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eb2:	5ccb      	ldrb	r3, [r1, r3]
 8003eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	080087f0 	.word	0x080087f0

08003ec4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ec8:	f7ff ffdc 	bl	8003e84 <HAL_RCC_GetHCLKFreq>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	4b05      	ldr	r3, [pc, #20]	; (8003ee4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	0b5b      	lsrs	r3, r3, #13
 8003ed4:	f003 0307 	and.w	r3, r3, #7
 8003ed8:	4903      	ldr	r1, [pc, #12]	; (8003ee8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eda:	5ccb      	ldrb	r3, [r1, r3]
 8003edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	40023800 	.word	0x40023800
 8003ee8:	080087f0 	.word	0x080087f0

08003eec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e041      	b.n	8003f82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d106      	bne.n	8003f18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7fe fe4e 	bl	8002bb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3304      	adds	r3, #4
 8003f28:	4619      	mov	r1, r3
 8003f2a:	4610      	mov	r0, r2
 8003f2c:	f000 fa04 	bl	8004338 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3708      	adds	r7, #8
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d109      	bne.n	8003fb0 <HAL_TIM_PWM_Start+0x24>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	bf14      	ite	ne
 8003fa8:	2301      	movne	r3, #1
 8003faa:	2300      	moveq	r3, #0
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	e022      	b.n	8003ff6 <HAL_TIM_PWM_Start+0x6a>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d109      	bne.n	8003fca <HAL_TIM_PWM_Start+0x3e>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	bf14      	ite	ne
 8003fc2:	2301      	movne	r3, #1
 8003fc4:	2300      	moveq	r3, #0
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	e015      	b.n	8003ff6 <HAL_TIM_PWM_Start+0x6a>
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	d109      	bne.n	8003fe4 <HAL_TIM_PWM_Start+0x58>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	bf14      	ite	ne
 8003fdc:	2301      	movne	r3, #1
 8003fde:	2300      	moveq	r3, #0
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	e008      	b.n	8003ff6 <HAL_TIM_PWM_Start+0x6a>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	bf14      	ite	ne
 8003ff0:	2301      	movne	r3, #1
 8003ff2:	2300      	moveq	r3, #0
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e068      	b.n	80040d0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d104      	bne.n	800400e <HAL_TIM_PWM_Start+0x82>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800400c:	e013      	b.n	8004036 <HAL_TIM_PWM_Start+0xaa>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b04      	cmp	r3, #4
 8004012:	d104      	bne.n	800401e <HAL_TIM_PWM_Start+0x92>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800401c:	e00b      	b.n	8004036 <HAL_TIM_PWM_Start+0xaa>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b08      	cmp	r3, #8
 8004022:	d104      	bne.n	800402e <HAL_TIM_PWM_Start+0xa2>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2202      	movs	r2, #2
 8004028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800402c:	e003      	b.n	8004036 <HAL_TIM_PWM_Start+0xaa>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2202      	movs	r2, #2
 8004032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2201      	movs	r2, #1
 800403c:	6839      	ldr	r1, [r7, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fb86 	bl	8004750 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a23      	ldr	r2, [pc, #140]	; (80040d8 <HAL_TIM_PWM_Start+0x14c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d107      	bne.n	800405e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800405c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1d      	ldr	r2, [pc, #116]	; (80040d8 <HAL_TIM_PWM_Start+0x14c>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d018      	beq.n	800409a <HAL_TIM_PWM_Start+0x10e>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004070:	d013      	beq.n	800409a <HAL_TIM_PWM_Start+0x10e>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a19      	ldr	r2, [pc, #100]	; (80040dc <HAL_TIM_PWM_Start+0x150>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d00e      	beq.n	800409a <HAL_TIM_PWM_Start+0x10e>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a17      	ldr	r2, [pc, #92]	; (80040e0 <HAL_TIM_PWM_Start+0x154>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d009      	beq.n	800409a <HAL_TIM_PWM_Start+0x10e>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a16      	ldr	r2, [pc, #88]	; (80040e4 <HAL_TIM_PWM_Start+0x158>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d004      	beq.n	800409a <HAL_TIM_PWM_Start+0x10e>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a14      	ldr	r2, [pc, #80]	; (80040e8 <HAL_TIM_PWM_Start+0x15c>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d111      	bne.n	80040be <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f003 0307 	and.w	r3, r3, #7
 80040a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2b06      	cmp	r3, #6
 80040aa:	d010      	beq.n	80040ce <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0201 	orr.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040bc:	e007      	b.n	80040ce <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 0201 	orr.w	r2, r2, #1
 80040cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	40010000 	.word	0x40010000
 80040dc:	40000400 	.word	0x40000400
 80040e0:	40000800 	.word	0x40000800
 80040e4:	40000c00 	.word	0x40000c00
 80040e8:	40014000 	.word	0x40014000

080040ec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2200      	movs	r2, #0
 80040fc:	6839      	ldr	r1, [r7, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 fb26 	bl	8004750 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a29      	ldr	r2, [pc, #164]	; (80041b0 <HAL_TIM_PWM_Stop+0xc4>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d117      	bne.n	800413e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6a1a      	ldr	r2, [r3, #32]
 8004114:	f241 1311 	movw	r3, #4369	; 0x1111
 8004118:	4013      	ands	r3, r2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10f      	bne.n	800413e <HAL_TIM_PWM_Stop+0x52>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6a1a      	ldr	r2, [r3, #32]
 8004124:	f240 4344 	movw	r3, #1092	; 0x444
 8004128:	4013      	ands	r3, r2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d107      	bne.n	800413e <HAL_TIM_PWM_Stop+0x52>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800413c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6a1a      	ldr	r2, [r3, #32]
 8004144:	f241 1311 	movw	r3, #4369	; 0x1111
 8004148:	4013      	ands	r3, r2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10f      	bne.n	800416e <HAL_TIM_PWM_Stop+0x82>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	6a1a      	ldr	r2, [r3, #32]
 8004154:	f240 4344 	movw	r3, #1092	; 0x444
 8004158:	4013      	ands	r3, r2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d107      	bne.n	800416e <HAL_TIM_PWM_Stop+0x82>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0201 	bic.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d104      	bne.n	800417e <HAL_TIM_PWM_Stop+0x92>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800417c:	e013      	b.n	80041a6 <HAL_TIM_PWM_Stop+0xba>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	2b04      	cmp	r3, #4
 8004182:	d104      	bne.n	800418e <HAL_TIM_PWM_Stop+0xa2>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800418c:	e00b      	b.n	80041a6 <HAL_TIM_PWM_Stop+0xba>
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b08      	cmp	r3, #8
 8004192:	d104      	bne.n	800419e <HAL_TIM_PWM_Stop+0xb2>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800419c:	e003      	b.n	80041a6 <HAL_TIM_PWM_Stop+0xba>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3708      	adds	r7, #8
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40010000 	.word	0x40010000

080041b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041c0:	2300      	movs	r3, #0
 80041c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d101      	bne.n	80041d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041ce:	2302      	movs	r3, #2
 80041d0:	e0ae      	b.n	8004330 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2201      	movs	r2, #1
 80041d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2b0c      	cmp	r3, #12
 80041de:	f200 809f 	bhi.w	8004320 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80041e2:	a201      	add	r2, pc, #4	; (adr r2, 80041e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80041e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e8:	0800421d 	.word	0x0800421d
 80041ec:	08004321 	.word	0x08004321
 80041f0:	08004321 	.word	0x08004321
 80041f4:	08004321 	.word	0x08004321
 80041f8:	0800425d 	.word	0x0800425d
 80041fc:	08004321 	.word	0x08004321
 8004200:	08004321 	.word	0x08004321
 8004204:	08004321 	.word	0x08004321
 8004208:	0800429f 	.word	0x0800429f
 800420c:	08004321 	.word	0x08004321
 8004210:	08004321 	.word	0x08004321
 8004214:	08004321 	.word	0x08004321
 8004218:	080042df 	.word	0x080042df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68b9      	ldr	r1, [r7, #8]
 8004222:	4618      	mov	r0, r3
 8004224:	f000 f908 	bl	8004438 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	699a      	ldr	r2, [r3, #24]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 0208 	orr.w	r2, r2, #8
 8004236:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699a      	ldr	r2, [r3, #24]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0204 	bic.w	r2, r2, #4
 8004246:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	6999      	ldr	r1, [r3, #24]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	691a      	ldr	r2, [r3, #16]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	619a      	str	r2, [r3, #24]
      break;
 800425a:	e064      	b.n	8004326 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	4618      	mov	r0, r3
 8004264:	f000 f94e 	bl	8004504 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	699a      	ldr	r2, [r3, #24]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699a      	ldr	r2, [r3, #24]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6999      	ldr	r1, [r3, #24]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	021a      	lsls	r2, r3, #8
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	430a      	orrs	r2, r1
 800429a:	619a      	str	r2, [r3, #24]
      break;
 800429c:	e043      	b.n	8004326 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68b9      	ldr	r1, [r7, #8]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 f999 	bl	80045dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	69da      	ldr	r2, [r3, #28]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0208 	orr.w	r2, r2, #8
 80042b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	69da      	ldr	r2, [r3, #28]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0204 	bic.w	r2, r2, #4
 80042c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	69d9      	ldr	r1, [r3, #28]
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	691a      	ldr	r2, [r3, #16]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	430a      	orrs	r2, r1
 80042da:	61da      	str	r2, [r3, #28]
      break;
 80042dc:	e023      	b.n	8004326 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68b9      	ldr	r1, [r7, #8]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 f9e3 	bl	80046b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	69da      	ldr	r2, [r3, #28]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69da      	ldr	r2, [r3, #28]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004308:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	69d9      	ldr	r1, [r3, #28]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	021a      	lsls	r2, r3, #8
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	61da      	str	r2, [r3, #28]
      break;
 800431e:	e002      	b.n	8004326 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	75fb      	strb	r3, [r7, #23]
      break;
 8004324:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800432e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004330:	4618      	mov	r0, r3
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a34      	ldr	r2, [pc, #208]	; (800441c <TIM_Base_SetConfig+0xe4>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d00f      	beq.n	8004370 <TIM_Base_SetConfig+0x38>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004356:	d00b      	beq.n	8004370 <TIM_Base_SetConfig+0x38>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a31      	ldr	r2, [pc, #196]	; (8004420 <TIM_Base_SetConfig+0xe8>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d007      	beq.n	8004370 <TIM_Base_SetConfig+0x38>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a30      	ldr	r2, [pc, #192]	; (8004424 <TIM_Base_SetConfig+0xec>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_Base_SetConfig+0x38>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a2f      	ldr	r2, [pc, #188]	; (8004428 <TIM_Base_SetConfig+0xf0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d108      	bne.n	8004382 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a25      	ldr	r2, [pc, #148]	; (800441c <TIM_Base_SetConfig+0xe4>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d01b      	beq.n	80043c2 <TIM_Base_SetConfig+0x8a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004390:	d017      	beq.n	80043c2 <TIM_Base_SetConfig+0x8a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a22      	ldr	r2, [pc, #136]	; (8004420 <TIM_Base_SetConfig+0xe8>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <TIM_Base_SetConfig+0x8a>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a21      	ldr	r2, [pc, #132]	; (8004424 <TIM_Base_SetConfig+0xec>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00f      	beq.n	80043c2 <TIM_Base_SetConfig+0x8a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a20      	ldr	r2, [pc, #128]	; (8004428 <TIM_Base_SetConfig+0xf0>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d00b      	beq.n	80043c2 <TIM_Base_SetConfig+0x8a>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a1f      	ldr	r2, [pc, #124]	; (800442c <TIM_Base_SetConfig+0xf4>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d007      	beq.n	80043c2 <TIM_Base_SetConfig+0x8a>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a1e      	ldr	r2, [pc, #120]	; (8004430 <TIM_Base_SetConfig+0xf8>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d003      	beq.n	80043c2 <TIM_Base_SetConfig+0x8a>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a1d      	ldr	r2, [pc, #116]	; (8004434 <TIM_Base_SetConfig+0xfc>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d108      	bne.n	80043d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	4313      	orrs	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a08      	ldr	r2, [pc, #32]	; (800441c <TIM_Base_SetConfig+0xe4>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d103      	bne.n	8004408 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	691a      	ldr	r2, [r3, #16]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	615a      	str	r2, [r3, #20]
}
 800440e:	bf00      	nop
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	40010000 	.word	0x40010000
 8004420:	40000400 	.word	0x40000400
 8004424:	40000800 	.word	0x40000800
 8004428:	40000c00 	.word	0x40000c00
 800442c:	40014000 	.word	0x40014000
 8004430:	40014400 	.word	0x40014400
 8004434:	40014800 	.word	0x40014800

08004438 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	f023 0201 	bic.w	r2, r3, #1
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f023 0303 	bic.w	r3, r3, #3
 800446e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	4313      	orrs	r3, r2
 8004478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	f023 0302 	bic.w	r3, r3, #2
 8004480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	4313      	orrs	r3, r2
 800448a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a1c      	ldr	r2, [pc, #112]	; (8004500 <TIM_OC1_SetConfig+0xc8>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d10c      	bne.n	80044ae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	f023 0308 	bic.w	r3, r3, #8
 800449a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f023 0304 	bic.w	r3, r3, #4
 80044ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a13      	ldr	r2, [pc, #76]	; (8004500 <TIM_OC1_SetConfig+0xc8>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d111      	bne.n	80044da <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	697a      	ldr	r2, [r7, #20]
 80044f2:	621a      	str	r2, [r3, #32]
}
 80044f4:	bf00      	nop
 80044f6:	371c      	adds	r7, #28
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	40010000 	.word	0x40010000

08004504 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004504:	b480      	push	{r7}
 8004506:	b087      	sub	sp, #28
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	f023 0210 	bic.w	r2, r3, #16
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800453a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	021b      	lsls	r3, r3, #8
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f023 0320 	bic.w	r3, r3, #32
 800454e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a1e      	ldr	r2, [pc, #120]	; (80045d8 <TIM_OC2_SetConfig+0xd4>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d10d      	bne.n	8004580 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800456a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	4313      	orrs	r3, r2
 8004576:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800457e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a15      	ldr	r2, [pc, #84]	; (80045d8 <TIM_OC2_SetConfig+0xd4>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d113      	bne.n	80045b0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800458e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004596:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	621a      	str	r2, [r3, #32]
}
 80045ca:	bf00      	nop
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40010000 	.word	0x40010000

080045dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045dc:	b480      	push	{r7}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800460a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0303 	bic.w	r3, r3, #3
 8004612:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004624:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	021b      	lsls	r3, r3, #8
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	4313      	orrs	r3, r2
 8004630:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a1d      	ldr	r2, [pc, #116]	; (80046ac <TIM_OC3_SetConfig+0xd0>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d10d      	bne.n	8004656 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	021b      	lsls	r3, r3, #8
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	4313      	orrs	r3, r2
 800464c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a14      	ldr	r2, [pc, #80]	; (80046ac <TIM_OC3_SetConfig+0xd0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d113      	bne.n	8004686 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800466c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	4313      	orrs	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	011b      	lsls	r3, r3, #4
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4313      	orrs	r3, r2
 8004684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685a      	ldr	r2, [r3, #4]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	621a      	str	r2, [r3, #32]
}
 80046a0:	bf00      	nop
 80046a2:	371c      	adds	r7, #28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	40010000 	.word	0x40010000

080046b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b087      	sub	sp, #28
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	69db      	ldr	r3, [r3, #28]
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	021b      	lsls	r3, r3, #8
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	031b      	lsls	r3, r3, #12
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a10      	ldr	r2, [pc, #64]	; (800474c <TIM_OC4_SetConfig+0x9c>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d109      	bne.n	8004724 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004716:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	019b      	lsls	r3, r3, #6
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	4313      	orrs	r3, r2
 8004722:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	621a      	str	r2, [r3, #32]
}
 800473e:	bf00      	nop
 8004740:	371c      	adds	r7, #28
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	40010000 	.word	0x40010000

08004750 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004750:	b480      	push	{r7}
 8004752:	b087      	sub	sp, #28
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f003 031f 	and.w	r3, r3, #31
 8004762:	2201      	movs	r2, #1
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6a1a      	ldr	r2, [r3, #32]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	43db      	mvns	r3, r3
 8004772:	401a      	ands	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6a1a      	ldr	r2, [r3, #32]
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f003 031f 	and.w	r3, r3, #31
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	fa01 f303 	lsl.w	r3, r1, r3
 8004788:	431a      	orrs	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	bf00      	nop
 8004790:	371c      	adds	r7, #28
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
	...

0800479c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d101      	bne.n	80047b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047b0:	2302      	movs	r3, #2
 80047b2:	e050      	b.n	8004856 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68fa      	ldr	r2, [r7, #12]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a1c      	ldr	r2, [pc, #112]	; (8004864 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d018      	beq.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004800:	d013      	beq.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a18      	ldr	r2, [pc, #96]	; (8004868 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d00e      	beq.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a16      	ldr	r2, [pc, #88]	; (800486c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d009      	beq.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a15      	ldr	r2, [pc, #84]	; (8004870 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d004      	beq.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a13      	ldr	r2, [pc, #76]	; (8004874 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d10c      	bne.n	8004844 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004830:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	68ba      	ldr	r2, [r7, #8]
 8004838:	4313      	orrs	r3, r2
 800483a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3714      	adds	r7, #20
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40010000 	.word	0x40010000
 8004868:	40000400 	.word	0x40000400
 800486c:	40000800 	.word	0x40000800
 8004870:	40000c00 	.word	0x40000c00
 8004874:	40014000 	.word	0x40014000

08004878 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e03f      	b.n	800490a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d106      	bne.n	80048a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7fe f938 	bl	8002b14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2224      	movs	r2, #36	; 0x24
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68da      	ldr	r2, [r3, #12]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 fd15 	bl	80052ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	691a      	ldr	r2, [r3, #16]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	695a      	ldr	r2, [r3, #20]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68da      	ldr	r2, [r3, #12]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004912:	b480      	push	{r7}
 8004914:	b085      	sub	sp, #20
 8004916:	af00      	add	r7, sp, #0
 8004918:	60f8      	str	r0, [r7, #12]
 800491a:	60b9      	str	r1, [r7, #8]
 800491c:	4613      	mov	r3, r2
 800491e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b20      	cmp	r3, #32
 800492a:	d130      	bne.n	800498e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <HAL_UART_Transmit_IT+0x26>
 8004932:	88fb      	ldrh	r3, [r7, #6]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d101      	bne.n	800493c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e029      	b.n	8004990 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_UART_Transmit_IT+0x38>
 8004946:	2302      	movs	r3, #2
 8004948:	e022      	b.n	8004990 <HAL_UART_Transmit_IT+0x7e>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	88fa      	ldrh	r2, [r7, #6]
 800495c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	88fa      	ldrh	r2, [r7, #6]
 8004962:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2221      	movs	r2, #33	; 0x21
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68da      	ldr	r2, [r3, #12]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004988:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800498a:	2300      	movs	r3, #0
 800498c:	e000      	b.n	8004990 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800498e:	2302      	movs	r3, #2
  }
}
 8004990:	4618      	mov	r0, r3
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	4613      	mov	r3, r2
 80049a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b20      	cmp	r3, #32
 80049b4:	d11d      	bne.n	80049f2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <HAL_UART_Receive_IT+0x26>
 80049bc:	88fb      	ldrh	r3, [r7, #6]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e016      	b.n	80049f4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d101      	bne.n	80049d4 <HAL_UART_Receive_IT+0x38>
 80049d0:	2302      	movs	r3, #2
 80049d2:	e00f      	b.n	80049f4 <HAL_UART_Receive_IT+0x58>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80049e2:	88fb      	ldrh	r3, [r7, #6]
 80049e4:	461a      	mov	r2, r3
 80049e6:	68b9      	ldr	r1, [r7, #8]
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 faab 	bl	8004f44 <UART_Start_Receive_IT>
 80049ee:	4603      	mov	r3, r0
 80049f0:	e000      	b.n	80049f4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80049f2:	2302      	movs	r3, #2
  }
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b0ba      	sub	sp, #232	; 0xe8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004a3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10f      	bne.n	8004a62 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a46:	f003 0320 	and.w	r3, r3, #32
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d009      	beq.n	8004a62 <HAL_UART_IRQHandler+0x66>
 8004a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a52:	f003 0320 	and.w	r3, r3, #32
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fb8b 	bl	8005176 <UART_Receive_IT>
      return;
 8004a60:	e256      	b.n	8004f10 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004a62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	f000 80de 	beq.w	8004c28 <HAL_UART_IRQHandler+0x22c>
 8004a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a7c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 80d1 	beq.w	8004c28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00b      	beq.n	8004aaa <HAL_UART_IRQHandler+0xae>
 8004a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d005      	beq.n	8004aaa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	f043 0201 	orr.w	r2, r3, #1
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aae:	f003 0304 	and.w	r3, r3, #4
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d00b      	beq.n	8004ace <HAL_UART_IRQHandler+0xd2>
 8004ab6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d005      	beq.n	8004ace <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	f043 0202 	orr.w	r2, r3, #2
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00b      	beq.n	8004af2 <HAL_UART_IRQHandler+0xf6>
 8004ada:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d005      	beq.n	8004af2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aea:	f043 0204 	orr.w	r2, r3, #4
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004af6:	f003 0308 	and.w	r3, r3, #8
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d011      	beq.n	8004b22 <HAL_UART_IRQHandler+0x126>
 8004afe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b02:	f003 0320 	and.w	r3, r3, #32
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d105      	bne.n	8004b16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f043 0208 	orr.w	r2, r3, #8
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f000 81ed 	beq.w	8004f06 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b30:	f003 0320 	and.w	r3, r3, #32
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d008      	beq.n	8004b4a <HAL_UART_IRQHandler+0x14e>
 8004b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b3c:	f003 0320 	and.w	r3, r3, #32
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d002      	beq.n	8004b4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 fb16 	bl	8005176 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	695b      	ldr	r3, [r3, #20]
 8004b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b54:	2b40      	cmp	r3, #64	; 0x40
 8004b56:	bf0c      	ite	eq
 8004b58:	2301      	moveq	r3, #1
 8004b5a:	2300      	movne	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b66:	f003 0308 	and.w	r3, r3, #8
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d103      	bne.n	8004b76 <HAL_UART_IRQHandler+0x17a>
 8004b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d04f      	beq.n	8004c16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fa1e 	bl	8004fb8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b86:	2b40      	cmp	r3, #64	; 0x40
 8004b88:	d141      	bne.n	8004c0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3314      	adds	r3, #20
 8004b90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b98:	e853 3f00 	ldrex	r3, [r3]
 8004b9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004ba0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ba4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ba8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	3314      	adds	r3, #20
 8004bb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004bb6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004bba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004bc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004bc6:	e841 2300 	strex	r3, r2, [r1]
 8004bca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004bce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1d9      	bne.n	8004b8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d013      	beq.n	8004c06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be2:	4a7d      	ldr	r2, [pc, #500]	; (8004dd8 <HAL_UART_IRQHandler+0x3dc>)
 8004be4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7fe fb49 	bl	8003282 <HAL_DMA_Abort_IT>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d016      	beq.n	8004c24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c00:	4610      	mov	r0, r2
 8004c02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c04:	e00e      	b.n	8004c24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f986 	bl	8004f18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c0c:	e00a      	b.n	8004c24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 f982 	bl	8004f18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c14:	e006      	b.n	8004c24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f97e 	bl	8004f18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004c22:	e170      	b.n	8004f06 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c24:	bf00      	nop
    return;
 8004c26:	e16e      	b.n	8004f06 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	f040 814a 	bne.w	8004ec6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c36:	f003 0310 	and.w	r3, r3, #16
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 8143 	beq.w	8004ec6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c44:	f003 0310 	and.w	r3, r3, #16
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 813c 	beq.w	8004ec6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60bb      	str	r3, [r7, #8]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	60bb      	str	r3, [r7, #8]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	60bb      	str	r3, [r7, #8]
 8004c62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c6e:	2b40      	cmp	r3, #64	; 0x40
 8004c70:	f040 80b4 	bne.w	8004ddc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004c80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f000 8140 	beq.w	8004f0a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c92:	429a      	cmp	r2, r3
 8004c94:	f080 8139 	bcs.w	8004f0a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c9e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004caa:	f000 8088 	beq.w	8004dbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	330c      	adds	r3, #12
 8004cb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cbc:	e853 3f00 	ldrex	r3, [r3]
 8004cc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004cc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004cc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ccc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	330c      	adds	r3, #12
 8004cd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004cda:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004cde:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004ce6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004cea:	e841 2300 	strex	r3, r2, [r1]
 8004cee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004cf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1d9      	bne.n	8004cae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3314      	adds	r3, #20
 8004d00:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004d0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d0c:	f023 0301 	bic.w	r3, r3, #1
 8004d10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	3314      	adds	r3, #20
 8004d1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004d1e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004d22:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d24:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004d26:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004d2a:	e841 2300 	strex	r3, r2, [r1]
 8004d2e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004d30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1e1      	bne.n	8004cfa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	3314      	adds	r3, #20
 8004d3c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d40:	e853 3f00 	ldrex	r3, [r3]
 8004d44:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	3314      	adds	r3, #20
 8004d56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004d5a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004d5c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004d60:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004d62:	e841 2300 	strex	r3, r2, [r1]
 8004d66:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004d68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1e3      	bne.n	8004d36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2220      	movs	r2, #32
 8004d72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	330c      	adds	r3, #12
 8004d82:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d86:	e853 3f00 	ldrex	r3, [r3]
 8004d8a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d8e:	f023 0310 	bic.w	r3, r3, #16
 8004d92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	330c      	adds	r3, #12
 8004d9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004da0:	65ba      	str	r2, [r7, #88]	; 0x58
 8004da2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004da6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004da8:	e841 2300 	strex	r3, r2, [r1]
 8004dac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004dae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1e3      	bne.n	8004d7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7fe f9f2 	bl	80031a2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	4619      	mov	r1, r3
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 f8ac 	bl	8004f2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004dd4:	e099      	b.n	8004f0a <HAL_UART_IRQHandler+0x50e>
 8004dd6:	bf00      	nop
 8004dd8:	0800507f 	.word	0x0800507f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 808b 	beq.w	8004f0e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004df8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f000 8086 	beq.w	8004f0e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	330c      	adds	r3, #12
 8004e08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e0c:	e853 3f00 	ldrex	r3, [r3]
 8004e10:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e18:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	330c      	adds	r3, #12
 8004e22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004e26:	647a      	str	r2, [r7, #68]	; 0x44
 8004e28:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e2e:	e841 2300 	strex	r3, r2, [r1]
 8004e32:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1e3      	bne.n	8004e02 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	3314      	adds	r3, #20
 8004e40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	e853 3f00 	ldrex	r3, [r3]
 8004e48:	623b      	str	r3, [r7, #32]
   return(result);
 8004e4a:	6a3b      	ldr	r3, [r7, #32]
 8004e4c:	f023 0301 	bic.w	r3, r3, #1
 8004e50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3314      	adds	r3, #20
 8004e5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004e5e:	633a      	str	r2, [r7, #48]	; 0x30
 8004e60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e66:	e841 2300 	strex	r3, r2, [r1]
 8004e6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1e3      	bne.n	8004e3a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2220      	movs	r2, #32
 8004e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	330c      	adds	r3, #12
 8004e86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	e853 3f00 	ldrex	r3, [r3]
 8004e8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f023 0310 	bic.w	r3, r3, #16
 8004e96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	330c      	adds	r3, #12
 8004ea0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004ea4:	61fa      	str	r2, [r7, #28]
 8004ea6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea8:	69b9      	ldr	r1, [r7, #24]
 8004eaa:	69fa      	ldr	r2, [r7, #28]
 8004eac:	e841 2300 	strex	r3, r2, [r1]
 8004eb0:	617b      	str	r3, [r7, #20]
   return(result);
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1e3      	bne.n	8004e80 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004eb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f834 	bl	8004f2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004ec4:	e023      	b.n	8004f0e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d009      	beq.n	8004ee6 <HAL_UART_IRQHandler+0x4ea>
 8004ed2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f8e1 	bl	80050a6 <UART_Transmit_IT>
    return;
 8004ee4:	e014      	b.n	8004f10 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00e      	beq.n	8004f10 <HAL_UART_IRQHandler+0x514>
 8004ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d008      	beq.n	8004f10 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f921 	bl	8005146 <UART_EndTransmit_IT>
    return;
 8004f04:	e004      	b.n	8004f10 <HAL_UART_IRQHandler+0x514>
    return;
 8004f06:	bf00      	nop
 8004f08:	e002      	b.n	8004f10 <HAL_UART_IRQHandler+0x514>
      return;
 8004f0a:	bf00      	nop
 8004f0c:	e000      	b.n	8004f10 <HAL_UART_IRQHandler+0x514>
      return;
 8004f0e:	bf00      	nop
  }
}
 8004f10:	37e8      	adds	r7, #232	; 0xe8
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop

08004f18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f20:	bf00      	nop
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	460b      	mov	r3, r1
 8004f36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	88fa      	ldrh	r2, [r7, #6]
 8004f5c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	88fa      	ldrh	r2, [r7, #6]
 8004f62:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2222      	movs	r2, #34	; 0x22
 8004f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68da      	ldr	r2, [r3, #12]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f88:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695a      	ldr	r2, [r3, #20]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f042 0201 	orr.w	r2, r2, #1
 8004f98:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68da      	ldr	r2, [r3, #12]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f042 0220 	orr.w	r2, r2, #32
 8004fa8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b095      	sub	sp, #84	; 0x54
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	330c      	adds	r3, #12
 8004fc6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fca:	e853 3f00 	ldrex	r3, [r3]
 8004fce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	330c      	adds	r3, #12
 8004fde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fe0:	643a      	str	r2, [r7, #64]	; 0x40
 8004fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fe6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fe8:	e841 2300 	strex	r3, r2, [r1]
 8004fec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d1e5      	bne.n	8004fc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	3314      	adds	r3, #20
 8004ffa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffc:	6a3b      	ldr	r3, [r7, #32]
 8004ffe:	e853 3f00 	ldrex	r3, [r3]
 8005002:	61fb      	str	r3, [r7, #28]
   return(result);
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	f023 0301 	bic.w	r3, r3, #1
 800500a:	64bb      	str	r3, [r7, #72]	; 0x48
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3314      	adds	r3, #20
 8005012:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005014:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005016:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005018:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800501a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800501c:	e841 2300 	strex	r3, r2, [r1]
 8005020:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1e5      	bne.n	8004ff4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502c:	2b01      	cmp	r3, #1
 800502e:	d119      	bne.n	8005064 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	330c      	adds	r3, #12
 8005036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	e853 3f00 	ldrex	r3, [r3]
 800503e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	f023 0310 	bic.w	r3, r3, #16
 8005046:	647b      	str	r3, [r7, #68]	; 0x44
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	330c      	adds	r3, #12
 800504e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005050:	61ba      	str	r2, [r7, #24]
 8005052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005054:	6979      	ldr	r1, [r7, #20]
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	e841 2300 	strex	r3, r2, [r1]
 800505c:	613b      	str	r3, [r7, #16]
   return(result);
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1e5      	bne.n	8005030 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005072:	bf00      	nop
 8005074:	3754      	adds	r7, #84	; 0x54
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr

0800507e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b084      	sub	sp, #16
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f7ff ff3d 	bl	8004f18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800509e:	bf00      	nop
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b085      	sub	sp, #20
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b21      	cmp	r3, #33	; 0x21
 80050b8:	d13e      	bne.n	8005138 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050c2:	d114      	bne.n	80050ee <UART_Transmit_IT+0x48>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d110      	bne.n	80050ee <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	881b      	ldrh	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	1c9a      	adds	r2, r3, #2
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	621a      	str	r2, [r3, #32]
 80050ec:	e008      	b.n	8005100 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6a1b      	ldr	r3, [r3, #32]
 80050f2:	1c59      	adds	r1, r3, #1
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	6211      	str	r1, [r2, #32]
 80050f8:	781a      	ldrb	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29b      	uxth	r3, r3
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	4619      	mov	r1, r3
 800510e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005110:	2b00      	cmp	r3, #0
 8005112:	d10f      	bne.n	8005134 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68da      	ldr	r2, [r3, #12]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005122:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68da      	ldr	r2, [r3, #12]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005132:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005134:	2300      	movs	r3, #0
 8005136:	e000      	b.n	800513a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005138:	2302      	movs	r3, #2
  }
}
 800513a:	4618      	mov	r0, r3
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b082      	sub	sp, #8
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68da      	ldr	r2, [r3, #12]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800515c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2220      	movs	r2, #32
 8005162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f7fc fa4c 	bl	8001604 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3708      	adds	r7, #8
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b08c      	sub	sp, #48	; 0x30
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b22      	cmp	r3, #34	; 0x22
 8005188:	f040 80ab 	bne.w	80052e2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005194:	d117      	bne.n	80051c6 <UART_Receive_IT+0x50>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d113      	bne.n	80051c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800519e:	2300      	movs	r3, #0
 80051a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051be:	1c9a      	adds	r2, r3, #2
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	629a      	str	r2, [r3, #40]	; 0x28
 80051c4:	e026      	b.n	8005214 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051d8:	d007      	beq.n	80051ea <UART_Receive_IT+0x74>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10a      	bne.n	80051f8 <UART_Receive_IT+0x82>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d106      	bne.n	80051f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f4:	701a      	strb	r2, [r3, #0]
 80051f6:	e008      	b.n	800520a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005204:	b2da      	uxtb	r2, r3
 8005206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005208:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800520e:	1c5a      	adds	r2, r3, #1
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005218:	b29b      	uxth	r3, r3
 800521a:	3b01      	subs	r3, #1
 800521c:	b29b      	uxth	r3, r3
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	4619      	mov	r1, r3
 8005222:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005224:	2b00      	cmp	r3, #0
 8005226:	d15a      	bne.n	80052de <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0220 	bic.w	r2, r2, #32
 8005236:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005246:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695a      	ldr	r2, [r3, #20]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 0201 	bic.w	r2, r2, #1
 8005256:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2220      	movs	r2, #32
 800525c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005264:	2b01      	cmp	r3, #1
 8005266:	d135      	bne.n	80052d4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	330c      	adds	r3, #12
 8005274:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	e853 3f00 	ldrex	r3, [r3]
 800527c:	613b      	str	r3, [r7, #16]
   return(result);
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f023 0310 	bic.w	r3, r3, #16
 8005284:	627b      	str	r3, [r7, #36]	; 0x24
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	330c      	adds	r3, #12
 800528c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800528e:	623a      	str	r2, [r7, #32]
 8005290:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005292:	69f9      	ldr	r1, [r7, #28]
 8005294:	6a3a      	ldr	r2, [r7, #32]
 8005296:	e841 2300 	strex	r3, r2, [r1]
 800529a:	61bb      	str	r3, [r7, #24]
   return(result);
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1e5      	bne.n	800526e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0310 	and.w	r3, r3, #16
 80052ac:	2b10      	cmp	r3, #16
 80052ae:	d10a      	bne.n	80052c6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052b0:	2300      	movs	r3, #0
 80052b2:	60fb      	str	r3, [r7, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	60fb      	str	r3, [r7, #12]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	60fb      	str	r3, [r7, #12]
 80052c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052ca:	4619      	mov	r1, r3
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f7ff fe2d 	bl	8004f2c <HAL_UARTEx_RxEventCallback>
 80052d2:	e002      	b.n	80052da <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f7fc f9c9 	bl	800166c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80052da:	2300      	movs	r3, #0
 80052dc:	e002      	b.n	80052e4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	e000      	b.n	80052e4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
  }
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3730      	adds	r7, #48	; 0x30
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f0:	b09f      	sub	sp, #124	; 0x7c
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005300:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005302:	68d9      	ldr	r1, [r3, #12]
 8005304:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	ea40 0301 	orr.w	r3, r0, r1
 800530c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800530e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005310:	689a      	ldr	r2, [r3, #8]
 8005312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	431a      	orrs	r2, r3
 8005318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	431a      	orrs	r2, r3
 800531e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005320:	69db      	ldr	r3, [r3, #28]
 8005322:	4313      	orrs	r3, r2
 8005324:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005330:	f021 010c 	bic.w	r1, r1, #12
 8005334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800533a:	430b      	orrs	r3, r1
 800533c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800533e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800534a:	6999      	ldr	r1, [r3, #24]
 800534c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	ea40 0301 	orr.w	r3, r0, r1
 8005354:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	4bc5      	ldr	r3, [pc, #788]	; (8005670 <UART_SetConfig+0x384>)
 800535c:	429a      	cmp	r2, r3
 800535e:	d004      	beq.n	800536a <UART_SetConfig+0x7e>
 8005360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	4bc3      	ldr	r3, [pc, #780]	; (8005674 <UART_SetConfig+0x388>)
 8005366:	429a      	cmp	r2, r3
 8005368:	d103      	bne.n	8005372 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800536a:	f7fe fdab 	bl	8003ec4 <HAL_RCC_GetPCLK2Freq>
 800536e:	6778      	str	r0, [r7, #116]	; 0x74
 8005370:	e002      	b.n	8005378 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005372:	f7fe fd93 	bl	8003e9c <HAL_RCC_GetPCLK1Freq>
 8005376:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005378:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005380:	f040 80b6 	bne.w	80054f0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005384:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005386:	461c      	mov	r4, r3
 8005388:	f04f 0500 	mov.w	r5, #0
 800538c:	4622      	mov	r2, r4
 800538e:	462b      	mov	r3, r5
 8005390:	1891      	adds	r1, r2, r2
 8005392:	6439      	str	r1, [r7, #64]	; 0x40
 8005394:	415b      	adcs	r3, r3
 8005396:	647b      	str	r3, [r7, #68]	; 0x44
 8005398:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800539c:	1912      	adds	r2, r2, r4
 800539e:	eb45 0303 	adc.w	r3, r5, r3
 80053a2:	f04f 0000 	mov.w	r0, #0
 80053a6:	f04f 0100 	mov.w	r1, #0
 80053aa:	00d9      	lsls	r1, r3, #3
 80053ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053b0:	00d0      	lsls	r0, r2, #3
 80053b2:	4602      	mov	r2, r0
 80053b4:	460b      	mov	r3, r1
 80053b6:	1911      	adds	r1, r2, r4
 80053b8:	6639      	str	r1, [r7, #96]	; 0x60
 80053ba:	416b      	adcs	r3, r5
 80053bc:	667b      	str	r3, [r7, #100]	; 0x64
 80053be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	461a      	mov	r2, r3
 80053c4:	f04f 0300 	mov.w	r3, #0
 80053c8:	1891      	adds	r1, r2, r2
 80053ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80053cc:	415b      	adcs	r3, r3
 80053ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80053d4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80053d8:	f7fb fbee 	bl	8000bb8 <__aeabi_uldivmod>
 80053dc:	4602      	mov	r2, r0
 80053de:	460b      	mov	r3, r1
 80053e0:	4ba5      	ldr	r3, [pc, #660]	; (8005678 <UART_SetConfig+0x38c>)
 80053e2:	fba3 2302 	umull	r2, r3, r3, r2
 80053e6:	095b      	lsrs	r3, r3, #5
 80053e8:	011e      	lsls	r6, r3, #4
 80053ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053ec:	461c      	mov	r4, r3
 80053ee:	f04f 0500 	mov.w	r5, #0
 80053f2:	4622      	mov	r2, r4
 80053f4:	462b      	mov	r3, r5
 80053f6:	1891      	adds	r1, r2, r2
 80053f8:	6339      	str	r1, [r7, #48]	; 0x30
 80053fa:	415b      	adcs	r3, r3
 80053fc:	637b      	str	r3, [r7, #52]	; 0x34
 80053fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005402:	1912      	adds	r2, r2, r4
 8005404:	eb45 0303 	adc.w	r3, r5, r3
 8005408:	f04f 0000 	mov.w	r0, #0
 800540c:	f04f 0100 	mov.w	r1, #0
 8005410:	00d9      	lsls	r1, r3, #3
 8005412:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005416:	00d0      	lsls	r0, r2, #3
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	1911      	adds	r1, r2, r4
 800541e:	65b9      	str	r1, [r7, #88]	; 0x58
 8005420:	416b      	adcs	r3, r5
 8005422:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005424:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	461a      	mov	r2, r3
 800542a:	f04f 0300 	mov.w	r3, #0
 800542e:	1891      	adds	r1, r2, r2
 8005430:	62b9      	str	r1, [r7, #40]	; 0x28
 8005432:	415b      	adcs	r3, r3
 8005434:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005436:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800543a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800543e:	f7fb fbbb 	bl	8000bb8 <__aeabi_uldivmod>
 8005442:	4602      	mov	r2, r0
 8005444:	460b      	mov	r3, r1
 8005446:	4b8c      	ldr	r3, [pc, #560]	; (8005678 <UART_SetConfig+0x38c>)
 8005448:	fba3 1302 	umull	r1, r3, r3, r2
 800544c:	095b      	lsrs	r3, r3, #5
 800544e:	2164      	movs	r1, #100	; 0x64
 8005450:	fb01 f303 	mul.w	r3, r1, r3
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	00db      	lsls	r3, r3, #3
 8005458:	3332      	adds	r3, #50	; 0x32
 800545a:	4a87      	ldr	r2, [pc, #540]	; (8005678 <UART_SetConfig+0x38c>)
 800545c:	fba2 2303 	umull	r2, r3, r2, r3
 8005460:	095b      	lsrs	r3, r3, #5
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005468:	441e      	add	r6, r3
 800546a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800546c:	4618      	mov	r0, r3
 800546e:	f04f 0100 	mov.w	r1, #0
 8005472:	4602      	mov	r2, r0
 8005474:	460b      	mov	r3, r1
 8005476:	1894      	adds	r4, r2, r2
 8005478:	623c      	str	r4, [r7, #32]
 800547a:	415b      	adcs	r3, r3
 800547c:	627b      	str	r3, [r7, #36]	; 0x24
 800547e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005482:	1812      	adds	r2, r2, r0
 8005484:	eb41 0303 	adc.w	r3, r1, r3
 8005488:	f04f 0400 	mov.w	r4, #0
 800548c:	f04f 0500 	mov.w	r5, #0
 8005490:	00dd      	lsls	r5, r3, #3
 8005492:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005496:	00d4      	lsls	r4, r2, #3
 8005498:	4622      	mov	r2, r4
 800549a:	462b      	mov	r3, r5
 800549c:	1814      	adds	r4, r2, r0
 800549e:	653c      	str	r4, [r7, #80]	; 0x50
 80054a0:	414b      	adcs	r3, r1
 80054a2:	657b      	str	r3, [r7, #84]	; 0x54
 80054a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	461a      	mov	r2, r3
 80054aa:	f04f 0300 	mov.w	r3, #0
 80054ae:	1891      	adds	r1, r2, r2
 80054b0:	61b9      	str	r1, [r7, #24]
 80054b2:	415b      	adcs	r3, r3
 80054b4:	61fb      	str	r3, [r7, #28]
 80054b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054ba:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80054be:	f7fb fb7b 	bl	8000bb8 <__aeabi_uldivmod>
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4b6c      	ldr	r3, [pc, #432]	; (8005678 <UART_SetConfig+0x38c>)
 80054c8:	fba3 1302 	umull	r1, r3, r3, r2
 80054cc:	095b      	lsrs	r3, r3, #5
 80054ce:	2164      	movs	r1, #100	; 0x64
 80054d0:	fb01 f303 	mul.w	r3, r1, r3
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	3332      	adds	r3, #50	; 0x32
 80054da:	4a67      	ldr	r2, [pc, #412]	; (8005678 <UART_SetConfig+0x38c>)
 80054dc:	fba2 2303 	umull	r2, r3, r2, r3
 80054e0:	095b      	lsrs	r3, r3, #5
 80054e2:	f003 0207 	and.w	r2, r3, #7
 80054e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4432      	add	r2, r6
 80054ec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054ee:	e0b9      	b.n	8005664 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054f2:	461c      	mov	r4, r3
 80054f4:	f04f 0500 	mov.w	r5, #0
 80054f8:	4622      	mov	r2, r4
 80054fa:	462b      	mov	r3, r5
 80054fc:	1891      	adds	r1, r2, r2
 80054fe:	6139      	str	r1, [r7, #16]
 8005500:	415b      	adcs	r3, r3
 8005502:	617b      	str	r3, [r7, #20]
 8005504:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005508:	1912      	adds	r2, r2, r4
 800550a:	eb45 0303 	adc.w	r3, r5, r3
 800550e:	f04f 0000 	mov.w	r0, #0
 8005512:	f04f 0100 	mov.w	r1, #0
 8005516:	00d9      	lsls	r1, r3, #3
 8005518:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800551c:	00d0      	lsls	r0, r2, #3
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	eb12 0804 	adds.w	r8, r2, r4
 8005526:	eb43 0905 	adc.w	r9, r3, r5
 800552a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	4618      	mov	r0, r3
 8005530:	f04f 0100 	mov.w	r1, #0
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	008b      	lsls	r3, r1, #2
 800553e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005542:	0082      	lsls	r2, r0, #2
 8005544:	4640      	mov	r0, r8
 8005546:	4649      	mov	r1, r9
 8005548:	f7fb fb36 	bl	8000bb8 <__aeabi_uldivmod>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	4b49      	ldr	r3, [pc, #292]	; (8005678 <UART_SetConfig+0x38c>)
 8005552:	fba3 2302 	umull	r2, r3, r3, r2
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	011e      	lsls	r6, r3, #4
 800555a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800555c:	4618      	mov	r0, r3
 800555e:	f04f 0100 	mov.w	r1, #0
 8005562:	4602      	mov	r2, r0
 8005564:	460b      	mov	r3, r1
 8005566:	1894      	adds	r4, r2, r2
 8005568:	60bc      	str	r4, [r7, #8]
 800556a:	415b      	adcs	r3, r3
 800556c:	60fb      	str	r3, [r7, #12]
 800556e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005572:	1812      	adds	r2, r2, r0
 8005574:	eb41 0303 	adc.w	r3, r1, r3
 8005578:	f04f 0400 	mov.w	r4, #0
 800557c:	f04f 0500 	mov.w	r5, #0
 8005580:	00dd      	lsls	r5, r3, #3
 8005582:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005586:	00d4      	lsls	r4, r2, #3
 8005588:	4622      	mov	r2, r4
 800558a:	462b      	mov	r3, r5
 800558c:	1814      	adds	r4, r2, r0
 800558e:	64bc      	str	r4, [r7, #72]	; 0x48
 8005590:	414b      	adcs	r3, r1
 8005592:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005594:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	4618      	mov	r0, r3
 800559a:	f04f 0100 	mov.w	r1, #0
 800559e:	f04f 0200 	mov.w	r2, #0
 80055a2:	f04f 0300 	mov.w	r3, #0
 80055a6:	008b      	lsls	r3, r1, #2
 80055a8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80055ac:	0082      	lsls	r2, r0, #2
 80055ae:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80055b2:	f7fb fb01 	bl	8000bb8 <__aeabi_uldivmod>
 80055b6:	4602      	mov	r2, r0
 80055b8:	460b      	mov	r3, r1
 80055ba:	4b2f      	ldr	r3, [pc, #188]	; (8005678 <UART_SetConfig+0x38c>)
 80055bc:	fba3 1302 	umull	r1, r3, r3, r2
 80055c0:	095b      	lsrs	r3, r3, #5
 80055c2:	2164      	movs	r1, #100	; 0x64
 80055c4:	fb01 f303 	mul.w	r3, r1, r3
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	011b      	lsls	r3, r3, #4
 80055cc:	3332      	adds	r3, #50	; 0x32
 80055ce:	4a2a      	ldr	r2, [pc, #168]	; (8005678 <UART_SetConfig+0x38c>)
 80055d0:	fba2 2303 	umull	r2, r3, r2, r3
 80055d4:	095b      	lsrs	r3, r3, #5
 80055d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055da:	441e      	add	r6, r3
 80055dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055de:	4618      	mov	r0, r3
 80055e0:	f04f 0100 	mov.w	r1, #0
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	1894      	adds	r4, r2, r2
 80055ea:	603c      	str	r4, [r7, #0]
 80055ec:	415b      	adcs	r3, r3
 80055ee:	607b      	str	r3, [r7, #4]
 80055f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055f4:	1812      	adds	r2, r2, r0
 80055f6:	eb41 0303 	adc.w	r3, r1, r3
 80055fa:	f04f 0400 	mov.w	r4, #0
 80055fe:	f04f 0500 	mov.w	r5, #0
 8005602:	00dd      	lsls	r5, r3, #3
 8005604:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005608:	00d4      	lsls	r4, r2, #3
 800560a:	4622      	mov	r2, r4
 800560c:	462b      	mov	r3, r5
 800560e:	eb12 0a00 	adds.w	sl, r2, r0
 8005612:	eb43 0b01 	adc.w	fp, r3, r1
 8005616:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	4618      	mov	r0, r3
 800561c:	f04f 0100 	mov.w	r1, #0
 8005620:	f04f 0200 	mov.w	r2, #0
 8005624:	f04f 0300 	mov.w	r3, #0
 8005628:	008b      	lsls	r3, r1, #2
 800562a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800562e:	0082      	lsls	r2, r0, #2
 8005630:	4650      	mov	r0, sl
 8005632:	4659      	mov	r1, fp
 8005634:	f7fb fac0 	bl	8000bb8 <__aeabi_uldivmod>
 8005638:	4602      	mov	r2, r0
 800563a:	460b      	mov	r3, r1
 800563c:	4b0e      	ldr	r3, [pc, #56]	; (8005678 <UART_SetConfig+0x38c>)
 800563e:	fba3 1302 	umull	r1, r3, r3, r2
 8005642:	095b      	lsrs	r3, r3, #5
 8005644:	2164      	movs	r1, #100	; 0x64
 8005646:	fb01 f303 	mul.w	r3, r1, r3
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	011b      	lsls	r3, r3, #4
 800564e:	3332      	adds	r3, #50	; 0x32
 8005650:	4a09      	ldr	r2, [pc, #36]	; (8005678 <UART_SetConfig+0x38c>)
 8005652:	fba2 2303 	umull	r2, r3, r2, r3
 8005656:	095b      	lsrs	r3, r3, #5
 8005658:	f003 020f 	and.w	r2, r3, #15
 800565c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4432      	add	r2, r6
 8005662:	609a      	str	r2, [r3, #8]
}
 8005664:	bf00      	nop
 8005666:	377c      	adds	r7, #124	; 0x7c
 8005668:	46bd      	mov	sp, r7
 800566a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800566e:	bf00      	nop
 8005670:	40011000 	.word	0x40011000
 8005674:	40011400 	.word	0x40011400
 8005678:	51eb851f 	.word	0x51eb851f

0800567c <__assert_func>:
 800567c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800567e:	4614      	mov	r4, r2
 8005680:	461a      	mov	r2, r3
 8005682:	4b09      	ldr	r3, [pc, #36]	; (80056a8 <__assert_func+0x2c>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4605      	mov	r5, r0
 8005688:	68d8      	ldr	r0, [r3, #12]
 800568a:	b14c      	cbz	r4, 80056a0 <__assert_func+0x24>
 800568c:	4b07      	ldr	r3, [pc, #28]	; (80056ac <__assert_func+0x30>)
 800568e:	9100      	str	r1, [sp, #0]
 8005690:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005694:	4906      	ldr	r1, [pc, #24]	; (80056b0 <__assert_func+0x34>)
 8005696:	462b      	mov	r3, r5
 8005698:	f000 f814 	bl	80056c4 <fiprintf>
 800569c:	f001 f832 	bl	8006704 <abort>
 80056a0:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <__assert_func+0x38>)
 80056a2:	461c      	mov	r4, r3
 80056a4:	e7f3      	b.n	800568e <__assert_func+0x12>
 80056a6:	bf00      	nop
 80056a8:	20000024 	.word	0x20000024
 80056ac:	080087f8 	.word	0x080087f8
 80056b0:	08008805 	.word	0x08008805
 80056b4:	08008833 	.word	0x08008833

080056b8 <__errno>:
 80056b8:	4b01      	ldr	r3, [pc, #4]	; (80056c0 <__errno+0x8>)
 80056ba:	6818      	ldr	r0, [r3, #0]
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	20000024 	.word	0x20000024

080056c4 <fiprintf>:
 80056c4:	b40e      	push	{r1, r2, r3}
 80056c6:	b503      	push	{r0, r1, lr}
 80056c8:	4601      	mov	r1, r0
 80056ca:	ab03      	add	r3, sp, #12
 80056cc:	4805      	ldr	r0, [pc, #20]	; (80056e4 <fiprintf+0x20>)
 80056ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80056d2:	6800      	ldr	r0, [r0, #0]
 80056d4:	9301      	str	r3, [sp, #4]
 80056d6:	f000 f91d 	bl	8005914 <_vfiprintf_r>
 80056da:	b002      	add	sp, #8
 80056dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80056e0:	b003      	add	sp, #12
 80056e2:	4770      	bx	lr
 80056e4:	20000024 	.word	0x20000024

080056e8 <__libc_init_array>:
 80056e8:	b570      	push	{r4, r5, r6, lr}
 80056ea:	4d0d      	ldr	r5, [pc, #52]	; (8005720 <__libc_init_array+0x38>)
 80056ec:	4c0d      	ldr	r4, [pc, #52]	; (8005724 <__libc_init_array+0x3c>)
 80056ee:	1b64      	subs	r4, r4, r5
 80056f0:	10a4      	asrs	r4, r4, #2
 80056f2:	2600      	movs	r6, #0
 80056f4:	42a6      	cmp	r6, r4
 80056f6:	d109      	bne.n	800570c <__libc_init_array+0x24>
 80056f8:	4d0b      	ldr	r5, [pc, #44]	; (8005728 <__libc_init_array+0x40>)
 80056fa:	4c0c      	ldr	r4, [pc, #48]	; (800572c <__libc_init_array+0x44>)
 80056fc:	f002 fd4e 	bl	800819c <_init>
 8005700:	1b64      	subs	r4, r4, r5
 8005702:	10a4      	asrs	r4, r4, #2
 8005704:	2600      	movs	r6, #0
 8005706:	42a6      	cmp	r6, r4
 8005708:	d105      	bne.n	8005716 <__libc_init_array+0x2e>
 800570a:	bd70      	pop	{r4, r5, r6, pc}
 800570c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005710:	4798      	blx	r3
 8005712:	3601      	adds	r6, #1
 8005714:	e7ee      	b.n	80056f4 <__libc_init_array+0xc>
 8005716:	f855 3b04 	ldr.w	r3, [r5], #4
 800571a:	4798      	blx	r3
 800571c:	3601      	adds	r6, #1
 800571e:	e7f2      	b.n	8005706 <__libc_init_array+0x1e>
 8005720:	08008be8 	.word	0x08008be8
 8005724:	08008be8 	.word	0x08008be8
 8005728:	08008be8 	.word	0x08008be8
 800572c:	08008bec 	.word	0x08008bec

08005730 <malloc>:
 8005730:	4b02      	ldr	r3, [pc, #8]	; (800573c <malloc+0xc>)
 8005732:	4601      	mov	r1, r0
 8005734:	6818      	ldr	r0, [r3, #0]
 8005736:	f000 b869 	b.w	800580c <_malloc_r>
 800573a:	bf00      	nop
 800573c:	20000024 	.word	0x20000024

08005740 <memcpy>:
 8005740:	440a      	add	r2, r1
 8005742:	4291      	cmp	r1, r2
 8005744:	f100 33ff 	add.w	r3, r0, #4294967295
 8005748:	d100      	bne.n	800574c <memcpy+0xc>
 800574a:	4770      	bx	lr
 800574c:	b510      	push	{r4, lr}
 800574e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005752:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005756:	4291      	cmp	r1, r2
 8005758:	d1f9      	bne.n	800574e <memcpy+0xe>
 800575a:	bd10      	pop	{r4, pc}

0800575c <memset>:
 800575c:	4402      	add	r2, r0
 800575e:	4603      	mov	r3, r0
 8005760:	4293      	cmp	r3, r2
 8005762:	d100      	bne.n	8005766 <memset+0xa>
 8005764:	4770      	bx	lr
 8005766:	f803 1b01 	strb.w	r1, [r3], #1
 800576a:	e7f9      	b.n	8005760 <memset+0x4>

0800576c <_free_r>:
 800576c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800576e:	2900      	cmp	r1, #0
 8005770:	d048      	beq.n	8005804 <_free_r+0x98>
 8005772:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005776:	9001      	str	r0, [sp, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	f1a1 0404 	sub.w	r4, r1, #4
 800577e:	bfb8      	it	lt
 8005780:	18e4      	addlt	r4, r4, r3
 8005782:	f002 f861 	bl	8007848 <__malloc_lock>
 8005786:	4a20      	ldr	r2, [pc, #128]	; (8005808 <_free_r+0x9c>)
 8005788:	9801      	ldr	r0, [sp, #4]
 800578a:	6813      	ldr	r3, [r2, #0]
 800578c:	4615      	mov	r5, r2
 800578e:	b933      	cbnz	r3, 800579e <_free_r+0x32>
 8005790:	6063      	str	r3, [r4, #4]
 8005792:	6014      	str	r4, [r2, #0]
 8005794:	b003      	add	sp, #12
 8005796:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800579a:	f002 b85b 	b.w	8007854 <__malloc_unlock>
 800579e:	42a3      	cmp	r3, r4
 80057a0:	d90b      	bls.n	80057ba <_free_r+0x4e>
 80057a2:	6821      	ldr	r1, [r4, #0]
 80057a4:	1862      	adds	r2, r4, r1
 80057a6:	4293      	cmp	r3, r2
 80057a8:	bf04      	itt	eq
 80057aa:	681a      	ldreq	r2, [r3, #0]
 80057ac:	685b      	ldreq	r3, [r3, #4]
 80057ae:	6063      	str	r3, [r4, #4]
 80057b0:	bf04      	itt	eq
 80057b2:	1852      	addeq	r2, r2, r1
 80057b4:	6022      	streq	r2, [r4, #0]
 80057b6:	602c      	str	r4, [r5, #0]
 80057b8:	e7ec      	b.n	8005794 <_free_r+0x28>
 80057ba:	461a      	mov	r2, r3
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	b10b      	cbz	r3, 80057c4 <_free_r+0x58>
 80057c0:	42a3      	cmp	r3, r4
 80057c2:	d9fa      	bls.n	80057ba <_free_r+0x4e>
 80057c4:	6811      	ldr	r1, [r2, #0]
 80057c6:	1855      	adds	r5, r2, r1
 80057c8:	42a5      	cmp	r5, r4
 80057ca:	d10b      	bne.n	80057e4 <_free_r+0x78>
 80057cc:	6824      	ldr	r4, [r4, #0]
 80057ce:	4421      	add	r1, r4
 80057d0:	1854      	adds	r4, r2, r1
 80057d2:	42a3      	cmp	r3, r4
 80057d4:	6011      	str	r1, [r2, #0]
 80057d6:	d1dd      	bne.n	8005794 <_free_r+0x28>
 80057d8:	681c      	ldr	r4, [r3, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	6053      	str	r3, [r2, #4]
 80057de:	4421      	add	r1, r4
 80057e0:	6011      	str	r1, [r2, #0]
 80057e2:	e7d7      	b.n	8005794 <_free_r+0x28>
 80057e4:	d902      	bls.n	80057ec <_free_r+0x80>
 80057e6:	230c      	movs	r3, #12
 80057e8:	6003      	str	r3, [r0, #0]
 80057ea:	e7d3      	b.n	8005794 <_free_r+0x28>
 80057ec:	6825      	ldr	r5, [r4, #0]
 80057ee:	1961      	adds	r1, r4, r5
 80057f0:	428b      	cmp	r3, r1
 80057f2:	bf04      	itt	eq
 80057f4:	6819      	ldreq	r1, [r3, #0]
 80057f6:	685b      	ldreq	r3, [r3, #4]
 80057f8:	6063      	str	r3, [r4, #4]
 80057fa:	bf04      	itt	eq
 80057fc:	1949      	addeq	r1, r1, r5
 80057fe:	6021      	streq	r1, [r4, #0]
 8005800:	6054      	str	r4, [r2, #4]
 8005802:	e7c7      	b.n	8005794 <_free_r+0x28>
 8005804:	b003      	add	sp, #12
 8005806:	bd30      	pop	{r4, r5, pc}
 8005808:	20000a90 	.word	0x20000a90

0800580c <_malloc_r>:
 800580c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580e:	1ccd      	adds	r5, r1, #3
 8005810:	f025 0503 	bic.w	r5, r5, #3
 8005814:	3508      	adds	r5, #8
 8005816:	2d0c      	cmp	r5, #12
 8005818:	bf38      	it	cc
 800581a:	250c      	movcc	r5, #12
 800581c:	2d00      	cmp	r5, #0
 800581e:	4606      	mov	r6, r0
 8005820:	db01      	blt.n	8005826 <_malloc_r+0x1a>
 8005822:	42a9      	cmp	r1, r5
 8005824:	d903      	bls.n	800582e <_malloc_r+0x22>
 8005826:	230c      	movs	r3, #12
 8005828:	6033      	str	r3, [r6, #0]
 800582a:	2000      	movs	r0, #0
 800582c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800582e:	f002 f80b 	bl	8007848 <__malloc_lock>
 8005832:	4921      	ldr	r1, [pc, #132]	; (80058b8 <_malloc_r+0xac>)
 8005834:	680a      	ldr	r2, [r1, #0]
 8005836:	4614      	mov	r4, r2
 8005838:	b99c      	cbnz	r4, 8005862 <_malloc_r+0x56>
 800583a:	4f20      	ldr	r7, [pc, #128]	; (80058bc <_malloc_r+0xb0>)
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	b923      	cbnz	r3, 800584a <_malloc_r+0x3e>
 8005840:	4621      	mov	r1, r4
 8005842:	4630      	mov	r0, r6
 8005844:	f000 fe8e 	bl	8006564 <_sbrk_r>
 8005848:	6038      	str	r0, [r7, #0]
 800584a:	4629      	mov	r1, r5
 800584c:	4630      	mov	r0, r6
 800584e:	f000 fe89 	bl	8006564 <_sbrk_r>
 8005852:	1c43      	adds	r3, r0, #1
 8005854:	d123      	bne.n	800589e <_malloc_r+0x92>
 8005856:	230c      	movs	r3, #12
 8005858:	6033      	str	r3, [r6, #0]
 800585a:	4630      	mov	r0, r6
 800585c:	f001 fffa 	bl	8007854 <__malloc_unlock>
 8005860:	e7e3      	b.n	800582a <_malloc_r+0x1e>
 8005862:	6823      	ldr	r3, [r4, #0]
 8005864:	1b5b      	subs	r3, r3, r5
 8005866:	d417      	bmi.n	8005898 <_malloc_r+0x8c>
 8005868:	2b0b      	cmp	r3, #11
 800586a:	d903      	bls.n	8005874 <_malloc_r+0x68>
 800586c:	6023      	str	r3, [r4, #0]
 800586e:	441c      	add	r4, r3
 8005870:	6025      	str	r5, [r4, #0]
 8005872:	e004      	b.n	800587e <_malloc_r+0x72>
 8005874:	6863      	ldr	r3, [r4, #4]
 8005876:	42a2      	cmp	r2, r4
 8005878:	bf0c      	ite	eq
 800587a:	600b      	streq	r3, [r1, #0]
 800587c:	6053      	strne	r3, [r2, #4]
 800587e:	4630      	mov	r0, r6
 8005880:	f001 ffe8 	bl	8007854 <__malloc_unlock>
 8005884:	f104 000b 	add.w	r0, r4, #11
 8005888:	1d23      	adds	r3, r4, #4
 800588a:	f020 0007 	bic.w	r0, r0, #7
 800588e:	1ac2      	subs	r2, r0, r3
 8005890:	d0cc      	beq.n	800582c <_malloc_r+0x20>
 8005892:	1a1b      	subs	r3, r3, r0
 8005894:	50a3      	str	r3, [r4, r2]
 8005896:	e7c9      	b.n	800582c <_malloc_r+0x20>
 8005898:	4622      	mov	r2, r4
 800589a:	6864      	ldr	r4, [r4, #4]
 800589c:	e7cc      	b.n	8005838 <_malloc_r+0x2c>
 800589e:	1cc4      	adds	r4, r0, #3
 80058a0:	f024 0403 	bic.w	r4, r4, #3
 80058a4:	42a0      	cmp	r0, r4
 80058a6:	d0e3      	beq.n	8005870 <_malloc_r+0x64>
 80058a8:	1a21      	subs	r1, r4, r0
 80058aa:	4630      	mov	r0, r6
 80058ac:	f000 fe5a 	bl	8006564 <_sbrk_r>
 80058b0:	3001      	adds	r0, #1
 80058b2:	d1dd      	bne.n	8005870 <_malloc_r+0x64>
 80058b4:	e7cf      	b.n	8005856 <_malloc_r+0x4a>
 80058b6:	bf00      	nop
 80058b8:	20000a90 	.word	0x20000a90
 80058bc:	20000a94 	.word	0x20000a94

080058c0 <__sfputc_r>:
 80058c0:	6893      	ldr	r3, [r2, #8]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	b410      	push	{r4}
 80058c8:	6093      	str	r3, [r2, #8]
 80058ca:	da08      	bge.n	80058de <__sfputc_r+0x1e>
 80058cc:	6994      	ldr	r4, [r2, #24]
 80058ce:	42a3      	cmp	r3, r4
 80058d0:	db01      	blt.n	80058d6 <__sfputc_r+0x16>
 80058d2:	290a      	cmp	r1, #10
 80058d4:	d103      	bne.n	80058de <__sfputc_r+0x1e>
 80058d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058da:	f000 be53 	b.w	8006584 <__swbuf_r>
 80058de:	6813      	ldr	r3, [r2, #0]
 80058e0:	1c58      	adds	r0, r3, #1
 80058e2:	6010      	str	r0, [r2, #0]
 80058e4:	7019      	strb	r1, [r3, #0]
 80058e6:	4608      	mov	r0, r1
 80058e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058ec:	4770      	bx	lr

080058ee <__sfputs_r>:
 80058ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058f0:	4606      	mov	r6, r0
 80058f2:	460f      	mov	r7, r1
 80058f4:	4614      	mov	r4, r2
 80058f6:	18d5      	adds	r5, r2, r3
 80058f8:	42ac      	cmp	r4, r5
 80058fa:	d101      	bne.n	8005900 <__sfputs_r+0x12>
 80058fc:	2000      	movs	r0, #0
 80058fe:	e007      	b.n	8005910 <__sfputs_r+0x22>
 8005900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005904:	463a      	mov	r2, r7
 8005906:	4630      	mov	r0, r6
 8005908:	f7ff ffda 	bl	80058c0 <__sfputc_r>
 800590c:	1c43      	adds	r3, r0, #1
 800590e:	d1f3      	bne.n	80058f8 <__sfputs_r+0xa>
 8005910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005914 <_vfiprintf_r>:
 8005914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005918:	460d      	mov	r5, r1
 800591a:	b09d      	sub	sp, #116	; 0x74
 800591c:	4614      	mov	r4, r2
 800591e:	4698      	mov	r8, r3
 8005920:	4606      	mov	r6, r0
 8005922:	b118      	cbz	r0, 800592c <_vfiprintf_r+0x18>
 8005924:	6983      	ldr	r3, [r0, #24]
 8005926:	b90b      	cbnz	r3, 800592c <_vfiprintf_r+0x18>
 8005928:	f001 fe84 	bl	8007634 <__sinit>
 800592c:	4b89      	ldr	r3, [pc, #548]	; (8005b54 <_vfiprintf_r+0x240>)
 800592e:	429d      	cmp	r5, r3
 8005930:	d11b      	bne.n	800596a <_vfiprintf_r+0x56>
 8005932:	6875      	ldr	r5, [r6, #4]
 8005934:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005936:	07d9      	lsls	r1, r3, #31
 8005938:	d405      	bmi.n	8005946 <_vfiprintf_r+0x32>
 800593a:	89ab      	ldrh	r3, [r5, #12]
 800593c:	059a      	lsls	r2, r3, #22
 800593e:	d402      	bmi.n	8005946 <_vfiprintf_r+0x32>
 8005940:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005942:	f001 ff1a 	bl	800777a <__retarget_lock_acquire_recursive>
 8005946:	89ab      	ldrh	r3, [r5, #12]
 8005948:	071b      	lsls	r3, r3, #28
 800594a:	d501      	bpl.n	8005950 <_vfiprintf_r+0x3c>
 800594c:	692b      	ldr	r3, [r5, #16]
 800594e:	b9eb      	cbnz	r3, 800598c <_vfiprintf_r+0x78>
 8005950:	4629      	mov	r1, r5
 8005952:	4630      	mov	r0, r6
 8005954:	f000 fe68 	bl	8006628 <__swsetup_r>
 8005958:	b1c0      	cbz	r0, 800598c <_vfiprintf_r+0x78>
 800595a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800595c:	07dc      	lsls	r4, r3, #31
 800595e:	d50e      	bpl.n	800597e <_vfiprintf_r+0x6a>
 8005960:	f04f 30ff 	mov.w	r0, #4294967295
 8005964:	b01d      	add	sp, #116	; 0x74
 8005966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800596a:	4b7b      	ldr	r3, [pc, #492]	; (8005b58 <_vfiprintf_r+0x244>)
 800596c:	429d      	cmp	r5, r3
 800596e:	d101      	bne.n	8005974 <_vfiprintf_r+0x60>
 8005970:	68b5      	ldr	r5, [r6, #8]
 8005972:	e7df      	b.n	8005934 <_vfiprintf_r+0x20>
 8005974:	4b79      	ldr	r3, [pc, #484]	; (8005b5c <_vfiprintf_r+0x248>)
 8005976:	429d      	cmp	r5, r3
 8005978:	bf08      	it	eq
 800597a:	68f5      	ldreq	r5, [r6, #12]
 800597c:	e7da      	b.n	8005934 <_vfiprintf_r+0x20>
 800597e:	89ab      	ldrh	r3, [r5, #12]
 8005980:	0598      	lsls	r0, r3, #22
 8005982:	d4ed      	bmi.n	8005960 <_vfiprintf_r+0x4c>
 8005984:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005986:	f001 fef9 	bl	800777c <__retarget_lock_release_recursive>
 800598a:	e7e9      	b.n	8005960 <_vfiprintf_r+0x4c>
 800598c:	2300      	movs	r3, #0
 800598e:	9309      	str	r3, [sp, #36]	; 0x24
 8005990:	2320      	movs	r3, #32
 8005992:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005996:	f8cd 800c 	str.w	r8, [sp, #12]
 800599a:	2330      	movs	r3, #48	; 0x30
 800599c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005b60 <_vfiprintf_r+0x24c>
 80059a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059a4:	f04f 0901 	mov.w	r9, #1
 80059a8:	4623      	mov	r3, r4
 80059aa:	469a      	mov	sl, r3
 80059ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059b0:	b10a      	cbz	r2, 80059b6 <_vfiprintf_r+0xa2>
 80059b2:	2a25      	cmp	r2, #37	; 0x25
 80059b4:	d1f9      	bne.n	80059aa <_vfiprintf_r+0x96>
 80059b6:	ebba 0b04 	subs.w	fp, sl, r4
 80059ba:	d00b      	beq.n	80059d4 <_vfiprintf_r+0xc0>
 80059bc:	465b      	mov	r3, fp
 80059be:	4622      	mov	r2, r4
 80059c0:	4629      	mov	r1, r5
 80059c2:	4630      	mov	r0, r6
 80059c4:	f7ff ff93 	bl	80058ee <__sfputs_r>
 80059c8:	3001      	adds	r0, #1
 80059ca:	f000 80aa 	beq.w	8005b22 <_vfiprintf_r+0x20e>
 80059ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059d0:	445a      	add	r2, fp
 80059d2:	9209      	str	r2, [sp, #36]	; 0x24
 80059d4:	f89a 3000 	ldrb.w	r3, [sl]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 80a2 	beq.w	8005b22 <_vfiprintf_r+0x20e>
 80059de:	2300      	movs	r3, #0
 80059e0:	f04f 32ff 	mov.w	r2, #4294967295
 80059e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059e8:	f10a 0a01 	add.w	sl, sl, #1
 80059ec:	9304      	str	r3, [sp, #16]
 80059ee:	9307      	str	r3, [sp, #28]
 80059f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059f4:	931a      	str	r3, [sp, #104]	; 0x68
 80059f6:	4654      	mov	r4, sl
 80059f8:	2205      	movs	r2, #5
 80059fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059fe:	4858      	ldr	r0, [pc, #352]	; (8005b60 <_vfiprintf_r+0x24c>)
 8005a00:	f7fa fbf6 	bl	80001f0 <memchr>
 8005a04:	9a04      	ldr	r2, [sp, #16]
 8005a06:	b9d8      	cbnz	r0, 8005a40 <_vfiprintf_r+0x12c>
 8005a08:	06d1      	lsls	r1, r2, #27
 8005a0a:	bf44      	itt	mi
 8005a0c:	2320      	movmi	r3, #32
 8005a0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a12:	0713      	lsls	r3, r2, #28
 8005a14:	bf44      	itt	mi
 8005a16:	232b      	movmi	r3, #43	; 0x2b
 8005a18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a1c:	f89a 3000 	ldrb.w	r3, [sl]
 8005a20:	2b2a      	cmp	r3, #42	; 0x2a
 8005a22:	d015      	beq.n	8005a50 <_vfiprintf_r+0x13c>
 8005a24:	9a07      	ldr	r2, [sp, #28]
 8005a26:	4654      	mov	r4, sl
 8005a28:	2000      	movs	r0, #0
 8005a2a:	f04f 0c0a 	mov.w	ip, #10
 8005a2e:	4621      	mov	r1, r4
 8005a30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a34:	3b30      	subs	r3, #48	; 0x30
 8005a36:	2b09      	cmp	r3, #9
 8005a38:	d94e      	bls.n	8005ad8 <_vfiprintf_r+0x1c4>
 8005a3a:	b1b0      	cbz	r0, 8005a6a <_vfiprintf_r+0x156>
 8005a3c:	9207      	str	r2, [sp, #28]
 8005a3e:	e014      	b.n	8005a6a <_vfiprintf_r+0x156>
 8005a40:	eba0 0308 	sub.w	r3, r0, r8
 8005a44:	fa09 f303 	lsl.w	r3, r9, r3
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	9304      	str	r3, [sp, #16]
 8005a4c:	46a2      	mov	sl, r4
 8005a4e:	e7d2      	b.n	80059f6 <_vfiprintf_r+0xe2>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	1d19      	adds	r1, r3, #4
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	9103      	str	r1, [sp, #12]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	bfbb      	ittet	lt
 8005a5c:	425b      	neglt	r3, r3
 8005a5e:	f042 0202 	orrlt.w	r2, r2, #2
 8005a62:	9307      	strge	r3, [sp, #28]
 8005a64:	9307      	strlt	r3, [sp, #28]
 8005a66:	bfb8      	it	lt
 8005a68:	9204      	strlt	r2, [sp, #16]
 8005a6a:	7823      	ldrb	r3, [r4, #0]
 8005a6c:	2b2e      	cmp	r3, #46	; 0x2e
 8005a6e:	d10c      	bne.n	8005a8a <_vfiprintf_r+0x176>
 8005a70:	7863      	ldrb	r3, [r4, #1]
 8005a72:	2b2a      	cmp	r3, #42	; 0x2a
 8005a74:	d135      	bne.n	8005ae2 <_vfiprintf_r+0x1ce>
 8005a76:	9b03      	ldr	r3, [sp, #12]
 8005a78:	1d1a      	adds	r2, r3, #4
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	9203      	str	r2, [sp, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	bfb8      	it	lt
 8005a82:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a86:	3402      	adds	r4, #2
 8005a88:	9305      	str	r3, [sp, #20]
 8005a8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005b70 <_vfiprintf_r+0x25c>
 8005a8e:	7821      	ldrb	r1, [r4, #0]
 8005a90:	2203      	movs	r2, #3
 8005a92:	4650      	mov	r0, sl
 8005a94:	f7fa fbac 	bl	80001f0 <memchr>
 8005a98:	b140      	cbz	r0, 8005aac <_vfiprintf_r+0x198>
 8005a9a:	2340      	movs	r3, #64	; 0x40
 8005a9c:	eba0 000a 	sub.w	r0, r0, sl
 8005aa0:	fa03 f000 	lsl.w	r0, r3, r0
 8005aa4:	9b04      	ldr	r3, [sp, #16]
 8005aa6:	4303      	orrs	r3, r0
 8005aa8:	3401      	adds	r4, #1
 8005aaa:	9304      	str	r3, [sp, #16]
 8005aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ab0:	482c      	ldr	r0, [pc, #176]	; (8005b64 <_vfiprintf_r+0x250>)
 8005ab2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ab6:	2206      	movs	r2, #6
 8005ab8:	f7fa fb9a 	bl	80001f0 <memchr>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	d03f      	beq.n	8005b40 <_vfiprintf_r+0x22c>
 8005ac0:	4b29      	ldr	r3, [pc, #164]	; (8005b68 <_vfiprintf_r+0x254>)
 8005ac2:	bb1b      	cbnz	r3, 8005b0c <_vfiprintf_r+0x1f8>
 8005ac4:	9b03      	ldr	r3, [sp, #12]
 8005ac6:	3307      	adds	r3, #7
 8005ac8:	f023 0307 	bic.w	r3, r3, #7
 8005acc:	3308      	adds	r3, #8
 8005ace:	9303      	str	r3, [sp, #12]
 8005ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad2:	443b      	add	r3, r7
 8005ad4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ad6:	e767      	b.n	80059a8 <_vfiprintf_r+0x94>
 8005ad8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005adc:	460c      	mov	r4, r1
 8005ade:	2001      	movs	r0, #1
 8005ae0:	e7a5      	b.n	8005a2e <_vfiprintf_r+0x11a>
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	3401      	adds	r4, #1
 8005ae6:	9305      	str	r3, [sp, #20]
 8005ae8:	4619      	mov	r1, r3
 8005aea:	f04f 0c0a 	mov.w	ip, #10
 8005aee:	4620      	mov	r0, r4
 8005af0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005af4:	3a30      	subs	r2, #48	; 0x30
 8005af6:	2a09      	cmp	r2, #9
 8005af8:	d903      	bls.n	8005b02 <_vfiprintf_r+0x1ee>
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d0c5      	beq.n	8005a8a <_vfiprintf_r+0x176>
 8005afe:	9105      	str	r1, [sp, #20]
 8005b00:	e7c3      	b.n	8005a8a <_vfiprintf_r+0x176>
 8005b02:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b06:	4604      	mov	r4, r0
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e7f0      	b.n	8005aee <_vfiprintf_r+0x1da>
 8005b0c:	ab03      	add	r3, sp, #12
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	462a      	mov	r2, r5
 8005b12:	4b16      	ldr	r3, [pc, #88]	; (8005b6c <_vfiprintf_r+0x258>)
 8005b14:	a904      	add	r1, sp, #16
 8005b16:	4630      	mov	r0, r6
 8005b18:	f000 f8cc 	bl	8005cb4 <_printf_float>
 8005b1c:	4607      	mov	r7, r0
 8005b1e:	1c78      	adds	r0, r7, #1
 8005b20:	d1d6      	bne.n	8005ad0 <_vfiprintf_r+0x1bc>
 8005b22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b24:	07d9      	lsls	r1, r3, #31
 8005b26:	d405      	bmi.n	8005b34 <_vfiprintf_r+0x220>
 8005b28:	89ab      	ldrh	r3, [r5, #12]
 8005b2a:	059a      	lsls	r2, r3, #22
 8005b2c:	d402      	bmi.n	8005b34 <_vfiprintf_r+0x220>
 8005b2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b30:	f001 fe24 	bl	800777c <__retarget_lock_release_recursive>
 8005b34:	89ab      	ldrh	r3, [r5, #12]
 8005b36:	065b      	lsls	r3, r3, #25
 8005b38:	f53f af12 	bmi.w	8005960 <_vfiprintf_r+0x4c>
 8005b3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b3e:	e711      	b.n	8005964 <_vfiprintf_r+0x50>
 8005b40:	ab03      	add	r3, sp, #12
 8005b42:	9300      	str	r3, [sp, #0]
 8005b44:	462a      	mov	r2, r5
 8005b46:	4b09      	ldr	r3, [pc, #36]	; (8005b6c <_vfiprintf_r+0x258>)
 8005b48:	a904      	add	r1, sp, #16
 8005b4a:	4630      	mov	r0, r6
 8005b4c:	f000 fb56 	bl	80061fc <_printf_i>
 8005b50:	e7e4      	b.n	8005b1c <_vfiprintf_r+0x208>
 8005b52:	bf00      	nop
 8005b54:	08008934 	.word	0x08008934
 8005b58:	08008954 	.word	0x08008954
 8005b5c:	08008914 	.word	0x08008914
 8005b60:	08008838 	.word	0x08008838
 8005b64:	08008842 	.word	0x08008842
 8005b68:	08005cb5 	.word	0x08005cb5
 8005b6c:	080058ef 	.word	0x080058ef
 8005b70:	0800883e 	.word	0x0800883e

08005b74 <__cvt>:
 8005b74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b78:	ec55 4b10 	vmov	r4, r5, d0
 8005b7c:	2d00      	cmp	r5, #0
 8005b7e:	460e      	mov	r6, r1
 8005b80:	4619      	mov	r1, r3
 8005b82:	462b      	mov	r3, r5
 8005b84:	bfbb      	ittet	lt
 8005b86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b8a:	461d      	movlt	r5, r3
 8005b8c:	2300      	movge	r3, #0
 8005b8e:	232d      	movlt	r3, #45	; 0x2d
 8005b90:	700b      	strb	r3, [r1, #0]
 8005b92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b98:	4691      	mov	r9, r2
 8005b9a:	f023 0820 	bic.w	r8, r3, #32
 8005b9e:	bfbc      	itt	lt
 8005ba0:	4622      	movlt	r2, r4
 8005ba2:	4614      	movlt	r4, r2
 8005ba4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ba8:	d005      	beq.n	8005bb6 <__cvt+0x42>
 8005baa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005bae:	d100      	bne.n	8005bb2 <__cvt+0x3e>
 8005bb0:	3601      	adds	r6, #1
 8005bb2:	2102      	movs	r1, #2
 8005bb4:	e000      	b.n	8005bb8 <__cvt+0x44>
 8005bb6:	2103      	movs	r1, #3
 8005bb8:	ab03      	add	r3, sp, #12
 8005bba:	9301      	str	r3, [sp, #4]
 8005bbc:	ab02      	add	r3, sp, #8
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	ec45 4b10 	vmov	d0, r4, r5
 8005bc4:	4653      	mov	r3, sl
 8005bc6:	4632      	mov	r2, r6
 8005bc8:	f000 fe2e 	bl	8006828 <_dtoa_r>
 8005bcc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005bd0:	4607      	mov	r7, r0
 8005bd2:	d102      	bne.n	8005bda <__cvt+0x66>
 8005bd4:	f019 0f01 	tst.w	r9, #1
 8005bd8:	d022      	beq.n	8005c20 <__cvt+0xac>
 8005bda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005bde:	eb07 0906 	add.w	r9, r7, r6
 8005be2:	d110      	bne.n	8005c06 <__cvt+0x92>
 8005be4:	783b      	ldrb	r3, [r7, #0]
 8005be6:	2b30      	cmp	r3, #48	; 0x30
 8005be8:	d10a      	bne.n	8005c00 <__cvt+0x8c>
 8005bea:	2200      	movs	r2, #0
 8005bec:	2300      	movs	r3, #0
 8005bee:	4620      	mov	r0, r4
 8005bf0:	4629      	mov	r1, r5
 8005bf2:	f7fa ff71 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bf6:	b918      	cbnz	r0, 8005c00 <__cvt+0x8c>
 8005bf8:	f1c6 0601 	rsb	r6, r6, #1
 8005bfc:	f8ca 6000 	str.w	r6, [sl]
 8005c00:	f8da 3000 	ldr.w	r3, [sl]
 8005c04:	4499      	add	r9, r3
 8005c06:	2200      	movs	r2, #0
 8005c08:	2300      	movs	r3, #0
 8005c0a:	4620      	mov	r0, r4
 8005c0c:	4629      	mov	r1, r5
 8005c0e:	f7fa ff63 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c12:	b108      	cbz	r0, 8005c18 <__cvt+0xa4>
 8005c14:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c18:	2230      	movs	r2, #48	; 0x30
 8005c1a:	9b03      	ldr	r3, [sp, #12]
 8005c1c:	454b      	cmp	r3, r9
 8005c1e:	d307      	bcc.n	8005c30 <__cvt+0xbc>
 8005c20:	9b03      	ldr	r3, [sp, #12]
 8005c22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c24:	1bdb      	subs	r3, r3, r7
 8005c26:	4638      	mov	r0, r7
 8005c28:	6013      	str	r3, [r2, #0]
 8005c2a:	b004      	add	sp, #16
 8005c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c30:	1c59      	adds	r1, r3, #1
 8005c32:	9103      	str	r1, [sp, #12]
 8005c34:	701a      	strb	r2, [r3, #0]
 8005c36:	e7f0      	b.n	8005c1a <__cvt+0xa6>

08005c38 <__exponent>:
 8005c38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2900      	cmp	r1, #0
 8005c3e:	bfb8      	it	lt
 8005c40:	4249      	neglt	r1, r1
 8005c42:	f803 2b02 	strb.w	r2, [r3], #2
 8005c46:	bfb4      	ite	lt
 8005c48:	222d      	movlt	r2, #45	; 0x2d
 8005c4a:	222b      	movge	r2, #43	; 0x2b
 8005c4c:	2909      	cmp	r1, #9
 8005c4e:	7042      	strb	r2, [r0, #1]
 8005c50:	dd2a      	ble.n	8005ca8 <__exponent+0x70>
 8005c52:	f10d 0407 	add.w	r4, sp, #7
 8005c56:	46a4      	mov	ip, r4
 8005c58:	270a      	movs	r7, #10
 8005c5a:	46a6      	mov	lr, r4
 8005c5c:	460a      	mov	r2, r1
 8005c5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005c62:	fb07 1516 	mls	r5, r7, r6, r1
 8005c66:	3530      	adds	r5, #48	; 0x30
 8005c68:	2a63      	cmp	r2, #99	; 0x63
 8005c6a:	f104 34ff 	add.w	r4, r4, #4294967295
 8005c6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005c72:	4631      	mov	r1, r6
 8005c74:	dcf1      	bgt.n	8005c5a <__exponent+0x22>
 8005c76:	3130      	adds	r1, #48	; 0x30
 8005c78:	f1ae 0502 	sub.w	r5, lr, #2
 8005c7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005c80:	1c44      	adds	r4, r0, #1
 8005c82:	4629      	mov	r1, r5
 8005c84:	4561      	cmp	r1, ip
 8005c86:	d30a      	bcc.n	8005c9e <__exponent+0x66>
 8005c88:	f10d 0209 	add.w	r2, sp, #9
 8005c8c:	eba2 020e 	sub.w	r2, r2, lr
 8005c90:	4565      	cmp	r5, ip
 8005c92:	bf88      	it	hi
 8005c94:	2200      	movhi	r2, #0
 8005c96:	4413      	add	r3, r2
 8005c98:	1a18      	subs	r0, r3, r0
 8005c9a:	b003      	add	sp, #12
 8005c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ca2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005ca6:	e7ed      	b.n	8005c84 <__exponent+0x4c>
 8005ca8:	2330      	movs	r3, #48	; 0x30
 8005caa:	3130      	adds	r1, #48	; 0x30
 8005cac:	7083      	strb	r3, [r0, #2]
 8005cae:	70c1      	strb	r1, [r0, #3]
 8005cb0:	1d03      	adds	r3, r0, #4
 8005cb2:	e7f1      	b.n	8005c98 <__exponent+0x60>

08005cb4 <_printf_float>:
 8005cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cb8:	ed2d 8b02 	vpush	{d8}
 8005cbc:	b08d      	sub	sp, #52	; 0x34
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005cc4:	4616      	mov	r6, r2
 8005cc6:	461f      	mov	r7, r3
 8005cc8:	4605      	mov	r5, r0
 8005cca:	f001 fd51 	bl	8007770 <_localeconv_r>
 8005cce:	f8d0 a000 	ldr.w	sl, [r0]
 8005cd2:	4650      	mov	r0, sl
 8005cd4:	f7fa fa84 	bl	80001e0 <strlen>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	930a      	str	r3, [sp, #40]	; 0x28
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	9305      	str	r3, [sp, #20]
 8005ce0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ce4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ce8:	3307      	adds	r3, #7
 8005cea:	f023 0307 	bic.w	r3, r3, #7
 8005cee:	f103 0208 	add.w	r2, r3, #8
 8005cf2:	f8c8 2000 	str.w	r2, [r8]
 8005cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cfa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005cfe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005d02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005d06:	9307      	str	r3, [sp, #28]
 8005d08:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d0c:	ee08 0a10 	vmov	s16, r0
 8005d10:	4b9f      	ldr	r3, [pc, #636]	; (8005f90 <_printf_float+0x2dc>)
 8005d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d16:	f04f 32ff 	mov.w	r2, #4294967295
 8005d1a:	f7fa ff0f 	bl	8000b3c <__aeabi_dcmpun>
 8005d1e:	bb88      	cbnz	r0, 8005d84 <_printf_float+0xd0>
 8005d20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d24:	4b9a      	ldr	r3, [pc, #616]	; (8005f90 <_printf_float+0x2dc>)
 8005d26:	f04f 32ff 	mov.w	r2, #4294967295
 8005d2a:	f7fa fee9 	bl	8000b00 <__aeabi_dcmple>
 8005d2e:	bb48      	cbnz	r0, 8005d84 <_printf_float+0xd0>
 8005d30:	2200      	movs	r2, #0
 8005d32:	2300      	movs	r3, #0
 8005d34:	4640      	mov	r0, r8
 8005d36:	4649      	mov	r1, r9
 8005d38:	f7fa fed8 	bl	8000aec <__aeabi_dcmplt>
 8005d3c:	b110      	cbz	r0, 8005d44 <_printf_float+0x90>
 8005d3e:	232d      	movs	r3, #45	; 0x2d
 8005d40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d44:	4b93      	ldr	r3, [pc, #588]	; (8005f94 <_printf_float+0x2e0>)
 8005d46:	4894      	ldr	r0, [pc, #592]	; (8005f98 <_printf_float+0x2e4>)
 8005d48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005d4c:	bf94      	ite	ls
 8005d4e:	4698      	movls	r8, r3
 8005d50:	4680      	movhi	r8, r0
 8005d52:	2303      	movs	r3, #3
 8005d54:	6123      	str	r3, [r4, #16]
 8005d56:	9b05      	ldr	r3, [sp, #20]
 8005d58:	f023 0204 	bic.w	r2, r3, #4
 8005d5c:	6022      	str	r2, [r4, #0]
 8005d5e:	f04f 0900 	mov.w	r9, #0
 8005d62:	9700      	str	r7, [sp, #0]
 8005d64:	4633      	mov	r3, r6
 8005d66:	aa0b      	add	r2, sp, #44	; 0x2c
 8005d68:	4621      	mov	r1, r4
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f000 f9d8 	bl	8006120 <_printf_common>
 8005d70:	3001      	adds	r0, #1
 8005d72:	f040 8090 	bne.w	8005e96 <_printf_float+0x1e2>
 8005d76:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7a:	b00d      	add	sp, #52	; 0x34
 8005d7c:	ecbd 8b02 	vpop	{d8}
 8005d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d84:	4642      	mov	r2, r8
 8005d86:	464b      	mov	r3, r9
 8005d88:	4640      	mov	r0, r8
 8005d8a:	4649      	mov	r1, r9
 8005d8c:	f7fa fed6 	bl	8000b3c <__aeabi_dcmpun>
 8005d90:	b140      	cbz	r0, 8005da4 <_printf_float+0xf0>
 8005d92:	464b      	mov	r3, r9
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	bfbc      	itt	lt
 8005d98:	232d      	movlt	r3, #45	; 0x2d
 8005d9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d9e:	487f      	ldr	r0, [pc, #508]	; (8005f9c <_printf_float+0x2e8>)
 8005da0:	4b7f      	ldr	r3, [pc, #508]	; (8005fa0 <_printf_float+0x2ec>)
 8005da2:	e7d1      	b.n	8005d48 <_printf_float+0x94>
 8005da4:	6863      	ldr	r3, [r4, #4]
 8005da6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005daa:	9206      	str	r2, [sp, #24]
 8005dac:	1c5a      	adds	r2, r3, #1
 8005dae:	d13f      	bne.n	8005e30 <_printf_float+0x17c>
 8005db0:	2306      	movs	r3, #6
 8005db2:	6063      	str	r3, [r4, #4]
 8005db4:	9b05      	ldr	r3, [sp, #20]
 8005db6:	6861      	ldr	r1, [r4, #4]
 8005db8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	9303      	str	r3, [sp, #12]
 8005dc0:	ab0a      	add	r3, sp, #40	; 0x28
 8005dc2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005dc6:	ab09      	add	r3, sp, #36	; 0x24
 8005dc8:	ec49 8b10 	vmov	d0, r8, r9
 8005dcc:	9300      	str	r3, [sp, #0]
 8005dce:	6022      	str	r2, [r4, #0]
 8005dd0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	f7ff fecd 	bl	8005b74 <__cvt>
 8005dda:	9b06      	ldr	r3, [sp, #24]
 8005ddc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dde:	2b47      	cmp	r3, #71	; 0x47
 8005de0:	4680      	mov	r8, r0
 8005de2:	d108      	bne.n	8005df6 <_printf_float+0x142>
 8005de4:	1cc8      	adds	r0, r1, #3
 8005de6:	db02      	blt.n	8005dee <_printf_float+0x13a>
 8005de8:	6863      	ldr	r3, [r4, #4]
 8005dea:	4299      	cmp	r1, r3
 8005dec:	dd41      	ble.n	8005e72 <_printf_float+0x1be>
 8005dee:	f1ab 0b02 	sub.w	fp, fp, #2
 8005df2:	fa5f fb8b 	uxtb.w	fp, fp
 8005df6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005dfa:	d820      	bhi.n	8005e3e <_printf_float+0x18a>
 8005dfc:	3901      	subs	r1, #1
 8005dfe:	465a      	mov	r2, fp
 8005e00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e04:	9109      	str	r1, [sp, #36]	; 0x24
 8005e06:	f7ff ff17 	bl	8005c38 <__exponent>
 8005e0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e0c:	1813      	adds	r3, r2, r0
 8005e0e:	2a01      	cmp	r2, #1
 8005e10:	4681      	mov	r9, r0
 8005e12:	6123      	str	r3, [r4, #16]
 8005e14:	dc02      	bgt.n	8005e1c <_printf_float+0x168>
 8005e16:	6822      	ldr	r2, [r4, #0]
 8005e18:	07d2      	lsls	r2, r2, #31
 8005e1a:	d501      	bpl.n	8005e20 <_printf_float+0x16c>
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	6123      	str	r3, [r4, #16]
 8005e20:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d09c      	beq.n	8005d62 <_printf_float+0xae>
 8005e28:	232d      	movs	r3, #45	; 0x2d
 8005e2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e2e:	e798      	b.n	8005d62 <_printf_float+0xae>
 8005e30:	9a06      	ldr	r2, [sp, #24]
 8005e32:	2a47      	cmp	r2, #71	; 0x47
 8005e34:	d1be      	bne.n	8005db4 <_printf_float+0x100>
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1bc      	bne.n	8005db4 <_printf_float+0x100>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e7b9      	b.n	8005db2 <_printf_float+0xfe>
 8005e3e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005e42:	d118      	bne.n	8005e76 <_printf_float+0x1c2>
 8005e44:	2900      	cmp	r1, #0
 8005e46:	6863      	ldr	r3, [r4, #4]
 8005e48:	dd0b      	ble.n	8005e62 <_printf_float+0x1ae>
 8005e4a:	6121      	str	r1, [r4, #16]
 8005e4c:	b913      	cbnz	r3, 8005e54 <_printf_float+0x1a0>
 8005e4e:	6822      	ldr	r2, [r4, #0]
 8005e50:	07d0      	lsls	r0, r2, #31
 8005e52:	d502      	bpl.n	8005e5a <_printf_float+0x1a6>
 8005e54:	3301      	adds	r3, #1
 8005e56:	440b      	add	r3, r1
 8005e58:	6123      	str	r3, [r4, #16]
 8005e5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005e5c:	f04f 0900 	mov.w	r9, #0
 8005e60:	e7de      	b.n	8005e20 <_printf_float+0x16c>
 8005e62:	b913      	cbnz	r3, 8005e6a <_printf_float+0x1b6>
 8005e64:	6822      	ldr	r2, [r4, #0]
 8005e66:	07d2      	lsls	r2, r2, #31
 8005e68:	d501      	bpl.n	8005e6e <_printf_float+0x1ba>
 8005e6a:	3302      	adds	r3, #2
 8005e6c:	e7f4      	b.n	8005e58 <_printf_float+0x1a4>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e7f2      	b.n	8005e58 <_printf_float+0x1a4>
 8005e72:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e78:	4299      	cmp	r1, r3
 8005e7a:	db05      	blt.n	8005e88 <_printf_float+0x1d4>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	6121      	str	r1, [r4, #16]
 8005e80:	07d8      	lsls	r0, r3, #31
 8005e82:	d5ea      	bpl.n	8005e5a <_printf_float+0x1a6>
 8005e84:	1c4b      	adds	r3, r1, #1
 8005e86:	e7e7      	b.n	8005e58 <_printf_float+0x1a4>
 8005e88:	2900      	cmp	r1, #0
 8005e8a:	bfd4      	ite	le
 8005e8c:	f1c1 0202 	rsble	r2, r1, #2
 8005e90:	2201      	movgt	r2, #1
 8005e92:	4413      	add	r3, r2
 8005e94:	e7e0      	b.n	8005e58 <_printf_float+0x1a4>
 8005e96:	6823      	ldr	r3, [r4, #0]
 8005e98:	055a      	lsls	r2, r3, #21
 8005e9a:	d407      	bmi.n	8005eac <_printf_float+0x1f8>
 8005e9c:	6923      	ldr	r3, [r4, #16]
 8005e9e:	4642      	mov	r2, r8
 8005ea0:	4631      	mov	r1, r6
 8005ea2:	4628      	mov	r0, r5
 8005ea4:	47b8      	blx	r7
 8005ea6:	3001      	adds	r0, #1
 8005ea8:	d12c      	bne.n	8005f04 <_printf_float+0x250>
 8005eaa:	e764      	b.n	8005d76 <_printf_float+0xc2>
 8005eac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005eb0:	f240 80e0 	bls.w	8006074 <_printf_float+0x3c0>
 8005eb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005eb8:	2200      	movs	r2, #0
 8005eba:	2300      	movs	r3, #0
 8005ebc:	f7fa fe0c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	d034      	beq.n	8005f2e <_printf_float+0x27a>
 8005ec4:	4a37      	ldr	r2, [pc, #220]	; (8005fa4 <_printf_float+0x2f0>)
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	4631      	mov	r1, r6
 8005eca:	4628      	mov	r0, r5
 8005ecc:	47b8      	blx	r7
 8005ece:	3001      	adds	r0, #1
 8005ed0:	f43f af51 	beq.w	8005d76 <_printf_float+0xc2>
 8005ed4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	db02      	blt.n	8005ee2 <_printf_float+0x22e>
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	07d8      	lsls	r0, r3, #31
 8005ee0:	d510      	bpl.n	8005f04 <_printf_float+0x250>
 8005ee2:	ee18 3a10 	vmov	r3, s16
 8005ee6:	4652      	mov	r2, sl
 8005ee8:	4631      	mov	r1, r6
 8005eea:	4628      	mov	r0, r5
 8005eec:	47b8      	blx	r7
 8005eee:	3001      	adds	r0, #1
 8005ef0:	f43f af41 	beq.w	8005d76 <_printf_float+0xc2>
 8005ef4:	f04f 0800 	mov.w	r8, #0
 8005ef8:	f104 091a 	add.w	r9, r4, #26
 8005efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005efe:	3b01      	subs	r3, #1
 8005f00:	4543      	cmp	r3, r8
 8005f02:	dc09      	bgt.n	8005f18 <_printf_float+0x264>
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	079b      	lsls	r3, r3, #30
 8005f08:	f100 8105 	bmi.w	8006116 <_printf_float+0x462>
 8005f0c:	68e0      	ldr	r0, [r4, #12]
 8005f0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f10:	4298      	cmp	r0, r3
 8005f12:	bfb8      	it	lt
 8005f14:	4618      	movlt	r0, r3
 8005f16:	e730      	b.n	8005d7a <_printf_float+0xc6>
 8005f18:	2301      	movs	r3, #1
 8005f1a:	464a      	mov	r2, r9
 8005f1c:	4631      	mov	r1, r6
 8005f1e:	4628      	mov	r0, r5
 8005f20:	47b8      	blx	r7
 8005f22:	3001      	adds	r0, #1
 8005f24:	f43f af27 	beq.w	8005d76 <_printf_float+0xc2>
 8005f28:	f108 0801 	add.w	r8, r8, #1
 8005f2c:	e7e6      	b.n	8005efc <_printf_float+0x248>
 8005f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	dc39      	bgt.n	8005fa8 <_printf_float+0x2f4>
 8005f34:	4a1b      	ldr	r2, [pc, #108]	; (8005fa4 <_printf_float+0x2f0>)
 8005f36:	2301      	movs	r3, #1
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	47b8      	blx	r7
 8005f3e:	3001      	adds	r0, #1
 8005f40:	f43f af19 	beq.w	8005d76 <_printf_float+0xc2>
 8005f44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	d102      	bne.n	8005f52 <_printf_float+0x29e>
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	07d9      	lsls	r1, r3, #31
 8005f50:	d5d8      	bpl.n	8005f04 <_printf_float+0x250>
 8005f52:	ee18 3a10 	vmov	r3, s16
 8005f56:	4652      	mov	r2, sl
 8005f58:	4631      	mov	r1, r6
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	47b8      	blx	r7
 8005f5e:	3001      	adds	r0, #1
 8005f60:	f43f af09 	beq.w	8005d76 <_printf_float+0xc2>
 8005f64:	f04f 0900 	mov.w	r9, #0
 8005f68:	f104 0a1a 	add.w	sl, r4, #26
 8005f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f6e:	425b      	negs	r3, r3
 8005f70:	454b      	cmp	r3, r9
 8005f72:	dc01      	bgt.n	8005f78 <_printf_float+0x2c4>
 8005f74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f76:	e792      	b.n	8005e9e <_printf_float+0x1ea>
 8005f78:	2301      	movs	r3, #1
 8005f7a:	4652      	mov	r2, sl
 8005f7c:	4631      	mov	r1, r6
 8005f7e:	4628      	mov	r0, r5
 8005f80:	47b8      	blx	r7
 8005f82:	3001      	adds	r0, #1
 8005f84:	f43f aef7 	beq.w	8005d76 <_printf_float+0xc2>
 8005f88:	f109 0901 	add.w	r9, r9, #1
 8005f8c:	e7ee      	b.n	8005f6c <_printf_float+0x2b8>
 8005f8e:	bf00      	nop
 8005f90:	7fefffff 	.word	0x7fefffff
 8005f94:	08008849 	.word	0x08008849
 8005f98:	0800884d 	.word	0x0800884d
 8005f9c:	08008855 	.word	0x08008855
 8005fa0:	08008851 	.word	0x08008851
 8005fa4:	08008859 	.word	0x08008859
 8005fa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005faa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005fac:	429a      	cmp	r2, r3
 8005fae:	bfa8      	it	ge
 8005fb0:	461a      	movge	r2, r3
 8005fb2:	2a00      	cmp	r2, #0
 8005fb4:	4691      	mov	r9, r2
 8005fb6:	dc37      	bgt.n	8006028 <_printf_float+0x374>
 8005fb8:	f04f 0b00 	mov.w	fp, #0
 8005fbc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fc0:	f104 021a 	add.w	r2, r4, #26
 8005fc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005fc6:	9305      	str	r3, [sp, #20]
 8005fc8:	eba3 0309 	sub.w	r3, r3, r9
 8005fcc:	455b      	cmp	r3, fp
 8005fce:	dc33      	bgt.n	8006038 <_printf_float+0x384>
 8005fd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	db3b      	blt.n	8006050 <_printf_float+0x39c>
 8005fd8:	6823      	ldr	r3, [r4, #0]
 8005fda:	07da      	lsls	r2, r3, #31
 8005fdc:	d438      	bmi.n	8006050 <_printf_float+0x39c>
 8005fde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fe0:	9b05      	ldr	r3, [sp, #20]
 8005fe2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	eba2 0901 	sub.w	r9, r2, r1
 8005fea:	4599      	cmp	r9, r3
 8005fec:	bfa8      	it	ge
 8005fee:	4699      	movge	r9, r3
 8005ff0:	f1b9 0f00 	cmp.w	r9, #0
 8005ff4:	dc35      	bgt.n	8006062 <_printf_float+0x3ae>
 8005ff6:	f04f 0800 	mov.w	r8, #0
 8005ffa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ffe:	f104 0a1a 	add.w	sl, r4, #26
 8006002:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006006:	1a9b      	subs	r3, r3, r2
 8006008:	eba3 0309 	sub.w	r3, r3, r9
 800600c:	4543      	cmp	r3, r8
 800600e:	f77f af79 	ble.w	8005f04 <_printf_float+0x250>
 8006012:	2301      	movs	r3, #1
 8006014:	4652      	mov	r2, sl
 8006016:	4631      	mov	r1, r6
 8006018:	4628      	mov	r0, r5
 800601a:	47b8      	blx	r7
 800601c:	3001      	adds	r0, #1
 800601e:	f43f aeaa 	beq.w	8005d76 <_printf_float+0xc2>
 8006022:	f108 0801 	add.w	r8, r8, #1
 8006026:	e7ec      	b.n	8006002 <_printf_float+0x34e>
 8006028:	4613      	mov	r3, r2
 800602a:	4631      	mov	r1, r6
 800602c:	4642      	mov	r2, r8
 800602e:	4628      	mov	r0, r5
 8006030:	47b8      	blx	r7
 8006032:	3001      	adds	r0, #1
 8006034:	d1c0      	bne.n	8005fb8 <_printf_float+0x304>
 8006036:	e69e      	b.n	8005d76 <_printf_float+0xc2>
 8006038:	2301      	movs	r3, #1
 800603a:	4631      	mov	r1, r6
 800603c:	4628      	mov	r0, r5
 800603e:	9205      	str	r2, [sp, #20]
 8006040:	47b8      	blx	r7
 8006042:	3001      	adds	r0, #1
 8006044:	f43f ae97 	beq.w	8005d76 <_printf_float+0xc2>
 8006048:	9a05      	ldr	r2, [sp, #20]
 800604a:	f10b 0b01 	add.w	fp, fp, #1
 800604e:	e7b9      	b.n	8005fc4 <_printf_float+0x310>
 8006050:	ee18 3a10 	vmov	r3, s16
 8006054:	4652      	mov	r2, sl
 8006056:	4631      	mov	r1, r6
 8006058:	4628      	mov	r0, r5
 800605a:	47b8      	blx	r7
 800605c:	3001      	adds	r0, #1
 800605e:	d1be      	bne.n	8005fde <_printf_float+0x32a>
 8006060:	e689      	b.n	8005d76 <_printf_float+0xc2>
 8006062:	9a05      	ldr	r2, [sp, #20]
 8006064:	464b      	mov	r3, r9
 8006066:	4442      	add	r2, r8
 8006068:	4631      	mov	r1, r6
 800606a:	4628      	mov	r0, r5
 800606c:	47b8      	blx	r7
 800606e:	3001      	adds	r0, #1
 8006070:	d1c1      	bne.n	8005ff6 <_printf_float+0x342>
 8006072:	e680      	b.n	8005d76 <_printf_float+0xc2>
 8006074:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006076:	2a01      	cmp	r2, #1
 8006078:	dc01      	bgt.n	800607e <_printf_float+0x3ca>
 800607a:	07db      	lsls	r3, r3, #31
 800607c:	d538      	bpl.n	80060f0 <_printf_float+0x43c>
 800607e:	2301      	movs	r3, #1
 8006080:	4642      	mov	r2, r8
 8006082:	4631      	mov	r1, r6
 8006084:	4628      	mov	r0, r5
 8006086:	47b8      	blx	r7
 8006088:	3001      	adds	r0, #1
 800608a:	f43f ae74 	beq.w	8005d76 <_printf_float+0xc2>
 800608e:	ee18 3a10 	vmov	r3, s16
 8006092:	4652      	mov	r2, sl
 8006094:	4631      	mov	r1, r6
 8006096:	4628      	mov	r0, r5
 8006098:	47b8      	blx	r7
 800609a:	3001      	adds	r0, #1
 800609c:	f43f ae6b 	beq.w	8005d76 <_printf_float+0xc2>
 80060a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060a4:	2200      	movs	r2, #0
 80060a6:	2300      	movs	r3, #0
 80060a8:	f7fa fd16 	bl	8000ad8 <__aeabi_dcmpeq>
 80060ac:	b9d8      	cbnz	r0, 80060e6 <_printf_float+0x432>
 80060ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b0:	f108 0201 	add.w	r2, r8, #1
 80060b4:	3b01      	subs	r3, #1
 80060b6:	4631      	mov	r1, r6
 80060b8:	4628      	mov	r0, r5
 80060ba:	47b8      	blx	r7
 80060bc:	3001      	adds	r0, #1
 80060be:	d10e      	bne.n	80060de <_printf_float+0x42a>
 80060c0:	e659      	b.n	8005d76 <_printf_float+0xc2>
 80060c2:	2301      	movs	r3, #1
 80060c4:	4652      	mov	r2, sl
 80060c6:	4631      	mov	r1, r6
 80060c8:	4628      	mov	r0, r5
 80060ca:	47b8      	blx	r7
 80060cc:	3001      	adds	r0, #1
 80060ce:	f43f ae52 	beq.w	8005d76 <_printf_float+0xc2>
 80060d2:	f108 0801 	add.w	r8, r8, #1
 80060d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060d8:	3b01      	subs	r3, #1
 80060da:	4543      	cmp	r3, r8
 80060dc:	dcf1      	bgt.n	80060c2 <_printf_float+0x40e>
 80060de:	464b      	mov	r3, r9
 80060e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80060e4:	e6dc      	b.n	8005ea0 <_printf_float+0x1ec>
 80060e6:	f04f 0800 	mov.w	r8, #0
 80060ea:	f104 0a1a 	add.w	sl, r4, #26
 80060ee:	e7f2      	b.n	80060d6 <_printf_float+0x422>
 80060f0:	2301      	movs	r3, #1
 80060f2:	4642      	mov	r2, r8
 80060f4:	e7df      	b.n	80060b6 <_printf_float+0x402>
 80060f6:	2301      	movs	r3, #1
 80060f8:	464a      	mov	r2, r9
 80060fa:	4631      	mov	r1, r6
 80060fc:	4628      	mov	r0, r5
 80060fe:	47b8      	blx	r7
 8006100:	3001      	adds	r0, #1
 8006102:	f43f ae38 	beq.w	8005d76 <_printf_float+0xc2>
 8006106:	f108 0801 	add.w	r8, r8, #1
 800610a:	68e3      	ldr	r3, [r4, #12]
 800610c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800610e:	1a5b      	subs	r3, r3, r1
 8006110:	4543      	cmp	r3, r8
 8006112:	dcf0      	bgt.n	80060f6 <_printf_float+0x442>
 8006114:	e6fa      	b.n	8005f0c <_printf_float+0x258>
 8006116:	f04f 0800 	mov.w	r8, #0
 800611a:	f104 0919 	add.w	r9, r4, #25
 800611e:	e7f4      	b.n	800610a <_printf_float+0x456>

08006120 <_printf_common>:
 8006120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006124:	4616      	mov	r6, r2
 8006126:	4699      	mov	r9, r3
 8006128:	688a      	ldr	r2, [r1, #8]
 800612a:	690b      	ldr	r3, [r1, #16]
 800612c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006130:	4293      	cmp	r3, r2
 8006132:	bfb8      	it	lt
 8006134:	4613      	movlt	r3, r2
 8006136:	6033      	str	r3, [r6, #0]
 8006138:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800613c:	4607      	mov	r7, r0
 800613e:	460c      	mov	r4, r1
 8006140:	b10a      	cbz	r2, 8006146 <_printf_common+0x26>
 8006142:	3301      	adds	r3, #1
 8006144:	6033      	str	r3, [r6, #0]
 8006146:	6823      	ldr	r3, [r4, #0]
 8006148:	0699      	lsls	r1, r3, #26
 800614a:	bf42      	ittt	mi
 800614c:	6833      	ldrmi	r3, [r6, #0]
 800614e:	3302      	addmi	r3, #2
 8006150:	6033      	strmi	r3, [r6, #0]
 8006152:	6825      	ldr	r5, [r4, #0]
 8006154:	f015 0506 	ands.w	r5, r5, #6
 8006158:	d106      	bne.n	8006168 <_printf_common+0x48>
 800615a:	f104 0a19 	add.w	sl, r4, #25
 800615e:	68e3      	ldr	r3, [r4, #12]
 8006160:	6832      	ldr	r2, [r6, #0]
 8006162:	1a9b      	subs	r3, r3, r2
 8006164:	42ab      	cmp	r3, r5
 8006166:	dc26      	bgt.n	80061b6 <_printf_common+0x96>
 8006168:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800616c:	1e13      	subs	r3, r2, #0
 800616e:	6822      	ldr	r2, [r4, #0]
 8006170:	bf18      	it	ne
 8006172:	2301      	movne	r3, #1
 8006174:	0692      	lsls	r2, r2, #26
 8006176:	d42b      	bmi.n	80061d0 <_printf_common+0xb0>
 8006178:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800617c:	4649      	mov	r1, r9
 800617e:	4638      	mov	r0, r7
 8006180:	47c0      	blx	r8
 8006182:	3001      	adds	r0, #1
 8006184:	d01e      	beq.n	80061c4 <_printf_common+0xa4>
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	68e5      	ldr	r5, [r4, #12]
 800618a:	6832      	ldr	r2, [r6, #0]
 800618c:	f003 0306 	and.w	r3, r3, #6
 8006190:	2b04      	cmp	r3, #4
 8006192:	bf08      	it	eq
 8006194:	1aad      	subeq	r5, r5, r2
 8006196:	68a3      	ldr	r3, [r4, #8]
 8006198:	6922      	ldr	r2, [r4, #16]
 800619a:	bf0c      	ite	eq
 800619c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061a0:	2500      	movne	r5, #0
 80061a2:	4293      	cmp	r3, r2
 80061a4:	bfc4      	itt	gt
 80061a6:	1a9b      	subgt	r3, r3, r2
 80061a8:	18ed      	addgt	r5, r5, r3
 80061aa:	2600      	movs	r6, #0
 80061ac:	341a      	adds	r4, #26
 80061ae:	42b5      	cmp	r5, r6
 80061b0:	d11a      	bne.n	80061e8 <_printf_common+0xc8>
 80061b2:	2000      	movs	r0, #0
 80061b4:	e008      	b.n	80061c8 <_printf_common+0xa8>
 80061b6:	2301      	movs	r3, #1
 80061b8:	4652      	mov	r2, sl
 80061ba:	4649      	mov	r1, r9
 80061bc:	4638      	mov	r0, r7
 80061be:	47c0      	blx	r8
 80061c0:	3001      	adds	r0, #1
 80061c2:	d103      	bne.n	80061cc <_printf_common+0xac>
 80061c4:	f04f 30ff 	mov.w	r0, #4294967295
 80061c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061cc:	3501      	adds	r5, #1
 80061ce:	e7c6      	b.n	800615e <_printf_common+0x3e>
 80061d0:	18e1      	adds	r1, r4, r3
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	2030      	movs	r0, #48	; 0x30
 80061d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061da:	4422      	add	r2, r4
 80061dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061e4:	3302      	adds	r3, #2
 80061e6:	e7c7      	b.n	8006178 <_printf_common+0x58>
 80061e8:	2301      	movs	r3, #1
 80061ea:	4622      	mov	r2, r4
 80061ec:	4649      	mov	r1, r9
 80061ee:	4638      	mov	r0, r7
 80061f0:	47c0      	blx	r8
 80061f2:	3001      	adds	r0, #1
 80061f4:	d0e6      	beq.n	80061c4 <_printf_common+0xa4>
 80061f6:	3601      	adds	r6, #1
 80061f8:	e7d9      	b.n	80061ae <_printf_common+0x8e>
	...

080061fc <_printf_i>:
 80061fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006200:	460c      	mov	r4, r1
 8006202:	4691      	mov	r9, r2
 8006204:	7e27      	ldrb	r7, [r4, #24]
 8006206:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006208:	2f78      	cmp	r7, #120	; 0x78
 800620a:	4680      	mov	r8, r0
 800620c:	469a      	mov	sl, r3
 800620e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006212:	d807      	bhi.n	8006224 <_printf_i+0x28>
 8006214:	2f62      	cmp	r7, #98	; 0x62
 8006216:	d80a      	bhi.n	800622e <_printf_i+0x32>
 8006218:	2f00      	cmp	r7, #0
 800621a:	f000 80d8 	beq.w	80063ce <_printf_i+0x1d2>
 800621e:	2f58      	cmp	r7, #88	; 0x58
 8006220:	f000 80a3 	beq.w	800636a <_printf_i+0x16e>
 8006224:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006228:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800622c:	e03a      	b.n	80062a4 <_printf_i+0xa8>
 800622e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006232:	2b15      	cmp	r3, #21
 8006234:	d8f6      	bhi.n	8006224 <_printf_i+0x28>
 8006236:	a001      	add	r0, pc, #4	; (adr r0, 800623c <_printf_i+0x40>)
 8006238:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800623c:	08006295 	.word	0x08006295
 8006240:	080062a9 	.word	0x080062a9
 8006244:	08006225 	.word	0x08006225
 8006248:	08006225 	.word	0x08006225
 800624c:	08006225 	.word	0x08006225
 8006250:	08006225 	.word	0x08006225
 8006254:	080062a9 	.word	0x080062a9
 8006258:	08006225 	.word	0x08006225
 800625c:	08006225 	.word	0x08006225
 8006260:	08006225 	.word	0x08006225
 8006264:	08006225 	.word	0x08006225
 8006268:	080063b5 	.word	0x080063b5
 800626c:	080062d9 	.word	0x080062d9
 8006270:	08006397 	.word	0x08006397
 8006274:	08006225 	.word	0x08006225
 8006278:	08006225 	.word	0x08006225
 800627c:	080063d7 	.word	0x080063d7
 8006280:	08006225 	.word	0x08006225
 8006284:	080062d9 	.word	0x080062d9
 8006288:	08006225 	.word	0x08006225
 800628c:	08006225 	.word	0x08006225
 8006290:	0800639f 	.word	0x0800639f
 8006294:	680b      	ldr	r3, [r1, #0]
 8006296:	1d1a      	adds	r2, r3, #4
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	600a      	str	r2, [r1, #0]
 800629c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80062a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062a4:	2301      	movs	r3, #1
 80062a6:	e0a3      	b.n	80063f0 <_printf_i+0x1f4>
 80062a8:	6825      	ldr	r5, [r4, #0]
 80062aa:	6808      	ldr	r0, [r1, #0]
 80062ac:	062e      	lsls	r6, r5, #24
 80062ae:	f100 0304 	add.w	r3, r0, #4
 80062b2:	d50a      	bpl.n	80062ca <_printf_i+0xce>
 80062b4:	6805      	ldr	r5, [r0, #0]
 80062b6:	600b      	str	r3, [r1, #0]
 80062b8:	2d00      	cmp	r5, #0
 80062ba:	da03      	bge.n	80062c4 <_printf_i+0xc8>
 80062bc:	232d      	movs	r3, #45	; 0x2d
 80062be:	426d      	negs	r5, r5
 80062c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062c4:	485e      	ldr	r0, [pc, #376]	; (8006440 <_printf_i+0x244>)
 80062c6:	230a      	movs	r3, #10
 80062c8:	e019      	b.n	80062fe <_printf_i+0x102>
 80062ca:	f015 0f40 	tst.w	r5, #64	; 0x40
 80062ce:	6805      	ldr	r5, [r0, #0]
 80062d0:	600b      	str	r3, [r1, #0]
 80062d2:	bf18      	it	ne
 80062d4:	b22d      	sxthne	r5, r5
 80062d6:	e7ef      	b.n	80062b8 <_printf_i+0xbc>
 80062d8:	680b      	ldr	r3, [r1, #0]
 80062da:	6825      	ldr	r5, [r4, #0]
 80062dc:	1d18      	adds	r0, r3, #4
 80062de:	6008      	str	r0, [r1, #0]
 80062e0:	0628      	lsls	r0, r5, #24
 80062e2:	d501      	bpl.n	80062e8 <_printf_i+0xec>
 80062e4:	681d      	ldr	r5, [r3, #0]
 80062e6:	e002      	b.n	80062ee <_printf_i+0xf2>
 80062e8:	0669      	lsls	r1, r5, #25
 80062ea:	d5fb      	bpl.n	80062e4 <_printf_i+0xe8>
 80062ec:	881d      	ldrh	r5, [r3, #0]
 80062ee:	4854      	ldr	r0, [pc, #336]	; (8006440 <_printf_i+0x244>)
 80062f0:	2f6f      	cmp	r7, #111	; 0x6f
 80062f2:	bf0c      	ite	eq
 80062f4:	2308      	moveq	r3, #8
 80062f6:	230a      	movne	r3, #10
 80062f8:	2100      	movs	r1, #0
 80062fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062fe:	6866      	ldr	r6, [r4, #4]
 8006300:	60a6      	str	r6, [r4, #8]
 8006302:	2e00      	cmp	r6, #0
 8006304:	bfa2      	ittt	ge
 8006306:	6821      	ldrge	r1, [r4, #0]
 8006308:	f021 0104 	bicge.w	r1, r1, #4
 800630c:	6021      	strge	r1, [r4, #0]
 800630e:	b90d      	cbnz	r5, 8006314 <_printf_i+0x118>
 8006310:	2e00      	cmp	r6, #0
 8006312:	d04d      	beq.n	80063b0 <_printf_i+0x1b4>
 8006314:	4616      	mov	r6, r2
 8006316:	fbb5 f1f3 	udiv	r1, r5, r3
 800631a:	fb03 5711 	mls	r7, r3, r1, r5
 800631e:	5dc7      	ldrb	r7, [r0, r7]
 8006320:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006324:	462f      	mov	r7, r5
 8006326:	42bb      	cmp	r3, r7
 8006328:	460d      	mov	r5, r1
 800632a:	d9f4      	bls.n	8006316 <_printf_i+0x11a>
 800632c:	2b08      	cmp	r3, #8
 800632e:	d10b      	bne.n	8006348 <_printf_i+0x14c>
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	07df      	lsls	r7, r3, #31
 8006334:	d508      	bpl.n	8006348 <_printf_i+0x14c>
 8006336:	6923      	ldr	r3, [r4, #16]
 8006338:	6861      	ldr	r1, [r4, #4]
 800633a:	4299      	cmp	r1, r3
 800633c:	bfde      	ittt	le
 800633e:	2330      	movle	r3, #48	; 0x30
 8006340:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006344:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006348:	1b92      	subs	r2, r2, r6
 800634a:	6122      	str	r2, [r4, #16]
 800634c:	f8cd a000 	str.w	sl, [sp]
 8006350:	464b      	mov	r3, r9
 8006352:	aa03      	add	r2, sp, #12
 8006354:	4621      	mov	r1, r4
 8006356:	4640      	mov	r0, r8
 8006358:	f7ff fee2 	bl	8006120 <_printf_common>
 800635c:	3001      	adds	r0, #1
 800635e:	d14c      	bne.n	80063fa <_printf_i+0x1fe>
 8006360:	f04f 30ff 	mov.w	r0, #4294967295
 8006364:	b004      	add	sp, #16
 8006366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636a:	4835      	ldr	r0, [pc, #212]	; (8006440 <_printf_i+0x244>)
 800636c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006370:	6823      	ldr	r3, [r4, #0]
 8006372:	680e      	ldr	r6, [r1, #0]
 8006374:	061f      	lsls	r7, r3, #24
 8006376:	f856 5b04 	ldr.w	r5, [r6], #4
 800637a:	600e      	str	r6, [r1, #0]
 800637c:	d514      	bpl.n	80063a8 <_printf_i+0x1ac>
 800637e:	07d9      	lsls	r1, r3, #31
 8006380:	bf44      	itt	mi
 8006382:	f043 0320 	orrmi.w	r3, r3, #32
 8006386:	6023      	strmi	r3, [r4, #0]
 8006388:	b91d      	cbnz	r5, 8006392 <_printf_i+0x196>
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	f023 0320 	bic.w	r3, r3, #32
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	2310      	movs	r3, #16
 8006394:	e7b0      	b.n	80062f8 <_printf_i+0xfc>
 8006396:	6823      	ldr	r3, [r4, #0]
 8006398:	f043 0320 	orr.w	r3, r3, #32
 800639c:	6023      	str	r3, [r4, #0]
 800639e:	2378      	movs	r3, #120	; 0x78
 80063a0:	4828      	ldr	r0, [pc, #160]	; (8006444 <_printf_i+0x248>)
 80063a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063a6:	e7e3      	b.n	8006370 <_printf_i+0x174>
 80063a8:	065e      	lsls	r6, r3, #25
 80063aa:	bf48      	it	mi
 80063ac:	b2ad      	uxthmi	r5, r5
 80063ae:	e7e6      	b.n	800637e <_printf_i+0x182>
 80063b0:	4616      	mov	r6, r2
 80063b2:	e7bb      	b.n	800632c <_printf_i+0x130>
 80063b4:	680b      	ldr	r3, [r1, #0]
 80063b6:	6826      	ldr	r6, [r4, #0]
 80063b8:	6960      	ldr	r0, [r4, #20]
 80063ba:	1d1d      	adds	r5, r3, #4
 80063bc:	600d      	str	r5, [r1, #0]
 80063be:	0635      	lsls	r5, r6, #24
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	d501      	bpl.n	80063c8 <_printf_i+0x1cc>
 80063c4:	6018      	str	r0, [r3, #0]
 80063c6:	e002      	b.n	80063ce <_printf_i+0x1d2>
 80063c8:	0671      	lsls	r1, r6, #25
 80063ca:	d5fb      	bpl.n	80063c4 <_printf_i+0x1c8>
 80063cc:	8018      	strh	r0, [r3, #0]
 80063ce:	2300      	movs	r3, #0
 80063d0:	6123      	str	r3, [r4, #16]
 80063d2:	4616      	mov	r6, r2
 80063d4:	e7ba      	b.n	800634c <_printf_i+0x150>
 80063d6:	680b      	ldr	r3, [r1, #0]
 80063d8:	1d1a      	adds	r2, r3, #4
 80063da:	600a      	str	r2, [r1, #0]
 80063dc:	681e      	ldr	r6, [r3, #0]
 80063de:	6862      	ldr	r2, [r4, #4]
 80063e0:	2100      	movs	r1, #0
 80063e2:	4630      	mov	r0, r6
 80063e4:	f7f9 ff04 	bl	80001f0 <memchr>
 80063e8:	b108      	cbz	r0, 80063ee <_printf_i+0x1f2>
 80063ea:	1b80      	subs	r0, r0, r6
 80063ec:	6060      	str	r0, [r4, #4]
 80063ee:	6863      	ldr	r3, [r4, #4]
 80063f0:	6123      	str	r3, [r4, #16]
 80063f2:	2300      	movs	r3, #0
 80063f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063f8:	e7a8      	b.n	800634c <_printf_i+0x150>
 80063fa:	6923      	ldr	r3, [r4, #16]
 80063fc:	4632      	mov	r2, r6
 80063fe:	4649      	mov	r1, r9
 8006400:	4640      	mov	r0, r8
 8006402:	47d0      	blx	sl
 8006404:	3001      	adds	r0, #1
 8006406:	d0ab      	beq.n	8006360 <_printf_i+0x164>
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	079b      	lsls	r3, r3, #30
 800640c:	d413      	bmi.n	8006436 <_printf_i+0x23a>
 800640e:	68e0      	ldr	r0, [r4, #12]
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	4298      	cmp	r0, r3
 8006414:	bfb8      	it	lt
 8006416:	4618      	movlt	r0, r3
 8006418:	e7a4      	b.n	8006364 <_printf_i+0x168>
 800641a:	2301      	movs	r3, #1
 800641c:	4632      	mov	r2, r6
 800641e:	4649      	mov	r1, r9
 8006420:	4640      	mov	r0, r8
 8006422:	47d0      	blx	sl
 8006424:	3001      	adds	r0, #1
 8006426:	d09b      	beq.n	8006360 <_printf_i+0x164>
 8006428:	3501      	adds	r5, #1
 800642a:	68e3      	ldr	r3, [r4, #12]
 800642c:	9903      	ldr	r1, [sp, #12]
 800642e:	1a5b      	subs	r3, r3, r1
 8006430:	42ab      	cmp	r3, r5
 8006432:	dcf2      	bgt.n	800641a <_printf_i+0x21e>
 8006434:	e7eb      	b.n	800640e <_printf_i+0x212>
 8006436:	2500      	movs	r5, #0
 8006438:	f104 0619 	add.w	r6, r4, #25
 800643c:	e7f5      	b.n	800642a <_printf_i+0x22e>
 800643e:	bf00      	nop
 8006440:	0800885b 	.word	0x0800885b
 8006444:	0800886c 	.word	0x0800886c

08006448 <iprintf>:
 8006448:	b40f      	push	{r0, r1, r2, r3}
 800644a:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <iprintf+0x2c>)
 800644c:	b513      	push	{r0, r1, r4, lr}
 800644e:	681c      	ldr	r4, [r3, #0]
 8006450:	b124      	cbz	r4, 800645c <iprintf+0x14>
 8006452:	69a3      	ldr	r3, [r4, #24]
 8006454:	b913      	cbnz	r3, 800645c <iprintf+0x14>
 8006456:	4620      	mov	r0, r4
 8006458:	f001 f8ec 	bl	8007634 <__sinit>
 800645c:	ab05      	add	r3, sp, #20
 800645e:	9a04      	ldr	r2, [sp, #16]
 8006460:	68a1      	ldr	r1, [r4, #8]
 8006462:	9301      	str	r3, [sp, #4]
 8006464:	4620      	mov	r0, r4
 8006466:	f7ff fa55 	bl	8005914 <_vfiprintf_r>
 800646a:	b002      	add	sp, #8
 800646c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006470:	b004      	add	sp, #16
 8006472:	4770      	bx	lr
 8006474:	20000024 	.word	0x20000024

08006478 <_puts_r>:
 8006478:	b570      	push	{r4, r5, r6, lr}
 800647a:	460e      	mov	r6, r1
 800647c:	4605      	mov	r5, r0
 800647e:	b118      	cbz	r0, 8006488 <_puts_r+0x10>
 8006480:	6983      	ldr	r3, [r0, #24]
 8006482:	b90b      	cbnz	r3, 8006488 <_puts_r+0x10>
 8006484:	f001 f8d6 	bl	8007634 <__sinit>
 8006488:	69ab      	ldr	r3, [r5, #24]
 800648a:	68ac      	ldr	r4, [r5, #8]
 800648c:	b913      	cbnz	r3, 8006494 <_puts_r+0x1c>
 800648e:	4628      	mov	r0, r5
 8006490:	f001 f8d0 	bl	8007634 <__sinit>
 8006494:	4b2c      	ldr	r3, [pc, #176]	; (8006548 <_puts_r+0xd0>)
 8006496:	429c      	cmp	r4, r3
 8006498:	d120      	bne.n	80064dc <_puts_r+0x64>
 800649a:	686c      	ldr	r4, [r5, #4]
 800649c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800649e:	07db      	lsls	r3, r3, #31
 80064a0:	d405      	bmi.n	80064ae <_puts_r+0x36>
 80064a2:	89a3      	ldrh	r3, [r4, #12]
 80064a4:	0598      	lsls	r0, r3, #22
 80064a6:	d402      	bmi.n	80064ae <_puts_r+0x36>
 80064a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064aa:	f001 f966 	bl	800777a <__retarget_lock_acquire_recursive>
 80064ae:	89a3      	ldrh	r3, [r4, #12]
 80064b0:	0719      	lsls	r1, r3, #28
 80064b2:	d51d      	bpl.n	80064f0 <_puts_r+0x78>
 80064b4:	6923      	ldr	r3, [r4, #16]
 80064b6:	b1db      	cbz	r3, 80064f0 <_puts_r+0x78>
 80064b8:	3e01      	subs	r6, #1
 80064ba:	68a3      	ldr	r3, [r4, #8]
 80064bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80064c0:	3b01      	subs	r3, #1
 80064c2:	60a3      	str	r3, [r4, #8]
 80064c4:	bb39      	cbnz	r1, 8006516 <_puts_r+0x9e>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	da38      	bge.n	800653c <_puts_r+0xc4>
 80064ca:	4622      	mov	r2, r4
 80064cc:	210a      	movs	r1, #10
 80064ce:	4628      	mov	r0, r5
 80064d0:	f000 f858 	bl	8006584 <__swbuf_r>
 80064d4:	3001      	adds	r0, #1
 80064d6:	d011      	beq.n	80064fc <_puts_r+0x84>
 80064d8:	250a      	movs	r5, #10
 80064da:	e011      	b.n	8006500 <_puts_r+0x88>
 80064dc:	4b1b      	ldr	r3, [pc, #108]	; (800654c <_puts_r+0xd4>)
 80064de:	429c      	cmp	r4, r3
 80064e0:	d101      	bne.n	80064e6 <_puts_r+0x6e>
 80064e2:	68ac      	ldr	r4, [r5, #8]
 80064e4:	e7da      	b.n	800649c <_puts_r+0x24>
 80064e6:	4b1a      	ldr	r3, [pc, #104]	; (8006550 <_puts_r+0xd8>)
 80064e8:	429c      	cmp	r4, r3
 80064ea:	bf08      	it	eq
 80064ec:	68ec      	ldreq	r4, [r5, #12]
 80064ee:	e7d5      	b.n	800649c <_puts_r+0x24>
 80064f0:	4621      	mov	r1, r4
 80064f2:	4628      	mov	r0, r5
 80064f4:	f000 f898 	bl	8006628 <__swsetup_r>
 80064f8:	2800      	cmp	r0, #0
 80064fa:	d0dd      	beq.n	80064b8 <_puts_r+0x40>
 80064fc:	f04f 35ff 	mov.w	r5, #4294967295
 8006500:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006502:	07da      	lsls	r2, r3, #31
 8006504:	d405      	bmi.n	8006512 <_puts_r+0x9a>
 8006506:	89a3      	ldrh	r3, [r4, #12]
 8006508:	059b      	lsls	r3, r3, #22
 800650a:	d402      	bmi.n	8006512 <_puts_r+0x9a>
 800650c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800650e:	f001 f935 	bl	800777c <__retarget_lock_release_recursive>
 8006512:	4628      	mov	r0, r5
 8006514:	bd70      	pop	{r4, r5, r6, pc}
 8006516:	2b00      	cmp	r3, #0
 8006518:	da04      	bge.n	8006524 <_puts_r+0xac>
 800651a:	69a2      	ldr	r2, [r4, #24]
 800651c:	429a      	cmp	r2, r3
 800651e:	dc06      	bgt.n	800652e <_puts_r+0xb6>
 8006520:	290a      	cmp	r1, #10
 8006522:	d004      	beq.n	800652e <_puts_r+0xb6>
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	1c5a      	adds	r2, r3, #1
 8006528:	6022      	str	r2, [r4, #0]
 800652a:	7019      	strb	r1, [r3, #0]
 800652c:	e7c5      	b.n	80064ba <_puts_r+0x42>
 800652e:	4622      	mov	r2, r4
 8006530:	4628      	mov	r0, r5
 8006532:	f000 f827 	bl	8006584 <__swbuf_r>
 8006536:	3001      	adds	r0, #1
 8006538:	d1bf      	bne.n	80064ba <_puts_r+0x42>
 800653a:	e7df      	b.n	80064fc <_puts_r+0x84>
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	250a      	movs	r5, #10
 8006540:	1c5a      	adds	r2, r3, #1
 8006542:	6022      	str	r2, [r4, #0]
 8006544:	701d      	strb	r5, [r3, #0]
 8006546:	e7db      	b.n	8006500 <_puts_r+0x88>
 8006548:	08008934 	.word	0x08008934
 800654c:	08008954 	.word	0x08008954
 8006550:	08008914 	.word	0x08008914

08006554 <puts>:
 8006554:	4b02      	ldr	r3, [pc, #8]	; (8006560 <puts+0xc>)
 8006556:	4601      	mov	r1, r0
 8006558:	6818      	ldr	r0, [r3, #0]
 800655a:	f7ff bf8d 	b.w	8006478 <_puts_r>
 800655e:	bf00      	nop
 8006560:	20000024 	.word	0x20000024

08006564 <_sbrk_r>:
 8006564:	b538      	push	{r3, r4, r5, lr}
 8006566:	4d06      	ldr	r5, [pc, #24]	; (8006580 <_sbrk_r+0x1c>)
 8006568:	2300      	movs	r3, #0
 800656a:	4604      	mov	r4, r0
 800656c:	4608      	mov	r0, r1
 800656e:	602b      	str	r3, [r5, #0]
 8006570:	f7fc fc22 	bl	8002db8 <_sbrk>
 8006574:	1c43      	adds	r3, r0, #1
 8006576:	d102      	bne.n	800657e <_sbrk_r+0x1a>
 8006578:	682b      	ldr	r3, [r5, #0]
 800657a:	b103      	cbz	r3, 800657e <_sbrk_r+0x1a>
 800657c:	6023      	str	r3, [r4, #0]
 800657e:	bd38      	pop	{r3, r4, r5, pc}
 8006580:	20000da8 	.word	0x20000da8

08006584 <__swbuf_r>:
 8006584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006586:	460e      	mov	r6, r1
 8006588:	4614      	mov	r4, r2
 800658a:	4605      	mov	r5, r0
 800658c:	b118      	cbz	r0, 8006596 <__swbuf_r+0x12>
 800658e:	6983      	ldr	r3, [r0, #24]
 8006590:	b90b      	cbnz	r3, 8006596 <__swbuf_r+0x12>
 8006592:	f001 f84f 	bl	8007634 <__sinit>
 8006596:	4b21      	ldr	r3, [pc, #132]	; (800661c <__swbuf_r+0x98>)
 8006598:	429c      	cmp	r4, r3
 800659a:	d12b      	bne.n	80065f4 <__swbuf_r+0x70>
 800659c:	686c      	ldr	r4, [r5, #4]
 800659e:	69a3      	ldr	r3, [r4, #24]
 80065a0:	60a3      	str	r3, [r4, #8]
 80065a2:	89a3      	ldrh	r3, [r4, #12]
 80065a4:	071a      	lsls	r2, r3, #28
 80065a6:	d52f      	bpl.n	8006608 <__swbuf_r+0x84>
 80065a8:	6923      	ldr	r3, [r4, #16]
 80065aa:	b36b      	cbz	r3, 8006608 <__swbuf_r+0x84>
 80065ac:	6923      	ldr	r3, [r4, #16]
 80065ae:	6820      	ldr	r0, [r4, #0]
 80065b0:	1ac0      	subs	r0, r0, r3
 80065b2:	6963      	ldr	r3, [r4, #20]
 80065b4:	b2f6      	uxtb	r6, r6
 80065b6:	4283      	cmp	r3, r0
 80065b8:	4637      	mov	r7, r6
 80065ba:	dc04      	bgt.n	80065c6 <__swbuf_r+0x42>
 80065bc:	4621      	mov	r1, r4
 80065be:	4628      	mov	r0, r5
 80065c0:	f000 ffa4 	bl	800750c <_fflush_r>
 80065c4:	bb30      	cbnz	r0, 8006614 <__swbuf_r+0x90>
 80065c6:	68a3      	ldr	r3, [r4, #8]
 80065c8:	3b01      	subs	r3, #1
 80065ca:	60a3      	str	r3, [r4, #8]
 80065cc:	6823      	ldr	r3, [r4, #0]
 80065ce:	1c5a      	adds	r2, r3, #1
 80065d0:	6022      	str	r2, [r4, #0]
 80065d2:	701e      	strb	r6, [r3, #0]
 80065d4:	6963      	ldr	r3, [r4, #20]
 80065d6:	3001      	adds	r0, #1
 80065d8:	4283      	cmp	r3, r0
 80065da:	d004      	beq.n	80065e6 <__swbuf_r+0x62>
 80065dc:	89a3      	ldrh	r3, [r4, #12]
 80065de:	07db      	lsls	r3, r3, #31
 80065e0:	d506      	bpl.n	80065f0 <__swbuf_r+0x6c>
 80065e2:	2e0a      	cmp	r6, #10
 80065e4:	d104      	bne.n	80065f0 <__swbuf_r+0x6c>
 80065e6:	4621      	mov	r1, r4
 80065e8:	4628      	mov	r0, r5
 80065ea:	f000 ff8f 	bl	800750c <_fflush_r>
 80065ee:	b988      	cbnz	r0, 8006614 <__swbuf_r+0x90>
 80065f0:	4638      	mov	r0, r7
 80065f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065f4:	4b0a      	ldr	r3, [pc, #40]	; (8006620 <__swbuf_r+0x9c>)
 80065f6:	429c      	cmp	r4, r3
 80065f8:	d101      	bne.n	80065fe <__swbuf_r+0x7a>
 80065fa:	68ac      	ldr	r4, [r5, #8]
 80065fc:	e7cf      	b.n	800659e <__swbuf_r+0x1a>
 80065fe:	4b09      	ldr	r3, [pc, #36]	; (8006624 <__swbuf_r+0xa0>)
 8006600:	429c      	cmp	r4, r3
 8006602:	bf08      	it	eq
 8006604:	68ec      	ldreq	r4, [r5, #12]
 8006606:	e7ca      	b.n	800659e <__swbuf_r+0x1a>
 8006608:	4621      	mov	r1, r4
 800660a:	4628      	mov	r0, r5
 800660c:	f000 f80c 	bl	8006628 <__swsetup_r>
 8006610:	2800      	cmp	r0, #0
 8006612:	d0cb      	beq.n	80065ac <__swbuf_r+0x28>
 8006614:	f04f 37ff 	mov.w	r7, #4294967295
 8006618:	e7ea      	b.n	80065f0 <__swbuf_r+0x6c>
 800661a:	bf00      	nop
 800661c:	08008934 	.word	0x08008934
 8006620:	08008954 	.word	0x08008954
 8006624:	08008914 	.word	0x08008914

08006628 <__swsetup_r>:
 8006628:	4b32      	ldr	r3, [pc, #200]	; (80066f4 <__swsetup_r+0xcc>)
 800662a:	b570      	push	{r4, r5, r6, lr}
 800662c:	681d      	ldr	r5, [r3, #0]
 800662e:	4606      	mov	r6, r0
 8006630:	460c      	mov	r4, r1
 8006632:	b125      	cbz	r5, 800663e <__swsetup_r+0x16>
 8006634:	69ab      	ldr	r3, [r5, #24]
 8006636:	b913      	cbnz	r3, 800663e <__swsetup_r+0x16>
 8006638:	4628      	mov	r0, r5
 800663a:	f000 fffb 	bl	8007634 <__sinit>
 800663e:	4b2e      	ldr	r3, [pc, #184]	; (80066f8 <__swsetup_r+0xd0>)
 8006640:	429c      	cmp	r4, r3
 8006642:	d10f      	bne.n	8006664 <__swsetup_r+0x3c>
 8006644:	686c      	ldr	r4, [r5, #4]
 8006646:	89a3      	ldrh	r3, [r4, #12]
 8006648:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800664c:	0719      	lsls	r1, r3, #28
 800664e:	d42c      	bmi.n	80066aa <__swsetup_r+0x82>
 8006650:	06dd      	lsls	r5, r3, #27
 8006652:	d411      	bmi.n	8006678 <__swsetup_r+0x50>
 8006654:	2309      	movs	r3, #9
 8006656:	6033      	str	r3, [r6, #0]
 8006658:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800665c:	81a3      	strh	r3, [r4, #12]
 800665e:	f04f 30ff 	mov.w	r0, #4294967295
 8006662:	e03e      	b.n	80066e2 <__swsetup_r+0xba>
 8006664:	4b25      	ldr	r3, [pc, #148]	; (80066fc <__swsetup_r+0xd4>)
 8006666:	429c      	cmp	r4, r3
 8006668:	d101      	bne.n	800666e <__swsetup_r+0x46>
 800666a:	68ac      	ldr	r4, [r5, #8]
 800666c:	e7eb      	b.n	8006646 <__swsetup_r+0x1e>
 800666e:	4b24      	ldr	r3, [pc, #144]	; (8006700 <__swsetup_r+0xd8>)
 8006670:	429c      	cmp	r4, r3
 8006672:	bf08      	it	eq
 8006674:	68ec      	ldreq	r4, [r5, #12]
 8006676:	e7e6      	b.n	8006646 <__swsetup_r+0x1e>
 8006678:	0758      	lsls	r0, r3, #29
 800667a:	d512      	bpl.n	80066a2 <__swsetup_r+0x7a>
 800667c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800667e:	b141      	cbz	r1, 8006692 <__swsetup_r+0x6a>
 8006680:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006684:	4299      	cmp	r1, r3
 8006686:	d002      	beq.n	800668e <__swsetup_r+0x66>
 8006688:	4630      	mov	r0, r6
 800668a:	f7ff f86f 	bl	800576c <_free_r>
 800668e:	2300      	movs	r3, #0
 8006690:	6363      	str	r3, [r4, #52]	; 0x34
 8006692:	89a3      	ldrh	r3, [r4, #12]
 8006694:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006698:	81a3      	strh	r3, [r4, #12]
 800669a:	2300      	movs	r3, #0
 800669c:	6063      	str	r3, [r4, #4]
 800669e:	6923      	ldr	r3, [r4, #16]
 80066a0:	6023      	str	r3, [r4, #0]
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	f043 0308 	orr.w	r3, r3, #8
 80066a8:	81a3      	strh	r3, [r4, #12]
 80066aa:	6923      	ldr	r3, [r4, #16]
 80066ac:	b94b      	cbnz	r3, 80066c2 <__swsetup_r+0x9a>
 80066ae:	89a3      	ldrh	r3, [r4, #12]
 80066b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80066b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066b8:	d003      	beq.n	80066c2 <__swsetup_r+0x9a>
 80066ba:	4621      	mov	r1, r4
 80066bc:	4630      	mov	r0, r6
 80066be:	f001 f883 	bl	80077c8 <__smakebuf_r>
 80066c2:	89a0      	ldrh	r0, [r4, #12]
 80066c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066c8:	f010 0301 	ands.w	r3, r0, #1
 80066cc:	d00a      	beq.n	80066e4 <__swsetup_r+0xbc>
 80066ce:	2300      	movs	r3, #0
 80066d0:	60a3      	str	r3, [r4, #8]
 80066d2:	6963      	ldr	r3, [r4, #20]
 80066d4:	425b      	negs	r3, r3
 80066d6:	61a3      	str	r3, [r4, #24]
 80066d8:	6923      	ldr	r3, [r4, #16]
 80066da:	b943      	cbnz	r3, 80066ee <__swsetup_r+0xc6>
 80066dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80066e0:	d1ba      	bne.n	8006658 <__swsetup_r+0x30>
 80066e2:	bd70      	pop	{r4, r5, r6, pc}
 80066e4:	0781      	lsls	r1, r0, #30
 80066e6:	bf58      	it	pl
 80066e8:	6963      	ldrpl	r3, [r4, #20]
 80066ea:	60a3      	str	r3, [r4, #8]
 80066ec:	e7f4      	b.n	80066d8 <__swsetup_r+0xb0>
 80066ee:	2000      	movs	r0, #0
 80066f0:	e7f7      	b.n	80066e2 <__swsetup_r+0xba>
 80066f2:	bf00      	nop
 80066f4:	20000024 	.word	0x20000024
 80066f8:	08008934 	.word	0x08008934
 80066fc:	08008954 	.word	0x08008954
 8006700:	08008914 	.word	0x08008914

08006704 <abort>:
 8006704:	b508      	push	{r3, lr}
 8006706:	2006      	movs	r0, #6
 8006708:	f001 fc60 	bl	8007fcc <raise>
 800670c:	2001      	movs	r0, #1
 800670e:	f7fc faf7 	bl	8002d00 <_exit>

08006712 <quorem>:
 8006712:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006716:	6903      	ldr	r3, [r0, #16]
 8006718:	690c      	ldr	r4, [r1, #16]
 800671a:	42a3      	cmp	r3, r4
 800671c:	4607      	mov	r7, r0
 800671e:	f2c0 8081 	blt.w	8006824 <quorem+0x112>
 8006722:	3c01      	subs	r4, #1
 8006724:	f101 0814 	add.w	r8, r1, #20
 8006728:	f100 0514 	add.w	r5, r0, #20
 800672c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006730:	9301      	str	r3, [sp, #4]
 8006732:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006736:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800673a:	3301      	adds	r3, #1
 800673c:	429a      	cmp	r2, r3
 800673e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006742:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006746:	fbb2 f6f3 	udiv	r6, r2, r3
 800674a:	d331      	bcc.n	80067b0 <quorem+0x9e>
 800674c:	f04f 0e00 	mov.w	lr, #0
 8006750:	4640      	mov	r0, r8
 8006752:	46ac      	mov	ip, r5
 8006754:	46f2      	mov	sl, lr
 8006756:	f850 2b04 	ldr.w	r2, [r0], #4
 800675a:	b293      	uxth	r3, r2
 800675c:	fb06 e303 	mla	r3, r6, r3, lr
 8006760:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006764:	b29b      	uxth	r3, r3
 8006766:	ebaa 0303 	sub.w	r3, sl, r3
 800676a:	0c12      	lsrs	r2, r2, #16
 800676c:	f8dc a000 	ldr.w	sl, [ip]
 8006770:	fb06 e202 	mla	r2, r6, r2, lr
 8006774:	fa13 f38a 	uxtah	r3, r3, sl
 8006778:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800677c:	fa1f fa82 	uxth.w	sl, r2
 8006780:	f8dc 2000 	ldr.w	r2, [ip]
 8006784:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006788:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800678c:	b29b      	uxth	r3, r3
 800678e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006792:	4581      	cmp	r9, r0
 8006794:	f84c 3b04 	str.w	r3, [ip], #4
 8006798:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800679c:	d2db      	bcs.n	8006756 <quorem+0x44>
 800679e:	f855 300b 	ldr.w	r3, [r5, fp]
 80067a2:	b92b      	cbnz	r3, 80067b0 <quorem+0x9e>
 80067a4:	9b01      	ldr	r3, [sp, #4]
 80067a6:	3b04      	subs	r3, #4
 80067a8:	429d      	cmp	r5, r3
 80067aa:	461a      	mov	r2, r3
 80067ac:	d32e      	bcc.n	800680c <quorem+0xfa>
 80067ae:	613c      	str	r4, [r7, #16]
 80067b0:	4638      	mov	r0, r7
 80067b2:	f001 fad3 	bl	8007d5c <__mcmp>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	db24      	blt.n	8006804 <quorem+0xf2>
 80067ba:	3601      	adds	r6, #1
 80067bc:	4628      	mov	r0, r5
 80067be:	f04f 0c00 	mov.w	ip, #0
 80067c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80067c6:	f8d0 e000 	ldr.w	lr, [r0]
 80067ca:	b293      	uxth	r3, r2
 80067cc:	ebac 0303 	sub.w	r3, ip, r3
 80067d0:	0c12      	lsrs	r2, r2, #16
 80067d2:	fa13 f38e 	uxtah	r3, r3, lr
 80067d6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80067da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067de:	b29b      	uxth	r3, r3
 80067e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067e4:	45c1      	cmp	r9, r8
 80067e6:	f840 3b04 	str.w	r3, [r0], #4
 80067ea:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80067ee:	d2e8      	bcs.n	80067c2 <quorem+0xb0>
 80067f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067f8:	b922      	cbnz	r2, 8006804 <quorem+0xf2>
 80067fa:	3b04      	subs	r3, #4
 80067fc:	429d      	cmp	r5, r3
 80067fe:	461a      	mov	r2, r3
 8006800:	d30a      	bcc.n	8006818 <quorem+0x106>
 8006802:	613c      	str	r4, [r7, #16]
 8006804:	4630      	mov	r0, r6
 8006806:	b003      	add	sp, #12
 8006808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	3b04      	subs	r3, #4
 8006810:	2a00      	cmp	r2, #0
 8006812:	d1cc      	bne.n	80067ae <quorem+0x9c>
 8006814:	3c01      	subs	r4, #1
 8006816:	e7c7      	b.n	80067a8 <quorem+0x96>
 8006818:	6812      	ldr	r2, [r2, #0]
 800681a:	3b04      	subs	r3, #4
 800681c:	2a00      	cmp	r2, #0
 800681e:	d1f0      	bne.n	8006802 <quorem+0xf0>
 8006820:	3c01      	subs	r4, #1
 8006822:	e7eb      	b.n	80067fc <quorem+0xea>
 8006824:	2000      	movs	r0, #0
 8006826:	e7ee      	b.n	8006806 <quorem+0xf4>

08006828 <_dtoa_r>:
 8006828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800682c:	ed2d 8b02 	vpush	{d8}
 8006830:	ec57 6b10 	vmov	r6, r7, d0
 8006834:	b095      	sub	sp, #84	; 0x54
 8006836:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006838:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800683c:	9105      	str	r1, [sp, #20]
 800683e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006842:	4604      	mov	r4, r0
 8006844:	9209      	str	r2, [sp, #36]	; 0x24
 8006846:	930f      	str	r3, [sp, #60]	; 0x3c
 8006848:	b975      	cbnz	r5, 8006868 <_dtoa_r+0x40>
 800684a:	2010      	movs	r0, #16
 800684c:	f7fe ff70 	bl	8005730 <malloc>
 8006850:	4602      	mov	r2, r0
 8006852:	6260      	str	r0, [r4, #36]	; 0x24
 8006854:	b920      	cbnz	r0, 8006860 <_dtoa_r+0x38>
 8006856:	4bb2      	ldr	r3, [pc, #712]	; (8006b20 <_dtoa_r+0x2f8>)
 8006858:	21ea      	movs	r1, #234	; 0xea
 800685a:	48b2      	ldr	r0, [pc, #712]	; (8006b24 <_dtoa_r+0x2fc>)
 800685c:	f7fe ff0e 	bl	800567c <__assert_func>
 8006860:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006864:	6005      	str	r5, [r0, #0]
 8006866:	60c5      	str	r5, [r0, #12]
 8006868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800686a:	6819      	ldr	r1, [r3, #0]
 800686c:	b151      	cbz	r1, 8006884 <_dtoa_r+0x5c>
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	604a      	str	r2, [r1, #4]
 8006872:	2301      	movs	r3, #1
 8006874:	4093      	lsls	r3, r2
 8006876:	608b      	str	r3, [r1, #8]
 8006878:	4620      	mov	r0, r4
 800687a:	f001 f831 	bl	80078e0 <_Bfree>
 800687e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006880:	2200      	movs	r2, #0
 8006882:	601a      	str	r2, [r3, #0]
 8006884:	1e3b      	subs	r3, r7, #0
 8006886:	bfb9      	ittee	lt
 8006888:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800688c:	9303      	strlt	r3, [sp, #12]
 800688e:	2300      	movge	r3, #0
 8006890:	f8c8 3000 	strge.w	r3, [r8]
 8006894:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006898:	4ba3      	ldr	r3, [pc, #652]	; (8006b28 <_dtoa_r+0x300>)
 800689a:	bfbc      	itt	lt
 800689c:	2201      	movlt	r2, #1
 800689e:	f8c8 2000 	strlt.w	r2, [r8]
 80068a2:	ea33 0309 	bics.w	r3, r3, r9
 80068a6:	d11b      	bne.n	80068e0 <_dtoa_r+0xb8>
 80068a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80068ae:	6013      	str	r3, [r2, #0]
 80068b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068b4:	4333      	orrs	r3, r6
 80068b6:	f000 857a 	beq.w	80073ae <_dtoa_r+0xb86>
 80068ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068bc:	b963      	cbnz	r3, 80068d8 <_dtoa_r+0xb0>
 80068be:	4b9b      	ldr	r3, [pc, #620]	; (8006b2c <_dtoa_r+0x304>)
 80068c0:	e024      	b.n	800690c <_dtoa_r+0xe4>
 80068c2:	4b9b      	ldr	r3, [pc, #620]	; (8006b30 <_dtoa_r+0x308>)
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	3308      	adds	r3, #8
 80068c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80068ca:	6013      	str	r3, [r2, #0]
 80068cc:	9800      	ldr	r0, [sp, #0]
 80068ce:	b015      	add	sp, #84	; 0x54
 80068d0:	ecbd 8b02 	vpop	{d8}
 80068d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d8:	4b94      	ldr	r3, [pc, #592]	; (8006b2c <_dtoa_r+0x304>)
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	3303      	adds	r3, #3
 80068de:	e7f3      	b.n	80068c8 <_dtoa_r+0xa0>
 80068e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068e4:	2200      	movs	r2, #0
 80068e6:	ec51 0b17 	vmov	r0, r1, d7
 80068ea:	2300      	movs	r3, #0
 80068ec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80068f0:	f7fa f8f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80068f4:	4680      	mov	r8, r0
 80068f6:	b158      	cbz	r0, 8006910 <_dtoa_r+0xe8>
 80068f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068fa:	2301      	movs	r3, #1
 80068fc:	6013      	str	r3, [r2, #0]
 80068fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 8551 	beq.w	80073a8 <_dtoa_r+0xb80>
 8006906:	488b      	ldr	r0, [pc, #556]	; (8006b34 <_dtoa_r+0x30c>)
 8006908:	6018      	str	r0, [r3, #0]
 800690a:	1e43      	subs	r3, r0, #1
 800690c:	9300      	str	r3, [sp, #0]
 800690e:	e7dd      	b.n	80068cc <_dtoa_r+0xa4>
 8006910:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006914:	aa12      	add	r2, sp, #72	; 0x48
 8006916:	a913      	add	r1, sp, #76	; 0x4c
 8006918:	4620      	mov	r0, r4
 800691a:	f001 fac3 	bl	8007ea4 <__d2b>
 800691e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006922:	4683      	mov	fp, r0
 8006924:	2d00      	cmp	r5, #0
 8006926:	d07c      	beq.n	8006a22 <_dtoa_r+0x1fa>
 8006928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800692a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800692e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006932:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006936:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800693a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800693e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006942:	4b7d      	ldr	r3, [pc, #500]	; (8006b38 <_dtoa_r+0x310>)
 8006944:	2200      	movs	r2, #0
 8006946:	4630      	mov	r0, r6
 8006948:	4639      	mov	r1, r7
 800694a:	f7f9 fca5 	bl	8000298 <__aeabi_dsub>
 800694e:	a36e      	add	r3, pc, #440	; (adr r3, 8006b08 <_dtoa_r+0x2e0>)
 8006950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006954:	f7f9 fe58 	bl	8000608 <__aeabi_dmul>
 8006958:	a36d      	add	r3, pc, #436	; (adr r3, 8006b10 <_dtoa_r+0x2e8>)
 800695a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800695e:	f7f9 fc9d 	bl	800029c <__adddf3>
 8006962:	4606      	mov	r6, r0
 8006964:	4628      	mov	r0, r5
 8006966:	460f      	mov	r7, r1
 8006968:	f7f9 fde4 	bl	8000534 <__aeabi_i2d>
 800696c:	a36a      	add	r3, pc, #424	; (adr r3, 8006b18 <_dtoa_r+0x2f0>)
 800696e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006972:	f7f9 fe49 	bl	8000608 <__aeabi_dmul>
 8006976:	4602      	mov	r2, r0
 8006978:	460b      	mov	r3, r1
 800697a:	4630      	mov	r0, r6
 800697c:	4639      	mov	r1, r7
 800697e:	f7f9 fc8d 	bl	800029c <__adddf3>
 8006982:	4606      	mov	r6, r0
 8006984:	460f      	mov	r7, r1
 8006986:	f7fa f8ef 	bl	8000b68 <__aeabi_d2iz>
 800698a:	2200      	movs	r2, #0
 800698c:	4682      	mov	sl, r0
 800698e:	2300      	movs	r3, #0
 8006990:	4630      	mov	r0, r6
 8006992:	4639      	mov	r1, r7
 8006994:	f7fa f8aa 	bl	8000aec <__aeabi_dcmplt>
 8006998:	b148      	cbz	r0, 80069ae <_dtoa_r+0x186>
 800699a:	4650      	mov	r0, sl
 800699c:	f7f9 fdca 	bl	8000534 <__aeabi_i2d>
 80069a0:	4632      	mov	r2, r6
 80069a2:	463b      	mov	r3, r7
 80069a4:	f7fa f898 	bl	8000ad8 <__aeabi_dcmpeq>
 80069a8:	b908      	cbnz	r0, 80069ae <_dtoa_r+0x186>
 80069aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069ae:	f1ba 0f16 	cmp.w	sl, #22
 80069b2:	d854      	bhi.n	8006a5e <_dtoa_r+0x236>
 80069b4:	4b61      	ldr	r3, [pc, #388]	; (8006b3c <_dtoa_r+0x314>)
 80069b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80069ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80069c2:	f7fa f893 	bl	8000aec <__aeabi_dcmplt>
 80069c6:	2800      	cmp	r0, #0
 80069c8:	d04b      	beq.n	8006a62 <_dtoa_r+0x23a>
 80069ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069ce:	2300      	movs	r3, #0
 80069d0:	930e      	str	r3, [sp, #56]	; 0x38
 80069d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069d4:	1b5d      	subs	r5, r3, r5
 80069d6:	1e6b      	subs	r3, r5, #1
 80069d8:	9304      	str	r3, [sp, #16]
 80069da:	bf43      	ittte	mi
 80069dc:	2300      	movmi	r3, #0
 80069de:	f1c5 0801 	rsbmi	r8, r5, #1
 80069e2:	9304      	strmi	r3, [sp, #16]
 80069e4:	f04f 0800 	movpl.w	r8, #0
 80069e8:	f1ba 0f00 	cmp.w	sl, #0
 80069ec:	db3b      	blt.n	8006a66 <_dtoa_r+0x23e>
 80069ee:	9b04      	ldr	r3, [sp, #16]
 80069f0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80069f4:	4453      	add	r3, sl
 80069f6:	9304      	str	r3, [sp, #16]
 80069f8:	2300      	movs	r3, #0
 80069fa:	9306      	str	r3, [sp, #24]
 80069fc:	9b05      	ldr	r3, [sp, #20]
 80069fe:	2b09      	cmp	r3, #9
 8006a00:	d869      	bhi.n	8006ad6 <_dtoa_r+0x2ae>
 8006a02:	2b05      	cmp	r3, #5
 8006a04:	bfc4      	itt	gt
 8006a06:	3b04      	subgt	r3, #4
 8006a08:	9305      	strgt	r3, [sp, #20]
 8006a0a:	9b05      	ldr	r3, [sp, #20]
 8006a0c:	f1a3 0302 	sub.w	r3, r3, #2
 8006a10:	bfcc      	ite	gt
 8006a12:	2500      	movgt	r5, #0
 8006a14:	2501      	movle	r5, #1
 8006a16:	2b03      	cmp	r3, #3
 8006a18:	d869      	bhi.n	8006aee <_dtoa_r+0x2c6>
 8006a1a:	e8df f003 	tbb	[pc, r3]
 8006a1e:	4e2c      	.short	0x4e2c
 8006a20:	5a4c      	.short	0x5a4c
 8006a22:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006a26:	441d      	add	r5, r3
 8006a28:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006a2c:	2b20      	cmp	r3, #32
 8006a2e:	bfc1      	itttt	gt
 8006a30:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006a34:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006a38:	fa09 f303 	lslgt.w	r3, r9, r3
 8006a3c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006a40:	bfda      	itte	le
 8006a42:	f1c3 0320 	rsble	r3, r3, #32
 8006a46:	fa06 f003 	lslle.w	r0, r6, r3
 8006a4a:	4318      	orrgt	r0, r3
 8006a4c:	f7f9 fd62 	bl	8000514 <__aeabi_ui2d>
 8006a50:	2301      	movs	r3, #1
 8006a52:	4606      	mov	r6, r0
 8006a54:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006a58:	3d01      	subs	r5, #1
 8006a5a:	9310      	str	r3, [sp, #64]	; 0x40
 8006a5c:	e771      	b.n	8006942 <_dtoa_r+0x11a>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e7b6      	b.n	80069d0 <_dtoa_r+0x1a8>
 8006a62:	900e      	str	r0, [sp, #56]	; 0x38
 8006a64:	e7b5      	b.n	80069d2 <_dtoa_r+0x1aa>
 8006a66:	f1ca 0300 	rsb	r3, sl, #0
 8006a6a:	9306      	str	r3, [sp, #24]
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	eba8 080a 	sub.w	r8, r8, sl
 8006a72:	930d      	str	r3, [sp, #52]	; 0x34
 8006a74:	e7c2      	b.n	80069fc <_dtoa_r+0x1d4>
 8006a76:	2300      	movs	r3, #0
 8006a78:	9308      	str	r3, [sp, #32]
 8006a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	dc39      	bgt.n	8006af4 <_dtoa_r+0x2cc>
 8006a80:	f04f 0901 	mov.w	r9, #1
 8006a84:	f8cd 9004 	str.w	r9, [sp, #4]
 8006a88:	464b      	mov	r3, r9
 8006a8a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006a8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006a90:	2200      	movs	r2, #0
 8006a92:	6042      	str	r2, [r0, #4]
 8006a94:	2204      	movs	r2, #4
 8006a96:	f102 0614 	add.w	r6, r2, #20
 8006a9a:	429e      	cmp	r6, r3
 8006a9c:	6841      	ldr	r1, [r0, #4]
 8006a9e:	d92f      	bls.n	8006b00 <_dtoa_r+0x2d8>
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f000 fedd 	bl	8007860 <_Balloc>
 8006aa6:	9000      	str	r0, [sp, #0]
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d14b      	bne.n	8006b44 <_dtoa_r+0x31c>
 8006aac:	4b24      	ldr	r3, [pc, #144]	; (8006b40 <_dtoa_r+0x318>)
 8006aae:	4602      	mov	r2, r0
 8006ab0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006ab4:	e6d1      	b.n	800685a <_dtoa_r+0x32>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e7de      	b.n	8006a78 <_dtoa_r+0x250>
 8006aba:	2300      	movs	r3, #0
 8006abc:	9308      	str	r3, [sp, #32]
 8006abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac0:	eb0a 0903 	add.w	r9, sl, r3
 8006ac4:	f109 0301 	add.w	r3, r9, #1
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	9301      	str	r3, [sp, #4]
 8006acc:	bfb8      	it	lt
 8006ace:	2301      	movlt	r3, #1
 8006ad0:	e7dd      	b.n	8006a8e <_dtoa_r+0x266>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e7f2      	b.n	8006abc <_dtoa_r+0x294>
 8006ad6:	2501      	movs	r5, #1
 8006ad8:	2300      	movs	r3, #0
 8006ada:	9305      	str	r3, [sp, #20]
 8006adc:	9508      	str	r5, [sp, #32]
 8006ade:	f04f 39ff 	mov.w	r9, #4294967295
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ae8:	2312      	movs	r3, #18
 8006aea:	9209      	str	r2, [sp, #36]	; 0x24
 8006aec:	e7cf      	b.n	8006a8e <_dtoa_r+0x266>
 8006aee:	2301      	movs	r3, #1
 8006af0:	9308      	str	r3, [sp, #32]
 8006af2:	e7f4      	b.n	8006ade <_dtoa_r+0x2b6>
 8006af4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006af8:	f8cd 9004 	str.w	r9, [sp, #4]
 8006afc:	464b      	mov	r3, r9
 8006afe:	e7c6      	b.n	8006a8e <_dtoa_r+0x266>
 8006b00:	3101      	adds	r1, #1
 8006b02:	6041      	str	r1, [r0, #4]
 8006b04:	0052      	lsls	r2, r2, #1
 8006b06:	e7c6      	b.n	8006a96 <_dtoa_r+0x26e>
 8006b08:	636f4361 	.word	0x636f4361
 8006b0c:	3fd287a7 	.word	0x3fd287a7
 8006b10:	8b60c8b3 	.word	0x8b60c8b3
 8006b14:	3fc68a28 	.word	0x3fc68a28
 8006b18:	509f79fb 	.word	0x509f79fb
 8006b1c:	3fd34413 	.word	0x3fd34413
 8006b20:	0800888a 	.word	0x0800888a
 8006b24:	080088a1 	.word	0x080088a1
 8006b28:	7ff00000 	.word	0x7ff00000
 8006b2c:	08008886 	.word	0x08008886
 8006b30:	0800887d 	.word	0x0800887d
 8006b34:	0800885a 	.word	0x0800885a
 8006b38:	3ff80000 	.word	0x3ff80000
 8006b3c:	08008a00 	.word	0x08008a00
 8006b40:	08008900 	.word	0x08008900
 8006b44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b46:	9a00      	ldr	r2, [sp, #0]
 8006b48:	601a      	str	r2, [r3, #0]
 8006b4a:	9b01      	ldr	r3, [sp, #4]
 8006b4c:	2b0e      	cmp	r3, #14
 8006b4e:	f200 80ad 	bhi.w	8006cac <_dtoa_r+0x484>
 8006b52:	2d00      	cmp	r5, #0
 8006b54:	f000 80aa 	beq.w	8006cac <_dtoa_r+0x484>
 8006b58:	f1ba 0f00 	cmp.w	sl, #0
 8006b5c:	dd36      	ble.n	8006bcc <_dtoa_r+0x3a4>
 8006b5e:	4ac3      	ldr	r2, [pc, #780]	; (8006e6c <_dtoa_r+0x644>)
 8006b60:	f00a 030f 	and.w	r3, sl, #15
 8006b64:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006b68:	ed93 7b00 	vldr	d7, [r3]
 8006b6c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006b70:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006b74:	eeb0 8a47 	vmov.f32	s16, s14
 8006b78:	eef0 8a67 	vmov.f32	s17, s15
 8006b7c:	d016      	beq.n	8006bac <_dtoa_r+0x384>
 8006b7e:	4bbc      	ldr	r3, [pc, #752]	; (8006e70 <_dtoa_r+0x648>)
 8006b80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b88:	f7f9 fe68 	bl	800085c <__aeabi_ddiv>
 8006b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b90:	f007 070f 	and.w	r7, r7, #15
 8006b94:	2503      	movs	r5, #3
 8006b96:	4eb6      	ldr	r6, [pc, #728]	; (8006e70 <_dtoa_r+0x648>)
 8006b98:	b957      	cbnz	r7, 8006bb0 <_dtoa_r+0x388>
 8006b9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b9e:	ec53 2b18 	vmov	r2, r3, d8
 8006ba2:	f7f9 fe5b 	bl	800085c <__aeabi_ddiv>
 8006ba6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006baa:	e029      	b.n	8006c00 <_dtoa_r+0x3d8>
 8006bac:	2502      	movs	r5, #2
 8006bae:	e7f2      	b.n	8006b96 <_dtoa_r+0x36e>
 8006bb0:	07f9      	lsls	r1, r7, #31
 8006bb2:	d508      	bpl.n	8006bc6 <_dtoa_r+0x39e>
 8006bb4:	ec51 0b18 	vmov	r0, r1, d8
 8006bb8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006bbc:	f7f9 fd24 	bl	8000608 <__aeabi_dmul>
 8006bc0:	ec41 0b18 	vmov	d8, r0, r1
 8006bc4:	3501      	adds	r5, #1
 8006bc6:	107f      	asrs	r7, r7, #1
 8006bc8:	3608      	adds	r6, #8
 8006bca:	e7e5      	b.n	8006b98 <_dtoa_r+0x370>
 8006bcc:	f000 80a6 	beq.w	8006d1c <_dtoa_r+0x4f4>
 8006bd0:	f1ca 0600 	rsb	r6, sl, #0
 8006bd4:	4ba5      	ldr	r3, [pc, #660]	; (8006e6c <_dtoa_r+0x644>)
 8006bd6:	4fa6      	ldr	r7, [pc, #664]	; (8006e70 <_dtoa_r+0x648>)
 8006bd8:	f006 020f 	and.w	r2, r6, #15
 8006bdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006be8:	f7f9 fd0e 	bl	8000608 <__aeabi_dmul>
 8006bec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bf0:	1136      	asrs	r6, r6, #4
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	2502      	movs	r5, #2
 8006bf6:	2e00      	cmp	r6, #0
 8006bf8:	f040 8085 	bne.w	8006d06 <_dtoa_r+0x4de>
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1d2      	bne.n	8006ba6 <_dtoa_r+0x37e>
 8006c00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f000 808c 	beq.w	8006d20 <_dtoa_r+0x4f8>
 8006c08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c0c:	4b99      	ldr	r3, [pc, #612]	; (8006e74 <_dtoa_r+0x64c>)
 8006c0e:	2200      	movs	r2, #0
 8006c10:	4630      	mov	r0, r6
 8006c12:	4639      	mov	r1, r7
 8006c14:	f7f9 ff6a 	bl	8000aec <__aeabi_dcmplt>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	f000 8081 	beq.w	8006d20 <_dtoa_r+0x4f8>
 8006c1e:	9b01      	ldr	r3, [sp, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d07d      	beq.n	8006d20 <_dtoa_r+0x4f8>
 8006c24:	f1b9 0f00 	cmp.w	r9, #0
 8006c28:	dd3c      	ble.n	8006ca4 <_dtoa_r+0x47c>
 8006c2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006c2e:	9307      	str	r3, [sp, #28]
 8006c30:	2200      	movs	r2, #0
 8006c32:	4b91      	ldr	r3, [pc, #580]	; (8006e78 <_dtoa_r+0x650>)
 8006c34:	4630      	mov	r0, r6
 8006c36:	4639      	mov	r1, r7
 8006c38:	f7f9 fce6 	bl	8000608 <__aeabi_dmul>
 8006c3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c40:	3501      	adds	r5, #1
 8006c42:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006c46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	f7f9 fc72 	bl	8000534 <__aeabi_i2d>
 8006c50:	4632      	mov	r2, r6
 8006c52:	463b      	mov	r3, r7
 8006c54:	f7f9 fcd8 	bl	8000608 <__aeabi_dmul>
 8006c58:	4b88      	ldr	r3, [pc, #544]	; (8006e7c <_dtoa_r+0x654>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f7f9 fb1e 	bl	800029c <__adddf3>
 8006c60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c68:	9303      	str	r3, [sp, #12]
 8006c6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d15c      	bne.n	8006d2a <_dtoa_r+0x502>
 8006c70:	4b83      	ldr	r3, [pc, #524]	; (8006e80 <_dtoa_r+0x658>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	4630      	mov	r0, r6
 8006c76:	4639      	mov	r1, r7
 8006c78:	f7f9 fb0e 	bl	8000298 <__aeabi_dsub>
 8006c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c80:	4606      	mov	r6, r0
 8006c82:	460f      	mov	r7, r1
 8006c84:	f7f9 ff50 	bl	8000b28 <__aeabi_dcmpgt>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	f040 8296 	bne.w	80071ba <_dtoa_r+0x992>
 8006c8e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006c92:	4630      	mov	r0, r6
 8006c94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c98:	4639      	mov	r1, r7
 8006c9a:	f7f9 ff27 	bl	8000aec <__aeabi_dcmplt>
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	f040 8288 	bne.w	80071b4 <_dtoa_r+0x98c>
 8006ca4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ca8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006cac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f2c0 8158 	blt.w	8006f64 <_dtoa_r+0x73c>
 8006cb4:	f1ba 0f0e 	cmp.w	sl, #14
 8006cb8:	f300 8154 	bgt.w	8006f64 <_dtoa_r+0x73c>
 8006cbc:	4b6b      	ldr	r3, [pc, #428]	; (8006e6c <_dtoa_r+0x644>)
 8006cbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006cc2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f280 80e3 	bge.w	8006e94 <_dtoa_r+0x66c>
 8006cce:	9b01      	ldr	r3, [sp, #4]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f300 80df 	bgt.w	8006e94 <_dtoa_r+0x66c>
 8006cd6:	f040 826d 	bne.w	80071b4 <_dtoa_r+0x98c>
 8006cda:	4b69      	ldr	r3, [pc, #420]	; (8006e80 <_dtoa_r+0x658>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	4640      	mov	r0, r8
 8006ce0:	4649      	mov	r1, r9
 8006ce2:	f7f9 fc91 	bl	8000608 <__aeabi_dmul>
 8006ce6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cea:	f7f9 ff13 	bl	8000b14 <__aeabi_dcmpge>
 8006cee:	9e01      	ldr	r6, [sp, #4]
 8006cf0:	4637      	mov	r7, r6
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	f040 8243 	bne.w	800717e <_dtoa_r+0x956>
 8006cf8:	9d00      	ldr	r5, [sp, #0]
 8006cfa:	2331      	movs	r3, #49	; 0x31
 8006cfc:	f805 3b01 	strb.w	r3, [r5], #1
 8006d00:	f10a 0a01 	add.w	sl, sl, #1
 8006d04:	e23f      	b.n	8007186 <_dtoa_r+0x95e>
 8006d06:	07f2      	lsls	r2, r6, #31
 8006d08:	d505      	bpl.n	8006d16 <_dtoa_r+0x4ee>
 8006d0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d0e:	f7f9 fc7b 	bl	8000608 <__aeabi_dmul>
 8006d12:	3501      	adds	r5, #1
 8006d14:	2301      	movs	r3, #1
 8006d16:	1076      	asrs	r6, r6, #1
 8006d18:	3708      	adds	r7, #8
 8006d1a:	e76c      	b.n	8006bf6 <_dtoa_r+0x3ce>
 8006d1c:	2502      	movs	r5, #2
 8006d1e:	e76f      	b.n	8006c00 <_dtoa_r+0x3d8>
 8006d20:	9b01      	ldr	r3, [sp, #4]
 8006d22:	f8cd a01c 	str.w	sl, [sp, #28]
 8006d26:	930c      	str	r3, [sp, #48]	; 0x30
 8006d28:	e78d      	b.n	8006c46 <_dtoa_r+0x41e>
 8006d2a:	9900      	ldr	r1, [sp, #0]
 8006d2c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006d2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d30:	4b4e      	ldr	r3, [pc, #312]	; (8006e6c <_dtoa_r+0x644>)
 8006d32:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d36:	4401      	add	r1, r0
 8006d38:	9102      	str	r1, [sp, #8]
 8006d3a:	9908      	ldr	r1, [sp, #32]
 8006d3c:	eeb0 8a47 	vmov.f32	s16, s14
 8006d40:	eef0 8a67 	vmov.f32	s17, s15
 8006d44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d4c:	2900      	cmp	r1, #0
 8006d4e:	d045      	beq.n	8006ddc <_dtoa_r+0x5b4>
 8006d50:	494c      	ldr	r1, [pc, #304]	; (8006e84 <_dtoa_r+0x65c>)
 8006d52:	2000      	movs	r0, #0
 8006d54:	f7f9 fd82 	bl	800085c <__aeabi_ddiv>
 8006d58:	ec53 2b18 	vmov	r2, r3, d8
 8006d5c:	f7f9 fa9c 	bl	8000298 <__aeabi_dsub>
 8006d60:	9d00      	ldr	r5, [sp, #0]
 8006d62:	ec41 0b18 	vmov	d8, r0, r1
 8006d66:	4639      	mov	r1, r7
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f7f9 fefd 	bl	8000b68 <__aeabi_d2iz>
 8006d6e:	900c      	str	r0, [sp, #48]	; 0x30
 8006d70:	f7f9 fbe0 	bl	8000534 <__aeabi_i2d>
 8006d74:	4602      	mov	r2, r0
 8006d76:	460b      	mov	r3, r1
 8006d78:	4630      	mov	r0, r6
 8006d7a:	4639      	mov	r1, r7
 8006d7c:	f7f9 fa8c 	bl	8000298 <__aeabi_dsub>
 8006d80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d82:	3330      	adds	r3, #48	; 0x30
 8006d84:	f805 3b01 	strb.w	r3, [r5], #1
 8006d88:	ec53 2b18 	vmov	r2, r3, d8
 8006d8c:	4606      	mov	r6, r0
 8006d8e:	460f      	mov	r7, r1
 8006d90:	f7f9 feac 	bl	8000aec <__aeabi_dcmplt>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	d165      	bne.n	8006e64 <_dtoa_r+0x63c>
 8006d98:	4632      	mov	r2, r6
 8006d9a:	463b      	mov	r3, r7
 8006d9c:	4935      	ldr	r1, [pc, #212]	; (8006e74 <_dtoa_r+0x64c>)
 8006d9e:	2000      	movs	r0, #0
 8006da0:	f7f9 fa7a 	bl	8000298 <__aeabi_dsub>
 8006da4:	ec53 2b18 	vmov	r2, r3, d8
 8006da8:	f7f9 fea0 	bl	8000aec <__aeabi_dcmplt>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	f040 80b9 	bne.w	8006f24 <_dtoa_r+0x6fc>
 8006db2:	9b02      	ldr	r3, [sp, #8]
 8006db4:	429d      	cmp	r5, r3
 8006db6:	f43f af75 	beq.w	8006ca4 <_dtoa_r+0x47c>
 8006dba:	4b2f      	ldr	r3, [pc, #188]	; (8006e78 <_dtoa_r+0x650>)
 8006dbc:	ec51 0b18 	vmov	r0, r1, d8
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f7f9 fc21 	bl	8000608 <__aeabi_dmul>
 8006dc6:	4b2c      	ldr	r3, [pc, #176]	; (8006e78 <_dtoa_r+0x650>)
 8006dc8:	ec41 0b18 	vmov	d8, r0, r1
 8006dcc:	2200      	movs	r2, #0
 8006dce:	4630      	mov	r0, r6
 8006dd0:	4639      	mov	r1, r7
 8006dd2:	f7f9 fc19 	bl	8000608 <__aeabi_dmul>
 8006dd6:	4606      	mov	r6, r0
 8006dd8:	460f      	mov	r7, r1
 8006dda:	e7c4      	b.n	8006d66 <_dtoa_r+0x53e>
 8006ddc:	ec51 0b17 	vmov	r0, r1, d7
 8006de0:	f7f9 fc12 	bl	8000608 <__aeabi_dmul>
 8006de4:	9b02      	ldr	r3, [sp, #8]
 8006de6:	9d00      	ldr	r5, [sp, #0]
 8006de8:	930c      	str	r3, [sp, #48]	; 0x30
 8006dea:	ec41 0b18 	vmov	d8, r0, r1
 8006dee:	4639      	mov	r1, r7
 8006df0:	4630      	mov	r0, r6
 8006df2:	f7f9 feb9 	bl	8000b68 <__aeabi_d2iz>
 8006df6:	9011      	str	r0, [sp, #68]	; 0x44
 8006df8:	f7f9 fb9c 	bl	8000534 <__aeabi_i2d>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4630      	mov	r0, r6
 8006e02:	4639      	mov	r1, r7
 8006e04:	f7f9 fa48 	bl	8000298 <__aeabi_dsub>
 8006e08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e0a:	3330      	adds	r3, #48	; 0x30
 8006e0c:	f805 3b01 	strb.w	r3, [r5], #1
 8006e10:	9b02      	ldr	r3, [sp, #8]
 8006e12:	429d      	cmp	r5, r3
 8006e14:	4606      	mov	r6, r0
 8006e16:	460f      	mov	r7, r1
 8006e18:	f04f 0200 	mov.w	r2, #0
 8006e1c:	d134      	bne.n	8006e88 <_dtoa_r+0x660>
 8006e1e:	4b19      	ldr	r3, [pc, #100]	; (8006e84 <_dtoa_r+0x65c>)
 8006e20:	ec51 0b18 	vmov	r0, r1, d8
 8006e24:	f7f9 fa3a 	bl	800029c <__adddf3>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	4639      	mov	r1, r7
 8006e30:	f7f9 fe7a 	bl	8000b28 <__aeabi_dcmpgt>
 8006e34:	2800      	cmp	r0, #0
 8006e36:	d175      	bne.n	8006f24 <_dtoa_r+0x6fc>
 8006e38:	ec53 2b18 	vmov	r2, r3, d8
 8006e3c:	4911      	ldr	r1, [pc, #68]	; (8006e84 <_dtoa_r+0x65c>)
 8006e3e:	2000      	movs	r0, #0
 8006e40:	f7f9 fa2a 	bl	8000298 <__aeabi_dsub>
 8006e44:	4602      	mov	r2, r0
 8006e46:	460b      	mov	r3, r1
 8006e48:	4630      	mov	r0, r6
 8006e4a:	4639      	mov	r1, r7
 8006e4c:	f7f9 fe4e 	bl	8000aec <__aeabi_dcmplt>
 8006e50:	2800      	cmp	r0, #0
 8006e52:	f43f af27 	beq.w	8006ca4 <_dtoa_r+0x47c>
 8006e56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e58:	1e6b      	subs	r3, r5, #1
 8006e5a:	930c      	str	r3, [sp, #48]	; 0x30
 8006e5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e60:	2b30      	cmp	r3, #48	; 0x30
 8006e62:	d0f8      	beq.n	8006e56 <_dtoa_r+0x62e>
 8006e64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006e68:	e04a      	b.n	8006f00 <_dtoa_r+0x6d8>
 8006e6a:	bf00      	nop
 8006e6c:	08008a00 	.word	0x08008a00
 8006e70:	080089d8 	.word	0x080089d8
 8006e74:	3ff00000 	.word	0x3ff00000
 8006e78:	40240000 	.word	0x40240000
 8006e7c:	401c0000 	.word	0x401c0000
 8006e80:	40140000 	.word	0x40140000
 8006e84:	3fe00000 	.word	0x3fe00000
 8006e88:	4baf      	ldr	r3, [pc, #700]	; (8007148 <_dtoa_r+0x920>)
 8006e8a:	f7f9 fbbd 	bl	8000608 <__aeabi_dmul>
 8006e8e:	4606      	mov	r6, r0
 8006e90:	460f      	mov	r7, r1
 8006e92:	e7ac      	b.n	8006dee <_dtoa_r+0x5c6>
 8006e94:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e98:	9d00      	ldr	r5, [sp, #0]
 8006e9a:	4642      	mov	r2, r8
 8006e9c:	464b      	mov	r3, r9
 8006e9e:	4630      	mov	r0, r6
 8006ea0:	4639      	mov	r1, r7
 8006ea2:	f7f9 fcdb 	bl	800085c <__aeabi_ddiv>
 8006ea6:	f7f9 fe5f 	bl	8000b68 <__aeabi_d2iz>
 8006eaa:	9002      	str	r0, [sp, #8]
 8006eac:	f7f9 fb42 	bl	8000534 <__aeabi_i2d>
 8006eb0:	4642      	mov	r2, r8
 8006eb2:	464b      	mov	r3, r9
 8006eb4:	f7f9 fba8 	bl	8000608 <__aeabi_dmul>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	460b      	mov	r3, r1
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	4639      	mov	r1, r7
 8006ec0:	f7f9 f9ea 	bl	8000298 <__aeabi_dsub>
 8006ec4:	9e02      	ldr	r6, [sp, #8]
 8006ec6:	9f01      	ldr	r7, [sp, #4]
 8006ec8:	3630      	adds	r6, #48	; 0x30
 8006eca:	f805 6b01 	strb.w	r6, [r5], #1
 8006ece:	9e00      	ldr	r6, [sp, #0]
 8006ed0:	1bae      	subs	r6, r5, r6
 8006ed2:	42b7      	cmp	r7, r6
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	d137      	bne.n	8006f4a <_dtoa_r+0x722>
 8006eda:	f7f9 f9df 	bl	800029c <__adddf3>
 8006ede:	4642      	mov	r2, r8
 8006ee0:	464b      	mov	r3, r9
 8006ee2:	4606      	mov	r6, r0
 8006ee4:	460f      	mov	r7, r1
 8006ee6:	f7f9 fe1f 	bl	8000b28 <__aeabi_dcmpgt>
 8006eea:	b9c8      	cbnz	r0, 8006f20 <_dtoa_r+0x6f8>
 8006eec:	4642      	mov	r2, r8
 8006eee:	464b      	mov	r3, r9
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	4639      	mov	r1, r7
 8006ef4:	f7f9 fdf0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ef8:	b110      	cbz	r0, 8006f00 <_dtoa_r+0x6d8>
 8006efa:	9b02      	ldr	r3, [sp, #8]
 8006efc:	07d9      	lsls	r1, r3, #31
 8006efe:	d40f      	bmi.n	8006f20 <_dtoa_r+0x6f8>
 8006f00:	4620      	mov	r0, r4
 8006f02:	4659      	mov	r1, fp
 8006f04:	f000 fcec 	bl	80078e0 <_Bfree>
 8006f08:	2300      	movs	r3, #0
 8006f0a:	702b      	strb	r3, [r5, #0]
 8006f0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f0e:	f10a 0001 	add.w	r0, sl, #1
 8006f12:	6018      	str	r0, [r3, #0]
 8006f14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	f43f acd8 	beq.w	80068cc <_dtoa_r+0xa4>
 8006f1c:	601d      	str	r5, [r3, #0]
 8006f1e:	e4d5      	b.n	80068cc <_dtoa_r+0xa4>
 8006f20:	f8cd a01c 	str.w	sl, [sp, #28]
 8006f24:	462b      	mov	r3, r5
 8006f26:	461d      	mov	r5, r3
 8006f28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f2c:	2a39      	cmp	r2, #57	; 0x39
 8006f2e:	d108      	bne.n	8006f42 <_dtoa_r+0x71a>
 8006f30:	9a00      	ldr	r2, [sp, #0]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d1f7      	bne.n	8006f26 <_dtoa_r+0x6fe>
 8006f36:	9a07      	ldr	r2, [sp, #28]
 8006f38:	9900      	ldr	r1, [sp, #0]
 8006f3a:	3201      	adds	r2, #1
 8006f3c:	9207      	str	r2, [sp, #28]
 8006f3e:	2230      	movs	r2, #48	; 0x30
 8006f40:	700a      	strb	r2, [r1, #0]
 8006f42:	781a      	ldrb	r2, [r3, #0]
 8006f44:	3201      	adds	r2, #1
 8006f46:	701a      	strb	r2, [r3, #0]
 8006f48:	e78c      	b.n	8006e64 <_dtoa_r+0x63c>
 8006f4a:	4b7f      	ldr	r3, [pc, #508]	; (8007148 <_dtoa_r+0x920>)
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f7f9 fb5b 	bl	8000608 <__aeabi_dmul>
 8006f52:	2200      	movs	r2, #0
 8006f54:	2300      	movs	r3, #0
 8006f56:	4606      	mov	r6, r0
 8006f58:	460f      	mov	r7, r1
 8006f5a:	f7f9 fdbd 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	d09b      	beq.n	8006e9a <_dtoa_r+0x672>
 8006f62:	e7cd      	b.n	8006f00 <_dtoa_r+0x6d8>
 8006f64:	9a08      	ldr	r2, [sp, #32]
 8006f66:	2a00      	cmp	r2, #0
 8006f68:	f000 80c4 	beq.w	80070f4 <_dtoa_r+0x8cc>
 8006f6c:	9a05      	ldr	r2, [sp, #20]
 8006f6e:	2a01      	cmp	r2, #1
 8006f70:	f300 80a8 	bgt.w	80070c4 <_dtoa_r+0x89c>
 8006f74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f76:	2a00      	cmp	r2, #0
 8006f78:	f000 80a0 	beq.w	80070bc <_dtoa_r+0x894>
 8006f7c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006f80:	9e06      	ldr	r6, [sp, #24]
 8006f82:	4645      	mov	r5, r8
 8006f84:	9a04      	ldr	r2, [sp, #16]
 8006f86:	2101      	movs	r1, #1
 8006f88:	441a      	add	r2, r3
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	4498      	add	r8, r3
 8006f8e:	9204      	str	r2, [sp, #16]
 8006f90:	f000 fd62 	bl	8007a58 <__i2b>
 8006f94:	4607      	mov	r7, r0
 8006f96:	2d00      	cmp	r5, #0
 8006f98:	dd0b      	ble.n	8006fb2 <_dtoa_r+0x78a>
 8006f9a:	9b04      	ldr	r3, [sp, #16]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	dd08      	ble.n	8006fb2 <_dtoa_r+0x78a>
 8006fa0:	42ab      	cmp	r3, r5
 8006fa2:	9a04      	ldr	r2, [sp, #16]
 8006fa4:	bfa8      	it	ge
 8006fa6:	462b      	movge	r3, r5
 8006fa8:	eba8 0803 	sub.w	r8, r8, r3
 8006fac:	1aed      	subs	r5, r5, r3
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	9304      	str	r3, [sp, #16]
 8006fb2:	9b06      	ldr	r3, [sp, #24]
 8006fb4:	b1fb      	cbz	r3, 8006ff6 <_dtoa_r+0x7ce>
 8006fb6:	9b08      	ldr	r3, [sp, #32]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 809f 	beq.w	80070fc <_dtoa_r+0x8d4>
 8006fbe:	2e00      	cmp	r6, #0
 8006fc0:	dd11      	ble.n	8006fe6 <_dtoa_r+0x7be>
 8006fc2:	4639      	mov	r1, r7
 8006fc4:	4632      	mov	r2, r6
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f000 fe02 	bl	8007bd0 <__pow5mult>
 8006fcc:	465a      	mov	r2, fp
 8006fce:	4601      	mov	r1, r0
 8006fd0:	4607      	mov	r7, r0
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	f000 fd56 	bl	8007a84 <__multiply>
 8006fd8:	4659      	mov	r1, fp
 8006fda:	9007      	str	r0, [sp, #28]
 8006fdc:	4620      	mov	r0, r4
 8006fde:	f000 fc7f 	bl	80078e0 <_Bfree>
 8006fe2:	9b07      	ldr	r3, [sp, #28]
 8006fe4:	469b      	mov	fp, r3
 8006fe6:	9b06      	ldr	r3, [sp, #24]
 8006fe8:	1b9a      	subs	r2, r3, r6
 8006fea:	d004      	beq.n	8006ff6 <_dtoa_r+0x7ce>
 8006fec:	4659      	mov	r1, fp
 8006fee:	4620      	mov	r0, r4
 8006ff0:	f000 fdee 	bl	8007bd0 <__pow5mult>
 8006ff4:	4683      	mov	fp, r0
 8006ff6:	2101      	movs	r1, #1
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	f000 fd2d 	bl	8007a58 <__i2b>
 8006ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007000:	2b00      	cmp	r3, #0
 8007002:	4606      	mov	r6, r0
 8007004:	dd7c      	ble.n	8007100 <_dtoa_r+0x8d8>
 8007006:	461a      	mov	r2, r3
 8007008:	4601      	mov	r1, r0
 800700a:	4620      	mov	r0, r4
 800700c:	f000 fde0 	bl	8007bd0 <__pow5mult>
 8007010:	9b05      	ldr	r3, [sp, #20]
 8007012:	2b01      	cmp	r3, #1
 8007014:	4606      	mov	r6, r0
 8007016:	dd76      	ble.n	8007106 <_dtoa_r+0x8de>
 8007018:	2300      	movs	r3, #0
 800701a:	9306      	str	r3, [sp, #24]
 800701c:	6933      	ldr	r3, [r6, #16]
 800701e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007022:	6918      	ldr	r0, [r3, #16]
 8007024:	f000 fcc8 	bl	80079b8 <__hi0bits>
 8007028:	f1c0 0020 	rsb	r0, r0, #32
 800702c:	9b04      	ldr	r3, [sp, #16]
 800702e:	4418      	add	r0, r3
 8007030:	f010 001f 	ands.w	r0, r0, #31
 8007034:	f000 8086 	beq.w	8007144 <_dtoa_r+0x91c>
 8007038:	f1c0 0320 	rsb	r3, r0, #32
 800703c:	2b04      	cmp	r3, #4
 800703e:	dd7f      	ble.n	8007140 <_dtoa_r+0x918>
 8007040:	f1c0 001c 	rsb	r0, r0, #28
 8007044:	9b04      	ldr	r3, [sp, #16]
 8007046:	4403      	add	r3, r0
 8007048:	4480      	add	r8, r0
 800704a:	4405      	add	r5, r0
 800704c:	9304      	str	r3, [sp, #16]
 800704e:	f1b8 0f00 	cmp.w	r8, #0
 8007052:	dd05      	ble.n	8007060 <_dtoa_r+0x838>
 8007054:	4659      	mov	r1, fp
 8007056:	4642      	mov	r2, r8
 8007058:	4620      	mov	r0, r4
 800705a:	f000 fe13 	bl	8007c84 <__lshift>
 800705e:	4683      	mov	fp, r0
 8007060:	9b04      	ldr	r3, [sp, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	dd05      	ble.n	8007072 <_dtoa_r+0x84a>
 8007066:	4631      	mov	r1, r6
 8007068:	461a      	mov	r2, r3
 800706a:	4620      	mov	r0, r4
 800706c:	f000 fe0a 	bl	8007c84 <__lshift>
 8007070:	4606      	mov	r6, r0
 8007072:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007074:	2b00      	cmp	r3, #0
 8007076:	d069      	beq.n	800714c <_dtoa_r+0x924>
 8007078:	4631      	mov	r1, r6
 800707a:	4658      	mov	r0, fp
 800707c:	f000 fe6e 	bl	8007d5c <__mcmp>
 8007080:	2800      	cmp	r0, #0
 8007082:	da63      	bge.n	800714c <_dtoa_r+0x924>
 8007084:	2300      	movs	r3, #0
 8007086:	4659      	mov	r1, fp
 8007088:	220a      	movs	r2, #10
 800708a:	4620      	mov	r0, r4
 800708c:	f000 fc4a 	bl	8007924 <__multadd>
 8007090:	9b08      	ldr	r3, [sp, #32]
 8007092:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007096:	4683      	mov	fp, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	f000 818f 	beq.w	80073bc <_dtoa_r+0xb94>
 800709e:	4639      	mov	r1, r7
 80070a0:	2300      	movs	r3, #0
 80070a2:	220a      	movs	r2, #10
 80070a4:	4620      	mov	r0, r4
 80070a6:	f000 fc3d 	bl	8007924 <__multadd>
 80070aa:	f1b9 0f00 	cmp.w	r9, #0
 80070ae:	4607      	mov	r7, r0
 80070b0:	f300 808e 	bgt.w	80071d0 <_dtoa_r+0x9a8>
 80070b4:	9b05      	ldr	r3, [sp, #20]
 80070b6:	2b02      	cmp	r3, #2
 80070b8:	dc50      	bgt.n	800715c <_dtoa_r+0x934>
 80070ba:	e089      	b.n	80071d0 <_dtoa_r+0x9a8>
 80070bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80070c2:	e75d      	b.n	8006f80 <_dtoa_r+0x758>
 80070c4:	9b01      	ldr	r3, [sp, #4]
 80070c6:	1e5e      	subs	r6, r3, #1
 80070c8:	9b06      	ldr	r3, [sp, #24]
 80070ca:	42b3      	cmp	r3, r6
 80070cc:	bfbf      	itttt	lt
 80070ce:	9b06      	ldrlt	r3, [sp, #24]
 80070d0:	9606      	strlt	r6, [sp, #24]
 80070d2:	1af2      	sublt	r2, r6, r3
 80070d4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80070d6:	bfb6      	itet	lt
 80070d8:	189b      	addlt	r3, r3, r2
 80070da:	1b9e      	subge	r6, r3, r6
 80070dc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80070de:	9b01      	ldr	r3, [sp, #4]
 80070e0:	bfb8      	it	lt
 80070e2:	2600      	movlt	r6, #0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	bfb5      	itete	lt
 80070e8:	eba8 0503 	sublt.w	r5, r8, r3
 80070ec:	9b01      	ldrge	r3, [sp, #4]
 80070ee:	2300      	movlt	r3, #0
 80070f0:	4645      	movge	r5, r8
 80070f2:	e747      	b.n	8006f84 <_dtoa_r+0x75c>
 80070f4:	9e06      	ldr	r6, [sp, #24]
 80070f6:	9f08      	ldr	r7, [sp, #32]
 80070f8:	4645      	mov	r5, r8
 80070fa:	e74c      	b.n	8006f96 <_dtoa_r+0x76e>
 80070fc:	9a06      	ldr	r2, [sp, #24]
 80070fe:	e775      	b.n	8006fec <_dtoa_r+0x7c4>
 8007100:	9b05      	ldr	r3, [sp, #20]
 8007102:	2b01      	cmp	r3, #1
 8007104:	dc18      	bgt.n	8007138 <_dtoa_r+0x910>
 8007106:	9b02      	ldr	r3, [sp, #8]
 8007108:	b9b3      	cbnz	r3, 8007138 <_dtoa_r+0x910>
 800710a:	9b03      	ldr	r3, [sp, #12]
 800710c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007110:	b9a3      	cbnz	r3, 800713c <_dtoa_r+0x914>
 8007112:	9b03      	ldr	r3, [sp, #12]
 8007114:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007118:	0d1b      	lsrs	r3, r3, #20
 800711a:	051b      	lsls	r3, r3, #20
 800711c:	b12b      	cbz	r3, 800712a <_dtoa_r+0x902>
 800711e:	9b04      	ldr	r3, [sp, #16]
 8007120:	3301      	adds	r3, #1
 8007122:	9304      	str	r3, [sp, #16]
 8007124:	f108 0801 	add.w	r8, r8, #1
 8007128:	2301      	movs	r3, #1
 800712a:	9306      	str	r3, [sp, #24]
 800712c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800712e:	2b00      	cmp	r3, #0
 8007130:	f47f af74 	bne.w	800701c <_dtoa_r+0x7f4>
 8007134:	2001      	movs	r0, #1
 8007136:	e779      	b.n	800702c <_dtoa_r+0x804>
 8007138:	2300      	movs	r3, #0
 800713a:	e7f6      	b.n	800712a <_dtoa_r+0x902>
 800713c:	9b02      	ldr	r3, [sp, #8]
 800713e:	e7f4      	b.n	800712a <_dtoa_r+0x902>
 8007140:	d085      	beq.n	800704e <_dtoa_r+0x826>
 8007142:	4618      	mov	r0, r3
 8007144:	301c      	adds	r0, #28
 8007146:	e77d      	b.n	8007044 <_dtoa_r+0x81c>
 8007148:	40240000 	.word	0x40240000
 800714c:	9b01      	ldr	r3, [sp, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	dc38      	bgt.n	80071c4 <_dtoa_r+0x99c>
 8007152:	9b05      	ldr	r3, [sp, #20]
 8007154:	2b02      	cmp	r3, #2
 8007156:	dd35      	ble.n	80071c4 <_dtoa_r+0x99c>
 8007158:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800715c:	f1b9 0f00 	cmp.w	r9, #0
 8007160:	d10d      	bne.n	800717e <_dtoa_r+0x956>
 8007162:	4631      	mov	r1, r6
 8007164:	464b      	mov	r3, r9
 8007166:	2205      	movs	r2, #5
 8007168:	4620      	mov	r0, r4
 800716a:	f000 fbdb 	bl	8007924 <__multadd>
 800716e:	4601      	mov	r1, r0
 8007170:	4606      	mov	r6, r0
 8007172:	4658      	mov	r0, fp
 8007174:	f000 fdf2 	bl	8007d5c <__mcmp>
 8007178:	2800      	cmp	r0, #0
 800717a:	f73f adbd 	bgt.w	8006cf8 <_dtoa_r+0x4d0>
 800717e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007180:	9d00      	ldr	r5, [sp, #0]
 8007182:	ea6f 0a03 	mvn.w	sl, r3
 8007186:	f04f 0800 	mov.w	r8, #0
 800718a:	4631      	mov	r1, r6
 800718c:	4620      	mov	r0, r4
 800718e:	f000 fba7 	bl	80078e0 <_Bfree>
 8007192:	2f00      	cmp	r7, #0
 8007194:	f43f aeb4 	beq.w	8006f00 <_dtoa_r+0x6d8>
 8007198:	f1b8 0f00 	cmp.w	r8, #0
 800719c:	d005      	beq.n	80071aa <_dtoa_r+0x982>
 800719e:	45b8      	cmp	r8, r7
 80071a0:	d003      	beq.n	80071aa <_dtoa_r+0x982>
 80071a2:	4641      	mov	r1, r8
 80071a4:	4620      	mov	r0, r4
 80071a6:	f000 fb9b 	bl	80078e0 <_Bfree>
 80071aa:	4639      	mov	r1, r7
 80071ac:	4620      	mov	r0, r4
 80071ae:	f000 fb97 	bl	80078e0 <_Bfree>
 80071b2:	e6a5      	b.n	8006f00 <_dtoa_r+0x6d8>
 80071b4:	2600      	movs	r6, #0
 80071b6:	4637      	mov	r7, r6
 80071b8:	e7e1      	b.n	800717e <_dtoa_r+0x956>
 80071ba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80071bc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80071c0:	4637      	mov	r7, r6
 80071c2:	e599      	b.n	8006cf8 <_dtoa_r+0x4d0>
 80071c4:	9b08      	ldr	r3, [sp, #32]
 80071c6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	f000 80fd 	beq.w	80073ca <_dtoa_r+0xba2>
 80071d0:	2d00      	cmp	r5, #0
 80071d2:	dd05      	ble.n	80071e0 <_dtoa_r+0x9b8>
 80071d4:	4639      	mov	r1, r7
 80071d6:	462a      	mov	r2, r5
 80071d8:	4620      	mov	r0, r4
 80071da:	f000 fd53 	bl	8007c84 <__lshift>
 80071de:	4607      	mov	r7, r0
 80071e0:	9b06      	ldr	r3, [sp, #24]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d05c      	beq.n	80072a0 <_dtoa_r+0xa78>
 80071e6:	6879      	ldr	r1, [r7, #4]
 80071e8:	4620      	mov	r0, r4
 80071ea:	f000 fb39 	bl	8007860 <_Balloc>
 80071ee:	4605      	mov	r5, r0
 80071f0:	b928      	cbnz	r0, 80071fe <_dtoa_r+0x9d6>
 80071f2:	4b80      	ldr	r3, [pc, #512]	; (80073f4 <_dtoa_r+0xbcc>)
 80071f4:	4602      	mov	r2, r0
 80071f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80071fa:	f7ff bb2e 	b.w	800685a <_dtoa_r+0x32>
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	3202      	adds	r2, #2
 8007202:	0092      	lsls	r2, r2, #2
 8007204:	f107 010c 	add.w	r1, r7, #12
 8007208:	300c      	adds	r0, #12
 800720a:	f7fe fa99 	bl	8005740 <memcpy>
 800720e:	2201      	movs	r2, #1
 8007210:	4629      	mov	r1, r5
 8007212:	4620      	mov	r0, r4
 8007214:	f000 fd36 	bl	8007c84 <__lshift>
 8007218:	9b00      	ldr	r3, [sp, #0]
 800721a:	3301      	adds	r3, #1
 800721c:	9301      	str	r3, [sp, #4]
 800721e:	9b00      	ldr	r3, [sp, #0]
 8007220:	444b      	add	r3, r9
 8007222:	9307      	str	r3, [sp, #28]
 8007224:	9b02      	ldr	r3, [sp, #8]
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	46b8      	mov	r8, r7
 800722c:	9306      	str	r3, [sp, #24]
 800722e:	4607      	mov	r7, r0
 8007230:	9b01      	ldr	r3, [sp, #4]
 8007232:	4631      	mov	r1, r6
 8007234:	3b01      	subs	r3, #1
 8007236:	4658      	mov	r0, fp
 8007238:	9302      	str	r3, [sp, #8]
 800723a:	f7ff fa6a 	bl	8006712 <quorem>
 800723e:	4603      	mov	r3, r0
 8007240:	3330      	adds	r3, #48	; 0x30
 8007242:	9004      	str	r0, [sp, #16]
 8007244:	4641      	mov	r1, r8
 8007246:	4658      	mov	r0, fp
 8007248:	9308      	str	r3, [sp, #32]
 800724a:	f000 fd87 	bl	8007d5c <__mcmp>
 800724e:	463a      	mov	r2, r7
 8007250:	4681      	mov	r9, r0
 8007252:	4631      	mov	r1, r6
 8007254:	4620      	mov	r0, r4
 8007256:	f000 fd9d 	bl	8007d94 <__mdiff>
 800725a:	68c2      	ldr	r2, [r0, #12]
 800725c:	9b08      	ldr	r3, [sp, #32]
 800725e:	4605      	mov	r5, r0
 8007260:	bb02      	cbnz	r2, 80072a4 <_dtoa_r+0xa7c>
 8007262:	4601      	mov	r1, r0
 8007264:	4658      	mov	r0, fp
 8007266:	f000 fd79 	bl	8007d5c <__mcmp>
 800726a:	9b08      	ldr	r3, [sp, #32]
 800726c:	4602      	mov	r2, r0
 800726e:	4629      	mov	r1, r5
 8007270:	4620      	mov	r0, r4
 8007272:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007276:	f000 fb33 	bl	80078e0 <_Bfree>
 800727a:	9b05      	ldr	r3, [sp, #20]
 800727c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800727e:	9d01      	ldr	r5, [sp, #4]
 8007280:	ea43 0102 	orr.w	r1, r3, r2
 8007284:	9b06      	ldr	r3, [sp, #24]
 8007286:	430b      	orrs	r3, r1
 8007288:	9b08      	ldr	r3, [sp, #32]
 800728a:	d10d      	bne.n	80072a8 <_dtoa_r+0xa80>
 800728c:	2b39      	cmp	r3, #57	; 0x39
 800728e:	d029      	beq.n	80072e4 <_dtoa_r+0xabc>
 8007290:	f1b9 0f00 	cmp.w	r9, #0
 8007294:	dd01      	ble.n	800729a <_dtoa_r+0xa72>
 8007296:	9b04      	ldr	r3, [sp, #16]
 8007298:	3331      	adds	r3, #49	; 0x31
 800729a:	9a02      	ldr	r2, [sp, #8]
 800729c:	7013      	strb	r3, [r2, #0]
 800729e:	e774      	b.n	800718a <_dtoa_r+0x962>
 80072a0:	4638      	mov	r0, r7
 80072a2:	e7b9      	b.n	8007218 <_dtoa_r+0x9f0>
 80072a4:	2201      	movs	r2, #1
 80072a6:	e7e2      	b.n	800726e <_dtoa_r+0xa46>
 80072a8:	f1b9 0f00 	cmp.w	r9, #0
 80072ac:	db06      	blt.n	80072bc <_dtoa_r+0xa94>
 80072ae:	9905      	ldr	r1, [sp, #20]
 80072b0:	ea41 0909 	orr.w	r9, r1, r9
 80072b4:	9906      	ldr	r1, [sp, #24]
 80072b6:	ea59 0101 	orrs.w	r1, r9, r1
 80072ba:	d120      	bne.n	80072fe <_dtoa_r+0xad6>
 80072bc:	2a00      	cmp	r2, #0
 80072be:	ddec      	ble.n	800729a <_dtoa_r+0xa72>
 80072c0:	4659      	mov	r1, fp
 80072c2:	2201      	movs	r2, #1
 80072c4:	4620      	mov	r0, r4
 80072c6:	9301      	str	r3, [sp, #4]
 80072c8:	f000 fcdc 	bl	8007c84 <__lshift>
 80072cc:	4631      	mov	r1, r6
 80072ce:	4683      	mov	fp, r0
 80072d0:	f000 fd44 	bl	8007d5c <__mcmp>
 80072d4:	2800      	cmp	r0, #0
 80072d6:	9b01      	ldr	r3, [sp, #4]
 80072d8:	dc02      	bgt.n	80072e0 <_dtoa_r+0xab8>
 80072da:	d1de      	bne.n	800729a <_dtoa_r+0xa72>
 80072dc:	07da      	lsls	r2, r3, #31
 80072de:	d5dc      	bpl.n	800729a <_dtoa_r+0xa72>
 80072e0:	2b39      	cmp	r3, #57	; 0x39
 80072e2:	d1d8      	bne.n	8007296 <_dtoa_r+0xa6e>
 80072e4:	9a02      	ldr	r2, [sp, #8]
 80072e6:	2339      	movs	r3, #57	; 0x39
 80072e8:	7013      	strb	r3, [r2, #0]
 80072ea:	462b      	mov	r3, r5
 80072ec:	461d      	mov	r5, r3
 80072ee:	3b01      	subs	r3, #1
 80072f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80072f4:	2a39      	cmp	r2, #57	; 0x39
 80072f6:	d050      	beq.n	800739a <_dtoa_r+0xb72>
 80072f8:	3201      	adds	r2, #1
 80072fa:	701a      	strb	r2, [r3, #0]
 80072fc:	e745      	b.n	800718a <_dtoa_r+0x962>
 80072fe:	2a00      	cmp	r2, #0
 8007300:	dd03      	ble.n	800730a <_dtoa_r+0xae2>
 8007302:	2b39      	cmp	r3, #57	; 0x39
 8007304:	d0ee      	beq.n	80072e4 <_dtoa_r+0xabc>
 8007306:	3301      	adds	r3, #1
 8007308:	e7c7      	b.n	800729a <_dtoa_r+0xa72>
 800730a:	9a01      	ldr	r2, [sp, #4]
 800730c:	9907      	ldr	r1, [sp, #28]
 800730e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007312:	428a      	cmp	r2, r1
 8007314:	d02a      	beq.n	800736c <_dtoa_r+0xb44>
 8007316:	4659      	mov	r1, fp
 8007318:	2300      	movs	r3, #0
 800731a:	220a      	movs	r2, #10
 800731c:	4620      	mov	r0, r4
 800731e:	f000 fb01 	bl	8007924 <__multadd>
 8007322:	45b8      	cmp	r8, r7
 8007324:	4683      	mov	fp, r0
 8007326:	f04f 0300 	mov.w	r3, #0
 800732a:	f04f 020a 	mov.w	r2, #10
 800732e:	4641      	mov	r1, r8
 8007330:	4620      	mov	r0, r4
 8007332:	d107      	bne.n	8007344 <_dtoa_r+0xb1c>
 8007334:	f000 faf6 	bl	8007924 <__multadd>
 8007338:	4680      	mov	r8, r0
 800733a:	4607      	mov	r7, r0
 800733c:	9b01      	ldr	r3, [sp, #4]
 800733e:	3301      	adds	r3, #1
 8007340:	9301      	str	r3, [sp, #4]
 8007342:	e775      	b.n	8007230 <_dtoa_r+0xa08>
 8007344:	f000 faee 	bl	8007924 <__multadd>
 8007348:	4639      	mov	r1, r7
 800734a:	4680      	mov	r8, r0
 800734c:	2300      	movs	r3, #0
 800734e:	220a      	movs	r2, #10
 8007350:	4620      	mov	r0, r4
 8007352:	f000 fae7 	bl	8007924 <__multadd>
 8007356:	4607      	mov	r7, r0
 8007358:	e7f0      	b.n	800733c <_dtoa_r+0xb14>
 800735a:	f1b9 0f00 	cmp.w	r9, #0
 800735e:	9a00      	ldr	r2, [sp, #0]
 8007360:	bfcc      	ite	gt
 8007362:	464d      	movgt	r5, r9
 8007364:	2501      	movle	r5, #1
 8007366:	4415      	add	r5, r2
 8007368:	f04f 0800 	mov.w	r8, #0
 800736c:	4659      	mov	r1, fp
 800736e:	2201      	movs	r2, #1
 8007370:	4620      	mov	r0, r4
 8007372:	9301      	str	r3, [sp, #4]
 8007374:	f000 fc86 	bl	8007c84 <__lshift>
 8007378:	4631      	mov	r1, r6
 800737a:	4683      	mov	fp, r0
 800737c:	f000 fcee 	bl	8007d5c <__mcmp>
 8007380:	2800      	cmp	r0, #0
 8007382:	dcb2      	bgt.n	80072ea <_dtoa_r+0xac2>
 8007384:	d102      	bne.n	800738c <_dtoa_r+0xb64>
 8007386:	9b01      	ldr	r3, [sp, #4]
 8007388:	07db      	lsls	r3, r3, #31
 800738a:	d4ae      	bmi.n	80072ea <_dtoa_r+0xac2>
 800738c:	462b      	mov	r3, r5
 800738e:	461d      	mov	r5, r3
 8007390:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007394:	2a30      	cmp	r2, #48	; 0x30
 8007396:	d0fa      	beq.n	800738e <_dtoa_r+0xb66>
 8007398:	e6f7      	b.n	800718a <_dtoa_r+0x962>
 800739a:	9a00      	ldr	r2, [sp, #0]
 800739c:	429a      	cmp	r2, r3
 800739e:	d1a5      	bne.n	80072ec <_dtoa_r+0xac4>
 80073a0:	f10a 0a01 	add.w	sl, sl, #1
 80073a4:	2331      	movs	r3, #49	; 0x31
 80073a6:	e779      	b.n	800729c <_dtoa_r+0xa74>
 80073a8:	4b13      	ldr	r3, [pc, #76]	; (80073f8 <_dtoa_r+0xbd0>)
 80073aa:	f7ff baaf 	b.w	800690c <_dtoa_r+0xe4>
 80073ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f47f aa86 	bne.w	80068c2 <_dtoa_r+0x9a>
 80073b6:	4b11      	ldr	r3, [pc, #68]	; (80073fc <_dtoa_r+0xbd4>)
 80073b8:	f7ff baa8 	b.w	800690c <_dtoa_r+0xe4>
 80073bc:	f1b9 0f00 	cmp.w	r9, #0
 80073c0:	dc03      	bgt.n	80073ca <_dtoa_r+0xba2>
 80073c2:	9b05      	ldr	r3, [sp, #20]
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	f73f aec9 	bgt.w	800715c <_dtoa_r+0x934>
 80073ca:	9d00      	ldr	r5, [sp, #0]
 80073cc:	4631      	mov	r1, r6
 80073ce:	4658      	mov	r0, fp
 80073d0:	f7ff f99f 	bl	8006712 <quorem>
 80073d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80073d8:	f805 3b01 	strb.w	r3, [r5], #1
 80073dc:	9a00      	ldr	r2, [sp, #0]
 80073de:	1aaa      	subs	r2, r5, r2
 80073e0:	4591      	cmp	r9, r2
 80073e2:	ddba      	ble.n	800735a <_dtoa_r+0xb32>
 80073e4:	4659      	mov	r1, fp
 80073e6:	2300      	movs	r3, #0
 80073e8:	220a      	movs	r2, #10
 80073ea:	4620      	mov	r0, r4
 80073ec:	f000 fa9a 	bl	8007924 <__multadd>
 80073f0:	4683      	mov	fp, r0
 80073f2:	e7eb      	b.n	80073cc <_dtoa_r+0xba4>
 80073f4:	08008900 	.word	0x08008900
 80073f8:	08008859 	.word	0x08008859
 80073fc:	0800887d 	.word	0x0800887d

08007400 <__sflush_r>:
 8007400:	898a      	ldrh	r2, [r1, #12]
 8007402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007406:	4605      	mov	r5, r0
 8007408:	0710      	lsls	r0, r2, #28
 800740a:	460c      	mov	r4, r1
 800740c:	d458      	bmi.n	80074c0 <__sflush_r+0xc0>
 800740e:	684b      	ldr	r3, [r1, #4]
 8007410:	2b00      	cmp	r3, #0
 8007412:	dc05      	bgt.n	8007420 <__sflush_r+0x20>
 8007414:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007416:	2b00      	cmp	r3, #0
 8007418:	dc02      	bgt.n	8007420 <__sflush_r+0x20>
 800741a:	2000      	movs	r0, #0
 800741c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007420:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007422:	2e00      	cmp	r6, #0
 8007424:	d0f9      	beq.n	800741a <__sflush_r+0x1a>
 8007426:	2300      	movs	r3, #0
 8007428:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800742c:	682f      	ldr	r7, [r5, #0]
 800742e:	602b      	str	r3, [r5, #0]
 8007430:	d032      	beq.n	8007498 <__sflush_r+0x98>
 8007432:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007434:	89a3      	ldrh	r3, [r4, #12]
 8007436:	075a      	lsls	r2, r3, #29
 8007438:	d505      	bpl.n	8007446 <__sflush_r+0x46>
 800743a:	6863      	ldr	r3, [r4, #4]
 800743c:	1ac0      	subs	r0, r0, r3
 800743e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007440:	b10b      	cbz	r3, 8007446 <__sflush_r+0x46>
 8007442:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007444:	1ac0      	subs	r0, r0, r3
 8007446:	2300      	movs	r3, #0
 8007448:	4602      	mov	r2, r0
 800744a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800744c:	6a21      	ldr	r1, [r4, #32]
 800744e:	4628      	mov	r0, r5
 8007450:	47b0      	blx	r6
 8007452:	1c43      	adds	r3, r0, #1
 8007454:	89a3      	ldrh	r3, [r4, #12]
 8007456:	d106      	bne.n	8007466 <__sflush_r+0x66>
 8007458:	6829      	ldr	r1, [r5, #0]
 800745a:	291d      	cmp	r1, #29
 800745c:	d82c      	bhi.n	80074b8 <__sflush_r+0xb8>
 800745e:	4a2a      	ldr	r2, [pc, #168]	; (8007508 <__sflush_r+0x108>)
 8007460:	40ca      	lsrs	r2, r1
 8007462:	07d6      	lsls	r6, r2, #31
 8007464:	d528      	bpl.n	80074b8 <__sflush_r+0xb8>
 8007466:	2200      	movs	r2, #0
 8007468:	6062      	str	r2, [r4, #4]
 800746a:	04d9      	lsls	r1, r3, #19
 800746c:	6922      	ldr	r2, [r4, #16]
 800746e:	6022      	str	r2, [r4, #0]
 8007470:	d504      	bpl.n	800747c <__sflush_r+0x7c>
 8007472:	1c42      	adds	r2, r0, #1
 8007474:	d101      	bne.n	800747a <__sflush_r+0x7a>
 8007476:	682b      	ldr	r3, [r5, #0]
 8007478:	b903      	cbnz	r3, 800747c <__sflush_r+0x7c>
 800747a:	6560      	str	r0, [r4, #84]	; 0x54
 800747c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800747e:	602f      	str	r7, [r5, #0]
 8007480:	2900      	cmp	r1, #0
 8007482:	d0ca      	beq.n	800741a <__sflush_r+0x1a>
 8007484:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007488:	4299      	cmp	r1, r3
 800748a:	d002      	beq.n	8007492 <__sflush_r+0x92>
 800748c:	4628      	mov	r0, r5
 800748e:	f7fe f96d 	bl	800576c <_free_r>
 8007492:	2000      	movs	r0, #0
 8007494:	6360      	str	r0, [r4, #52]	; 0x34
 8007496:	e7c1      	b.n	800741c <__sflush_r+0x1c>
 8007498:	6a21      	ldr	r1, [r4, #32]
 800749a:	2301      	movs	r3, #1
 800749c:	4628      	mov	r0, r5
 800749e:	47b0      	blx	r6
 80074a0:	1c41      	adds	r1, r0, #1
 80074a2:	d1c7      	bne.n	8007434 <__sflush_r+0x34>
 80074a4:	682b      	ldr	r3, [r5, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d0c4      	beq.n	8007434 <__sflush_r+0x34>
 80074aa:	2b1d      	cmp	r3, #29
 80074ac:	d001      	beq.n	80074b2 <__sflush_r+0xb2>
 80074ae:	2b16      	cmp	r3, #22
 80074b0:	d101      	bne.n	80074b6 <__sflush_r+0xb6>
 80074b2:	602f      	str	r7, [r5, #0]
 80074b4:	e7b1      	b.n	800741a <__sflush_r+0x1a>
 80074b6:	89a3      	ldrh	r3, [r4, #12]
 80074b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074bc:	81a3      	strh	r3, [r4, #12]
 80074be:	e7ad      	b.n	800741c <__sflush_r+0x1c>
 80074c0:	690f      	ldr	r7, [r1, #16]
 80074c2:	2f00      	cmp	r7, #0
 80074c4:	d0a9      	beq.n	800741a <__sflush_r+0x1a>
 80074c6:	0793      	lsls	r3, r2, #30
 80074c8:	680e      	ldr	r6, [r1, #0]
 80074ca:	bf08      	it	eq
 80074cc:	694b      	ldreq	r3, [r1, #20]
 80074ce:	600f      	str	r7, [r1, #0]
 80074d0:	bf18      	it	ne
 80074d2:	2300      	movne	r3, #0
 80074d4:	eba6 0807 	sub.w	r8, r6, r7
 80074d8:	608b      	str	r3, [r1, #8]
 80074da:	f1b8 0f00 	cmp.w	r8, #0
 80074de:	dd9c      	ble.n	800741a <__sflush_r+0x1a>
 80074e0:	6a21      	ldr	r1, [r4, #32]
 80074e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80074e4:	4643      	mov	r3, r8
 80074e6:	463a      	mov	r2, r7
 80074e8:	4628      	mov	r0, r5
 80074ea:	47b0      	blx	r6
 80074ec:	2800      	cmp	r0, #0
 80074ee:	dc06      	bgt.n	80074fe <__sflush_r+0xfe>
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074f6:	81a3      	strh	r3, [r4, #12]
 80074f8:	f04f 30ff 	mov.w	r0, #4294967295
 80074fc:	e78e      	b.n	800741c <__sflush_r+0x1c>
 80074fe:	4407      	add	r7, r0
 8007500:	eba8 0800 	sub.w	r8, r8, r0
 8007504:	e7e9      	b.n	80074da <__sflush_r+0xda>
 8007506:	bf00      	nop
 8007508:	20400001 	.word	0x20400001

0800750c <_fflush_r>:
 800750c:	b538      	push	{r3, r4, r5, lr}
 800750e:	690b      	ldr	r3, [r1, #16]
 8007510:	4605      	mov	r5, r0
 8007512:	460c      	mov	r4, r1
 8007514:	b913      	cbnz	r3, 800751c <_fflush_r+0x10>
 8007516:	2500      	movs	r5, #0
 8007518:	4628      	mov	r0, r5
 800751a:	bd38      	pop	{r3, r4, r5, pc}
 800751c:	b118      	cbz	r0, 8007526 <_fflush_r+0x1a>
 800751e:	6983      	ldr	r3, [r0, #24]
 8007520:	b90b      	cbnz	r3, 8007526 <_fflush_r+0x1a>
 8007522:	f000 f887 	bl	8007634 <__sinit>
 8007526:	4b14      	ldr	r3, [pc, #80]	; (8007578 <_fflush_r+0x6c>)
 8007528:	429c      	cmp	r4, r3
 800752a:	d11b      	bne.n	8007564 <_fflush_r+0x58>
 800752c:	686c      	ldr	r4, [r5, #4]
 800752e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d0ef      	beq.n	8007516 <_fflush_r+0xa>
 8007536:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007538:	07d0      	lsls	r0, r2, #31
 800753a:	d404      	bmi.n	8007546 <_fflush_r+0x3a>
 800753c:	0599      	lsls	r1, r3, #22
 800753e:	d402      	bmi.n	8007546 <_fflush_r+0x3a>
 8007540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007542:	f000 f91a 	bl	800777a <__retarget_lock_acquire_recursive>
 8007546:	4628      	mov	r0, r5
 8007548:	4621      	mov	r1, r4
 800754a:	f7ff ff59 	bl	8007400 <__sflush_r>
 800754e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007550:	07da      	lsls	r2, r3, #31
 8007552:	4605      	mov	r5, r0
 8007554:	d4e0      	bmi.n	8007518 <_fflush_r+0xc>
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	059b      	lsls	r3, r3, #22
 800755a:	d4dd      	bmi.n	8007518 <_fflush_r+0xc>
 800755c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800755e:	f000 f90d 	bl	800777c <__retarget_lock_release_recursive>
 8007562:	e7d9      	b.n	8007518 <_fflush_r+0xc>
 8007564:	4b05      	ldr	r3, [pc, #20]	; (800757c <_fflush_r+0x70>)
 8007566:	429c      	cmp	r4, r3
 8007568:	d101      	bne.n	800756e <_fflush_r+0x62>
 800756a:	68ac      	ldr	r4, [r5, #8]
 800756c:	e7df      	b.n	800752e <_fflush_r+0x22>
 800756e:	4b04      	ldr	r3, [pc, #16]	; (8007580 <_fflush_r+0x74>)
 8007570:	429c      	cmp	r4, r3
 8007572:	bf08      	it	eq
 8007574:	68ec      	ldreq	r4, [r5, #12]
 8007576:	e7da      	b.n	800752e <_fflush_r+0x22>
 8007578:	08008934 	.word	0x08008934
 800757c:	08008954 	.word	0x08008954
 8007580:	08008914 	.word	0x08008914

08007584 <std>:
 8007584:	2300      	movs	r3, #0
 8007586:	b510      	push	{r4, lr}
 8007588:	4604      	mov	r4, r0
 800758a:	e9c0 3300 	strd	r3, r3, [r0]
 800758e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007592:	6083      	str	r3, [r0, #8]
 8007594:	8181      	strh	r1, [r0, #12]
 8007596:	6643      	str	r3, [r0, #100]	; 0x64
 8007598:	81c2      	strh	r2, [r0, #14]
 800759a:	6183      	str	r3, [r0, #24]
 800759c:	4619      	mov	r1, r3
 800759e:	2208      	movs	r2, #8
 80075a0:	305c      	adds	r0, #92	; 0x5c
 80075a2:	f7fe f8db 	bl	800575c <memset>
 80075a6:	4b05      	ldr	r3, [pc, #20]	; (80075bc <std+0x38>)
 80075a8:	6263      	str	r3, [r4, #36]	; 0x24
 80075aa:	4b05      	ldr	r3, [pc, #20]	; (80075c0 <std+0x3c>)
 80075ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80075ae:	4b05      	ldr	r3, [pc, #20]	; (80075c4 <std+0x40>)
 80075b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80075b2:	4b05      	ldr	r3, [pc, #20]	; (80075c8 <std+0x44>)
 80075b4:	6224      	str	r4, [r4, #32]
 80075b6:	6323      	str	r3, [r4, #48]	; 0x30
 80075b8:	bd10      	pop	{r4, pc}
 80075ba:	bf00      	nop
 80075bc:	08008005 	.word	0x08008005
 80075c0:	08008027 	.word	0x08008027
 80075c4:	0800805f 	.word	0x0800805f
 80075c8:	08008083 	.word	0x08008083

080075cc <_cleanup_r>:
 80075cc:	4901      	ldr	r1, [pc, #4]	; (80075d4 <_cleanup_r+0x8>)
 80075ce:	f000 b8af 	b.w	8007730 <_fwalk_reent>
 80075d2:	bf00      	nop
 80075d4:	0800750d 	.word	0x0800750d

080075d8 <__sfmoreglue>:
 80075d8:	b570      	push	{r4, r5, r6, lr}
 80075da:	1e4a      	subs	r2, r1, #1
 80075dc:	2568      	movs	r5, #104	; 0x68
 80075de:	4355      	muls	r5, r2
 80075e0:	460e      	mov	r6, r1
 80075e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80075e6:	f7fe f911 	bl	800580c <_malloc_r>
 80075ea:	4604      	mov	r4, r0
 80075ec:	b140      	cbz	r0, 8007600 <__sfmoreglue+0x28>
 80075ee:	2100      	movs	r1, #0
 80075f0:	e9c0 1600 	strd	r1, r6, [r0]
 80075f4:	300c      	adds	r0, #12
 80075f6:	60a0      	str	r0, [r4, #8]
 80075f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80075fc:	f7fe f8ae 	bl	800575c <memset>
 8007600:	4620      	mov	r0, r4
 8007602:	bd70      	pop	{r4, r5, r6, pc}

08007604 <__sfp_lock_acquire>:
 8007604:	4801      	ldr	r0, [pc, #4]	; (800760c <__sfp_lock_acquire+0x8>)
 8007606:	f000 b8b8 	b.w	800777a <__retarget_lock_acquire_recursive>
 800760a:	bf00      	nop
 800760c:	20000da4 	.word	0x20000da4

08007610 <__sfp_lock_release>:
 8007610:	4801      	ldr	r0, [pc, #4]	; (8007618 <__sfp_lock_release+0x8>)
 8007612:	f000 b8b3 	b.w	800777c <__retarget_lock_release_recursive>
 8007616:	bf00      	nop
 8007618:	20000da4 	.word	0x20000da4

0800761c <__sinit_lock_acquire>:
 800761c:	4801      	ldr	r0, [pc, #4]	; (8007624 <__sinit_lock_acquire+0x8>)
 800761e:	f000 b8ac 	b.w	800777a <__retarget_lock_acquire_recursive>
 8007622:	bf00      	nop
 8007624:	20000d9f 	.word	0x20000d9f

08007628 <__sinit_lock_release>:
 8007628:	4801      	ldr	r0, [pc, #4]	; (8007630 <__sinit_lock_release+0x8>)
 800762a:	f000 b8a7 	b.w	800777c <__retarget_lock_release_recursive>
 800762e:	bf00      	nop
 8007630:	20000d9f 	.word	0x20000d9f

08007634 <__sinit>:
 8007634:	b510      	push	{r4, lr}
 8007636:	4604      	mov	r4, r0
 8007638:	f7ff fff0 	bl	800761c <__sinit_lock_acquire>
 800763c:	69a3      	ldr	r3, [r4, #24]
 800763e:	b11b      	cbz	r3, 8007648 <__sinit+0x14>
 8007640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007644:	f7ff bff0 	b.w	8007628 <__sinit_lock_release>
 8007648:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800764c:	6523      	str	r3, [r4, #80]	; 0x50
 800764e:	4b13      	ldr	r3, [pc, #76]	; (800769c <__sinit+0x68>)
 8007650:	4a13      	ldr	r2, [pc, #76]	; (80076a0 <__sinit+0x6c>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	62a2      	str	r2, [r4, #40]	; 0x28
 8007656:	42a3      	cmp	r3, r4
 8007658:	bf04      	itt	eq
 800765a:	2301      	moveq	r3, #1
 800765c:	61a3      	streq	r3, [r4, #24]
 800765e:	4620      	mov	r0, r4
 8007660:	f000 f820 	bl	80076a4 <__sfp>
 8007664:	6060      	str	r0, [r4, #4]
 8007666:	4620      	mov	r0, r4
 8007668:	f000 f81c 	bl	80076a4 <__sfp>
 800766c:	60a0      	str	r0, [r4, #8]
 800766e:	4620      	mov	r0, r4
 8007670:	f000 f818 	bl	80076a4 <__sfp>
 8007674:	2200      	movs	r2, #0
 8007676:	60e0      	str	r0, [r4, #12]
 8007678:	2104      	movs	r1, #4
 800767a:	6860      	ldr	r0, [r4, #4]
 800767c:	f7ff ff82 	bl	8007584 <std>
 8007680:	68a0      	ldr	r0, [r4, #8]
 8007682:	2201      	movs	r2, #1
 8007684:	2109      	movs	r1, #9
 8007686:	f7ff ff7d 	bl	8007584 <std>
 800768a:	68e0      	ldr	r0, [r4, #12]
 800768c:	2202      	movs	r2, #2
 800768e:	2112      	movs	r1, #18
 8007690:	f7ff ff78 	bl	8007584 <std>
 8007694:	2301      	movs	r3, #1
 8007696:	61a3      	str	r3, [r4, #24]
 8007698:	e7d2      	b.n	8007640 <__sinit+0xc>
 800769a:	bf00      	nop
 800769c:	08008834 	.word	0x08008834
 80076a0:	080075cd 	.word	0x080075cd

080076a4 <__sfp>:
 80076a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a6:	4607      	mov	r7, r0
 80076a8:	f7ff ffac 	bl	8007604 <__sfp_lock_acquire>
 80076ac:	4b1e      	ldr	r3, [pc, #120]	; (8007728 <__sfp+0x84>)
 80076ae:	681e      	ldr	r6, [r3, #0]
 80076b0:	69b3      	ldr	r3, [r6, #24]
 80076b2:	b913      	cbnz	r3, 80076ba <__sfp+0x16>
 80076b4:	4630      	mov	r0, r6
 80076b6:	f7ff ffbd 	bl	8007634 <__sinit>
 80076ba:	3648      	adds	r6, #72	; 0x48
 80076bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80076c0:	3b01      	subs	r3, #1
 80076c2:	d503      	bpl.n	80076cc <__sfp+0x28>
 80076c4:	6833      	ldr	r3, [r6, #0]
 80076c6:	b30b      	cbz	r3, 800770c <__sfp+0x68>
 80076c8:	6836      	ldr	r6, [r6, #0]
 80076ca:	e7f7      	b.n	80076bc <__sfp+0x18>
 80076cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80076d0:	b9d5      	cbnz	r5, 8007708 <__sfp+0x64>
 80076d2:	4b16      	ldr	r3, [pc, #88]	; (800772c <__sfp+0x88>)
 80076d4:	60e3      	str	r3, [r4, #12]
 80076d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80076da:	6665      	str	r5, [r4, #100]	; 0x64
 80076dc:	f000 f84c 	bl	8007778 <__retarget_lock_init_recursive>
 80076e0:	f7ff ff96 	bl	8007610 <__sfp_lock_release>
 80076e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80076e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80076ec:	6025      	str	r5, [r4, #0]
 80076ee:	61a5      	str	r5, [r4, #24]
 80076f0:	2208      	movs	r2, #8
 80076f2:	4629      	mov	r1, r5
 80076f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80076f8:	f7fe f830 	bl	800575c <memset>
 80076fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007700:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007704:	4620      	mov	r0, r4
 8007706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007708:	3468      	adds	r4, #104	; 0x68
 800770a:	e7d9      	b.n	80076c0 <__sfp+0x1c>
 800770c:	2104      	movs	r1, #4
 800770e:	4638      	mov	r0, r7
 8007710:	f7ff ff62 	bl	80075d8 <__sfmoreglue>
 8007714:	4604      	mov	r4, r0
 8007716:	6030      	str	r0, [r6, #0]
 8007718:	2800      	cmp	r0, #0
 800771a:	d1d5      	bne.n	80076c8 <__sfp+0x24>
 800771c:	f7ff ff78 	bl	8007610 <__sfp_lock_release>
 8007720:	230c      	movs	r3, #12
 8007722:	603b      	str	r3, [r7, #0]
 8007724:	e7ee      	b.n	8007704 <__sfp+0x60>
 8007726:	bf00      	nop
 8007728:	08008834 	.word	0x08008834
 800772c:	ffff0001 	.word	0xffff0001

08007730 <_fwalk_reent>:
 8007730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007734:	4606      	mov	r6, r0
 8007736:	4688      	mov	r8, r1
 8007738:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800773c:	2700      	movs	r7, #0
 800773e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007742:	f1b9 0901 	subs.w	r9, r9, #1
 8007746:	d505      	bpl.n	8007754 <_fwalk_reent+0x24>
 8007748:	6824      	ldr	r4, [r4, #0]
 800774a:	2c00      	cmp	r4, #0
 800774c:	d1f7      	bne.n	800773e <_fwalk_reent+0xe>
 800774e:	4638      	mov	r0, r7
 8007750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007754:	89ab      	ldrh	r3, [r5, #12]
 8007756:	2b01      	cmp	r3, #1
 8007758:	d907      	bls.n	800776a <_fwalk_reent+0x3a>
 800775a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800775e:	3301      	adds	r3, #1
 8007760:	d003      	beq.n	800776a <_fwalk_reent+0x3a>
 8007762:	4629      	mov	r1, r5
 8007764:	4630      	mov	r0, r6
 8007766:	47c0      	blx	r8
 8007768:	4307      	orrs	r7, r0
 800776a:	3568      	adds	r5, #104	; 0x68
 800776c:	e7e9      	b.n	8007742 <_fwalk_reent+0x12>
	...

08007770 <_localeconv_r>:
 8007770:	4800      	ldr	r0, [pc, #0]	; (8007774 <_localeconv_r+0x4>)
 8007772:	4770      	bx	lr
 8007774:	20000178 	.word	0x20000178

08007778 <__retarget_lock_init_recursive>:
 8007778:	4770      	bx	lr

0800777a <__retarget_lock_acquire_recursive>:
 800777a:	4770      	bx	lr

0800777c <__retarget_lock_release_recursive>:
 800777c:	4770      	bx	lr

0800777e <__swhatbuf_r>:
 800777e:	b570      	push	{r4, r5, r6, lr}
 8007780:	460e      	mov	r6, r1
 8007782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007786:	2900      	cmp	r1, #0
 8007788:	b096      	sub	sp, #88	; 0x58
 800778a:	4614      	mov	r4, r2
 800778c:	461d      	mov	r5, r3
 800778e:	da07      	bge.n	80077a0 <__swhatbuf_r+0x22>
 8007790:	2300      	movs	r3, #0
 8007792:	602b      	str	r3, [r5, #0]
 8007794:	89b3      	ldrh	r3, [r6, #12]
 8007796:	061a      	lsls	r2, r3, #24
 8007798:	d410      	bmi.n	80077bc <__swhatbuf_r+0x3e>
 800779a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800779e:	e00e      	b.n	80077be <__swhatbuf_r+0x40>
 80077a0:	466a      	mov	r2, sp
 80077a2:	f000 fc95 	bl	80080d0 <_fstat_r>
 80077a6:	2800      	cmp	r0, #0
 80077a8:	dbf2      	blt.n	8007790 <__swhatbuf_r+0x12>
 80077aa:	9a01      	ldr	r2, [sp, #4]
 80077ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80077b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80077b4:	425a      	negs	r2, r3
 80077b6:	415a      	adcs	r2, r3
 80077b8:	602a      	str	r2, [r5, #0]
 80077ba:	e7ee      	b.n	800779a <__swhatbuf_r+0x1c>
 80077bc:	2340      	movs	r3, #64	; 0x40
 80077be:	2000      	movs	r0, #0
 80077c0:	6023      	str	r3, [r4, #0]
 80077c2:	b016      	add	sp, #88	; 0x58
 80077c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080077c8 <__smakebuf_r>:
 80077c8:	898b      	ldrh	r3, [r1, #12]
 80077ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80077cc:	079d      	lsls	r5, r3, #30
 80077ce:	4606      	mov	r6, r0
 80077d0:	460c      	mov	r4, r1
 80077d2:	d507      	bpl.n	80077e4 <__smakebuf_r+0x1c>
 80077d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80077d8:	6023      	str	r3, [r4, #0]
 80077da:	6123      	str	r3, [r4, #16]
 80077dc:	2301      	movs	r3, #1
 80077de:	6163      	str	r3, [r4, #20]
 80077e0:	b002      	add	sp, #8
 80077e2:	bd70      	pop	{r4, r5, r6, pc}
 80077e4:	ab01      	add	r3, sp, #4
 80077e6:	466a      	mov	r2, sp
 80077e8:	f7ff ffc9 	bl	800777e <__swhatbuf_r>
 80077ec:	9900      	ldr	r1, [sp, #0]
 80077ee:	4605      	mov	r5, r0
 80077f0:	4630      	mov	r0, r6
 80077f2:	f7fe f80b 	bl	800580c <_malloc_r>
 80077f6:	b948      	cbnz	r0, 800780c <__smakebuf_r+0x44>
 80077f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077fc:	059a      	lsls	r2, r3, #22
 80077fe:	d4ef      	bmi.n	80077e0 <__smakebuf_r+0x18>
 8007800:	f023 0303 	bic.w	r3, r3, #3
 8007804:	f043 0302 	orr.w	r3, r3, #2
 8007808:	81a3      	strh	r3, [r4, #12]
 800780a:	e7e3      	b.n	80077d4 <__smakebuf_r+0xc>
 800780c:	4b0d      	ldr	r3, [pc, #52]	; (8007844 <__smakebuf_r+0x7c>)
 800780e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007810:	89a3      	ldrh	r3, [r4, #12]
 8007812:	6020      	str	r0, [r4, #0]
 8007814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007818:	81a3      	strh	r3, [r4, #12]
 800781a:	9b00      	ldr	r3, [sp, #0]
 800781c:	6163      	str	r3, [r4, #20]
 800781e:	9b01      	ldr	r3, [sp, #4]
 8007820:	6120      	str	r0, [r4, #16]
 8007822:	b15b      	cbz	r3, 800783c <__smakebuf_r+0x74>
 8007824:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007828:	4630      	mov	r0, r6
 800782a:	f000 fc63 	bl	80080f4 <_isatty_r>
 800782e:	b128      	cbz	r0, 800783c <__smakebuf_r+0x74>
 8007830:	89a3      	ldrh	r3, [r4, #12]
 8007832:	f023 0303 	bic.w	r3, r3, #3
 8007836:	f043 0301 	orr.w	r3, r3, #1
 800783a:	81a3      	strh	r3, [r4, #12]
 800783c:	89a0      	ldrh	r0, [r4, #12]
 800783e:	4305      	orrs	r5, r0
 8007840:	81a5      	strh	r5, [r4, #12]
 8007842:	e7cd      	b.n	80077e0 <__smakebuf_r+0x18>
 8007844:	080075cd 	.word	0x080075cd

08007848 <__malloc_lock>:
 8007848:	4801      	ldr	r0, [pc, #4]	; (8007850 <__malloc_lock+0x8>)
 800784a:	f7ff bf96 	b.w	800777a <__retarget_lock_acquire_recursive>
 800784e:	bf00      	nop
 8007850:	20000da0 	.word	0x20000da0

08007854 <__malloc_unlock>:
 8007854:	4801      	ldr	r0, [pc, #4]	; (800785c <__malloc_unlock+0x8>)
 8007856:	f7ff bf91 	b.w	800777c <__retarget_lock_release_recursive>
 800785a:	bf00      	nop
 800785c:	20000da0 	.word	0x20000da0

08007860 <_Balloc>:
 8007860:	b570      	push	{r4, r5, r6, lr}
 8007862:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007864:	4604      	mov	r4, r0
 8007866:	460d      	mov	r5, r1
 8007868:	b976      	cbnz	r6, 8007888 <_Balloc+0x28>
 800786a:	2010      	movs	r0, #16
 800786c:	f7fd ff60 	bl	8005730 <malloc>
 8007870:	4602      	mov	r2, r0
 8007872:	6260      	str	r0, [r4, #36]	; 0x24
 8007874:	b920      	cbnz	r0, 8007880 <_Balloc+0x20>
 8007876:	4b18      	ldr	r3, [pc, #96]	; (80078d8 <_Balloc+0x78>)
 8007878:	4818      	ldr	r0, [pc, #96]	; (80078dc <_Balloc+0x7c>)
 800787a:	2166      	movs	r1, #102	; 0x66
 800787c:	f7fd fefe 	bl	800567c <__assert_func>
 8007880:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007884:	6006      	str	r6, [r0, #0]
 8007886:	60c6      	str	r6, [r0, #12]
 8007888:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800788a:	68f3      	ldr	r3, [r6, #12]
 800788c:	b183      	cbz	r3, 80078b0 <_Balloc+0x50>
 800788e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007896:	b9b8      	cbnz	r0, 80078c8 <_Balloc+0x68>
 8007898:	2101      	movs	r1, #1
 800789a:	fa01 f605 	lsl.w	r6, r1, r5
 800789e:	1d72      	adds	r2, r6, #5
 80078a0:	0092      	lsls	r2, r2, #2
 80078a2:	4620      	mov	r0, r4
 80078a4:	f000 fb5a 	bl	8007f5c <_calloc_r>
 80078a8:	b160      	cbz	r0, 80078c4 <_Balloc+0x64>
 80078aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078ae:	e00e      	b.n	80078ce <_Balloc+0x6e>
 80078b0:	2221      	movs	r2, #33	; 0x21
 80078b2:	2104      	movs	r1, #4
 80078b4:	4620      	mov	r0, r4
 80078b6:	f000 fb51 	bl	8007f5c <_calloc_r>
 80078ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078bc:	60f0      	str	r0, [r6, #12]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d1e4      	bne.n	800788e <_Balloc+0x2e>
 80078c4:	2000      	movs	r0, #0
 80078c6:	bd70      	pop	{r4, r5, r6, pc}
 80078c8:	6802      	ldr	r2, [r0, #0]
 80078ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078ce:	2300      	movs	r3, #0
 80078d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078d4:	e7f7      	b.n	80078c6 <_Balloc+0x66>
 80078d6:	bf00      	nop
 80078d8:	0800888a 	.word	0x0800888a
 80078dc:	08008974 	.word	0x08008974

080078e0 <_Bfree>:
 80078e0:	b570      	push	{r4, r5, r6, lr}
 80078e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078e4:	4605      	mov	r5, r0
 80078e6:	460c      	mov	r4, r1
 80078e8:	b976      	cbnz	r6, 8007908 <_Bfree+0x28>
 80078ea:	2010      	movs	r0, #16
 80078ec:	f7fd ff20 	bl	8005730 <malloc>
 80078f0:	4602      	mov	r2, r0
 80078f2:	6268      	str	r0, [r5, #36]	; 0x24
 80078f4:	b920      	cbnz	r0, 8007900 <_Bfree+0x20>
 80078f6:	4b09      	ldr	r3, [pc, #36]	; (800791c <_Bfree+0x3c>)
 80078f8:	4809      	ldr	r0, [pc, #36]	; (8007920 <_Bfree+0x40>)
 80078fa:	218a      	movs	r1, #138	; 0x8a
 80078fc:	f7fd febe 	bl	800567c <__assert_func>
 8007900:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007904:	6006      	str	r6, [r0, #0]
 8007906:	60c6      	str	r6, [r0, #12]
 8007908:	b13c      	cbz	r4, 800791a <_Bfree+0x3a>
 800790a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800790c:	6862      	ldr	r2, [r4, #4]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007914:	6021      	str	r1, [r4, #0]
 8007916:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800791a:	bd70      	pop	{r4, r5, r6, pc}
 800791c:	0800888a 	.word	0x0800888a
 8007920:	08008974 	.word	0x08008974

08007924 <__multadd>:
 8007924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007928:	690e      	ldr	r6, [r1, #16]
 800792a:	4607      	mov	r7, r0
 800792c:	4698      	mov	r8, r3
 800792e:	460c      	mov	r4, r1
 8007930:	f101 0014 	add.w	r0, r1, #20
 8007934:	2300      	movs	r3, #0
 8007936:	6805      	ldr	r5, [r0, #0]
 8007938:	b2a9      	uxth	r1, r5
 800793a:	fb02 8101 	mla	r1, r2, r1, r8
 800793e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007942:	0c2d      	lsrs	r5, r5, #16
 8007944:	fb02 c505 	mla	r5, r2, r5, ip
 8007948:	b289      	uxth	r1, r1
 800794a:	3301      	adds	r3, #1
 800794c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007950:	429e      	cmp	r6, r3
 8007952:	f840 1b04 	str.w	r1, [r0], #4
 8007956:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800795a:	dcec      	bgt.n	8007936 <__multadd+0x12>
 800795c:	f1b8 0f00 	cmp.w	r8, #0
 8007960:	d022      	beq.n	80079a8 <__multadd+0x84>
 8007962:	68a3      	ldr	r3, [r4, #8]
 8007964:	42b3      	cmp	r3, r6
 8007966:	dc19      	bgt.n	800799c <__multadd+0x78>
 8007968:	6861      	ldr	r1, [r4, #4]
 800796a:	4638      	mov	r0, r7
 800796c:	3101      	adds	r1, #1
 800796e:	f7ff ff77 	bl	8007860 <_Balloc>
 8007972:	4605      	mov	r5, r0
 8007974:	b928      	cbnz	r0, 8007982 <__multadd+0x5e>
 8007976:	4602      	mov	r2, r0
 8007978:	4b0d      	ldr	r3, [pc, #52]	; (80079b0 <__multadd+0x8c>)
 800797a:	480e      	ldr	r0, [pc, #56]	; (80079b4 <__multadd+0x90>)
 800797c:	21b5      	movs	r1, #181	; 0xb5
 800797e:	f7fd fe7d 	bl	800567c <__assert_func>
 8007982:	6922      	ldr	r2, [r4, #16]
 8007984:	3202      	adds	r2, #2
 8007986:	f104 010c 	add.w	r1, r4, #12
 800798a:	0092      	lsls	r2, r2, #2
 800798c:	300c      	adds	r0, #12
 800798e:	f7fd fed7 	bl	8005740 <memcpy>
 8007992:	4621      	mov	r1, r4
 8007994:	4638      	mov	r0, r7
 8007996:	f7ff ffa3 	bl	80078e0 <_Bfree>
 800799a:	462c      	mov	r4, r5
 800799c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80079a0:	3601      	adds	r6, #1
 80079a2:	f8c3 8014 	str.w	r8, [r3, #20]
 80079a6:	6126      	str	r6, [r4, #16]
 80079a8:	4620      	mov	r0, r4
 80079aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079ae:	bf00      	nop
 80079b0:	08008900 	.word	0x08008900
 80079b4:	08008974 	.word	0x08008974

080079b8 <__hi0bits>:
 80079b8:	0c03      	lsrs	r3, r0, #16
 80079ba:	041b      	lsls	r3, r3, #16
 80079bc:	b9d3      	cbnz	r3, 80079f4 <__hi0bits+0x3c>
 80079be:	0400      	lsls	r0, r0, #16
 80079c0:	2310      	movs	r3, #16
 80079c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80079c6:	bf04      	itt	eq
 80079c8:	0200      	lsleq	r0, r0, #8
 80079ca:	3308      	addeq	r3, #8
 80079cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80079d0:	bf04      	itt	eq
 80079d2:	0100      	lsleq	r0, r0, #4
 80079d4:	3304      	addeq	r3, #4
 80079d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80079da:	bf04      	itt	eq
 80079dc:	0080      	lsleq	r0, r0, #2
 80079de:	3302      	addeq	r3, #2
 80079e0:	2800      	cmp	r0, #0
 80079e2:	db05      	blt.n	80079f0 <__hi0bits+0x38>
 80079e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80079e8:	f103 0301 	add.w	r3, r3, #1
 80079ec:	bf08      	it	eq
 80079ee:	2320      	moveq	r3, #32
 80079f0:	4618      	mov	r0, r3
 80079f2:	4770      	bx	lr
 80079f4:	2300      	movs	r3, #0
 80079f6:	e7e4      	b.n	80079c2 <__hi0bits+0xa>

080079f8 <__lo0bits>:
 80079f8:	6803      	ldr	r3, [r0, #0]
 80079fa:	f013 0207 	ands.w	r2, r3, #7
 80079fe:	4601      	mov	r1, r0
 8007a00:	d00b      	beq.n	8007a1a <__lo0bits+0x22>
 8007a02:	07da      	lsls	r2, r3, #31
 8007a04:	d424      	bmi.n	8007a50 <__lo0bits+0x58>
 8007a06:	0798      	lsls	r0, r3, #30
 8007a08:	bf49      	itett	mi
 8007a0a:	085b      	lsrmi	r3, r3, #1
 8007a0c:	089b      	lsrpl	r3, r3, #2
 8007a0e:	2001      	movmi	r0, #1
 8007a10:	600b      	strmi	r3, [r1, #0]
 8007a12:	bf5c      	itt	pl
 8007a14:	600b      	strpl	r3, [r1, #0]
 8007a16:	2002      	movpl	r0, #2
 8007a18:	4770      	bx	lr
 8007a1a:	b298      	uxth	r0, r3
 8007a1c:	b9b0      	cbnz	r0, 8007a4c <__lo0bits+0x54>
 8007a1e:	0c1b      	lsrs	r3, r3, #16
 8007a20:	2010      	movs	r0, #16
 8007a22:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a26:	bf04      	itt	eq
 8007a28:	0a1b      	lsreq	r3, r3, #8
 8007a2a:	3008      	addeq	r0, #8
 8007a2c:	071a      	lsls	r2, r3, #28
 8007a2e:	bf04      	itt	eq
 8007a30:	091b      	lsreq	r3, r3, #4
 8007a32:	3004      	addeq	r0, #4
 8007a34:	079a      	lsls	r2, r3, #30
 8007a36:	bf04      	itt	eq
 8007a38:	089b      	lsreq	r3, r3, #2
 8007a3a:	3002      	addeq	r0, #2
 8007a3c:	07da      	lsls	r2, r3, #31
 8007a3e:	d403      	bmi.n	8007a48 <__lo0bits+0x50>
 8007a40:	085b      	lsrs	r3, r3, #1
 8007a42:	f100 0001 	add.w	r0, r0, #1
 8007a46:	d005      	beq.n	8007a54 <__lo0bits+0x5c>
 8007a48:	600b      	str	r3, [r1, #0]
 8007a4a:	4770      	bx	lr
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	e7e8      	b.n	8007a22 <__lo0bits+0x2a>
 8007a50:	2000      	movs	r0, #0
 8007a52:	4770      	bx	lr
 8007a54:	2020      	movs	r0, #32
 8007a56:	4770      	bx	lr

08007a58 <__i2b>:
 8007a58:	b510      	push	{r4, lr}
 8007a5a:	460c      	mov	r4, r1
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	f7ff feff 	bl	8007860 <_Balloc>
 8007a62:	4602      	mov	r2, r0
 8007a64:	b928      	cbnz	r0, 8007a72 <__i2b+0x1a>
 8007a66:	4b05      	ldr	r3, [pc, #20]	; (8007a7c <__i2b+0x24>)
 8007a68:	4805      	ldr	r0, [pc, #20]	; (8007a80 <__i2b+0x28>)
 8007a6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a6e:	f7fd fe05 	bl	800567c <__assert_func>
 8007a72:	2301      	movs	r3, #1
 8007a74:	6144      	str	r4, [r0, #20]
 8007a76:	6103      	str	r3, [r0, #16]
 8007a78:	bd10      	pop	{r4, pc}
 8007a7a:	bf00      	nop
 8007a7c:	08008900 	.word	0x08008900
 8007a80:	08008974 	.word	0x08008974

08007a84 <__multiply>:
 8007a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a88:	4614      	mov	r4, r2
 8007a8a:	690a      	ldr	r2, [r1, #16]
 8007a8c:	6923      	ldr	r3, [r4, #16]
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	bfb8      	it	lt
 8007a92:	460b      	movlt	r3, r1
 8007a94:	460d      	mov	r5, r1
 8007a96:	bfbc      	itt	lt
 8007a98:	4625      	movlt	r5, r4
 8007a9a:	461c      	movlt	r4, r3
 8007a9c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007aa0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007aa4:	68ab      	ldr	r3, [r5, #8]
 8007aa6:	6869      	ldr	r1, [r5, #4]
 8007aa8:	eb0a 0709 	add.w	r7, sl, r9
 8007aac:	42bb      	cmp	r3, r7
 8007aae:	b085      	sub	sp, #20
 8007ab0:	bfb8      	it	lt
 8007ab2:	3101      	addlt	r1, #1
 8007ab4:	f7ff fed4 	bl	8007860 <_Balloc>
 8007ab8:	b930      	cbnz	r0, 8007ac8 <__multiply+0x44>
 8007aba:	4602      	mov	r2, r0
 8007abc:	4b42      	ldr	r3, [pc, #264]	; (8007bc8 <__multiply+0x144>)
 8007abe:	4843      	ldr	r0, [pc, #268]	; (8007bcc <__multiply+0x148>)
 8007ac0:	f240 115d 	movw	r1, #349	; 0x15d
 8007ac4:	f7fd fdda 	bl	800567c <__assert_func>
 8007ac8:	f100 0614 	add.w	r6, r0, #20
 8007acc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007ad0:	4633      	mov	r3, r6
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	4543      	cmp	r3, r8
 8007ad6:	d31e      	bcc.n	8007b16 <__multiply+0x92>
 8007ad8:	f105 0c14 	add.w	ip, r5, #20
 8007adc:	f104 0314 	add.w	r3, r4, #20
 8007ae0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007ae4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007ae8:	9202      	str	r2, [sp, #8]
 8007aea:	ebac 0205 	sub.w	r2, ip, r5
 8007aee:	3a15      	subs	r2, #21
 8007af0:	f022 0203 	bic.w	r2, r2, #3
 8007af4:	3204      	adds	r2, #4
 8007af6:	f105 0115 	add.w	r1, r5, #21
 8007afa:	458c      	cmp	ip, r1
 8007afc:	bf38      	it	cc
 8007afe:	2204      	movcc	r2, #4
 8007b00:	9201      	str	r2, [sp, #4]
 8007b02:	9a02      	ldr	r2, [sp, #8]
 8007b04:	9303      	str	r3, [sp, #12]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d808      	bhi.n	8007b1c <__multiply+0x98>
 8007b0a:	2f00      	cmp	r7, #0
 8007b0c:	dc55      	bgt.n	8007bba <__multiply+0x136>
 8007b0e:	6107      	str	r7, [r0, #16]
 8007b10:	b005      	add	sp, #20
 8007b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b16:	f843 2b04 	str.w	r2, [r3], #4
 8007b1a:	e7db      	b.n	8007ad4 <__multiply+0x50>
 8007b1c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b20:	f1ba 0f00 	cmp.w	sl, #0
 8007b24:	d020      	beq.n	8007b68 <__multiply+0xe4>
 8007b26:	f105 0e14 	add.w	lr, r5, #20
 8007b2a:	46b1      	mov	r9, r6
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007b32:	f8d9 b000 	ldr.w	fp, [r9]
 8007b36:	b2a1      	uxth	r1, r4
 8007b38:	fa1f fb8b 	uxth.w	fp, fp
 8007b3c:	fb0a b101 	mla	r1, sl, r1, fp
 8007b40:	4411      	add	r1, r2
 8007b42:	f8d9 2000 	ldr.w	r2, [r9]
 8007b46:	0c24      	lsrs	r4, r4, #16
 8007b48:	0c12      	lsrs	r2, r2, #16
 8007b4a:	fb0a 2404 	mla	r4, sl, r4, r2
 8007b4e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007b52:	b289      	uxth	r1, r1
 8007b54:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007b58:	45f4      	cmp	ip, lr
 8007b5a:	f849 1b04 	str.w	r1, [r9], #4
 8007b5e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007b62:	d8e4      	bhi.n	8007b2e <__multiply+0xaa>
 8007b64:	9901      	ldr	r1, [sp, #4]
 8007b66:	5072      	str	r2, [r6, r1]
 8007b68:	9a03      	ldr	r2, [sp, #12]
 8007b6a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b6e:	3304      	adds	r3, #4
 8007b70:	f1b9 0f00 	cmp.w	r9, #0
 8007b74:	d01f      	beq.n	8007bb6 <__multiply+0x132>
 8007b76:	6834      	ldr	r4, [r6, #0]
 8007b78:	f105 0114 	add.w	r1, r5, #20
 8007b7c:	46b6      	mov	lr, r6
 8007b7e:	f04f 0a00 	mov.w	sl, #0
 8007b82:	880a      	ldrh	r2, [r1, #0]
 8007b84:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007b88:	fb09 b202 	mla	r2, r9, r2, fp
 8007b8c:	4492      	add	sl, r2
 8007b8e:	b2a4      	uxth	r4, r4
 8007b90:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007b94:	f84e 4b04 	str.w	r4, [lr], #4
 8007b98:	f851 4b04 	ldr.w	r4, [r1], #4
 8007b9c:	f8be 2000 	ldrh.w	r2, [lr]
 8007ba0:	0c24      	lsrs	r4, r4, #16
 8007ba2:	fb09 2404 	mla	r4, r9, r4, r2
 8007ba6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007baa:	458c      	cmp	ip, r1
 8007bac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007bb0:	d8e7      	bhi.n	8007b82 <__multiply+0xfe>
 8007bb2:	9a01      	ldr	r2, [sp, #4]
 8007bb4:	50b4      	str	r4, [r6, r2]
 8007bb6:	3604      	adds	r6, #4
 8007bb8:	e7a3      	b.n	8007b02 <__multiply+0x7e>
 8007bba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d1a5      	bne.n	8007b0e <__multiply+0x8a>
 8007bc2:	3f01      	subs	r7, #1
 8007bc4:	e7a1      	b.n	8007b0a <__multiply+0x86>
 8007bc6:	bf00      	nop
 8007bc8:	08008900 	.word	0x08008900
 8007bcc:	08008974 	.word	0x08008974

08007bd0 <__pow5mult>:
 8007bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bd4:	4615      	mov	r5, r2
 8007bd6:	f012 0203 	ands.w	r2, r2, #3
 8007bda:	4606      	mov	r6, r0
 8007bdc:	460f      	mov	r7, r1
 8007bde:	d007      	beq.n	8007bf0 <__pow5mult+0x20>
 8007be0:	4c25      	ldr	r4, [pc, #148]	; (8007c78 <__pow5mult+0xa8>)
 8007be2:	3a01      	subs	r2, #1
 8007be4:	2300      	movs	r3, #0
 8007be6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bea:	f7ff fe9b 	bl	8007924 <__multadd>
 8007bee:	4607      	mov	r7, r0
 8007bf0:	10ad      	asrs	r5, r5, #2
 8007bf2:	d03d      	beq.n	8007c70 <__pow5mult+0xa0>
 8007bf4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007bf6:	b97c      	cbnz	r4, 8007c18 <__pow5mult+0x48>
 8007bf8:	2010      	movs	r0, #16
 8007bfa:	f7fd fd99 	bl	8005730 <malloc>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	6270      	str	r0, [r6, #36]	; 0x24
 8007c02:	b928      	cbnz	r0, 8007c10 <__pow5mult+0x40>
 8007c04:	4b1d      	ldr	r3, [pc, #116]	; (8007c7c <__pow5mult+0xac>)
 8007c06:	481e      	ldr	r0, [pc, #120]	; (8007c80 <__pow5mult+0xb0>)
 8007c08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007c0c:	f7fd fd36 	bl	800567c <__assert_func>
 8007c10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c14:	6004      	str	r4, [r0, #0]
 8007c16:	60c4      	str	r4, [r0, #12]
 8007c18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c20:	b94c      	cbnz	r4, 8007c36 <__pow5mult+0x66>
 8007c22:	f240 2171 	movw	r1, #625	; 0x271
 8007c26:	4630      	mov	r0, r6
 8007c28:	f7ff ff16 	bl	8007a58 <__i2b>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c32:	4604      	mov	r4, r0
 8007c34:	6003      	str	r3, [r0, #0]
 8007c36:	f04f 0900 	mov.w	r9, #0
 8007c3a:	07eb      	lsls	r3, r5, #31
 8007c3c:	d50a      	bpl.n	8007c54 <__pow5mult+0x84>
 8007c3e:	4639      	mov	r1, r7
 8007c40:	4622      	mov	r2, r4
 8007c42:	4630      	mov	r0, r6
 8007c44:	f7ff ff1e 	bl	8007a84 <__multiply>
 8007c48:	4639      	mov	r1, r7
 8007c4a:	4680      	mov	r8, r0
 8007c4c:	4630      	mov	r0, r6
 8007c4e:	f7ff fe47 	bl	80078e0 <_Bfree>
 8007c52:	4647      	mov	r7, r8
 8007c54:	106d      	asrs	r5, r5, #1
 8007c56:	d00b      	beq.n	8007c70 <__pow5mult+0xa0>
 8007c58:	6820      	ldr	r0, [r4, #0]
 8007c5a:	b938      	cbnz	r0, 8007c6c <__pow5mult+0x9c>
 8007c5c:	4622      	mov	r2, r4
 8007c5e:	4621      	mov	r1, r4
 8007c60:	4630      	mov	r0, r6
 8007c62:	f7ff ff0f 	bl	8007a84 <__multiply>
 8007c66:	6020      	str	r0, [r4, #0]
 8007c68:	f8c0 9000 	str.w	r9, [r0]
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	e7e4      	b.n	8007c3a <__pow5mult+0x6a>
 8007c70:	4638      	mov	r0, r7
 8007c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c76:	bf00      	nop
 8007c78:	08008ac8 	.word	0x08008ac8
 8007c7c:	0800888a 	.word	0x0800888a
 8007c80:	08008974 	.word	0x08008974

08007c84 <__lshift>:
 8007c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c88:	460c      	mov	r4, r1
 8007c8a:	6849      	ldr	r1, [r1, #4]
 8007c8c:	6923      	ldr	r3, [r4, #16]
 8007c8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c92:	68a3      	ldr	r3, [r4, #8]
 8007c94:	4607      	mov	r7, r0
 8007c96:	4691      	mov	r9, r2
 8007c98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c9c:	f108 0601 	add.w	r6, r8, #1
 8007ca0:	42b3      	cmp	r3, r6
 8007ca2:	db0b      	blt.n	8007cbc <__lshift+0x38>
 8007ca4:	4638      	mov	r0, r7
 8007ca6:	f7ff fddb 	bl	8007860 <_Balloc>
 8007caa:	4605      	mov	r5, r0
 8007cac:	b948      	cbnz	r0, 8007cc2 <__lshift+0x3e>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	4b28      	ldr	r3, [pc, #160]	; (8007d54 <__lshift+0xd0>)
 8007cb2:	4829      	ldr	r0, [pc, #164]	; (8007d58 <__lshift+0xd4>)
 8007cb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007cb8:	f7fd fce0 	bl	800567c <__assert_func>
 8007cbc:	3101      	adds	r1, #1
 8007cbe:	005b      	lsls	r3, r3, #1
 8007cc0:	e7ee      	b.n	8007ca0 <__lshift+0x1c>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f100 0114 	add.w	r1, r0, #20
 8007cc8:	f100 0210 	add.w	r2, r0, #16
 8007ccc:	4618      	mov	r0, r3
 8007cce:	4553      	cmp	r3, sl
 8007cd0:	db33      	blt.n	8007d3a <__lshift+0xb6>
 8007cd2:	6920      	ldr	r0, [r4, #16]
 8007cd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cd8:	f104 0314 	add.w	r3, r4, #20
 8007cdc:	f019 091f 	ands.w	r9, r9, #31
 8007ce0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ce4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ce8:	d02b      	beq.n	8007d42 <__lshift+0xbe>
 8007cea:	f1c9 0e20 	rsb	lr, r9, #32
 8007cee:	468a      	mov	sl, r1
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	6818      	ldr	r0, [r3, #0]
 8007cf4:	fa00 f009 	lsl.w	r0, r0, r9
 8007cf8:	4302      	orrs	r2, r0
 8007cfa:	f84a 2b04 	str.w	r2, [sl], #4
 8007cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d02:	459c      	cmp	ip, r3
 8007d04:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d08:	d8f3      	bhi.n	8007cf2 <__lshift+0x6e>
 8007d0a:	ebac 0304 	sub.w	r3, ip, r4
 8007d0e:	3b15      	subs	r3, #21
 8007d10:	f023 0303 	bic.w	r3, r3, #3
 8007d14:	3304      	adds	r3, #4
 8007d16:	f104 0015 	add.w	r0, r4, #21
 8007d1a:	4584      	cmp	ip, r0
 8007d1c:	bf38      	it	cc
 8007d1e:	2304      	movcc	r3, #4
 8007d20:	50ca      	str	r2, [r1, r3]
 8007d22:	b10a      	cbz	r2, 8007d28 <__lshift+0xa4>
 8007d24:	f108 0602 	add.w	r6, r8, #2
 8007d28:	3e01      	subs	r6, #1
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	612e      	str	r6, [r5, #16]
 8007d2e:	4621      	mov	r1, r4
 8007d30:	f7ff fdd6 	bl	80078e0 <_Bfree>
 8007d34:	4628      	mov	r0, r5
 8007d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d3e:	3301      	adds	r3, #1
 8007d40:	e7c5      	b.n	8007cce <__lshift+0x4a>
 8007d42:	3904      	subs	r1, #4
 8007d44:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d48:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d4c:	459c      	cmp	ip, r3
 8007d4e:	d8f9      	bhi.n	8007d44 <__lshift+0xc0>
 8007d50:	e7ea      	b.n	8007d28 <__lshift+0xa4>
 8007d52:	bf00      	nop
 8007d54:	08008900 	.word	0x08008900
 8007d58:	08008974 	.word	0x08008974

08007d5c <__mcmp>:
 8007d5c:	b530      	push	{r4, r5, lr}
 8007d5e:	6902      	ldr	r2, [r0, #16]
 8007d60:	690c      	ldr	r4, [r1, #16]
 8007d62:	1b12      	subs	r2, r2, r4
 8007d64:	d10e      	bne.n	8007d84 <__mcmp+0x28>
 8007d66:	f100 0314 	add.w	r3, r0, #20
 8007d6a:	3114      	adds	r1, #20
 8007d6c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007d70:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007d74:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007d78:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007d7c:	42a5      	cmp	r5, r4
 8007d7e:	d003      	beq.n	8007d88 <__mcmp+0x2c>
 8007d80:	d305      	bcc.n	8007d8e <__mcmp+0x32>
 8007d82:	2201      	movs	r2, #1
 8007d84:	4610      	mov	r0, r2
 8007d86:	bd30      	pop	{r4, r5, pc}
 8007d88:	4283      	cmp	r3, r0
 8007d8a:	d3f3      	bcc.n	8007d74 <__mcmp+0x18>
 8007d8c:	e7fa      	b.n	8007d84 <__mcmp+0x28>
 8007d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d92:	e7f7      	b.n	8007d84 <__mcmp+0x28>

08007d94 <__mdiff>:
 8007d94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d98:	460c      	mov	r4, r1
 8007d9a:	4606      	mov	r6, r0
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	4620      	mov	r0, r4
 8007da0:	4617      	mov	r7, r2
 8007da2:	f7ff ffdb 	bl	8007d5c <__mcmp>
 8007da6:	1e05      	subs	r5, r0, #0
 8007da8:	d110      	bne.n	8007dcc <__mdiff+0x38>
 8007daa:	4629      	mov	r1, r5
 8007dac:	4630      	mov	r0, r6
 8007dae:	f7ff fd57 	bl	8007860 <_Balloc>
 8007db2:	b930      	cbnz	r0, 8007dc2 <__mdiff+0x2e>
 8007db4:	4b39      	ldr	r3, [pc, #228]	; (8007e9c <__mdiff+0x108>)
 8007db6:	4602      	mov	r2, r0
 8007db8:	f240 2132 	movw	r1, #562	; 0x232
 8007dbc:	4838      	ldr	r0, [pc, #224]	; (8007ea0 <__mdiff+0x10c>)
 8007dbe:	f7fd fc5d 	bl	800567c <__assert_func>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007dc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dcc:	bfa4      	itt	ge
 8007dce:	463b      	movge	r3, r7
 8007dd0:	4627      	movge	r7, r4
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	6879      	ldr	r1, [r7, #4]
 8007dd6:	bfa6      	itte	ge
 8007dd8:	461c      	movge	r4, r3
 8007dda:	2500      	movge	r5, #0
 8007ddc:	2501      	movlt	r5, #1
 8007dde:	f7ff fd3f 	bl	8007860 <_Balloc>
 8007de2:	b920      	cbnz	r0, 8007dee <__mdiff+0x5a>
 8007de4:	4b2d      	ldr	r3, [pc, #180]	; (8007e9c <__mdiff+0x108>)
 8007de6:	4602      	mov	r2, r0
 8007de8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007dec:	e7e6      	b.n	8007dbc <__mdiff+0x28>
 8007dee:	693e      	ldr	r6, [r7, #16]
 8007df0:	60c5      	str	r5, [r0, #12]
 8007df2:	6925      	ldr	r5, [r4, #16]
 8007df4:	f107 0114 	add.w	r1, r7, #20
 8007df8:	f104 0914 	add.w	r9, r4, #20
 8007dfc:	f100 0e14 	add.w	lr, r0, #20
 8007e00:	f107 0210 	add.w	r2, r7, #16
 8007e04:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007e08:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007e0c:	46f2      	mov	sl, lr
 8007e0e:	2700      	movs	r7, #0
 8007e10:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e14:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007e18:	fa1f f883 	uxth.w	r8, r3
 8007e1c:	fa17 f78b 	uxtah	r7, r7, fp
 8007e20:	0c1b      	lsrs	r3, r3, #16
 8007e22:	eba7 0808 	sub.w	r8, r7, r8
 8007e26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e2a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007e2e:	fa1f f888 	uxth.w	r8, r8
 8007e32:	141f      	asrs	r7, r3, #16
 8007e34:	454d      	cmp	r5, r9
 8007e36:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e3a:	f84a 3b04 	str.w	r3, [sl], #4
 8007e3e:	d8e7      	bhi.n	8007e10 <__mdiff+0x7c>
 8007e40:	1b2b      	subs	r3, r5, r4
 8007e42:	3b15      	subs	r3, #21
 8007e44:	f023 0303 	bic.w	r3, r3, #3
 8007e48:	3304      	adds	r3, #4
 8007e4a:	3415      	adds	r4, #21
 8007e4c:	42a5      	cmp	r5, r4
 8007e4e:	bf38      	it	cc
 8007e50:	2304      	movcc	r3, #4
 8007e52:	4419      	add	r1, r3
 8007e54:	4473      	add	r3, lr
 8007e56:	469e      	mov	lr, r3
 8007e58:	460d      	mov	r5, r1
 8007e5a:	4565      	cmp	r5, ip
 8007e5c:	d30e      	bcc.n	8007e7c <__mdiff+0xe8>
 8007e5e:	f10c 0203 	add.w	r2, ip, #3
 8007e62:	1a52      	subs	r2, r2, r1
 8007e64:	f022 0203 	bic.w	r2, r2, #3
 8007e68:	3903      	subs	r1, #3
 8007e6a:	458c      	cmp	ip, r1
 8007e6c:	bf38      	it	cc
 8007e6e:	2200      	movcc	r2, #0
 8007e70:	441a      	add	r2, r3
 8007e72:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007e76:	b17b      	cbz	r3, 8007e98 <__mdiff+0x104>
 8007e78:	6106      	str	r6, [r0, #16]
 8007e7a:	e7a5      	b.n	8007dc8 <__mdiff+0x34>
 8007e7c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007e80:	fa17 f488 	uxtah	r4, r7, r8
 8007e84:	1422      	asrs	r2, r4, #16
 8007e86:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007e8a:	b2a4      	uxth	r4, r4
 8007e8c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007e90:	f84e 4b04 	str.w	r4, [lr], #4
 8007e94:	1417      	asrs	r7, r2, #16
 8007e96:	e7e0      	b.n	8007e5a <__mdiff+0xc6>
 8007e98:	3e01      	subs	r6, #1
 8007e9a:	e7ea      	b.n	8007e72 <__mdiff+0xde>
 8007e9c:	08008900 	.word	0x08008900
 8007ea0:	08008974 	.word	0x08008974

08007ea4 <__d2b>:
 8007ea4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ea8:	4689      	mov	r9, r1
 8007eaa:	2101      	movs	r1, #1
 8007eac:	ec57 6b10 	vmov	r6, r7, d0
 8007eb0:	4690      	mov	r8, r2
 8007eb2:	f7ff fcd5 	bl	8007860 <_Balloc>
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	b930      	cbnz	r0, 8007ec8 <__d2b+0x24>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	4b25      	ldr	r3, [pc, #148]	; (8007f54 <__d2b+0xb0>)
 8007ebe:	4826      	ldr	r0, [pc, #152]	; (8007f58 <__d2b+0xb4>)
 8007ec0:	f240 310a 	movw	r1, #778	; 0x30a
 8007ec4:	f7fd fbda 	bl	800567c <__assert_func>
 8007ec8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007ecc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007ed0:	bb35      	cbnz	r5, 8007f20 <__d2b+0x7c>
 8007ed2:	2e00      	cmp	r6, #0
 8007ed4:	9301      	str	r3, [sp, #4]
 8007ed6:	d028      	beq.n	8007f2a <__d2b+0x86>
 8007ed8:	4668      	mov	r0, sp
 8007eda:	9600      	str	r6, [sp, #0]
 8007edc:	f7ff fd8c 	bl	80079f8 <__lo0bits>
 8007ee0:	9900      	ldr	r1, [sp, #0]
 8007ee2:	b300      	cbz	r0, 8007f26 <__d2b+0x82>
 8007ee4:	9a01      	ldr	r2, [sp, #4]
 8007ee6:	f1c0 0320 	rsb	r3, r0, #32
 8007eea:	fa02 f303 	lsl.w	r3, r2, r3
 8007eee:	430b      	orrs	r3, r1
 8007ef0:	40c2      	lsrs	r2, r0
 8007ef2:	6163      	str	r3, [r4, #20]
 8007ef4:	9201      	str	r2, [sp, #4]
 8007ef6:	9b01      	ldr	r3, [sp, #4]
 8007ef8:	61a3      	str	r3, [r4, #24]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	bf14      	ite	ne
 8007efe:	2202      	movne	r2, #2
 8007f00:	2201      	moveq	r2, #1
 8007f02:	6122      	str	r2, [r4, #16]
 8007f04:	b1d5      	cbz	r5, 8007f3c <__d2b+0x98>
 8007f06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f0a:	4405      	add	r5, r0
 8007f0c:	f8c9 5000 	str.w	r5, [r9]
 8007f10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f14:	f8c8 0000 	str.w	r0, [r8]
 8007f18:	4620      	mov	r0, r4
 8007f1a:	b003      	add	sp, #12
 8007f1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f24:	e7d5      	b.n	8007ed2 <__d2b+0x2e>
 8007f26:	6161      	str	r1, [r4, #20]
 8007f28:	e7e5      	b.n	8007ef6 <__d2b+0x52>
 8007f2a:	a801      	add	r0, sp, #4
 8007f2c:	f7ff fd64 	bl	80079f8 <__lo0bits>
 8007f30:	9b01      	ldr	r3, [sp, #4]
 8007f32:	6163      	str	r3, [r4, #20]
 8007f34:	2201      	movs	r2, #1
 8007f36:	6122      	str	r2, [r4, #16]
 8007f38:	3020      	adds	r0, #32
 8007f3a:	e7e3      	b.n	8007f04 <__d2b+0x60>
 8007f3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f44:	f8c9 0000 	str.w	r0, [r9]
 8007f48:	6918      	ldr	r0, [r3, #16]
 8007f4a:	f7ff fd35 	bl	80079b8 <__hi0bits>
 8007f4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f52:	e7df      	b.n	8007f14 <__d2b+0x70>
 8007f54:	08008900 	.word	0x08008900
 8007f58:	08008974 	.word	0x08008974

08007f5c <_calloc_r>:
 8007f5c:	b513      	push	{r0, r1, r4, lr}
 8007f5e:	434a      	muls	r2, r1
 8007f60:	4611      	mov	r1, r2
 8007f62:	9201      	str	r2, [sp, #4]
 8007f64:	f7fd fc52 	bl	800580c <_malloc_r>
 8007f68:	4604      	mov	r4, r0
 8007f6a:	b118      	cbz	r0, 8007f74 <_calloc_r+0x18>
 8007f6c:	9a01      	ldr	r2, [sp, #4]
 8007f6e:	2100      	movs	r1, #0
 8007f70:	f7fd fbf4 	bl	800575c <memset>
 8007f74:	4620      	mov	r0, r4
 8007f76:	b002      	add	sp, #8
 8007f78:	bd10      	pop	{r4, pc}

08007f7a <_raise_r>:
 8007f7a:	291f      	cmp	r1, #31
 8007f7c:	b538      	push	{r3, r4, r5, lr}
 8007f7e:	4604      	mov	r4, r0
 8007f80:	460d      	mov	r5, r1
 8007f82:	d904      	bls.n	8007f8e <_raise_r+0x14>
 8007f84:	2316      	movs	r3, #22
 8007f86:	6003      	str	r3, [r0, #0]
 8007f88:	f04f 30ff 	mov.w	r0, #4294967295
 8007f8c:	bd38      	pop	{r3, r4, r5, pc}
 8007f8e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007f90:	b112      	cbz	r2, 8007f98 <_raise_r+0x1e>
 8007f92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f96:	b94b      	cbnz	r3, 8007fac <_raise_r+0x32>
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f000 f831 	bl	8008000 <_getpid_r>
 8007f9e:	462a      	mov	r2, r5
 8007fa0:	4601      	mov	r1, r0
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fa8:	f000 b818 	b.w	8007fdc <_kill_r>
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d00a      	beq.n	8007fc6 <_raise_r+0x4c>
 8007fb0:	1c59      	adds	r1, r3, #1
 8007fb2:	d103      	bne.n	8007fbc <_raise_r+0x42>
 8007fb4:	2316      	movs	r3, #22
 8007fb6:	6003      	str	r3, [r0, #0]
 8007fb8:	2001      	movs	r0, #1
 8007fba:	e7e7      	b.n	8007f8c <_raise_r+0x12>
 8007fbc:	2400      	movs	r4, #0
 8007fbe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007fc2:	4628      	mov	r0, r5
 8007fc4:	4798      	blx	r3
 8007fc6:	2000      	movs	r0, #0
 8007fc8:	e7e0      	b.n	8007f8c <_raise_r+0x12>
	...

08007fcc <raise>:
 8007fcc:	4b02      	ldr	r3, [pc, #8]	; (8007fd8 <raise+0xc>)
 8007fce:	4601      	mov	r1, r0
 8007fd0:	6818      	ldr	r0, [r3, #0]
 8007fd2:	f7ff bfd2 	b.w	8007f7a <_raise_r>
 8007fd6:	bf00      	nop
 8007fd8:	20000024 	.word	0x20000024

08007fdc <_kill_r>:
 8007fdc:	b538      	push	{r3, r4, r5, lr}
 8007fde:	4d07      	ldr	r5, [pc, #28]	; (8007ffc <_kill_r+0x20>)
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	4604      	mov	r4, r0
 8007fe4:	4608      	mov	r0, r1
 8007fe6:	4611      	mov	r1, r2
 8007fe8:	602b      	str	r3, [r5, #0]
 8007fea:	f7fa fe79 	bl	8002ce0 <_kill>
 8007fee:	1c43      	adds	r3, r0, #1
 8007ff0:	d102      	bne.n	8007ff8 <_kill_r+0x1c>
 8007ff2:	682b      	ldr	r3, [r5, #0]
 8007ff4:	b103      	cbz	r3, 8007ff8 <_kill_r+0x1c>
 8007ff6:	6023      	str	r3, [r4, #0]
 8007ff8:	bd38      	pop	{r3, r4, r5, pc}
 8007ffa:	bf00      	nop
 8007ffc:	20000da8 	.word	0x20000da8

08008000 <_getpid_r>:
 8008000:	f7fa be66 	b.w	8002cd0 <_getpid>

08008004 <__sread>:
 8008004:	b510      	push	{r4, lr}
 8008006:	460c      	mov	r4, r1
 8008008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800800c:	f000 f8a6 	bl	800815c <_read_r>
 8008010:	2800      	cmp	r0, #0
 8008012:	bfab      	itete	ge
 8008014:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008016:	89a3      	ldrhlt	r3, [r4, #12]
 8008018:	181b      	addge	r3, r3, r0
 800801a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800801e:	bfac      	ite	ge
 8008020:	6563      	strge	r3, [r4, #84]	; 0x54
 8008022:	81a3      	strhlt	r3, [r4, #12]
 8008024:	bd10      	pop	{r4, pc}

08008026 <__swrite>:
 8008026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800802a:	461f      	mov	r7, r3
 800802c:	898b      	ldrh	r3, [r1, #12]
 800802e:	05db      	lsls	r3, r3, #23
 8008030:	4605      	mov	r5, r0
 8008032:	460c      	mov	r4, r1
 8008034:	4616      	mov	r6, r2
 8008036:	d505      	bpl.n	8008044 <__swrite+0x1e>
 8008038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800803c:	2302      	movs	r3, #2
 800803e:	2200      	movs	r2, #0
 8008040:	f000 f868 	bl	8008114 <_lseek_r>
 8008044:	89a3      	ldrh	r3, [r4, #12]
 8008046:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800804a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800804e:	81a3      	strh	r3, [r4, #12]
 8008050:	4632      	mov	r2, r6
 8008052:	463b      	mov	r3, r7
 8008054:	4628      	mov	r0, r5
 8008056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800805a:	f000 b817 	b.w	800808c <_write_r>

0800805e <__sseek>:
 800805e:	b510      	push	{r4, lr}
 8008060:	460c      	mov	r4, r1
 8008062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008066:	f000 f855 	bl	8008114 <_lseek_r>
 800806a:	1c43      	adds	r3, r0, #1
 800806c:	89a3      	ldrh	r3, [r4, #12]
 800806e:	bf15      	itete	ne
 8008070:	6560      	strne	r0, [r4, #84]	; 0x54
 8008072:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008076:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800807a:	81a3      	strheq	r3, [r4, #12]
 800807c:	bf18      	it	ne
 800807e:	81a3      	strhne	r3, [r4, #12]
 8008080:	bd10      	pop	{r4, pc}

08008082 <__sclose>:
 8008082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008086:	f000 b813 	b.w	80080b0 <_close_r>
	...

0800808c <_write_r>:
 800808c:	b538      	push	{r3, r4, r5, lr}
 800808e:	4d07      	ldr	r5, [pc, #28]	; (80080ac <_write_r+0x20>)
 8008090:	4604      	mov	r4, r0
 8008092:	4608      	mov	r0, r1
 8008094:	4611      	mov	r1, r2
 8008096:	2200      	movs	r2, #0
 8008098:	602a      	str	r2, [r5, #0]
 800809a:	461a      	mov	r2, r3
 800809c:	f7f9 f964 	bl	8001368 <_write>
 80080a0:	1c43      	adds	r3, r0, #1
 80080a2:	d102      	bne.n	80080aa <_write_r+0x1e>
 80080a4:	682b      	ldr	r3, [r5, #0]
 80080a6:	b103      	cbz	r3, 80080aa <_write_r+0x1e>
 80080a8:	6023      	str	r3, [r4, #0]
 80080aa:	bd38      	pop	{r3, r4, r5, pc}
 80080ac:	20000da8 	.word	0x20000da8

080080b0 <_close_r>:
 80080b0:	b538      	push	{r3, r4, r5, lr}
 80080b2:	4d06      	ldr	r5, [pc, #24]	; (80080cc <_close_r+0x1c>)
 80080b4:	2300      	movs	r3, #0
 80080b6:	4604      	mov	r4, r0
 80080b8:	4608      	mov	r0, r1
 80080ba:	602b      	str	r3, [r5, #0]
 80080bc:	f7fa fe47 	bl	8002d4e <_close>
 80080c0:	1c43      	adds	r3, r0, #1
 80080c2:	d102      	bne.n	80080ca <_close_r+0x1a>
 80080c4:	682b      	ldr	r3, [r5, #0]
 80080c6:	b103      	cbz	r3, 80080ca <_close_r+0x1a>
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	bd38      	pop	{r3, r4, r5, pc}
 80080cc:	20000da8 	.word	0x20000da8

080080d0 <_fstat_r>:
 80080d0:	b538      	push	{r3, r4, r5, lr}
 80080d2:	4d07      	ldr	r5, [pc, #28]	; (80080f0 <_fstat_r+0x20>)
 80080d4:	2300      	movs	r3, #0
 80080d6:	4604      	mov	r4, r0
 80080d8:	4608      	mov	r0, r1
 80080da:	4611      	mov	r1, r2
 80080dc:	602b      	str	r3, [r5, #0]
 80080de:	f7fa fe42 	bl	8002d66 <_fstat>
 80080e2:	1c43      	adds	r3, r0, #1
 80080e4:	d102      	bne.n	80080ec <_fstat_r+0x1c>
 80080e6:	682b      	ldr	r3, [r5, #0]
 80080e8:	b103      	cbz	r3, 80080ec <_fstat_r+0x1c>
 80080ea:	6023      	str	r3, [r4, #0]
 80080ec:	bd38      	pop	{r3, r4, r5, pc}
 80080ee:	bf00      	nop
 80080f0:	20000da8 	.word	0x20000da8

080080f4 <_isatty_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	4d06      	ldr	r5, [pc, #24]	; (8008110 <_isatty_r+0x1c>)
 80080f8:	2300      	movs	r3, #0
 80080fa:	4604      	mov	r4, r0
 80080fc:	4608      	mov	r0, r1
 80080fe:	602b      	str	r3, [r5, #0]
 8008100:	f7fa fe41 	bl	8002d86 <_isatty>
 8008104:	1c43      	adds	r3, r0, #1
 8008106:	d102      	bne.n	800810e <_isatty_r+0x1a>
 8008108:	682b      	ldr	r3, [r5, #0]
 800810a:	b103      	cbz	r3, 800810e <_isatty_r+0x1a>
 800810c:	6023      	str	r3, [r4, #0]
 800810e:	bd38      	pop	{r3, r4, r5, pc}
 8008110:	20000da8 	.word	0x20000da8

08008114 <_lseek_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	4d07      	ldr	r5, [pc, #28]	; (8008134 <_lseek_r+0x20>)
 8008118:	4604      	mov	r4, r0
 800811a:	4608      	mov	r0, r1
 800811c:	4611      	mov	r1, r2
 800811e:	2200      	movs	r2, #0
 8008120:	602a      	str	r2, [r5, #0]
 8008122:	461a      	mov	r2, r3
 8008124:	f7fa fe3a 	bl	8002d9c <_lseek>
 8008128:	1c43      	adds	r3, r0, #1
 800812a:	d102      	bne.n	8008132 <_lseek_r+0x1e>
 800812c:	682b      	ldr	r3, [r5, #0]
 800812e:	b103      	cbz	r3, 8008132 <_lseek_r+0x1e>
 8008130:	6023      	str	r3, [r4, #0]
 8008132:	bd38      	pop	{r3, r4, r5, pc}
 8008134:	20000da8 	.word	0x20000da8

08008138 <__ascii_mbtowc>:
 8008138:	b082      	sub	sp, #8
 800813a:	b901      	cbnz	r1, 800813e <__ascii_mbtowc+0x6>
 800813c:	a901      	add	r1, sp, #4
 800813e:	b142      	cbz	r2, 8008152 <__ascii_mbtowc+0x1a>
 8008140:	b14b      	cbz	r3, 8008156 <__ascii_mbtowc+0x1e>
 8008142:	7813      	ldrb	r3, [r2, #0]
 8008144:	600b      	str	r3, [r1, #0]
 8008146:	7812      	ldrb	r2, [r2, #0]
 8008148:	1e10      	subs	r0, r2, #0
 800814a:	bf18      	it	ne
 800814c:	2001      	movne	r0, #1
 800814e:	b002      	add	sp, #8
 8008150:	4770      	bx	lr
 8008152:	4610      	mov	r0, r2
 8008154:	e7fb      	b.n	800814e <__ascii_mbtowc+0x16>
 8008156:	f06f 0001 	mvn.w	r0, #1
 800815a:	e7f8      	b.n	800814e <__ascii_mbtowc+0x16>

0800815c <_read_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4d07      	ldr	r5, [pc, #28]	; (800817c <_read_r+0x20>)
 8008160:	4604      	mov	r4, r0
 8008162:	4608      	mov	r0, r1
 8008164:	4611      	mov	r1, r2
 8008166:	2200      	movs	r2, #0
 8008168:	602a      	str	r2, [r5, #0]
 800816a:	461a      	mov	r2, r3
 800816c:	f7fa fdd2 	bl	8002d14 <_read>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_read_r+0x1e>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_read_r+0x1e>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	20000da8 	.word	0x20000da8

08008180 <__ascii_wctomb>:
 8008180:	b149      	cbz	r1, 8008196 <__ascii_wctomb+0x16>
 8008182:	2aff      	cmp	r2, #255	; 0xff
 8008184:	bf85      	ittet	hi
 8008186:	238a      	movhi	r3, #138	; 0x8a
 8008188:	6003      	strhi	r3, [r0, #0]
 800818a:	700a      	strbls	r2, [r1, #0]
 800818c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008190:	bf98      	it	ls
 8008192:	2001      	movls	r0, #1
 8008194:	4770      	bx	lr
 8008196:	4608      	mov	r0, r1
 8008198:	4770      	bx	lr
	...

0800819c <_init>:
 800819c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819e:	bf00      	nop
 80081a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081a2:	bc08      	pop	{r3}
 80081a4:	469e      	mov	lr, r3
 80081a6:	4770      	bx	lr

080081a8 <_fini>:
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	bf00      	nop
 80081ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ae:	bc08      	pop	{r3}
 80081b0:	469e      	mov	lr, r3
 80081b2:	4770      	bx	lr
