`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 10 2020 16:11:47 KST (Dec 10 2020 07:11:47 UTC)

module pw_feature_addr_gen_MuxAdd2i1u8u8u1_1(in3, in2, ctrl1, out1);
  input [7:0] in3, in2;
  input ctrl1;
  output [7:0] out1;
  wire [7:0] in3, in2;
  wire ctrl1;
  wire [7:0] out1;
  wire inc_add_26_2_n_0, inc_add_26_2_n_1, inc_add_26_2_n_2,
       inc_add_26_2_n_3, inc_add_26_2_n_4, inc_add_26_2_n_5,
       inc_add_26_2_n_6, inc_add_26_2_n_7;
  wire inc_add_26_2_n_8, inc_add_26_2_n_9, inc_add_26_2_n_10,
       inc_add_26_2_n_12, inc_add_26_2_n_13, inc_add_26_2_n_14,
       inc_add_26_2_n_16, inc_add_26_2_n_17;
  wire inc_add_26_2_n_31, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15;
  OAI2BB1XL g85(.A0N (ctrl1), .A1N (n_12), .B0 (n_6), .Y (out1[4]));
  OAI2BB1X1 g86(.A0N (ctrl1), .A1N (n_15), .B0 (n_3), .Y (out1[7]));
  MXI2XL g87(.A (n_1), .B (in2[0]), .S0 (ctrl1), .Y (out1[0]));
  OAI2BB1X1 g88(.A0N (ctrl1), .A1N (n_9), .B0 (n_8), .Y (out1[1]));
  OAI2BB1X1 g89(.A0N (ctrl1), .A1N (n_13), .B0 (n_5), .Y (out1[5]));
  OAI2BB1XL g90(.A0N (ctrl1), .A1N (n_14), .B0 (n_7), .Y (out1[6]));
  OAI2BB1XL g91(.A0N (ctrl1), .A1N (n_11), .B0 (n_4), .Y (out1[3]));
  OAI2BB1X1 g92(.A0N (ctrl1), .A1N (n_10), .B0 (n_2), .Y (out1[2]));
  NAND2X1 g93(.A (in3[1]), .B (n_0), .Y (n_8));
  NAND2X1 g94(.A (in3[6]), .B (n_0), .Y (n_7));
  NAND2X1 g95(.A (in3[4]), .B (n_0), .Y (n_6));
  NAND2X1 g96(.A (in3[5]), .B (n_0), .Y (n_5));
  NAND2X1 g97(.A (in3[3]), .B (n_0), .Y (n_4));
  NAND2X1 g98(.A (in3[7]), .B (n_0), .Y (n_3));
  NAND2X1 g99(.A (in3[2]), .B (n_0), .Y (n_2));
  INVXL g100(.A (in3[0]), .Y (n_1));
  INVX1 g101(.A (ctrl1), .Y (n_0));
  MXI2XL inc_add_26_2_g71(.A (in2[5]), .B (inc_add_26_2_n_6), .S0
       (inc_add_26_2_n_17), .Y (n_13));
  MXI2XL inc_add_26_2_g72(.A (inc_add_26_2_n_1), .B (in2[3]), .S0
       (inc_add_26_2_n_14), .Y (n_11));
  MXI2XL inc_add_26_2_g73(.A (in2[7]), .B (inc_add_26_2_n_5), .S0
       (inc_add_26_2_n_16), .Y (n_15));
  MXI2XL inc_add_26_2_g74(.A (inc_add_26_2_n_7), .B (in2[6]), .S0
       (inc_add_26_2_n_0), .Y (n_14));
  MXI2XL inc_add_26_2_g75(.A (inc_add_26_2_n_2), .B (in2[4]), .S0
       (inc_add_26_2_n_31), .Y (n_12));
  NAND2X1 inc_add_26_2_g77(.A (in2[4]), .B (inc_add_26_2_n_13), .Y
       (inc_add_26_2_n_17));
  NAND2X1 inc_add_26_2_g78(.A (inc_add_26_2_n_12), .B
       (inc_add_26_2_n_13), .Y (inc_add_26_2_n_16));
  MXI2XL inc_add_26_2_g79(.A (in2[2]), .B (inc_add_26_2_n_4), .S0
       (inc_add_26_2_n_8), .Y (n_10));
  NOR2X1 inc_add_26_2_g80(.A (inc_add_26_2_n_4), .B (inc_add_26_2_n_8),
       .Y (inc_add_26_2_n_14));
  NOR2X4 inc_add_26_2_g82(.A (inc_add_26_2_n_10), .B
       (inc_add_26_2_n_8), .Y (inc_add_26_2_n_13));
  NOR2X1 inc_add_26_2_g83(.A (inc_add_26_2_n_7), .B (inc_add_26_2_n_9),
       .Y (inc_add_26_2_n_12));
  MXI2XL inc_add_26_2_g84(.A (inc_add_26_2_n_3), .B (in2[1]), .S0
       (in2[0]), .Y (n_9));
  NAND2X8 inc_add_26_2_g85(.A (in2[3]), .B (in2[2]), .Y
       (inc_add_26_2_n_10));
  NAND2X1 inc_add_26_2_g86(.A (in2[5]), .B (in2[4]), .Y
       (inc_add_26_2_n_9));
  NAND2X6 inc_add_26_2_g87(.A (in2[1]), .B (in2[0]), .Y
       (inc_add_26_2_n_8));
  INVX1 inc_add_26_2_g88(.A (in2[6]), .Y (inc_add_26_2_n_7));
  INVXL inc_add_26_2_g89(.A (in2[5]), .Y (inc_add_26_2_n_6));
  INVX1 inc_add_26_2_g90(.A (in2[7]), .Y (inc_add_26_2_n_5));
  INVX1 inc_add_26_2_g91(.A (in2[2]), .Y (inc_add_26_2_n_4));
  INVX1 inc_add_26_2_g92(.A (in2[1]), .Y (inc_add_26_2_n_3));
  INVXL inc_add_26_2_g93(.A (in2[4]), .Y (inc_add_26_2_n_2));
  INVXL inc_add_26_2_g94(.A (in2[3]), .Y (inc_add_26_2_n_1));
  NOR2BX1 inc_add_26_2_g2(.AN (inc_add_26_2_n_13), .B
       (inc_add_26_2_n_9), .Y (inc_add_26_2_n_0));
  BUFX2 inc_add_26_2_fopt(.A (inc_add_26_2_n_13), .Y
       (inc_add_26_2_n_31));
endmodule


