
instruction_tests/instruction_tests.S.elf:     file format elf32-littleriscv
instruction_tests/instruction_tests.S.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000044 memsz 0x00000044 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000044  00000000  00000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    df *ABS*	00000000 instruction_tests/instruction_tests.S.o
00000000 l       .text	00000000 test_1
00000040 l       .text	00000000 fail
00000014 l       .text	00000000 test_2
00000028 l       .text	00000000 test_3
00000044 g       .text	00000000 _etext
00000400 g       .text	00000000 sdata
00000400 g       .text	00000000 _bss_start
00000400 g       .text	00000000 edata
00000400 g       .text	00000000 _sdata
00000400 g       .text	00000000 _bss_end
00000000 g       .text	00000000 __start
00000400 g       .text	00000000 __end
00000400 g       .text	00000000 _edata
00000000 g       .text	00000000 _stext
00000044 g       .text	00000000 _endtext



Disassembly of section .text:

00000000 <__start>:
   0:	00000093          	li	ra,0
   4:	00000113          	li	sp,0
   8:	00208f33          	add	t5,ra,sp
   c:	00000e93          	li	t4,0
  10:	03df1863          	bne	t5,t4,40 <fail>

00000014 <test_2>:
  14:	00100093          	li	ra,1
  18:	00100113          	li	sp,1
  1c:	00208f33          	add	t5,ra,sp
  20:	00200e93          	li	t4,2
  24:	01df1e63          	bne	t5,t4,40 <fail>

00000028 <test_3>:
  28:	00300093          	li	ra,3
  2c:	00700113          	li	sp,7
  30:	00208f33          	add	t5,ra,sp
  34:	00a00e93          	li	t4,10
  38:	01df1463          	bne	t5,t4,40 <fail>
  3c:	0000006f          	j	3c <test_3+0x14>

00000040 <fail>:
  40:	00100073          	ebreak
