#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 21 20:54:09 2020
# Process ID: 8394
# Current directory: /home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1/top.vds
# Journal file: /home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8475 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1338.328 ; gain = 85.922 ; free physical = 9581 ; free virtual = 20275
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wg/vivado_prj/CPU/lab3/rtl/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'mips' [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/wg/vivado_prj/CPU/lab3/rtl/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [/home/wg/vivado_prj/CPU/lab3/rtl/main_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (1#1) [/home/wg/vivado_prj/CPU/lab3/rtl/main_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Alu_control' [/home/wg/vivado_prj/CPU/lab3/rtl/Alu_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Alu_control' (2#1) [/home/wg/vivado_prj/CPU/lab3/rtl/Alu_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (3#1) [/home/wg/vivado_prj/CPU/lab3/rtl/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/wg/vivado_prj/CPU/lab3/rtl/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopr' [/home/wg/vivado_prj/CPU/lab3/rtl/flopr.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [/home/wg/vivado_prj/CPU/lab3/rtl/flopr.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/wg/vivado_prj/CPU/lab3/rtl/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [/home/wg/vivado_prj/CPU/lab3/rtl/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'signext' [/home/wg/vivado_prj/CPU/lab3/rtl/signext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signext' (6#1) [/home/wg/vivado_prj/CPU/lab3/rtl/signext.v:3]
INFO: [Synth 8-6157] synthesizing module 'sl2' [/home/wg/vivado_prj/CPU/lab3/rtl/sl2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (7#1) [/home/wg/vivado_prj/CPU/lab3/rtl/sl2.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/wg/vivado_prj/CPU/lab3/rtl/mux2.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (8#1) [/home/wg/vivado_prj/CPU/lab3/rtl/mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [/home/wg/vivado_prj/CPU/lab3/rtl/mux2.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (8#1) [/home/wg/vivado_prj/CPU/lab3/rtl/mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/wg/vivado_prj/CPU/lab3/rtl/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [/home/wg/vivado_prj/CPU/lab3/rtl/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/wg/vivado_prj/CPU/lab3/rtl/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [/home/wg/vivado_prj/CPU/lab3/rtl/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (11#1) [/home/wg/vivado_prj/CPU/lab3/rtl/datapath.v:3]
WARNING: [Synth 8-3848] Net readdata in module/entity mips does not have driver. [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mips' (12#1) [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1/.Xil/Vivado-8394-wg-T470p/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (13#1) [/home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1/.Xil/Vivado-8394-wg-T470p/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [/home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1/.Xil/Vivado-8394-wg-T470p/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (14#1) [/home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1/.Xil/Vivado-8394-wg-T470p/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [/home/wg/vivado_prj/CPU/lab3/rtl/top.v:3]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.953 ; gain = 131.547 ; free physical = 9591 ; free virtual = 20286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[31] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[30] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[29] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[28] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[27] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[26] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[25] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[24] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[23] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[22] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[21] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[20] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[19] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[18] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[17] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[16] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[15] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[14] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[13] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[12] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[11] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[10] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[9] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[8] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[7] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[6] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[5] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[4] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[3] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[2] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[1] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
WARNING: [Synth 8-3295] tying undriven pin data_way:readdata[0] to constant 0 [/home/wg/vivado_prj/CPU/lab3/rtl/mips.v:28]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.953 ; gain = 131.547 ; free physical = 9592 ; free virtual = 20287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.953 ; gain = 131.547 ; free physical = 9592 ; free virtual = 20287
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wg/vivado_prj/CPU/lab3/lab_3.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'inst_mem'
Finished Parsing XDC File [/home/wg/vivado_prj/CPU/lab3/lab_3.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'inst_mem'
Parsing XDC File [/home/wg/vivado_prj/CPU/lab3/lab_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_memory'
Finished Parsing XDC File [/home/wg/vivado_prj/CPU/lab3/lab_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_memory'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1718.352 ; gain = 0.000 ; free physical = 9319 ; free virtual = 20041
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9386 ; free virtual = 20108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9386 ; free virtual = 20108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9387 ; free virtual = 20110
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "Alucontrol" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9379 ; free virtual = 20102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module Alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mips_u0/cu/main_decoder_u0/controls" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (mips_u0/data_way/pcreg/q_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9356 ; free virtual = 20082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|top         | mips_u0/data_way/reg_file/rf_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9239 ; free virtual = 19973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9239 ; free virtual = 19973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|top         | mips_u0/data_way/reg_file/rf_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |inst_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |inst_mem      |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |    24|
|5     |LUT1          |     2|
|6     |LUT2          |    34|
|7     |LUT3          |    38|
|8     |LUT4          |     7|
|9     |LUT5          |    36|
|10    |LUT6          |   165|
|11    |RAM32M        |    12|
|12    |FDCE          |    31|
|13    |IBUF          |     2|
|14    |OBUF          |    65|
+------+--------------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |   481|
|2     |  mips_u0      |mips     |   347|
|3     |    data_way   |datapath |   347|
|4     |      alu_u0   |alu      |    65|
|5     |      pcbra    |adder    |     8|
|6     |      pcplus4  |adder_0  |    39|
|7     |      pcreg    |flopr    |    34|
|8     |      reg_file |regfile  |   201|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9236 ; free virtual = 19970
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1718.352 ; gain = 131.547 ; free physical = 9291 ; free virtual = 20024
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1718.352 ; gain = 465.945 ; free physical = 9291 ; free virtual = 20024
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1728.367 ; gain = 487.492 ; free physical = 9288 ; free virtual = 20022
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/wg/vivado_prj/CPU/lab3/lab_3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1752.379 ; gain = 0.000 ; free physical = 9287 ; free virtual = 20021
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 20:54:47 2020...
