INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_axis_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_axis_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_0_0/sim/design_1_bypass_axis_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bypass_axis_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_1_0/sim/design_1_bypass_axis_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bypass_axis_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axi2/hello_axi2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
