WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2529392 heartbeat IPC: 3.954 cumulative IPC: 3.954 (Simulation time: 00 hr 03 min 36 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2529393 cumulative IPC: 3.954 (Simulation time: 00 hr 03 min 36 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2529393 cumulative IPC: 3.954 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 163269783 heartbeat IPC: 0.06221 cumulative IPC: 0.06221 (Simulation time: 00 hr 20 min 47 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 160740391 cumulative IPC: 0.06221 (Simulation time: 00 hr 20 min 47 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 160740391 cumulative IPC: 0.06221 (Simulation time: 00 hr 20 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06221 instructions: 10000001 cycles: 160740391
CPU 0 Branch Prediction Accuracy: 92.7% MPKI: 22.13 Average ROB Occupancy at Mispredict: 28.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.169
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 22
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1547713 HIT:     588867 MISS:     958846
LLC LOAD         ACCESS:    1425094 HIT:     510453 MISS:     914641
LLC RFO          ACCESS:       5827 HIT:       1844 MISS:       3983
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      57079 HIT:      57079 MISS:          0
LLC TRANSLATION  ACCESS:      59713 HIT:      19491 MISS:      40222
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 791.4 cycles
cpu0_DTLB TOTAL        ACCESS:    2656094 HIT:     321063 MISS:    2335031
cpu0_DTLB LOAD         ACCESS:    2656094 HIT:     321063 MISS:    2335031
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.54 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2975609 HIT:     244036 MISS:    2731573
cpu0_L1D LOAD         ACCESS:    2807037 HIT:     155117 MISS:    2651920
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      91600 HIT:      83993 MISS:       7607
cpu0_L1D TRANSLATION  ACCESS:      76972 HIT:       4926 MISS:      72046
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 295.8 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1970488 HIT:     479855 MISS:    1490633
cpu0_L2C LOAD         ACCESS:    1832699 HIT:     407606 MISS:    1425093
cpu0_L2C RFO          ACCESS:       6885 HIT:       1058 MISS:       5827
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      59216 HIT:      59216 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      71688 HIT:      11975 MISS:      59713
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 529.7 cycles
cpu0_STLB TOTAL        ACCESS:    1719100 HIT:    1663517 MISS:      55583
cpu0_STLB LOAD         ACCESS:    1719100 HIT:    1663517 MISS:      55583
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 953.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16068
  ROW_BUFFER_MISS:     942675
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2097
  FULL:      50930
Heartbeat CPU 0 instructions: 20000002 cycles: 163269783 heartbeat IPC: 0.06221 cumulative IPC: 0.06221 (Simulation time: 00 hr 19 min 31 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 160740391 cumulative IPC: 0.06221 (Simulation time: 00 hr 19 min 31 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 160740391 cumulative IPC: 0.06221 (Simulation time: 00 hr 19 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06221 instructions: 10000001 cycles: 160740391
CPU 0 Branch Prediction Accuracy: 92.7% MPKI: 22.13 Average ROB Occupancy at Mispredict: 28.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.169
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 22
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1547713 HIT:     588867 MISS:     958846
LLC LOAD         ACCESS:    1425094 HIT:     510453 MISS:     914641
LLC RFO          ACCESS:       5827 HIT:       1844 MISS:       3983
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      57079 HIT:      57079 MISS:          0
LLC TRANSLATION  ACCESS:      59713 HIT:      19491 MISS:      40222
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 791.4 cycles
cpu0_DTLB TOTAL        ACCESS:    2656094 HIT:     321063 MISS:    2335031
cpu0_DTLB LOAD         ACCESS:    2656094 HIT:     321063 MISS:    2335031
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.54 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2975609 HIT:     244036 MISS:    2731573
cpu0_L1D LOAD         ACCESS:    2807037 HIT:     155117 MISS:    2651920
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      91600 HIT:      83993 MISS:       7607
cpu0_L1D TRANSLATION  ACCESS:      76972 HIT:       4926 MISS:      72046
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 295.8 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1970488 HIT:     479855 MISS:    1490633
cpu0_L2C LOAD         ACCESS:    1832699 HIT:     407606 MISS:    1425093
cpu0_L2C RFO          ACCESS:       6885 HIT:       1058 MISS:       5827
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      59216 HIT:      59216 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      71688 HIT:      11975 MISS:      59713
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 529.7 cycles
cpu0_STLB TOTAL        ACCESS:    1719100 HIT:    1663517 MISS:      55583
cpu0_STLB LOAD         ACCESS:    1719100 HIT:    1663517 MISS:      55583
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 953.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16068
  ROW_BUFFER_MISS:     942675
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2097
  FULL:      50930
