Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 26 22:31:07 2019
| Host         : DESKTOP-BKSDDJC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DIV_control_sets_placed.rpt
| Design       : DIV
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |   154 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           25 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |              16 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              60 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------+------------------------+------------------+----------------+
|       Clock Signal      |   Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+------------------+------------------------+------------------+----------------+
|  r_reg[2]_LDC_i_1_n_0   |                  | r_reg[2]_LDC_i_2_n_0   |                1 |              2 |
|  r_reg[1]_LDC_i_1_n_0   |                  | r_reg[1]_LDC_i_2_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          |                  |                        |                1 |              2 |
|  clk_IBUF_BUFG          |                  | tmp_reg[6]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          |                  | tmp_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          |                  | rst_IBUF               |                1 |              2 |
|  clk_IBUF_BUFG          |                  | tmp_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          | count[2]_i_1_n_0 | tmp_reg[4]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          | count[2]_i_1_n_0 | tmp_reg[6]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          | count[2]_i_1_n_0 | tmp_reg[7]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          | count[2]_i_1_n_0 | tmp_reg[5]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[1]_LDC_i_2_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[2]_LDC_i_1_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[1]_LDC_i_1_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[2]_LDC_i_2_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[0]_LDC_i_2_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[0]_LDC_i_1_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[3]_LDC_i_2_n_0   |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | r_reg[3]_LDC_i_1_n_0   |                1 |              2 |
|  r_reg[0]_LDC_i_1_n_0   |                  | r_reg[0]_LDC_i_2_n_0   |                1 |              2 |
|  tmp_reg[4]_LDC_i_1_n_0 |                  | tmp_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  tmp_reg[6]_LDC_i_1_n_0 |                  | tmp_reg[6]_LDC_i_2_n_0 |                1 |              2 |
|  tmp_reg[7]_LDC_i_1_n_0 |                  | tmp_reg[7]_LDC_i_2_n_0 |                1 |              2 |
|  r_reg[3]_LDC_i_1_n_0   |                  | r_reg[3]_LDC_i_2_n_0   |                1 |              2 |
|  tmp_reg[5]_LDC_i_1_n_0 |                  | tmp_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          | r[7]_i_1_n_0     | rst_IBUF               |                1 |              8 |
|  clk_IBUF_BUFG          | count[2]_i_1_n_0 | rst_IBUF               |                5 |             28 |
+-------------------------+------------------+------------------------+------------------+----------------+


