#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Oct  3 20:25:18 2023
# Process ID: 12543
# Current directory: /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 3682.265 MHz, CPU Physical cores: 12, Host memory: 16647 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tudor/Documents/tudor_verilog_attempts/ip_repo/axis_multiplier_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tudor/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2231.160 ; gain = 377.699 ; free physical = 3829 ; free virtual = 17933
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:21835' bound to instance 'U0' of component 'axi_dma' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22180]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:8438]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:3609]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:3609]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:4855]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:4855]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:8438]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:15180]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:11974]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:13962]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:13962]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:14277]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:14277]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:15180]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:11443]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:11443]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:20566]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:18830]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:18830]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:19260]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:19260]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:20566]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 10 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 10 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22180]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:209]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:209]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:209]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:209]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 60 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:209]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:562]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1425]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi3_conv' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_r_axi3_conv' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_r_axi3_conv' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi3_conv' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1425]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:562]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_1_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:732]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1FI55ZU' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1232]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi3_conv__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b_downsizer' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b_downsizer' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_w_axi3_conv' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_w_axi3_conv' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi3_conv__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1FI55ZU' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1232]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_1_0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:732]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_multiplier_0_1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axis_multiplier_0_1/synth/design_1_axis_multiplier_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_multiplier_v1_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_multiplier_v1_0_S00_AXIS' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/sync_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/sync_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axis_multiplier_v1_0_S00_AXIS' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_multiplier_v1_0_M00_AXIS' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_M00_AXIS.v:93]
WARNING: [Synth 8-7071] port 'valid' of module 'sync_fifo' is unconnected for instance 'fifo' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_M00_AXIS.v:151]
WARNING: [Synth 8-7023] instance 'fifo' of module 'sync_fifo' has 9 connections declared, but only 8 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_M00_AXIS.v:151]
INFO: [Synth 8-6155] done synthesizing module 'axis_multiplier_v1_0_M00_AXIS' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba_mul_rec' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba_mul_rec__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba_mul_rec__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba_mul_rec__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba_mul_rec__parameterized2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba_mul_rec__parameterized2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba_mul_rec__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba_mul_rec__parameterized3' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba_mul_rec__parameterized4' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba_mul_rec__parameterized4' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba_mul_rec__parameterized3' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba_mul_rec' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axis_multiplier_v1_0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_multiplier_0_1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axis_multiplier_0_1/synth/design_1_axis_multiplier_0_1.v:53]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'design_1_axis_multiplier_0_1' is unconnected for instance 'axis_multiplier_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:346]
WARNING: [Synth 8-7023] instance 'axis_multiplier_0' of module 'design_1_axis_multiplier_0_1' has 14 connections declared, but only 13 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:346]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_3' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1166]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1166]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109921]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109921]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:590]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_3' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:53]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARREADY' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RLAST' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RVALID' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RRESP' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RDATA' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'design_1_processing_system7_0_3' is unconnected for instance 'processing_system7_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_3' has 152 connections declared, but only 131 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:360]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1588]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_aw_channel' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_cmd_translator' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_incr_cmd' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_incr_cmd' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wrap_cmd' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wrap_cmd' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_cmd_translator' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_aw_channel' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_b_channel' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_b_channel' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_ar_channel' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-226] default block is never used [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_ar_channel' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_r_channel' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_r_channel' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'SI_REG' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized4' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized4' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized5' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized5' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized6' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized6' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'MI_REG' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter__parameterized1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1819]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1819]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1819]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 59 connections declared, but only 56 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1819]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:1588]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/synth/design_1_rst_ps7_0_100M_1.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/synth/design_1_rst_ps7_0_100M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/tudor/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/synth/design_1_rst_ps7_0_100M_1.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1' is unconnected for instance 'rst_ps7_0_100M' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1' is unconnected for instance 'rst_ps7_0_100M' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1' is unconnected for instance 'rst_ps7_0_100M' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1' is unconnected for instance 'rst_ps7_0_100M' [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_1' has 10 connections declared, but only 6 given [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:553]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:3997]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:3998]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:5646]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:5647]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:15097]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:20697]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22025]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22051]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22741]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22734]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22643]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22714]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/50c3/hdl/axi_dma_v7_1_vh_rfs.vhd:22643]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_28_axi3_conv does not have driver. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1056]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element fifo_reg[8] was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/sync_fifo.v:61]
WARNING: [Synth 8-6014] Unused sequential element axis_tlast_delay_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_M00_AXIS.v:82]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_28_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_28_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[7] in module axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[6] in module axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[5] in module axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[4] in module axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[3] in module axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[2] in module axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.035 ; gain = 669.574 ; free physical = 3479 ; free virtual = 17314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.035 ; gain = 669.574 ; free physical = 3466 ; free virtual = 17300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2523.035 ; gain = 669.574 ; free physical = 3466 ; free virtual = 17300
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2523.035 ; gain = 0.000 ; free physical = 3715 ; free virtual = 17631
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tudor/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.066 ; gain = 0.000 ; free physical = 3474 ; free virtual = 17402
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2587.066 ; gain = 0.000 ; free physical = 3466 ; free virtual = 17394
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2587.066 ; gain = 733.605 ; free physical = 3344 ; free virtual = 17138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2587.066 ; gain = 733.605 ; free physical = 3344 ; free virtual = 17139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0/inst. (constraint file  /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0. (constraint file  /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M/U0. (constraint file  /home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_multiplier_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2587.066 ; gain = 733.605 ; free physical = 3359 ; free virtual = 17160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axis_multiplier_v1_0_M00_AXIS'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axis_multiplier_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2587.066 ; gain = 733.605 ; free physical = 3437 ; free virtual = 17226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   4 Input   34 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 2     
	   3 Input   26 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 3     
	   4 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 13    
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 1     
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 20    
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 16    
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 10    
	   3 Input    3 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	              153 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 27    
	               47 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               26 Bit    Registers := 12    
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 13    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 19    
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 52    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 31    
	                4 Bit    Registers := 72    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 650   
+---RAMs : 
	               9K Bit	(128 X 75 bit)          RAMs := 1     
	               9K Bit	(128 X 74 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  153 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 52    
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 14    
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 5     
	   4 Input   26 Bit        Muxes := 2     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 6     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 47    
	   8 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 28    
	   3 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 15    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 166   
	   3 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 28    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 288   
	   3 Input    1 Bit        Muxes := 16    
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 12    
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod2/prod2/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod2/prod2/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod2/prod2/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod2/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod2/prod2/sumA is absorbed into DSP inst/mul/k_mul/prod2/prod2/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod2/prod1/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod2/prod1/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod2/prod1/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod1/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod2/prod1/sumA is absorbed into DSP inst/mul/k_mul/prod2/prod1/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod2/prod3/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod2/prod3/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod2/prod3/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod2/prod3/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod2/prod3/sumA is absorbed into DSP inst/mul/k_mul/prod2/prod3/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod1/prod2/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod1/prod2/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod1/prod2/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod2/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod1/prod2/sumA is absorbed into DSP inst/mul/k_mul/prod1/prod2/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod1/prod1/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod1/prod1/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod1/prod1/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod1/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod1/prod1/sumA is absorbed into DSP inst/mul/k_mul/prod1/prod1/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod1/prod3/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod1/prod3/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod1/prod3/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod1/prod3/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod1/prod3/sumA is absorbed into DSP inst/mul/k_mul/prod1/prod3/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod3/prod2/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod3/prod2/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod3/prod2/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod2/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod3/prod2/sumA is absorbed into DSP inst/mul/k_mul/prod3/prod2/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod3/prod1/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod3/prod1/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod3/prod1/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod1/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod3/prod1/sumA is absorbed into DSP inst/mul/k_mul/prod3/prod1/regs_partial_product_3_reg[1].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod3/prod3/reg_BR_reg is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/reg_AR_reg is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_2_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register inst/mul/k_mul/prod3/prod3/reg_BL_reg is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/reg_AL_reg is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_1_reg[2].
DSP Report: Generating DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1], operation Mode is: ((D+A)*B2)'.
DSP Report: register inst/mul/k_mul/prod3/prod3/reg_sumB_reg is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[0] is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1].
DSP Report: register inst/mul/k_mul/prod3/prod3/reg_sumA_reg is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1].
DSP Report: operator inst/mul/k_mul/prod3/prod3/sumA is absorbed into DSP inst/mul/k_mul/prod3/prod3/regs_partial_product_3_reg[1].
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 75 bits, new ram width 74 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2587.066 ; gain = 733.605 ; free physical = 3361 ; free virtual = 17341
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 75(NO_CHANGE)    | W |   | 128 x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
|design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 74(NO_CHANGE)    | W |   | 128 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                                           | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 10              | RAM32M x 2  | 
|design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                             | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 4      | 5      | -      | 4      | 10     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 4      | 5      | -      | 4      | 10     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 5      | 6      | -      | 4      | 12     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 4      | 5      | -      | 4      | 10     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 4      | 5      | -      | 4      | 10     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 5      | 6      | -      | 4      | 12     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 5      | 6      | -      | 4      | 12     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 4      | 5      | -      | 4      | 10     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (A''*B'')'  | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((D+A)*B2)' | 5      | 6      | -      | 5      | 12     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2587.066 ; gain = 733.605 ; free physical = 3867 ; free virtual = 18011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2628.105 ; gain = 774.645 ; free physical = 3815 ; free virtual = 17959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 75(NO_CHANGE)    | W |   | 128 x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
|design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 74(NO_CHANGE)    | W |   | 128 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                                           | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 10              | RAM32M x 2  | 
|design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                             | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|design_1_i/axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3805 ; free virtual = 17949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 38     | 38         | 38     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[3]             | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31]            | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D'+A')'*B')')' | 4      | 5      | -      | 4      | 10     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D'+A')'*B')')' | 4      | 5      | -      | 4      | 10     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D+A)'*B')')'   | 5      | 6      | -      | 4      | 12     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D'+A')'*B')')' | 4      | 5      | -      | 4      | 10     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D'+A')'*B')')' | 4      | 5      | -      | 4      | 10     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D+A)'*B')')'   | 5      | 6      | -      | 4      | 12     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D+A)'*B')')'   | 4      | 5      | -      | 4      | 10     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 4      | 4      | -      | -      | 8      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D+A)'*B')')'   | 5      | 6      | -      | 4      | 12     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | ((A''*B'')')'     | 5      | 5      | -      | -      | 10     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatsuba_mul_rec | (((D+A)'*B')')'   | 5      | 6      | -      | 5      | 12     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   235|
|4     |DSP48E1  |    27|
|7     |LUT1     |   160|
|8     |LUT2     |   555|
|9     |LUT3     |  1000|
|10    |LUT4     |   543|
|11    |LUT5     |  1729|
|12    |LUT6     |   843|
|13    |MUXF7    |     5|
|14    |PS7      |     1|
|15    |RAM32M   |     4|
|16    |RAMB18E1 |     2|
|17    |RAMB36E1 |     2|
|18    |SRL16    |     1|
|19    |SRL16E   |   206|
|20    |SRLC32E  |    45|
|21    |FDCE     |    69|
|22    |FDPE     |    33|
|23    |FDR      |    12|
|24    |FDRE     |  3767|
|25    |FDSE     |  1121|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.113 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2682 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2636.113 ; gain = 718.621 ; free physical = 3802 ; free virtual = 17945
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.121 ; gain = 782.652 ; free physical = 3802 ; free virtual = 17945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2636.121 ; gain = 0.000 ; free physical = 4092 ; free virtual = 18236
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.098 ; gain = 0.000 ; free physical = 4091 ; free virtual = 18235
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDR => FDRE: 12 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 82b20321
INFO: [Common 17-83] Releasing license: Synthesis
494 Infos, 241 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2671.098 ; gain = 1128.199 ; free physical = 4091 ; free virtual = 18235
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2005.207; main = 1745.567; forked = 377.708
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4176.785; main = 2671.102; forked = 1605.723
INFO: [Common 17-1381] The checkpoint '/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 20:26:08 2023...
