// Generated by CIRCT unknown git version
module mkSoC_Map(	// file.cleaned.mlir:2:3
  input         CLK,	// file.cleaned.mlir:2:27
                RST_N,	// file.cleaned.mlir:2:41
  input  [63:0] m_is_mem_addr_addr,	// file.cleaned.mlir:2:57
                m_is_IO_addr_addr,	// file.cleaned.mlir:2:87
                m_is_near_mem_IO_addr_addr,	// file.cleaned.mlir:2:116
  output [63:0] m_near_mem_io_addr_base,	// file.cleaned.mlir:2:155
                m_near_mem_io_addr_size,	// file.cleaned.mlir:2:190
                m_near_mem_io_addr_lim,	// file.cleaned.mlir:2:225
                m_plic_addr_base,	// file.cleaned.mlir:2:259
                m_plic_addr_size,	// file.cleaned.mlir:2:287
                m_plic_addr_lim,	// file.cleaned.mlir:2:315
                m_uart0_addr_base,	// file.cleaned.mlir:2:342
                m_uart0_addr_size,	// file.cleaned.mlir:2:371
                m_uart0_addr_lim,	// file.cleaned.mlir:2:400
                m_boot_rom_addr_base,	// file.cleaned.mlir:2:428
                m_boot_rom_addr_size,	// file.cleaned.mlir:2:460
                m_boot_rom_addr_lim,	// file.cleaned.mlir:2:492
                m_mem0_controller_addr_base,	// file.cleaned.mlir:2:523
                m_mem0_controller_addr_size,	// file.cleaned.mlir:2:562
                m_mem0_controller_addr_lim,	// file.cleaned.mlir:2:601
                m_tcm_addr_base,	// file.cleaned.mlir:2:639
                m_tcm_addr_size,	// file.cleaned.mlir:2:666
                m_tcm_addr_lim,	// file.cleaned.mlir:2:693
  output        m_is_mem_addr,	// file.cleaned.mlir:2:719
                m_is_IO_addr,	// file.cleaned.mlir:2:743
                m_is_near_mem_IO_addr,	// file.cleaned.mlir:2:766
  output [63:0] m_pc_reset_value,	// file.cleaned.mlir:2:798
                m_mtvec_reset_value,	// file.cleaned.mlir:2:826
                m_nmivec_reset_value	// file.cleaned.mlir:2:857
);

  assign m_near_mem_io_addr_base = 64'h2000000;	// file.cleaned.mlir:9:22, :48:5
  assign m_near_mem_io_addr_size = 64'hC000;	// file.cleaned.mlir:10:19, :48:5
  assign m_near_mem_io_addr_lim = 64'h200C000;	// file.cleaned.mlir:11:22, :48:5
  assign m_plic_addr_base = 64'hC000000;	// file.cleaned.mlir:12:23, :48:5
  assign m_plic_addr_size = 64'h400000;	// file.cleaned.mlir:13:21, :48:5
  assign m_plic_addr_lim = 64'hC400000;	// file.cleaned.mlir:14:23, :48:5
  assign m_uart0_addr_base = 64'hC0000000;	// file.cleaned.mlir:15:24, :48:5
  assign m_uart0_addr_size = 64'h80;	// file.cleaned.mlir:16:17, :48:5
  assign m_uart0_addr_lim = 64'hC0000080;	// file.cleaned.mlir:17:24, :48:5
  assign m_boot_rom_addr_base = 64'h1000;	// file.cleaned.mlir:18:18, :48:5
  assign m_boot_rom_addr_size = 64'h1000;	// file.cleaned.mlir:18:18, :48:5
  assign m_boot_rom_addr_lim = 64'h2000;	// file.cleaned.mlir:19:18, :48:5
  assign m_mem0_controller_addr_base = 64'h80000000;	// file.cleaned.mlir:20:24, :48:5
  assign m_mem0_controller_addr_size = 64'h10000000;	// file.cleaned.mlir:21:23, :48:5
  assign m_mem0_controller_addr_lim = 64'h90000000;	// file.cleaned.mlir:22:24, :48:5
  assign m_tcm_addr_base = 64'h0;	// file.cleaned.mlir:23:15, :48:5
  assign m_tcm_addr_size = 64'h0;	// file.cleaned.mlir:23:15, :48:5
  assign m_tcm_addr_lim = 64'h0;	// file.cleaned.mlir:23:15, :48:5
  assign m_is_mem_addr =
    (|(m_is_mem_addr_addr[63:12])) & m_is_mem_addr_addr < 64'h2000
    | (|(m_is_mem_addr_addr[63:31])) & m_is_mem_addr_addr < 64'h90000000;	// file.cleaned.mlir:19:18, :22:24, :24:10, :25:10, :26:10, :27:10, :28:10, :29:10, :30:10, :31:10, :32:10, :48:5
  assign m_is_IO_addr =
    (|(m_is_IO_addr_addr[63:25])) & m_is_IO_addr_addr < 64'h200C000
    | m_is_IO_addr_addr > 64'hBFFFFFF & m_is_IO_addr_addr < 64'hC400000
    | m_is_IO_addr_addr > 64'hBFFFFFFF & m_is_IO_addr_addr < 64'hC0000080;	// file.cleaned.mlir:3:24, :4:23, :11:22, :14:23, :17:24, :33:10, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :48:5
  assign m_is_near_mem_IO_addr =
    (|(m_is_near_mem_IO_addr_addr[63:25])) & m_is_near_mem_IO_addr_addr < 64'h200C000;	// file.cleaned.mlir:11:22, :44:11, :45:11, :46:11, :47:11, :48:5
  assign m_pc_reset_value = 64'h1000;	// file.cleaned.mlir:18:18, :48:5
  assign m_mtvec_reset_value = 64'h1000;	// file.cleaned.mlir:18:18, :48:5
  assign m_nmivec_reset_value = 64'hAAAAAAAAAAAAAAAA;	// file.cleaned.mlir:8:34, :48:5
endmodule

