

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Dec 18 07:52:59 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol1_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.776 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|      601|  0.330 us|  6.010 us|   34|  602|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       32|      600|    4 ~ 75|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 76 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 77 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 78 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 0, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 91 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/kp_502_7.cpp:6]   --->   Operation 92 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 93 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i4 %i_1" [./source/kp_502_7.cpp:6]   --->   Operation 94 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.21ns)   --->   "%icmp_ln6 = icmp_eq  i4 %i_1, i4 8" [./source/kp_502_7.cpp:6]   --->   Operation 95 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 96 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.49ns)   --->   "%add_ln6 = add i4 %i_1, i4 1" [./source/kp_502_7.cpp:6]   --->   Operation 97 'add' 'add_ln6' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/kp_502_7.cpp:6]   --->   Operation 98 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:7]   --->   Operation 99 'getelementptr' 'B_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:7]   --->   Operation 100 'load' 'temp_B' <Predicate = (!icmp_ln6)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:8]   --->   Operation 101 'getelementptr' 'A_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:8]   --->   Operation 102 'load' 'temp_A' <Predicate = (!icmp_ln6)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:11]   --->   Operation 103 'getelementptr' 'C_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:11]   --->   Operation 104 'load' 'C_load' <Predicate = (!icmp_ln6)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [./source/kp_502_7.cpp:22]   --->   Operation 105 'ret' 'ret_ln22' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 106 [1/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:7]   --->   Operation 106 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 107 [1/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:8]   --->   Operation 107 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 108 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:11]   --->   Operation 108 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:11]   --->   Operation 109 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 110 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:11]   --->   Operation 110 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 111 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node temp_D)   --->   "%shl_ln11 = shl i32 %mul_ln11_1, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 112 'shl' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D = sub i32 %mul_ln11, i32 %shl_ln11" [./source/kp_502_7.cpp:11]   --->   Operation 113 'sub' 'temp_D' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:11]   --->   Operation 114 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D, i3 %D_addr" [./source/kp_502_7.cpp:11]   --->   Operation 115 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 116 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_1, void, void %.split._crit_edge" [./source/kp_502_7.cpp:14]   --->   Operation 117 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.36>
ST_5 : Operation 118 [5/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 118 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.36>
ST_6 : Operation 119 [4/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 119 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.36>
ST_7 : Operation 120 [3/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 120 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.36>
ST_8 : Operation 121 [2/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 121 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.36>
ST_9 : Operation 122 [1/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 122 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.62>
ST_10 : Operation 123 [30/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 123 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.62>
ST_11 : Operation 124 [29/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 124 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.62>
ST_12 : Operation 125 [28/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 125 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.62>
ST_13 : Operation 126 [27/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 126 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.62>
ST_14 : Operation 127 [26/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 127 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.62>
ST_15 : Operation 128 [25/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 128 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.62>
ST_16 : Operation 129 [24/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 129 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.62>
ST_17 : Operation 130 [23/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 130 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.62>
ST_18 : Operation 131 [22/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 131 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.62>
ST_19 : Operation 132 [21/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 132 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.62>
ST_20 : Operation 133 [20/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 133 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.62>
ST_21 : Operation 134 [19/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 134 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.62>
ST_22 : Operation 135 [18/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 135 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.62>
ST_23 : Operation 136 [17/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 136 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.62>
ST_24 : Operation 137 [16/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 137 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.62>
ST_25 : Operation 138 [15/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 138 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.62>
ST_26 : Operation 139 [14/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 139 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.62>
ST_27 : Operation 140 [13/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 140 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.62>
ST_28 : Operation 141 [12/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 141 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.62>
ST_29 : Operation 142 [11/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 142 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.62>
ST_30 : Operation 143 [10/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 143 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.62>
ST_31 : Operation 144 [9/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 144 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.62>
ST_32 : Operation 145 [8/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 145 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.62>
ST_33 : Operation 146 [7/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 146 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.62>
ST_34 : Operation 147 [6/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 147 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.62>
ST_35 : Operation 148 [5/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 148 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 149 [5/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 149 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.62>
ST_36 : Operation 150 [4/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 150 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 151 [4/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 151 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.62>
ST_37 : Operation 152 [3/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 152 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 153 [3/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 153 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.62>
ST_38 : Operation 154 [2/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 154 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 155 [2/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 155 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.62>
ST_39 : Operation 156 [1/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 156 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 157 [1/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 157 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.36>
ST_40 : Operation 158 [5/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 158 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 159 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 160 [5/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 160 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 161 [5/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 161 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.36>
ST_41 : Operation 162 [4/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 162 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 163 [4/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 163 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 164 [4/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 164 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.36>
ST_42 : Operation 165 [3/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 165 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 166 [3/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 166 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 167 [3/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 167 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.36>
ST_43 : Operation 168 [2/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 168 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 169 [2/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 169 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 170 [2/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 170 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.36>
ST_44 : Operation 171 [1/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 171 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 172 [1/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 172 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 173 [1/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 173 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.77>
ST_45 : Operation 174 [31/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 174 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 175 [31/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 175 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.77>
ST_46 : Operation 176 [30/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 176 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 177 [30/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 177 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 178 [29/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 178 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 179 [29/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 179 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.77>
ST_48 : Operation 180 [28/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 180 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 181 [28/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 181 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.77>
ST_49 : Operation 182 [27/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 182 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 183 [27/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 183 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.77>
ST_50 : Operation 184 [26/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 184 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 185 [26/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 185 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.77>
ST_51 : Operation 186 [25/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 186 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 187 [25/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 187 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.77>
ST_52 : Operation 188 [24/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 188 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 189 [24/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 189 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.77>
ST_53 : Operation 190 [23/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 190 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 191 [23/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 191 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.77>
ST_54 : Operation 192 [22/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 192 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 193 [22/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 193 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.77>
ST_55 : Operation 194 [21/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 194 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 195 [21/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 195 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.77>
ST_56 : Operation 196 [20/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 196 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 197 [20/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 197 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.77>
ST_57 : Operation 198 [19/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 198 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 199 [19/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 199 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.77>
ST_58 : Operation 200 [18/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 200 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 201 [18/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 201 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 202 [17/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 202 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 203 [17/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 203 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.77>
ST_60 : Operation 204 [16/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 204 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 205 [16/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 205 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.77>
ST_61 : Operation 206 [15/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 206 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 207 [15/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 207 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.77>
ST_62 : Operation 208 [14/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 208 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 209 [14/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 209 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.77>
ST_63 : Operation 210 [13/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 210 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 211 [13/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 211 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.77>
ST_64 : Operation 212 [12/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 212 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 213 [12/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 213 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.77>
ST_65 : Operation 214 [11/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 214 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 215 [11/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 215 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.77>
ST_66 : Operation 216 [10/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 216 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 217 [10/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 217 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.77>
ST_67 : Operation 218 [9/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 218 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 219 [9/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 219 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.77>
ST_68 : Operation 220 [8/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 220 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 221 [8/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 221 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.77>
ST_69 : Operation 222 [7/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 222 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 223 [7/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 223 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.77>
ST_70 : Operation 224 [6/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 224 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 225 [6/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 225 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.77>
ST_71 : Operation 226 [5/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 226 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 227 [5/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 227 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.77>
ST_72 : Operation 228 [4/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 228 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 229 [4/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 229 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.77>
ST_73 : Operation 230 [3/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 230 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 231 [3/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 231 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.77>
ST_74 : Operation 232 [2/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 232 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 233 [2/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 233 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.53>
ST_75 : Operation 234 [1/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 234 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 235 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 235 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 236 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 237 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %data_V"   --->   Operation 238 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_16" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 239 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 240 [1/1] (1.76ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 240 'add' 'add_ln513' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 241 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 241 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 242 [1/1] (1.76ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_16"   --->   Operation 242 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 243 [1/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 243 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 244 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 244 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 245 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 246 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i64 %data_V_1"   --->   Operation 247 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln513_1 = zext i11 %tmp_18" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 248 'zext' 'zext_ln513_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 249 [1/1] (1.76ns)   --->   "%add_ln513_1 = add i12 %zext_ln513_1, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 249 'add' 'add_ln513_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 250 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513_1, i32 11"   --->   Operation 250 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 251 [1/1] (1.76ns)   --->   "%sub_ln1364_1 = sub i11 1023, i11 %tmp_18"   --->   Operation 251 'sub' 'sub_ln1364_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.77>
ST_76 : Operation 252 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_17, i1 0"   --->   Operation 252 'bitconcatenate' 'mantissa' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 253 'zext' 'zext_ln15' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 254 'sext' 'sext_ln1364' <Predicate = (!tmp_1 & isNeg)> <Delay = 0.00>
ST_76 : Operation 255 [1/1] (0.59ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 255 'select' 'ush' <Predicate = (!tmp_1)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 256 'sext' 'sext_ln1340' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 257 'zext' 'zext_ln1340' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 258 'lshr' 'r_V' <Predicate = (!tmp_1 & isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 259 'shl' 'r_V_1' <Predicate = (!tmp_1 & !isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 260 'bitselect' 'tmp_8' <Predicate = (!tmp_1 & isNeg)> <Delay = 0.00>
ST_76 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp_8"   --->   Operation 261 'zext' 'zext_ln671' <Predicate = (!tmp_1 & isNeg)> <Delay = 0.00>
ST_76 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 262 'partselect' 'tmp_7' <Predicate = (!tmp_1 & !isNeg)> <Delay = 0.00>
ST_76 : Operation 263 [1/1] (3.47ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln671, i32 %tmp_7"   --->   Operation 263 'select' 'val' <Predicate = (!tmp_1)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 264 [1/1] (2.18ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 264 'sub' 'result_V_2' <Predicate = (!tmp_1 & p_Result_s)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 265 [1/1] (0.77ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 265 'select' 'result_V' <Predicate = (!tmp_1)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 266 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i32 %X1, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:19]   --->   Operation 266 'getelementptr' 'X1_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 267 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %result_V, i3 %X1_addr" [./source/kp_502_7.cpp:19]   --->   Operation 267 'store' 'store_ln19' <Predicate = (!tmp_1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 268 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_19, i1 0"   --->   Operation 268 'bitconcatenate' 'mantissa_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 269 'zext' 'zext_ln15_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1364_1 = sext i11 %sub_ln1364_1"   --->   Operation 270 'sext' 'sext_ln1364_1' <Predicate = (!tmp_1 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 271 [1/1] (0.59ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1364_1, i12 %add_ln513_1"   --->   Operation 271 'select' 'ush_1' <Predicate = (!tmp_1)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1340_1 = sext i12 %ush_1"   --->   Operation 272 'sext' 'sext_ln1340_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1340_1 = zext i32 %sext_ln1340_1"   --->   Operation 273 'zext' 'zext_ln1340_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i137 %zext_ln15_1, i137 %zext_ln1340_1"   --->   Operation 274 'lshr' 'r_V_2' <Predicate = (!tmp_1 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i137 %zext_ln15_1, i137 %zext_ln1340_1"   --->   Operation 275 'shl' 'r_V_3' <Predicate = (!tmp_1 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_2, i32 53"   --->   Operation 276 'bitselect' 'tmp_15' <Predicate = (!tmp_1 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln671_1 = zext i1 %tmp_15"   --->   Operation 277 'zext' 'zext_ln671_1' <Predicate = (!tmp_1 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_3, i32 53, i32 84"   --->   Operation 278 'partselect' 'tmp_s' <Predicate = (!tmp_1 & !isNeg_1)> <Delay = 0.00>
ST_76 : Operation 279 [1/1] (3.47ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln671_1, i32 %tmp_s"   --->   Operation 279 'select' 'val_1' <Predicate = (!tmp_1)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 280 [1/1] (2.18ns)   --->   "%result_V_6 = sub i32 0, i32 %val_1"   --->   Operation 280 'sub' 'result_V_6' <Predicate = (!tmp_1 & p_Result_1)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 281 [1/1] (0.77ns)   --->   "%result_V_7 = select i1 %p_Result_1, i32 %result_V_6, i32 %val_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 281 'select' 'result_V_7' <Predicate = (!tmp_1)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 282 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i32 %X2, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:20]   --->   Operation 282 'getelementptr' 'X2_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 283 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %result_V_7, i3 %X2_addr" [./source/kp_502_7.cpp:20]   --->   Operation 283 'store' 'store_ln20' <Predicate = (!tmp_1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln21 = br void %.split._crit_edge" [./source/kp_502_7.cpp:21]   --->   Operation 284 'br' 'br_ln21' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_76 : Operation 285 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 %add_ln6, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 285 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_76 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 286 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln6          (zext             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln6          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln6           (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln6            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln22          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_B            (load             ) [ 00001111111111111111111111111111111111110000000000000000000000000000000000000]
temp_A            (load             ) [ 00001111111111111111111111111111111111111000000000000000000000000000000000000]
mul_ln11          (mul              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000]
C_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln11_1        (mul              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln13 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln11          (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_D            (sub              ) [ 00000111110000000000000000000000000000000000000000000000000000000000000000000]
D_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln11        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (bitselect        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i            (sitodp           ) [ 00000000001111111111111111111111111111110000000000000000000000000000000000000]
conv              (sitodp           ) [ 00000000000000000000000000000000000000001111100000000000000000000000000000000]
tmp               (dsqrt            ) [ 00000000000000000000000000000000000000001111100000000000000000000000000000000]
shl_ln19          (shl              ) [ 00000000000000000000000000000000000000000111100000000000000000000000000000000]
sub               (dsub             ) [ 00000000000000000000000000000000000000000000011111111111111111111111111111110]
conv1             (sitodp           ) [ 00000000000000000000000000000000000000000000011111111111111111111111111111110]
add               (dadd             ) [ 00000000000000000000000000000000000000000000011111111111111111111111111111110]
dc                (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s        (bitselect        ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_16            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17            (trunc            ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
zext_ln513        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513         (add              ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
isNeg             (bitselect        ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
sub_ln1364        (sub              ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
dc_1              (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1        (bitselect        ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_18            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19            (trunc            ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
zext_ln513_1      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513_1       (add              ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
isNeg_1           (bitselect        ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
sub_ln1364_1      (sub              ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000001]
mantissa          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1364       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ush               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1340       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V               (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1             (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln671        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
val               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1        (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1364_1     (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1340_1     (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340_1     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2             (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3             (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln671_1      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_6        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_7        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln21           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="B_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_B/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_A/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="C_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="D_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="2"/>
<pin id="133" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln11_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="X1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="74"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr/76 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln19_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/76 "/>
</bind>
</comp>

<comp id="155" class="1004" name="X2_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="74"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr/76 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln20_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/76 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="0" index="1" bw="64" slack="1"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/40 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="0" index="1" bw="64" slack="1"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/40 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="0" index="1" bw="64" slack="1"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="dc/45 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="0" index="1" bw="64" slack="1"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="dc_1/45 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i/5 conv/35 conv1/40 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="1"/>
<pin id="190" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i conv conv1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln6_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln6_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="74"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln11_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul_ln11_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln11_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln11/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="temp_D_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="temp_D/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shl_ln19_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="37"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19/40 "/>
</bind>
</comp>

<comp id="265" class="1004" name="data_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/75 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/75 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/75 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_17_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/75 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln513_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/75 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln513_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="0"/>
<pin id="298" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/75 "/>
</bind>
</comp>

<comp id="301" class="1004" name="isNeg_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/75 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln1364_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="0"/>
<pin id="312" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/75 "/>
</bind>
</comp>

<comp id="315" class="1004" name="data_V_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/75 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/75 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_18_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/75 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_19_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/75 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln513_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_1/75 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln513_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_1/75 "/>
</bind>
</comp>

<comp id="351" class="1004" name="isNeg_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/75 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_ln1364_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_1/75 "/>
</bind>
</comp>

<comp id="365" class="1004" name="mantissa_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="54" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="52" slack="1"/>
<pin id="369" dir="0" index="3" bw="1" slack="0"/>
<pin id="370" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/76 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln15_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="54" slack="0"/>
<pin id="376" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/76 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln1364_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="1"/>
<pin id="380" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/76 "/>
</bind>
</comp>

<comp id="381" class="1004" name="ush_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="11" slack="0"/>
<pin id="384" dir="0" index="2" bw="12" slack="1"/>
<pin id="385" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/76 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln1340_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/76 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln1340_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/76 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="54" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/76 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="54" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/76 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="137" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/76 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln671_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/76 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="137" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="0" index="3" bw="8" slack="0"/>
<pin id="424" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/76 "/>
</bind>
</comp>

<comp id="429" class="1004" name="val_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/76 "/>
</bind>
</comp>

<comp id="436" class="1004" name="result_V_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/76 "/>
</bind>
</comp>

<comp id="442" class="1004" name="result_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/76 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mantissa_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="54" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="52" slack="1"/>
<pin id="454" dir="0" index="3" bw="1" slack="0"/>
<pin id="455" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/76 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln15_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="54" slack="0"/>
<pin id="461" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/76 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln1364_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="1"/>
<pin id="465" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364_1/76 "/>
</bind>
</comp>

<comp id="466" class="1004" name="ush_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="11" slack="0"/>
<pin id="469" dir="0" index="2" bw="12" slack="1"/>
<pin id="470" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/76 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln1340_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340_1/76 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln1340_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_1/76 "/>
</bind>
</comp>

<comp id="480" class="1004" name="r_V_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="54" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/76 "/>
</bind>
</comp>

<comp id="486" class="1004" name="r_V_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="54" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/76 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_15_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="137" slack="0"/>
<pin id="495" dir="0" index="2" bw="7" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/76 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln671_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_1/76 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_s_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="137" slack="0"/>
<pin id="507" dir="0" index="2" bw="7" slack="0"/>
<pin id="508" dir="0" index="3" bw="8" slack="0"/>
<pin id="509" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/76 "/>
</bind>
</comp>

<comp id="514" class="1004" name="val_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/76 "/>
</bind>
</comp>

<comp id="521" class="1004" name="result_V_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/76 "/>
</bind>
</comp>

<comp id="527" class="1004" name="result_V_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="32" slack="0"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_7/76 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln6_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="74"/>
<pin id="537" dir="0" index="1" bw="4" slack="75"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/76 "/>
</bind>
</comp>

<comp id="539" class="1005" name="i_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="546" class="1005" name="zext_ln6_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="2"/>
<pin id="548" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="74"/>
<pin id="558" dir="1" index="1" bw="4" slack="74"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="B_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="A_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="C_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="1"/>
<pin id="573" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="temp_B_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="32"/>
<pin id="578" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="temp_B "/>
</bind>
</comp>

<comp id="581" class="1005" name="temp_A_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="37"/>
<pin id="583" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="temp_A "/>
</bind>
</comp>

<comp id="586" class="1005" name="mul_ln11_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11 "/>
</bind>
</comp>

<comp id="591" class="1005" name="mul_ln11_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="temp_D_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_D "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="72"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="611" class="1005" name="shl_ln19_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln19 "/>
</bind>
</comp>

<comp id="616" class="1005" name="sub_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_Result_s_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_17_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="52" slack="1"/>
<pin id="633" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln513_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="1"/>
<pin id="638" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln513 "/>
</bind>
</comp>

<comp id="641" class="1005" name="isNeg_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="647" class="1005" name="sub_ln1364_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="1"/>
<pin id="649" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1364 "/>
</bind>
</comp>

<comp id="652" class="1005" name="p_Result_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_19_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="52" slack="1"/>
<pin id="659" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln513_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="1"/>
<pin id="664" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln513_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="isNeg_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="sub_ln1364_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="1"/>
<pin id="675" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1364_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="184" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="206" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="97" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="97" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="110" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="123" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="250"><net_src comp="245" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="264"><net_src comp="259" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="268"><net_src comp="176" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="265" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="277" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="277" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="180" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="315" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="315" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="327" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="68" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="327" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="377"><net_src comp="365" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="374" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="374" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="391" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="78" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="395" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="82" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="401" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="84" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="434"><net_src comp="415" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="419" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="429" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="74" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="462"><net_src comp="450" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="459" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="459" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="476" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="78" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="480" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="80" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="486" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="80" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="84" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="500" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="504" pin="4"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="22" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="514" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="534"><net_src comp="527" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="542"><net_src comp="86" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="549"><net_src comp="209" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="559"><net_src comp="222" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="564"><net_src comp="90" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="569"><net_src comp="103" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="574"><net_src comp="116" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="579"><net_src comp="97" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="584"><net_src comp="110" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="589"><net_src comp="228" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="594"><net_src comp="234" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="599"><net_src comp="245" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="604"><net_src comp="251" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="187" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="614"><net_src comp="259" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="619"><net_src comp="168" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="624"><net_src comp="172" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="629"><net_src comp="269" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="634"><net_src comp="287" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="639"><net_src comp="295" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="644"><net_src comp="301" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="650"><net_src comp="309" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="655"><net_src comp="319" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="660"><net_src comp="337" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="665"><net_src comp="345" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="670"><net_src comp="351" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="676"><net_src comp="359" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="463" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X1 | {76 }
	Port: X2 | {76 }
	Port: D | {4 }
 - Input state : 
	Port: kp_502_7 : A | {2 3 }
	Port: kp_502_7 : B | {2 3 }
	Port: kp_502_7 : C | {2 3 }
  - Chain level:
	State 1
		store_ln6 : 1
	State 2
		zext_ln6 : 1
		icmp_ln6 : 1
		add_ln6 : 1
		br_ln6 : 2
		B_addr : 2
		temp_B : 3
		A_addr : 2
		temp_A : 3
		C_addr : 2
		C_load : 3
	State 3
		mul_ln11 : 1
		mul_ln11_1 : 1
	State 4
		store_ln11 : 1
		tmp_1 : 1
		br_ln14 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		data_V : 1
		p_Result_s : 2
		tmp_16 : 2
		tmp_17 : 2
		zext_ln513 : 3
		add_ln513 : 4
		isNeg : 5
		sub_ln1364 : 3
		data_V_1 : 1
		p_Result_1 : 2
		tmp_18 : 2
		tmp_19 : 2
		zext_ln513_1 : 3
		add_ln513_1 : 4
		isNeg_1 : 5
		sub_ln1364_1 : 3
	State 76
		zext_ln15 : 1
		ush : 1
		sext_ln1340 : 2
		zext_ln1340 : 3
		r_V : 4
		r_V_1 : 4
		tmp_8 : 5
		zext_ln671 : 6
		tmp_7 : 5
		val : 7
		result_V_2 : 8
		result_V : 9
		store_ln19 : 10
		zext_ln15_1 : 1
		ush_1 : 1
		sext_ln1340_1 : 2
		zext_ln1340_1 : 3
		r_V_2 : 4
		r_V_3 : 4
		tmp_15 : 5
		zext_ln671_1 : 6
		tmp_s : 5
		val_1 : 7
		result_V_6 : 8
		result_V_7 : 9
		store_ln20 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_168      |    3    |   445   |   788   |
|          |      grp_fu_172      |    3    |   445   |   788   |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln11_fu_240   |    0    |    0    |    0    |
|    shl   |    shl_ln19_fu_259   |    0    |    0    |    0    |
|          |     r_V_1_fu_401     |    0    |    0    |   161   |
|          |     r_V_3_fu_486     |    0    |    0    |   161   |
|----------|----------------------|---------|---------|---------|
|   lshr   |      r_V_fu_395      |    0    |    0    |   161   |
|          |     r_V_2_fu_480     |    0    |    0    |   161   |
|----------|----------------------|---------|---------|---------|
|          |     temp_D_fu_245    |    0    |    0    |    39   |
|          |   sub_ln1364_fu_309  |    0    |    0    |    18   |
|    sub   |  sub_ln1364_1_fu_359 |    0    |    0    |    18   |
|          |   result_V_2_fu_436  |    0    |    0    |    39   |
|          |   result_V_6_fu_521  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |      ush_fu_381      |    0    |    0    |    12   |
|          |      val_fu_429      |    0    |    0    |    32   |
|  select  |    result_V_fu_442   |    0    |    0    |    32   |
|          |     ush_1_fu_466     |    0    |    0    |    12   |
|          |     val_1_fu_514     |    0    |    0    |    32   |
|          |   result_V_7_fu_527  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln6_fu_222    |    0    |    0    |    13   |
|    add   |   add_ln513_fu_295   |    0    |    0    |    18   |
|          |  add_ln513_1_fu_345  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln11_fu_228   |    3    |    0    |    21   |
|          |   mul_ln11_1_fu_234  |    3    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|   icmp   |    icmp_ln6_fu_216   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|   ddiv   |      grp_fu_176      |    0    |    0    |    0    |
|          |      grp_fu_180      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  sitodp  |      grp_fu_184      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   dsqrt  |      grp_fu_187      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    zext_ln6_fu_209   |    0    |    0    |    0    |
|          |   zext_ln513_fu_291  |    0    |    0    |    0    |
|          |  zext_ln513_1_fu_341 |    0    |    0    |    0    |
|          |   zext_ln15_fu_374   |    0    |    0    |    0    |
|   zext   |  zext_ln1340_fu_391  |    0    |    0    |    0    |
|          |   zext_ln671_fu_415  |    0    |    0    |    0    |
|          |  zext_ln15_1_fu_459  |    0    |    0    |    0    |
|          | zext_ln1340_1_fu_476 |    0    |    0    |    0    |
|          |  zext_ln671_1_fu_500 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_251     |    0    |    0    |    0    |
|          |   p_Result_s_fu_269  |    0    |    0    |    0    |
|          |     isNeg_fu_301     |    0    |    0    |    0    |
| bitselect|   p_Result_1_fu_319  |    0    |    0    |    0    |
|          |    isNeg_1_fu_351    |    0    |    0    |    0    |
|          |     tmp_8_fu_407     |    0    |    0    |    0    |
|          |     tmp_15_fu_492    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_16_fu_277    |    0    |    0    |    0    |
|partselect|     tmp_18_fu_327    |    0    |    0    |    0    |
|          |     tmp_7_fu_419     |    0    |    0    |    0    |
|          |     tmp_s_fu_504     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_17_fu_287    |    0    |    0    |    0    |
|          |     tmp_19_fu_337    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|    mantissa_fu_365   |    0    |    0    |    0    |
|          |   mantissa_1_fu_450  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1364_fu_378  |    0    |    0    |    0    |
|   sext   |  sext_ln1340_fu_387  |    0    |    0    |    0    |
|          | sext_ln1364_1_fu_463 |    0    |    0    |    0    |
|          | sext_ln1340_1_fu_472 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    12   |   890   |   2625  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   A_addr_reg_566   |    3   |
|   B_addr_reg_561   |    3   |
|   C_addr_reg_571   |    3   |
| add_ln513_1_reg_662|   12   |
|  add_ln513_reg_636 |   12   |
|   add_ln6_reg_556  |    4   |
|     add_reg_621    |   64   |
|      i_reg_539     |    4   |
|   isNeg_1_reg_667  |    1   |
|    isNeg_reg_641   |    1   |
| mul_ln11_1_reg_591 |   32   |
|  mul_ln11_reg_586  |   32   |
| p_Result_1_reg_652 |    1   |
| p_Result_s_reg_626 |    1   |
|       reg_192      |   64   |
|  shl_ln19_reg_611  |   32   |
|sub_ln1364_1_reg_673|   11   |
| sub_ln1364_reg_647 |   11   |
|     sub_reg_616    |   64   |
|   temp_A_reg_581   |   32   |
|   temp_B_reg_576   |   32   |
|   temp_D_reg_596   |   32   |
|   tmp_17_reg_631   |   52   |
|   tmp_19_reg_657   |   52   |
|    tmp_1_reg_601   |    1   |
|     tmp_reg_605    |   64   |
|  zext_ln6_reg_546  |   64   |
+--------------------+--------+
|        Total       |   684  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_184    |  p0  |   4  |  32  |   128  ||    17   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   146  || 5.34643 ||    44   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   890  |  2625  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   44   |
|  Register |    -   |    -   |   684  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    5   |  1574  |  2669  |
+-----------+--------+--------+--------+--------+
