// Seed: 1270942940
module module_0 (
    input tri1 id_0
    , id_17,
    output wor id_1,
    output wand id_2,
    output tri1 id_3,
    output wand id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wand id_10,
    output wire id_11,
    output tri0 id_12,
    input wor id_13,
    output tri1 id_14,
    input tri0 id_15
    , id_18
);
  assign id_11 = -1;
  assign id_14 = -1;
  wire  id_19;
  logic id_20;
  ;
  wire id_21;
  always @(-1) id_17[1] <= #id_21 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd0,
    parameter id_8 = 32'd36
) (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri id_3,
    input wor id_4,
    output supply1 id_5
    , id_16,
    input uwire id_6,
    input wire _id_7,
    output tri _id_8,
    input wand id_9,
    output tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input wand id_13,
    output uwire id_14
);
  logic id_17;
  ;
  logic [id_7 : id_8] id_18;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_14,
      id_3,
      id_3,
      id_1,
      id_14,
      id_2,
      id_0,
      id_14,
      id_12,
      id_10,
      id_5,
      id_11,
      id_10,
      id_11
  );
endmodule
