#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG2` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG2` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec>;
#[doc = "Field `ENABLE_64_CLR` reader - 0:0\\]
Enable clear for slv_events_in\\[0\\]"]
pub type Enable64ClrR = crate::BitReader;
#[doc = "Field `ENABLE_64_CLR` writer - 0:0\\]
Enable clear for slv_events_in\\[0\\]"]
pub type Enable64ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_65_CLR` reader - 1:1\\]
Enable clear for slv_events_in\\[1\\]"]
pub type Enable65ClrR = crate::BitReader;
#[doc = "Field `ENABLE_65_CLR` writer - 1:1\\]
Enable clear for slv_events_in\\[1\\]"]
pub type Enable65ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_66_CLR` reader - 2:2\\]
Enable clear for slv_events_in\\[2\\]"]
pub type Enable66ClrR = crate::BitReader;
#[doc = "Field `ENABLE_66_CLR` writer - 2:2\\]
Enable clear for slv_events_in\\[2\\]"]
pub type Enable66ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_67_CLR` reader - 3:3\\]
Enable clear for slv_events_in\\[3\\]"]
pub type Enable67ClrR = crate::BitReader;
#[doc = "Field `ENABLE_67_CLR` writer - 3:3\\]
Enable clear for slv_events_in\\[3\\]"]
pub type Enable67ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_68_CLR` reader - 4:4\\]
Enable clear for slv_events_in\\[4\\]"]
pub type Enable68ClrR = crate::BitReader;
#[doc = "Field `ENABLE_68_CLR` writer - 4:4\\]
Enable clear for slv_events_in\\[4\\]"]
pub type Enable68ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_69_CLR` reader - 5:5\\]
Enable clear for slv_events_in\\[5\\]"]
pub type Enable69ClrR = crate::BitReader;
#[doc = "Field `ENABLE_69_CLR` writer - 5:5\\]
Enable clear for slv_events_in\\[5\\]"]
pub type Enable69ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_70_CLR` reader - 6:6\\]
Enable clear for slv_events_in\\[6\\]"]
pub type Enable70ClrR = crate::BitReader;
#[doc = "Field `ENABLE_70_CLR` writer - 6:6\\]
Enable clear for slv_events_in\\[6\\]"]
pub type Enable70ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_71_CLR` reader - 7:7\\]
Enable clear for slv_events_in\\[7\\]"]
pub type Enable71ClrR = crate::BitReader;
#[doc = "Field `ENABLE_71_CLR` writer - 7:7\\]
Enable clear for slv_events_in\\[7\\]"]
pub type Enable71ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_72_CLR` reader - 8:8\\]
Enable clear for slv_events_in\\[8\\]"]
pub type Enable72ClrR = crate::BitReader;
#[doc = "Field `ENABLE_72_CLR` writer - 8:8\\]
Enable clear for slv_events_in\\[8\\]"]
pub type Enable72ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_73_CLR` reader - 9:9\\]
Enable clear for slv_events_in\\[9\\]"]
pub type Enable73ClrR = crate::BitReader;
#[doc = "Field `ENABLE_73_CLR` writer - 9:9\\]
Enable clear for slv_events_in\\[9\\]"]
pub type Enable73ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_74_CLR` reader - 10:10\\]
Enable clear for slv_events_in\\[10\\]"]
pub type Enable74ClrR = crate::BitReader;
#[doc = "Field `ENABLE_74_CLR` writer - 10:10\\]
Enable clear for slv_events_in\\[10\\]"]
pub type Enable74ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_75_CLR` reader - 11:11\\]
Enable clear for slv_events_in\\[11\\]"]
pub type Enable75ClrR = crate::BitReader;
#[doc = "Field `ENABLE_75_CLR` writer - 11:11\\]
Enable clear for slv_events_in\\[11\\]"]
pub type Enable75ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_76_CLR` reader - 12:12\\]
Enable clear for slv_events_in\\[12\\]"]
pub type Enable76ClrR = crate::BitReader;
#[doc = "Field `ENABLE_76_CLR` writer - 12:12\\]
Enable clear for slv_events_in\\[12\\]"]
pub type Enable76ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_77_CLR` reader - 13:13\\]
Enable clear for slv_events_in\\[13\\]"]
pub type Enable77ClrR = crate::BitReader;
#[doc = "Field `ENABLE_77_CLR` writer - 13:13\\]
Enable clear for slv_events_in\\[13\\]"]
pub type Enable77ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_78_CLR` reader - 14:14\\]
Enable clear for slv_events_in\\[14\\]"]
pub type Enable78ClrR = crate::BitReader;
#[doc = "Field `ENABLE_78_CLR` writer - 14:14\\]
Enable clear for slv_events_in\\[14\\]"]
pub type Enable78ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_79_CLR` reader - 15:15\\]
Enable clear for slv_events_in\\[15\\]"]
pub type Enable79ClrR = crate::BitReader;
#[doc = "Field `ENABLE_79_CLR` writer - 15:15\\]
Enable clear for slv_events_in\\[15\\]"]
pub type Enable79ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_80_CLR` reader - 16:16\\]
Enable clear for slv_events_in\\[16\\]"]
pub type Enable80ClrR = crate::BitReader;
#[doc = "Field `ENABLE_80_CLR` writer - 16:16\\]
Enable clear for slv_events_in\\[16\\]"]
pub type Enable80ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_81_CLR` reader - 17:17\\]
Enable clear for slv_events_in\\[17\\]"]
pub type Enable81ClrR = crate::BitReader;
#[doc = "Field `ENABLE_81_CLR` writer - 17:17\\]
Enable clear for slv_events_in\\[17\\]"]
pub type Enable81ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_82_CLR` reader - 18:18\\]
Enable clear for slv_events_in\\[18\\]"]
pub type Enable82ClrR = crate::BitReader;
#[doc = "Field `ENABLE_82_CLR` writer - 18:18\\]
Enable clear for slv_events_in\\[18\\]"]
pub type Enable82ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_83_CLR` reader - 19:19\\]
Enable clear for slv_events_in\\[19\\]"]
pub type Enable83ClrR = crate::BitReader;
#[doc = "Field `ENABLE_83_CLR` writer - 19:19\\]
Enable clear for slv_events_in\\[19\\]"]
pub type Enable83ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_84_CLR` reader - 20:20\\]
Enable clear for slv_events_in\\[20\\]"]
pub type Enable84ClrR = crate::BitReader;
#[doc = "Field `ENABLE_84_CLR` writer - 20:20\\]
Enable clear for slv_events_in\\[20\\]"]
pub type Enable84ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_85_CLR` reader - 21:21\\]
Enable clear for slv_events_in\\[21\\]"]
pub type Enable85ClrR = crate::BitReader;
#[doc = "Field `ENABLE_85_CLR` writer - 21:21\\]
Enable clear for slv_events_in\\[21\\]"]
pub type Enable85ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_86_CLR` reader - 22:22\\]
Enable clear for slv_events_in\\[22\\]"]
pub type Enable86ClrR = crate::BitReader;
#[doc = "Field `ENABLE_86_CLR` writer - 22:22\\]
Enable clear for slv_events_in\\[22\\]"]
pub type Enable86ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_87_CLR` reader - 23:23\\]
Enable clear for slv_events_in\\[23\\]"]
pub type Enable87ClrR = crate::BitReader;
#[doc = "Field `ENABLE_87_CLR` writer - 23:23\\]
Enable clear for slv_events_in\\[23\\]"]
pub type Enable87ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_88_CLR` reader - 24:24\\]
Enable clear for slv_events_in\\[24\\]"]
pub type Enable88ClrR = crate::BitReader;
#[doc = "Field `ENABLE_88_CLR` writer - 24:24\\]
Enable clear for slv_events_in\\[24\\]"]
pub type Enable88ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_89_CLR` reader - 25:25\\]
Enable clear for slv_events_in\\[25\\]"]
pub type Enable89ClrR = crate::BitReader;
#[doc = "Field `ENABLE_89_CLR` writer - 25:25\\]
Enable clear for slv_events_in\\[25\\]"]
pub type Enable89ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_90_CLR` reader - 26:26\\]
Enable clear for slv_events_in\\[26\\]"]
pub type Enable90ClrR = crate::BitReader;
#[doc = "Field `ENABLE_90_CLR` writer - 26:26\\]
Enable clear for slv_events_in\\[26\\]"]
pub type Enable90ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_91_CLR` reader - 27:27\\]
Enable clear for slv_events_in\\[27\\]"]
pub type Enable91ClrR = crate::BitReader;
#[doc = "Field `ENABLE_91_CLR` writer - 27:27\\]
Enable clear for slv_events_in\\[27\\]"]
pub type Enable91ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_92_CLR` reader - 28:28\\]
Enable clear for slv_events_in\\[28\\]"]
pub type Enable92ClrR = crate::BitReader;
#[doc = "Field `ENABLE_92_CLR` writer - 28:28\\]
Enable clear for slv_events_in\\[28\\]"]
pub type Enable92ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_93_CLR` reader - 29:29\\]
Enable clear for slv_events_in\\[29\\]"]
pub type Enable93ClrR = crate::BitReader;
#[doc = "Field `ENABLE_93_CLR` writer - 29:29\\]
Enable clear for slv_events_in\\[29\\]"]
pub type Enable93ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_94_CLR` reader - 30:30\\]
Enable clear for slv_events_in\\[30\\]"]
pub type Enable94ClrR = crate::BitReader;
#[doc = "Field `ENABLE_94_CLR` writer - 30:30\\]
Enable clear for slv_events_in\\[30\\]"]
pub type Enable94ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_95_CLR` reader - 31:31\\]
Enable clear for slv_events_in\\[31\\]"]
pub type Enable95ClrR = crate::BitReader;
#[doc = "Field `ENABLE_95_CLR` writer - 31:31\\]
Enable clear for slv_events_in\\[31\\]"]
pub type Enable95ClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for slv_events_in\\[0\\]"]
    #[inline(always)]
    pub fn enable_64_clr(&self) -> Enable64ClrR {
        Enable64ClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for slv_events_in\\[1\\]"]
    #[inline(always)]
    pub fn enable_65_clr(&self) -> Enable65ClrR {
        Enable65ClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for slv_events_in\\[2\\]"]
    #[inline(always)]
    pub fn enable_66_clr(&self) -> Enable66ClrR {
        Enable66ClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for slv_events_in\\[3\\]"]
    #[inline(always)]
    pub fn enable_67_clr(&self) -> Enable67ClrR {
        Enable67ClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for slv_events_in\\[4\\]"]
    #[inline(always)]
    pub fn enable_68_clr(&self) -> Enable68ClrR {
        Enable68ClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for slv_events_in\\[5\\]"]
    #[inline(always)]
    pub fn enable_69_clr(&self) -> Enable69ClrR {
        Enable69ClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for slv_events_in\\[6\\]"]
    #[inline(always)]
    pub fn enable_70_clr(&self) -> Enable70ClrR {
        Enable70ClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for slv_events_in\\[7\\]"]
    #[inline(always)]
    pub fn enable_71_clr(&self) -> Enable71ClrR {
        Enable71ClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for slv_events_in\\[8\\]"]
    #[inline(always)]
    pub fn enable_72_clr(&self) -> Enable72ClrR {
        Enable72ClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for slv_events_in\\[9\\]"]
    #[inline(always)]
    pub fn enable_73_clr(&self) -> Enable73ClrR {
        Enable73ClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for slv_events_in\\[10\\]"]
    #[inline(always)]
    pub fn enable_74_clr(&self) -> Enable74ClrR {
        Enable74ClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for slv_events_in\\[11\\]"]
    #[inline(always)]
    pub fn enable_75_clr(&self) -> Enable75ClrR {
        Enable75ClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for slv_events_in\\[12\\]"]
    #[inline(always)]
    pub fn enable_76_clr(&self) -> Enable76ClrR {
        Enable76ClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for slv_events_in\\[13\\]"]
    #[inline(always)]
    pub fn enable_77_clr(&self) -> Enable77ClrR {
        Enable77ClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for slv_events_in\\[14\\]"]
    #[inline(always)]
    pub fn enable_78_clr(&self) -> Enable78ClrR {
        Enable78ClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for slv_events_in\\[15\\]"]
    #[inline(always)]
    pub fn enable_79_clr(&self) -> Enable79ClrR {
        Enable79ClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for slv_events_in\\[16\\]"]
    #[inline(always)]
    pub fn enable_80_clr(&self) -> Enable80ClrR {
        Enable80ClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for slv_events_in\\[17\\]"]
    #[inline(always)]
    pub fn enable_81_clr(&self) -> Enable81ClrR {
        Enable81ClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for slv_events_in\\[18\\]"]
    #[inline(always)]
    pub fn enable_82_clr(&self) -> Enable82ClrR {
        Enable82ClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for slv_events_in\\[19\\]"]
    #[inline(always)]
    pub fn enable_83_clr(&self) -> Enable83ClrR {
        Enable83ClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for slv_events_in\\[20\\]"]
    #[inline(always)]
    pub fn enable_84_clr(&self) -> Enable84ClrR {
        Enable84ClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for slv_events_in\\[21\\]"]
    #[inline(always)]
    pub fn enable_85_clr(&self) -> Enable85ClrR {
        Enable85ClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for slv_events_in\\[22\\]"]
    #[inline(always)]
    pub fn enable_86_clr(&self) -> Enable86ClrR {
        Enable86ClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for slv_events_in\\[23\\]"]
    #[inline(always)]
    pub fn enable_87_clr(&self) -> Enable87ClrR {
        Enable87ClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for slv_events_in\\[24\\]"]
    #[inline(always)]
    pub fn enable_88_clr(&self) -> Enable88ClrR {
        Enable88ClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for slv_events_in\\[25\\]"]
    #[inline(always)]
    pub fn enable_89_clr(&self) -> Enable89ClrR {
        Enable89ClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for slv_events_in\\[26\\]"]
    #[inline(always)]
    pub fn enable_90_clr(&self) -> Enable90ClrR {
        Enable90ClrR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for slv_events_in\\[27\\]"]
    #[inline(always)]
    pub fn enable_91_clr(&self) -> Enable91ClrR {
        Enable91ClrR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for slv_events_in\\[28\\]"]
    #[inline(always)]
    pub fn enable_92_clr(&self) -> Enable92ClrR {
        Enable92ClrR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for slv_events_in\\[29\\]"]
    #[inline(always)]
    pub fn enable_93_clr(&self) -> Enable93ClrR {
        Enable93ClrR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for slv_events_in\\[30\\]"]
    #[inline(always)]
    pub fn enable_94_clr(&self) -> Enable94ClrR {
        Enable94ClrR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for slv_events_in\\[31\\]"]
    #[inline(always)]
    pub fn enable_95_clr(&self) -> Enable95ClrR {
        Enable95ClrR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for slv_events_in\\[0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_64_clr(&mut self) -> Enable64ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable64ClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for slv_events_in\\[1\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_65_clr(&mut self) -> Enable65ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable65ClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for slv_events_in\\[2\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_66_clr(&mut self) -> Enable66ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable66ClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for slv_events_in\\[3\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_67_clr(&mut self) -> Enable67ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable67ClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for slv_events_in\\[4\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_68_clr(&mut self) -> Enable68ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable68ClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for slv_events_in\\[5\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_69_clr(&mut self) -> Enable69ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable69ClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for slv_events_in\\[6\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_70_clr(&mut self) -> Enable70ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable70ClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for slv_events_in\\[7\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_71_clr(&mut self) -> Enable71ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable71ClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for slv_events_in\\[8\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_72_clr(&mut self) -> Enable72ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable72ClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for slv_events_in\\[9\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_73_clr(&mut self) -> Enable73ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable73ClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for slv_events_in\\[10\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_74_clr(&mut self) -> Enable74ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable74ClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for slv_events_in\\[11\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_75_clr(&mut self) -> Enable75ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable75ClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for slv_events_in\\[12\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_76_clr(&mut self) -> Enable76ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable76ClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for slv_events_in\\[13\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_77_clr(&mut self) -> Enable77ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable77ClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for slv_events_in\\[14\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_78_clr(&mut self) -> Enable78ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable78ClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for slv_events_in\\[15\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_79_clr(&mut self) -> Enable79ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable79ClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for slv_events_in\\[16\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_80_clr(&mut self) -> Enable80ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable80ClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for slv_events_in\\[17\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_81_clr(&mut self) -> Enable81ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable81ClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for slv_events_in\\[18\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_82_clr(&mut self) -> Enable82ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable82ClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for slv_events_in\\[19\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_83_clr(&mut self) -> Enable83ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable83ClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for slv_events_in\\[20\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_84_clr(&mut self) -> Enable84ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable84ClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for slv_events_in\\[21\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_85_clr(&mut self) -> Enable85ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable85ClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for slv_events_in\\[22\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_86_clr(&mut self) -> Enable86ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable86ClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for slv_events_in\\[23\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_87_clr(&mut self) -> Enable87ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable87ClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for slv_events_in\\[24\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_88_clr(&mut self) -> Enable88ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable88ClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for slv_events_in\\[25\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_89_clr(&mut self) -> Enable89ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable89ClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for slv_events_in\\[26\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_90_clr(&mut self) -> Enable90ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable90ClrW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for slv_events_in\\[27\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_91_clr(&mut self) -> Enable91ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable91ClrW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for slv_events_in\\[28\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_92_clr(&mut self) -> Enable92ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable92ClrW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for slv_events_in\\[29\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_93_clr(&mut self) -> Enable93ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable93ClrW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for slv_events_in\\[30\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_94_clr(&mut self) -> Enable94ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable94ClrW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for slv_events_in\\[31\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_95_clr(&mut self) -> Enable95ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec> {
        Enable95ClrW::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_clr_reg2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_clr_reg2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_clr_reg2::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_clr_reg2::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG2 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg2Spec {
    const RESET_VALUE: u32 = 0;
}
