#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  3 10:43:55 2022
# Process ID: 2276
# Current directory: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10968 D:\Rohit BITS Data\3_Third Year\Second Sem\Comp Arch\Assignment\Assignment 2\mips_task3\Group_8_Task_3\mips.xpr
# Log file: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/vivado.log
# Journal file: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 979.008 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 979.008 ; gain = 0.000
regenerate_bd_layout -routing
generate_target Simulation [get_files {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/Rohit'
WARNING: [Vivado 12-818] No files matched 'BITS'
WARNING: [Vivado 12-818] No files matched 'Data/3_Third'
WARNING: [Vivado 12-818] No files matched 'Year/Second'
WARNING: [Vivado 12-818] No files matched 'Sem/Comp'
WARNING: [Vivado 12-818] No files matched 'Arch/Assignment/Assignment'
WARNING: [Vivado 12-818] No files matched '2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
export_ip_user_files -of_objects [get_files {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Rohit'
WARNING: [Vivado 12-818] No files matched 'BITS'
WARNING: [Vivado 12-818] No files matched 'Data/3_Third'
WARNING: [Vivado 12-818] No files matched 'Year/Second'
WARNING: [Vivado 12-818] No files matched 'Sem/Comp'
WARNING: [Vivado 12-818] No files matched 'Arch/Assignment/Assignment'
WARNING: [Vivado 12-818] No files matched '2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd'
export_simulation -of_objects [get_files {{D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/mips.bd}}] -directory {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files} -ipstatic_source_dir {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.cache/compile_simlib/modelsim} {questa=D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.cache/compile_simlib/questa} {riviera=D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.cache/compile_simlib/riviera} {activehdl=D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'mips.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Rohit BITS Data\3_Third Year\Second Sem\Comp Arch\Assignment\Assignment 2\mips_task3\Group_8_Task_3\mips.srcs\sources_1\bd\mips\mips.bd> 
Wrote  : <D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/bd/mips/ui/bd_e0a3b57f.ui> 
VHDL Output written to : d:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.v
VHDL Output written to : d:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.gen/sources_1/bd/mips/sim/mips.v
VHDL Output written to : d:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v
Exporting to file d:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips.hwh
Generated Block Design Tcl file d:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.gen/sources_1/bd/mips/hw_handoff/mips_bd.tcl
Generated Hardware Definition File d:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.gen/sources_1/bd/mips/synth/mips.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/signExtern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/jmpMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpMod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/forwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/regFileForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/exPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/ifPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/memPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/controlHazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/idPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_alu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_shiftLeft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_signExtern_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_dataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_jmpMod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_RegFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardUnit2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_forwardingUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_regFileForwarding_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_mux_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_exPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_andGate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_ifPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_programCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_memPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlHazard_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_idPipeline_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_instructionMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_controlLogic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.ip_user_files/bd/mips/sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_imp_19NSZCT
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(regAddr=1)
Compiling module xil_defaultlib.register(regAddr=2)
Compiling module xil_defaultlib.register(regAddr=3)
Compiling module xil_defaultlib.register(regAddr=4)
Compiling module xil_defaultlib.register(regAddr=5)
Compiling module xil_defaultlib.register(regAddr=6)
Compiling module xil_defaultlib.register(regAddr=7)
Compiling module xil_defaultlib.register(regAddr=8)
Compiling module xil_defaultlib.register(regAddr=9)
Compiling module xil_defaultlib.register(regAddr=10)
Compiling module xil_defaultlib.register(regAddr=11)
Compiling module xil_defaultlib.register(regAddr=12)
Compiling module xil_defaultlib.register(regAddr=13)
Compiling module xil_defaultlib.register(regAddr=14)
Compiling module xil_defaultlib.register(regAddr=15)
Compiling module xil_defaultlib.register(regAddr=16)
Compiling module xil_defaultlib.register(regAddr=17)
Compiling module xil_defaultlib.register(regAddr=18)
Compiling module xil_defaultlib.register(regAddr=19)
Compiling module xil_defaultlib.register(regAddr=20)
Compiling module xil_defaultlib.register(regAddr=21)
Compiling module xil_defaultlib.register(regAddr=22)
Compiling module xil_defaultlib.register(regAddr=23)
Compiling module xil_defaultlib.register(regAddr=24)
Compiling module xil_defaultlib.register(regAddr=25)
Compiling module xil_defaultlib.register(regAddr=26)
Compiling module xil_defaultlib.register(regAddr=27)
Compiling module xil_defaultlib.register(regAddr=28)
Compiling module xil_defaultlib.register(regAddr=29)
Compiling module xil_defaultlib.register(regAddr=30)
Compiling module xil_defaultlib.register(regAddr=31)
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.mips_RegFile_0_0
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mips_adder_0_0
Compiling module xil_defaultlib.mips_adder_1_0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips_alu_0_0
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.mips_andGate_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.mips_xlconstant_0_0
Compiling module xil_defaultlib.controlHazard
Compiling module xil_defaultlib.mips_controlHazard_0_0
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.mips_dataMemory_0_0
Compiling module xil_defaultlib.exPipeline
Compiling module xil_defaultlib.mips_exPipeline_0_0
Compiling module xil_defaultlib.forwardUnit2
Compiling module xil_defaultlib.mips_forwardUnit2_0_0
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.mips_forwardingUnit_0_0
Compiling module xil_defaultlib.idPipeline
Compiling module xil_defaultlib.mips_idPipeline_0_0
Compiling module xil_defaultlib.ifPipeline
Compiling module xil_defaultlib.mips_ifPipeline_0_0
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.mips_instructionMemory_0_0
Compiling module xil_defaultlib.jmpMod
Compiling module xil_defaultlib.mips_jmpMod_0_0
Compiling module xil_defaultlib.memPipeline
Compiling module xil_defaultlib.mips_memPipeline_0_0
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mips_mux4_1_0_0
Compiling module xil_defaultlib.mips_mux4_1_1_0
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.mips_mux_0_0
Compiling module xil_defaultlib.mux(width=32)
Compiling module xil_defaultlib.mips_mux_1_0
Compiling module xil_defaultlib.mips_mux_2_0
Compiling module xil_defaultlib.mips_mux_4_0
Compiling module xil_defaultlib.mips_mux_5_0
Compiling module xil_defaultlib.mips_mux_6_0
Compiling module xil_defaultlib.mips_mux_7_0
Compiling module xil_defaultlib.mips_mux_8_0
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mips_programCounter_0_0
Compiling module xil_defaultlib.regFileForwarding
Compiling module xil_defaultlib.mips_regFileForwarding_0_0
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mips_shiftLeft_0_0
Compiling module xil_defaultlib.signExtern
Compiling module xil_defaultlib.mips_signExtern_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.mips_xlconstant_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_3_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.mips_xlslice_0_3
Compiling module xil_defaultlib.DataPath_imp_19NSZCT
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.mips_controlLogic_0_0
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_wrapper_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Rohit -notrace
couldn't read file "D:/Rohit": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May  3 10:47:49 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_behav -key {Behavioral:sim_1:Functional:mips_wrapper} -tclbatch {mips_wrapper.tcl} -protoinst "protoinst_files/mips.protoinst" -view {{D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
open_wave_config {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips_wrapper_behav.wcfg}
source mips_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.652 ; gain = 37.789
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:08 . Memory (MB): peak = 1046.652 ; gain = 67.645
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1084.281 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1084.281 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1084.281 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips.sim/sim_1/behav/xsim'
"xelab -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ebdb6870328c4cb9a21545c6b6f97eef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_wrapper_behav xil_defaultlib.mips_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mips.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1084.281 ; gain = 0.000
add_force {/mips_wrapper/in_clock} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
save_wave_config {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips_wrapper_behav.wcfg}
save_wave_config {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3/mips_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  3 11:52:47 2022...
