# AXI4-Lite-UVM-Verification-Environment
This repository contains a complete UVM-based verification environment for an **AXI4-Lite slave interface**. The goal of this project is to **verify compliance** with the AMBA AXI4-Lite protocol through **exhaustive randomized and constrained stimulus**, protocol assertions, and functional coverage.

## ğŸ“Œ Features

- âœ… AXI4-Lite protocol support (write & read channels fully modeled)
- âœ… Independent read and write agents (as per AXI4-Lite independence)
- âœ… Protocol-compliant driver with **separated address/data channels**
- âœ… Monitors with **queue-based matching** and transaction analysis
- âœ… Scoreboard for data checking
- âœ… AXI4-Lite assertions (SystemVerilog Assertions - SVA)
- âœ… Functional coverage model for AXI4-Lite behavior
- âœ… Configurable delays (address/data)
- âœ… Reset and ready/valid handshake handling
- ğŸ§ª Support for concurrent transactions (within AXI-Lite limits)

## ğŸ“ Project Structure
```
axi4lite_uvm_tb/
â”œâ”€â”€ src/ # DUT source files (e.g., axil_ram.v)
â”œâ”€â”€ tb/ # Testbench files
â”‚ â”œâ”€â”€ axi4_write_driver.sv
â”‚ â”œâ”€â”€ axi4_read_driver.sv
â”‚ â”œâ”€â”€ axi4_monitors.sv
â”‚ â”œâ”€â”€ axi4_scoreboard.sv
â”‚ â”œâ”€â”€ axi4_seq_item.sv
â”‚ â”œâ”€â”€ axi4_sequences.sv
â”‚ â”œâ”€â”€ axi4_environment.sv
â”‚ â””â”€â”€ axi4_test.sv
â”œâ”€â”€ interface/ # Virtual interface definitions
â”‚ â””â”€â”€ axi4_if.sv
â”œâ”€â”€ sim/ # Simulation files (compile/run scripts)
â”œâ”€â”€ docs/ # Documentation and waveform captures
â””â”€â”€ README.md # Youâ€™re here
```
## âš™ï¸ How to Run

1. **Clone the repo:**
   ```bash
   git clone https://github.com/<your-username>/axi4lite_uvm_tb.git
   cd axi4lite_uvm_tb
2. **Compile and simulate:**
Use your simulator of choice (QuestaSim, VCS, Xcelium, etc.)


## ğŸ§  AXI-Lite Protocol Notes
No support for outstanding transactions

Read and write channels are fully independent

Address and data phases may arrive in any order

Handshakes follow valid/ready rule for all channels

This testbench respects these constraints while also testing for misbehavior (e.g., premature data, missing response, stuck signals).

## ğŸš€ Goals
Stress-test DUT with random interleaving of read/write ops

Validate behavior under corner cases

Achieve high functional coverage

Use UVM methodology best practices

Use assertions to catch real protocol violations in waveform-free form

## ğŸ› ï¸ To-Do
 Add AXI-lite burst violation checks

 Enhance scoreboard with backdoor memory mirroring

 Add corner-case regression suite

 Hook into GitHub Actions for CI testing

## ğŸ“– References
AMBA AXI4-Lite Spec

UVM User Guide

Alex Forencichâ€™s AXI RAM (used as DUT)

ğŸ‘¨â€ğŸ’» Author
Mohamed â€“ Design & Verification Engineer
If you find this useful, feel free to star ğŸŒŸ the repo or raise an issue!
