// Generated by CIRCT e2b32a42e
module bintogrey(	// 22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.v.cleaned.mlir:2:3
  input  [3:0] bin_in,	// 22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.v.cleaned.mlir:2:27
  output [3:0] grey_out	// 22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.v.cleaned.mlir:2:45
);

  assign grey_out = 4'h0;	// 22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.v.cleaned.mlir:3:14, :4:5
endmodule

