
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120617                       # Number of seconds simulated
sim_ticks                                120616615714                       # Number of ticks simulated
final_tick                               1178475437027                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67697                       # Simulator instruction rate (inst/s)
host_op_rate                                    85594                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3701900                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888944                       # Number of bytes of host memory used
host_seconds                                 32582.36                       # Real time elapsed on the host
sim_insts                                  2205742305                       # Number of instructions simulated
sim_ops                                    2788847329                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3110400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1091712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4205184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1190912                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1190912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24300                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8529                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32853                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9304                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9304                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25787492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9051091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34864052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14857                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9873532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9873532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9873532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25787492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9051091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44737584                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144797859                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23175840                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085406                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930861                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9440611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670765                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        88019                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104473730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128037728                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23175840                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108567                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6257576                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5723325                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102430                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141681373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114491678     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783741      1.96%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361733      1.67%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380249      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269132      1.60%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126393      0.80%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779527      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977508      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13511412      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141681373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160057                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884252                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103295044                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7147822                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26840759                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109576                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4288163                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730963                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154434553                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51154                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4288163                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103812282                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4441964                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1532834                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423751                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1182371                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152977578                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1703                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399848                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        31390                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214016115                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713036953                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713036953                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45756890                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33890                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17868                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3814279                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310511                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1689950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149121616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139193696                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108977                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25174710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57089182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1846                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141681373                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982442                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581502                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84290412     59.49%     59.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23735547     16.75%     76.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11961439      8.44%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7806239      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908619      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702747      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3061715      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119187      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95468      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141681373                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977260     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156557     11.99%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172180     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114958534     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012617      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362113     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844410      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139193696                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961297                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305997                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421483739                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174330894                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135084961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140499693                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201534                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974437                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1024                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160634                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4288163                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3734862                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       256264                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149155506                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165265                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186566                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902304                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17868                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        204561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13122                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2231627                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136824932                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112983                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2368764                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955724                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293426                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842741                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.944938                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090934                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135084961                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81525993                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221157524                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.932921                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368633                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26743108                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955962                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137393210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88293320     64.26%     64.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22504408     16.38%     80.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810848      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818783      3.51%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764739      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537079      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560361      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096430      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007242      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137393210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007242                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283550992                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302618425                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3116486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.447979                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.447979                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690618                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690618                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618304760                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186394800                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145812365                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144797859                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24100778                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19542533                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2059756                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9699869                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9264620                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2592039                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95417                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105218352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131787928                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24100778                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11856659                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28989382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6704340                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3159466                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12290923                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1615705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141985540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.135933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.540481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112996158     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2034446      1.43%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3732864      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3385194      2.38%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2157695      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1770887      1.25%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1025102      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1071008      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13812186      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141985540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166444                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.910151                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104148893                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4560844                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28614690                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48908                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4612199                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4168648                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6145                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159406409                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        48615                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4612199                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104994560                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1106870                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2255197                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27799398                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1217310                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157623913                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        234109                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       524076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222944373                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    733974522                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    733974522                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176494821                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46449539                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34756                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17378                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4366097                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14939829                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7418615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84037                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1663647                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154645377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34756                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143722015                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161777                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27127510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59471140                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141985540                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559320                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81788817     57.60%     57.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24773127     17.45%     75.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13026203      9.17%     84.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7529043      5.30%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8334646      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3091547      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2748762      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       526698      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166697      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141985540                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         575664     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118308     14.16%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141706     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121024562     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2033185      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17378      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13266907      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7379983      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143722015                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992570                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             835678                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    430427024                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181807857                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140558365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144557693                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277937                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3434121                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129829                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4612199                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         711488                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111131                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154680133                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14939829                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7418615                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17378                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96508                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2296774                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141349514                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12742573                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2372500                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20122204                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20113429                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7379631                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.976185                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140688247                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140558365                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82014117                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230340083                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.970721                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356057                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102790078                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126564633                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28115940                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079682                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137373341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921319                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85310441     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24116447     17.56%     79.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11981715      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4076533      2.97%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5018138      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1759497      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1237385      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1024670      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2848515      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137373341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102790078                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126564633                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18794491                       # Number of memory references committed
system.switch_cpus1.commit.loads             11505705                       # Number of loads committed
system.switch_cpus1.commit.membars              17378                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18268237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114025001                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2610373                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2848515                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           289205399                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313973535                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2812319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102790078                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126564633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102790078                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.408675                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.408675                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709887                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709887                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636438278                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196741569                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148594462                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34756                       # number of misc regfile writes
system.l20.replacements                         24310                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552805                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28406                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.460853                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.560272                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.468321                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3124.350326                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           968.621081                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000381                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000358                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762781                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236480                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73969                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73969                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16207                       # number of Writeback hits
system.l20.Writeback_hits::total                16207                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73969                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73969                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73969                       # number of overall hits
system.l20.overall_hits::total                  73969                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24300                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24310                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24300                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24310                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24300                       # number of overall misses
system.l20.overall_misses::total                24310                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2082558                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5704411534                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5706494092                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2082558                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5704411534                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5706494092                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2082558                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5704411534                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5706494092                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98269                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98279                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16207                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16207                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98269                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98279                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98269                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98279                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247280                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247357                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247280                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247357                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247280                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247357                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 208255.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234749.445844                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234738.547594                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 208255.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234749.445844                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234738.547594                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 208255.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234749.445844                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234738.547594                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4737                       # number of writebacks
system.l20.writebacks::total                     4737                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24300                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24310                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24300                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24310                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24300                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24310                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1484525                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4247227942                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4248712467                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1484525                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4247227942                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4248712467                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1484525                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4247227942                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4248712467                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247280                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247357                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247280                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247357                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247280                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247357                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148452.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174783.042881                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174772.211724                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148452.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174783.042881                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174772.211724                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148452.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174783.042881                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174772.211724                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8546                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          293146                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12642                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.188261                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.409555                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.139243                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2521.132523                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1486.318679                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020608                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001011                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.615511                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362871                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31491                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31491                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10044                       # number of Writeback hits
system.l21.Writeback_hits::total                10044                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31491                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31491                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31491                       # number of overall hits
system.l21.overall_hits::total                  31491                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8529                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8543                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8529                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8543                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8529                       # number of overall misses
system.l21.overall_misses::total                 8543                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3656348                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2400385946                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2404042294                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3656348                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2400385946                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2404042294                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3656348                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2400385946                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2404042294                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40020                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40034                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10044                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10044                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40020                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40034                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40020                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40034                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213118                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213394                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213118                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213394                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213118                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213394                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 261167.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 281438.145855                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 281404.927309                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 261167.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 281438.145855                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 281404.927309                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 261167.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 281438.145855                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 281404.927309                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4567                       # number of writebacks
system.l21.writebacks::total                     4567                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8529                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8543                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8529                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8543                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8529                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8543                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2815792                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1888011873                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1890827665                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2815792                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1888011873                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1890827665                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2815792                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1888011873                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1890827665                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213118                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213394                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213118                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213394                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213118                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213394                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       201128                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221363.802673                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 221330.640876                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       201128                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 221363.802673                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 221330.640876                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       201128                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 221363.802673                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 221330.640876                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941058                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110081                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840200.147273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941058                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015931                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102420                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102420                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102420                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102420                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102420                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2270558                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2270558                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2270558                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2270558                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2270558                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2270558                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102430                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102430                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102430                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102430                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 227055.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 227055.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 227055.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 227055.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 227055.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 227055.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2165558                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2165558                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2165558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2165558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2165558                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2165558                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216555.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216555.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216555.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216555.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216555.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216555.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98269                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191221590                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98525                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1940.843339                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499846                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500154                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10956961                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10956961                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17375                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17375                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18666371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18666371                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18666371                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18666371                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       409839                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       409839                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       409954                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        409954                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       409954                       # number of overall misses
system.cpu0.dcache.overall_misses::total       409954                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46317288494                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46317288494                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14732207                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14732207                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46332020701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46332020701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46332020701                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46332020701                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076325                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076325                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076325                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076325                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036056                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036056                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021490                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021490                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021490                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021490                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113013.374750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113013.374750                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 128106.147826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 128106.147826                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113017.608563                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113017.608563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113017.608563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113017.608563                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16207                       # number of writebacks
system.cpu0.dcache.writebacks::total            16207                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       311570                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       311570                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       311685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       311685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       311685                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       311685                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98269                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98269                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98269                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10789949534                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10789949534                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10789949534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10789949534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10789949534                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10789949534                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005151                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005151                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005151                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005151                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109800.135689                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109800.135689                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109800.135689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109800.135689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109800.135689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109800.135689                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996708                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015250780                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192766.263499                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996708                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12290906                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12290906                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12290906                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12290906                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12290906                       # number of overall hits
system.cpu1.icache.overall_hits::total       12290906                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4720109                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4720109                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4720109                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4720109                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4720109                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4720109                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12290923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12290923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12290923                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12290923                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12290923                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12290923                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 277653.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 277653.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 277653.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 277653.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 277653.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 277653.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3779748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3779748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3779748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3779748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3779748                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3779748                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       269982                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       269982                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       269982                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       269982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       269982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       269982                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40020                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168974503                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40276                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4195.414217                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.880596                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.119404                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905784                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094216                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9585383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9585383                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7254600                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7254600                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17378                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17378                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17378                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17378                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16839983                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16839983                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16839983                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16839983                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121140                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121140                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121140                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16505282117                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16505282117                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16505282117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16505282117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16505282117                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16505282117                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9706523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9706523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7254600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7254600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16961123                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16961123                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16961123                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16961123                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012480                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 136249.646005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 136249.646005                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136249.646005                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136249.646005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136249.646005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136249.646005                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10044                       # number of writebacks
system.cpu1.dcache.writebacks::total            10044                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81120                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81120                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81120                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40020                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40020                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40020                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40020                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40020                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40020                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4519049565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4519049565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4519049565                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4519049565                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4519049565                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4519049565                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112919.779235                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112919.779235                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112919.779235                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112919.779235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112919.779235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112919.779235                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
