// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        buf_V_31_load_1,
        buf_V_30_load_1,
        buf_V_29_load_1,
        buf_V_28_load_1,
        buf_V_27_load_1,
        buf_V_26_load_1,
        buf_V_25_load_1,
        buf_V_24_load_1,
        buf_V_23_load_1,
        buf_V_22_load_1,
        buf_V_21_load_1,
        buf_V_20_load_1,
        buf_V_19_load_1,
        buf_V_18_load_1,
        buf_V_17_load_1,
        buf_V_16_load_1,
        buf_V_15_load_1,
        buf_V_14_load_1,
        buf_V_13_load_1,
        buf_V_12_load_1,
        buf_V_11_load_1,
        buf_V_10_load_1,
        buf_V_9_load_1,
        buf_V_8_load_1,
        buf_V_7_load_1,
        buf_V_6_load_1,
        buf_V_5_load_1,
        buf_V_4_load_1,
        buf_V_3_load_1,
        buf_V_2_load_1,
        buf_V_1_load_1,
        buf_V_load_1,
        buf_V_31_address0,
        buf_V_31_ce0,
        buf_V_31_we0,
        buf_V_31_d0,
        zext_ln156,
        buf_V_30_address0,
        buf_V_30_ce0,
        buf_V_30_we0,
        buf_V_30_d0,
        buf_V_29_address0,
        buf_V_29_ce0,
        buf_V_29_we0,
        buf_V_29_d0,
        buf_V_28_address0,
        buf_V_28_ce0,
        buf_V_28_we0,
        buf_V_28_d0,
        buf_V_27_address0,
        buf_V_27_ce0,
        buf_V_27_we0,
        buf_V_27_d0,
        buf_V_26_address0,
        buf_V_26_ce0,
        buf_V_26_we0,
        buf_V_26_d0,
        buf_V_25_address0,
        buf_V_25_ce0,
        buf_V_25_we0,
        buf_V_25_d0,
        buf_V_24_address0,
        buf_V_24_ce0,
        buf_V_24_we0,
        buf_V_24_d0,
        buf_V_23_address0,
        buf_V_23_ce0,
        buf_V_23_we0,
        buf_V_23_d0,
        buf_V_22_address0,
        buf_V_22_ce0,
        buf_V_22_we0,
        buf_V_22_d0,
        buf_V_21_address0,
        buf_V_21_ce0,
        buf_V_21_we0,
        buf_V_21_d0,
        buf_V_20_address0,
        buf_V_20_ce0,
        buf_V_20_we0,
        buf_V_20_d0,
        buf_V_19_address0,
        buf_V_19_ce0,
        buf_V_19_we0,
        buf_V_19_d0,
        buf_V_18_address0,
        buf_V_18_ce0,
        buf_V_18_we0,
        buf_V_18_d0,
        buf_V_17_address0,
        buf_V_17_ce0,
        buf_V_17_we0,
        buf_V_17_d0,
        buf_V_16_address0,
        buf_V_16_ce0,
        buf_V_16_we0,
        buf_V_16_d0,
        buf_V_15_address0,
        buf_V_15_ce0,
        buf_V_15_we0,
        buf_V_15_d0,
        buf_V_14_address0,
        buf_V_14_ce0,
        buf_V_14_we0,
        buf_V_14_d0,
        buf_V_13_address0,
        buf_V_13_ce0,
        buf_V_13_we0,
        buf_V_13_d0,
        buf_V_12_address0,
        buf_V_12_ce0,
        buf_V_12_we0,
        buf_V_12_d0,
        buf_V_11_address0,
        buf_V_11_ce0,
        buf_V_11_we0,
        buf_V_11_d0,
        buf_V_10_address0,
        buf_V_10_ce0,
        buf_V_10_we0,
        buf_V_10_d0,
        buf_V_9_address0,
        buf_V_9_ce0,
        buf_V_9_we0,
        buf_V_9_d0,
        buf_V_8_address0,
        buf_V_8_ce0,
        buf_V_8_we0,
        buf_V_8_d0,
        buf_V_7_address0,
        buf_V_7_ce0,
        buf_V_7_we0,
        buf_V_7_d0,
        buf_V_6_address0,
        buf_V_6_ce0,
        buf_V_6_we0,
        buf_V_6_d0,
        buf_V_5_address0,
        buf_V_5_ce0,
        buf_V_5_we0,
        buf_V_5_d0,
        buf_V_4_address0,
        buf_V_4_ce0,
        buf_V_4_we0,
        buf_V_4_d0,
        buf_V_3_address0,
        buf_V_3_ce0,
        buf_V_3_we0,
        buf_V_3_d0,
        buf_V_2_address0,
        buf_V_2_ce0,
        buf_V_2_we0,
        buf_V_2_d0,
        buf_V_1_address0,
        buf_V_1_ce0,
        buf_V_1_we0,
        buf_V_1_d0,
        buf_V_address0,
        buf_V_ce0,
        buf_V_we0,
        buf_V_d0,
        in0_V_TDATA,
        in0_V_TREADY
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input  [2:0] buf_V_31_load_1;
input  [2:0] buf_V_30_load_1;
input  [2:0] buf_V_29_load_1;
input  [2:0] buf_V_28_load_1;
input  [2:0] buf_V_27_load_1;
input  [2:0] buf_V_26_load_1;
input  [2:0] buf_V_25_load_1;
input  [2:0] buf_V_24_load_1;
input  [2:0] buf_V_23_load_1;
input  [2:0] buf_V_22_load_1;
input  [2:0] buf_V_21_load_1;
input  [2:0] buf_V_20_load_1;
input  [2:0] buf_V_19_load_1;
input  [2:0] buf_V_18_load_1;
input  [2:0] buf_V_17_load_1;
input  [2:0] buf_V_16_load_1;
input  [2:0] buf_V_15_load_1;
input  [2:0] buf_V_14_load_1;
input  [2:0] buf_V_13_load_1;
input  [2:0] buf_V_12_load_1;
input  [2:0] buf_V_11_load_1;
input  [2:0] buf_V_10_load_1;
input  [2:0] buf_V_9_load_1;
input  [2:0] buf_V_8_load_1;
input  [2:0] buf_V_7_load_1;
input  [2:0] buf_V_6_load_1;
input  [2:0] buf_V_5_load_1;
input  [2:0] buf_V_4_load_1;
input  [2:0] buf_V_3_load_1;
input  [2:0] buf_V_2_load_1;
input  [2:0] buf_V_1_load_1;
input  [2:0] buf_V_load_1;
output  [4:0] buf_V_31_address0;
output   buf_V_31_ce0;
output   buf_V_31_we0;
output  [2:0] buf_V_31_d0;
input  [4:0] zext_ln156;
output  [4:0] buf_V_30_address0;
output   buf_V_30_ce0;
output   buf_V_30_we0;
output  [2:0] buf_V_30_d0;
output  [4:0] buf_V_29_address0;
output   buf_V_29_ce0;
output   buf_V_29_we0;
output  [2:0] buf_V_29_d0;
output  [4:0] buf_V_28_address0;
output   buf_V_28_ce0;
output   buf_V_28_we0;
output  [2:0] buf_V_28_d0;
output  [4:0] buf_V_27_address0;
output   buf_V_27_ce0;
output   buf_V_27_we0;
output  [2:0] buf_V_27_d0;
output  [4:0] buf_V_26_address0;
output   buf_V_26_ce0;
output   buf_V_26_we0;
output  [2:0] buf_V_26_d0;
output  [4:0] buf_V_25_address0;
output   buf_V_25_ce0;
output   buf_V_25_we0;
output  [2:0] buf_V_25_d0;
output  [4:0] buf_V_24_address0;
output   buf_V_24_ce0;
output   buf_V_24_we0;
output  [2:0] buf_V_24_d0;
output  [4:0] buf_V_23_address0;
output   buf_V_23_ce0;
output   buf_V_23_we0;
output  [2:0] buf_V_23_d0;
output  [4:0] buf_V_22_address0;
output   buf_V_22_ce0;
output   buf_V_22_we0;
output  [2:0] buf_V_22_d0;
output  [4:0] buf_V_21_address0;
output   buf_V_21_ce0;
output   buf_V_21_we0;
output  [2:0] buf_V_21_d0;
output  [4:0] buf_V_20_address0;
output   buf_V_20_ce0;
output   buf_V_20_we0;
output  [2:0] buf_V_20_d0;
output  [4:0] buf_V_19_address0;
output   buf_V_19_ce0;
output   buf_V_19_we0;
output  [2:0] buf_V_19_d0;
output  [4:0] buf_V_18_address0;
output   buf_V_18_ce0;
output   buf_V_18_we0;
output  [2:0] buf_V_18_d0;
output  [4:0] buf_V_17_address0;
output   buf_V_17_ce0;
output   buf_V_17_we0;
output  [2:0] buf_V_17_d0;
output  [4:0] buf_V_16_address0;
output   buf_V_16_ce0;
output   buf_V_16_we0;
output  [2:0] buf_V_16_d0;
output  [4:0] buf_V_15_address0;
output   buf_V_15_ce0;
output   buf_V_15_we0;
output  [2:0] buf_V_15_d0;
output  [4:0] buf_V_14_address0;
output   buf_V_14_ce0;
output   buf_V_14_we0;
output  [2:0] buf_V_14_d0;
output  [4:0] buf_V_13_address0;
output   buf_V_13_ce0;
output   buf_V_13_we0;
output  [2:0] buf_V_13_d0;
output  [4:0] buf_V_12_address0;
output   buf_V_12_ce0;
output   buf_V_12_we0;
output  [2:0] buf_V_12_d0;
output  [4:0] buf_V_11_address0;
output   buf_V_11_ce0;
output   buf_V_11_we0;
output  [2:0] buf_V_11_d0;
output  [4:0] buf_V_10_address0;
output   buf_V_10_ce0;
output   buf_V_10_we0;
output  [2:0] buf_V_10_d0;
output  [4:0] buf_V_9_address0;
output   buf_V_9_ce0;
output   buf_V_9_we0;
output  [2:0] buf_V_9_d0;
output  [4:0] buf_V_8_address0;
output   buf_V_8_ce0;
output   buf_V_8_we0;
output  [2:0] buf_V_8_d0;
output  [4:0] buf_V_7_address0;
output   buf_V_7_ce0;
output   buf_V_7_we0;
output  [2:0] buf_V_7_d0;
output  [4:0] buf_V_6_address0;
output   buf_V_6_ce0;
output   buf_V_6_we0;
output  [2:0] buf_V_6_d0;
output  [4:0] buf_V_5_address0;
output   buf_V_5_ce0;
output   buf_V_5_we0;
output  [2:0] buf_V_5_d0;
output  [4:0] buf_V_4_address0;
output   buf_V_4_ce0;
output   buf_V_4_we0;
output  [2:0] buf_V_4_d0;
output  [4:0] buf_V_3_address0;
output   buf_V_3_ce0;
output   buf_V_3_we0;
output  [2:0] buf_V_3_d0;
output  [4:0] buf_V_2_address0;
output   buf_V_2_ce0;
output   buf_V_2_we0;
output  [2:0] buf_V_2_d0;
output  [4:0] buf_V_1_address0;
output   buf_V_1_ce0;
output   buf_V_1_we0;
output  [2:0] buf_V_1_d0;
output  [4:0] buf_V_address0;
output   buf_V_ce0;
output   buf_V_we0;
output  [2:0] buf_V_d0;
input  [95:0] in0_V_TDATA;
output   in0_V_TREADY;

reg ap_idle;
reg buf_V_31_ce0;
reg buf_V_31_we0;
reg buf_V_30_ce0;
reg buf_V_30_we0;
reg buf_V_29_ce0;
reg buf_V_29_we0;
reg buf_V_28_ce0;
reg buf_V_28_we0;
reg buf_V_27_ce0;
reg buf_V_27_we0;
reg buf_V_26_ce0;
reg buf_V_26_we0;
reg buf_V_25_ce0;
reg buf_V_25_we0;
reg buf_V_24_ce0;
reg buf_V_24_we0;
reg buf_V_23_ce0;
reg buf_V_23_we0;
reg buf_V_22_ce0;
reg buf_V_22_we0;
reg buf_V_21_ce0;
reg buf_V_21_we0;
reg buf_V_20_ce0;
reg buf_V_20_we0;
reg buf_V_19_ce0;
reg buf_V_19_we0;
reg buf_V_18_ce0;
reg buf_V_18_we0;
reg buf_V_17_ce0;
reg buf_V_17_we0;
reg buf_V_16_ce0;
reg buf_V_16_we0;
reg buf_V_15_ce0;
reg buf_V_15_we0;
reg buf_V_14_ce0;
reg buf_V_14_we0;
reg buf_V_13_ce0;
reg buf_V_13_we0;
reg buf_V_12_ce0;
reg buf_V_12_we0;
reg buf_V_11_ce0;
reg buf_V_11_we0;
reg buf_V_10_ce0;
reg buf_V_10_we0;
reg buf_V_9_ce0;
reg buf_V_9_we0;
reg buf_V_8_ce0;
reg buf_V_8_we0;
reg buf_V_7_ce0;
reg buf_V_7_we0;
reg buf_V_6_ce0;
reg buf_V_6_we0;
reg buf_V_5_ce0;
reg buf_V_5_we0;
reg buf_V_4_ce0;
reg buf_V_4_we0;
reg buf_V_3_ce0;
reg buf_V_3_we0;
reg buf_V_2_ce0;
reg buf_V_2_we0;
reg buf_V_1_ce0;
reg buf_V_1_we0;
reg buf_V_ce0;
reg buf_V_we0;
reg in0_V_TREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln158_fu_1254_p2;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in0_V_TDATA_blk_n;
wire   [63:0] zext_ln156_cast_fu_1050_p1;
reg   [1:0] kx_fu_298;
wire   [1:0] kx_2_fu_1260_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_kx_1;
reg   [2:0] oldMax_V_fu_302;
wire   [2:0] select_ln167_fu_1372_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_load;
reg   [2:0] oldMax_V_1_fu_306;
wire   [2:0] select_ln167_1_fu_1397_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_1_load;
reg   [2:0] oldMax_V_2_fu_310;
wire   [2:0] select_ln167_2_fu_1422_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_2_load;
reg   [2:0] oldMax_V_3_fu_314;
wire   [2:0] select_ln167_3_fu_1447_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_3_load;
reg   [2:0] oldMax_V_4_fu_318;
wire   [2:0] select_ln167_4_fu_1472_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_4_load;
reg   [2:0] oldMax_V_5_fu_322;
wire   [2:0] select_ln167_5_fu_1497_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_5_load;
reg   [2:0] oldMax_V_6_fu_326;
wire   [2:0] select_ln167_6_fu_1522_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_6_load;
reg   [2:0] oldMax_V_7_fu_330;
wire   [2:0] select_ln167_7_fu_1547_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_7_load;
reg   [2:0] oldMax_V_8_fu_334;
wire   [2:0] select_ln167_8_fu_1572_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_8_load;
reg   [2:0] oldMax_V_9_fu_338;
wire   [2:0] select_ln167_9_fu_1597_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_9_load;
reg   [2:0] oldMax_V_10_fu_342;
wire   [2:0] select_ln167_10_fu_1622_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_10_load;
reg   [2:0] oldMax_V_11_fu_346;
wire   [2:0] select_ln167_11_fu_1647_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_11_load;
reg   [2:0] oldMax_V_12_fu_350;
wire   [2:0] select_ln167_12_fu_1672_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_12_load;
reg   [2:0] oldMax_V_13_fu_354;
wire   [2:0] select_ln167_13_fu_1697_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_13_load;
reg   [2:0] oldMax_V_14_fu_358;
wire   [2:0] select_ln167_14_fu_1722_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_14_load;
reg   [2:0] oldMax_V_15_fu_362;
wire   [2:0] select_ln167_15_fu_1747_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_15_load;
reg   [2:0] oldMax_V_16_fu_366;
wire   [2:0] select_ln167_16_fu_1772_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_16_load;
reg   [2:0] oldMax_V_17_fu_370;
wire   [2:0] select_ln167_17_fu_1797_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_17_load;
reg   [2:0] oldMax_V_18_fu_374;
wire   [2:0] select_ln167_18_fu_1822_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_18_load;
reg   [2:0] oldMax_V_19_fu_378;
wire   [2:0] select_ln167_19_fu_1847_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_19_load;
reg   [2:0] oldMax_V_20_fu_382;
wire   [2:0] select_ln167_20_fu_1872_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_20_load;
reg   [2:0] oldMax_V_21_fu_386;
wire   [2:0] select_ln167_21_fu_1897_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_21_load;
reg   [2:0] oldMax_V_22_fu_390;
wire   [2:0] select_ln167_22_fu_1922_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_22_load;
reg   [2:0] oldMax_V_23_fu_394;
wire   [2:0] select_ln167_23_fu_1947_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_23_load;
reg   [2:0] oldMax_V_24_fu_398;
wire   [2:0] select_ln167_24_fu_1972_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_24_load;
reg   [2:0] oldMax_V_25_fu_402;
wire   [2:0] select_ln167_25_fu_1997_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_25_load;
reg   [2:0] oldMax_V_26_fu_406;
wire   [2:0] select_ln167_26_fu_2022_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_26_load;
reg   [2:0] oldMax_V_27_fu_410;
wire   [2:0] select_ln167_27_fu_2047_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_27_load;
reg   [2:0] oldMax_V_28_fu_414;
wire   [2:0] select_ln167_28_fu_2072_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_28_load;
reg   [2:0] oldMax_V_29_fu_418;
wire   [2:0] select_ln167_29_fu_2097_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_29_load;
reg   [2:0] oldMax_V_30_fu_422;
wire   [2:0] select_ln167_30_fu_2122_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_30_load;
reg   [2:0] oldMax_V_31_fu_426;
wire   [2:0] select_ln167_31_fu_2147_p3;
reg   [2:0] ap_sig_allocacmp_oldMax_V_31_load;
wire   [0:0] icmp_ln158_1_fu_2156_p2;
wire   [2:0] channeldata_V_fu_1362_p1;
wire   [0:0] icmp_ln1035_fu_1366_p2;
wire   [2:0] channeldata_V_1_fu_1381_p4;
wire   [0:0] icmp_ln1035_1_fu_1391_p2;
wire   [2:0] channeldata_V_2_fu_1406_p4;
wire   [0:0] icmp_ln1035_2_fu_1416_p2;
wire   [2:0] channeldata_V_3_fu_1431_p4;
wire   [0:0] icmp_ln1035_3_fu_1441_p2;
wire   [2:0] channeldata_V_4_fu_1456_p4;
wire   [0:0] icmp_ln1035_4_fu_1466_p2;
wire   [2:0] channeldata_V_5_fu_1481_p4;
wire   [0:0] icmp_ln1035_5_fu_1491_p2;
wire   [2:0] channeldata_V_6_fu_1506_p4;
wire   [0:0] icmp_ln1035_6_fu_1516_p2;
wire   [2:0] channeldata_V_7_fu_1531_p4;
wire   [0:0] icmp_ln1035_7_fu_1541_p2;
wire   [2:0] channeldata_V_8_fu_1556_p4;
wire   [0:0] icmp_ln1035_8_fu_1566_p2;
wire   [2:0] channeldata_V_9_fu_1581_p4;
wire   [0:0] icmp_ln1035_9_fu_1591_p2;
wire   [2:0] channeldata_V_10_fu_1606_p4;
wire   [0:0] icmp_ln1035_10_fu_1616_p2;
wire   [2:0] channeldata_V_11_fu_1631_p4;
wire   [0:0] icmp_ln1035_11_fu_1641_p2;
wire   [2:0] channeldata_V_12_fu_1656_p4;
wire   [0:0] icmp_ln1035_12_fu_1666_p2;
wire   [2:0] channeldata_V_13_fu_1681_p4;
wire   [0:0] icmp_ln1035_13_fu_1691_p2;
wire   [2:0] channeldata_V_14_fu_1706_p4;
wire   [0:0] icmp_ln1035_14_fu_1716_p2;
wire   [2:0] channeldata_V_15_fu_1731_p4;
wire   [0:0] icmp_ln1035_15_fu_1741_p2;
wire   [2:0] channeldata_V_16_fu_1756_p4;
wire   [0:0] icmp_ln1035_16_fu_1766_p2;
wire   [2:0] channeldata_V_17_fu_1781_p4;
wire   [0:0] icmp_ln1035_17_fu_1791_p2;
wire   [2:0] channeldata_V_18_fu_1806_p4;
wire   [0:0] icmp_ln1035_18_fu_1816_p2;
wire   [2:0] channeldata_V_19_fu_1831_p4;
wire   [0:0] icmp_ln1035_19_fu_1841_p2;
wire   [2:0] channeldata_V_20_fu_1856_p4;
wire   [0:0] icmp_ln1035_20_fu_1866_p2;
wire   [2:0] channeldata_V_21_fu_1881_p4;
wire   [0:0] icmp_ln1035_21_fu_1891_p2;
wire   [2:0] channeldata_V_22_fu_1906_p4;
wire   [0:0] icmp_ln1035_22_fu_1916_p2;
wire   [2:0] channeldata_V_23_fu_1931_p4;
wire   [0:0] icmp_ln1035_23_fu_1941_p2;
wire   [2:0] channeldata_V_24_fu_1956_p4;
wire   [0:0] icmp_ln1035_24_fu_1966_p2;
wire   [2:0] channeldata_V_25_fu_1981_p4;
wire   [0:0] icmp_ln1035_25_fu_1991_p2;
wire   [2:0] channeldata_V_26_fu_2006_p4;
wire   [0:0] icmp_ln1035_26_fu_2016_p2;
wire   [2:0] channeldata_V_27_fu_2031_p4;
wire   [0:0] icmp_ln1035_27_fu_2041_p2;
wire   [2:0] channeldata_V_28_fu_2056_p4;
wire   [0:0] icmp_ln1035_28_fu_2066_p2;
wire   [2:0] channeldata_V_29_fu_2081_p4;
wire   [0:0] icmp_ln1035_29_fu_2091_p2;
wire   [2:0] channeldata_V_30_fu_2106_p4;
wire   [0:0] icmp_ln1035_30_fu_2116_p2;
wire   [2:0] channeldata_V_31_fu_2131_p4;
wire   [0:0] icmp_ln1035_31_fu_2141_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
reg    ap_condition_1053;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            kx_fu_298 <= kx_2_fu_1260_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            kx_fu_298 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_10_fu_342 <= select_ln167_10_fu_1622_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_10_fu_342 <= buf_V_10_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_11_fu_346 <= select_ln167_11_fu_1647_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_11_fu_346 <= buf_V_11_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_12_fu_350 <= select_ln167_12_fu_1672_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_12_fu_350 <= buf_V_12_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_13_fu_354 <= select_ln167_13_fu_1697_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_13_fu_354 <= buf_V_13_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_14_fu_358 <= select_ln167_14_fu_1722_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_14_fu_358 <= buf_V_14_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_15_fu_362 <= select_ln167_15_fu_1747_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_15_fu_362 <= buf_V_15_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_16_fu_366 <= select_ln167_16_fu_1772_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_16_fu_366 <= buf_V_16_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_17_fu_370 <= select_ln167_17_fu_1797_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_17_fu_370 <= buf_V_17_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_18_fu_374 <= select_ln167_18_fu_1822_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_18_fu_374 <= buf_V_18_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_19_fu_378 <= select_ln167_19_fu_1847_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_19_fu_378 <= buf_V_19_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_1_fu_306 <= select_ln167_1_fu_1397_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_1_fu_306 <= buf_V_1_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_20_fu_382 <= select_ln167_20_fu_1872_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_20_fu_382 <= buf_V_20_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_21_fu_386 <= select_ln167_21_fu_1897_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_21_fu_386 <= buf_V_21_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_22_fu_390 <= select_ln167_22_fu_1922_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_22_fu_390 <= buf_V_22_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_23_fu_394 <= select_ln167_23_fu_1947_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_23_fu_394 <= buf_V_23_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_24_fu_398 <= select_ln167_24_fu_1972_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_24_fu_398 <= buf_V_24_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_25_fu_402 <= select_ln167_25_fu_1997_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_25_fu_402 <= buf_V_25_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_26_fu_406 <= select_ln167_26_fu_2022_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_26_fu_406 <= buf_V_26_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_27_fu_410 <= select_ln167_27_fu_2047_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_27_fu_410 <= buf_V_27_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_28_fu_414 <= select_ln167_28_fu_2072_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_28_fu_414 <= buf_V_28_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_29_fu_418 <= select_ln167_29_fu_2097_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_29_fu_418 <= buf_V_29_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_2_fu_310 <= select_ln167_2_fu_1422_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_2_fu_310 <= buf_V_2_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_30_fu_422 <= select_ln167_30_fu_2122_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_30_fu_422 <= buf_V_30_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_31_fu_426 <= select_ln167_31_fu_2147_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_31_fu_426 <= buf_V_31_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_3_fu_314 <= select_ln167_3_fu_1447_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_3_fu_314 <= buf_V_3_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_4_fu_318 <= select_ln167_4_fu_1472_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_4_fu_318 <= buf_V_4_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_5_fu_322 <= select_ln167_5_fu_1497_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_5_fu_322 <= buf_V_5_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_6_fu_326 <= select_ln167_6_fu_1522_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_6_fu_326 <= buf_V_6_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_7_fu_330 <= select_ln167_7_fu_1547_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_7_fu_330 <= buf_V_7_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_8_fu_334 <= select_ln167_8_fu_1572_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_8_fu_334 <= buf_V_8_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_9_fu_338 <= select_ln167_9_fu_1597_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_9_fu_338 <= buf_V_9_load_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1053)) begin
        if ((icmp_ln158_fu_1254_p2 == 1'd0)) begin
            oldMax_V_fu_302 <= select_ln167_fu_1372_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oldMax_V_fu_302 <= buf_V_load_1;
        end
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_fu_1254_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_kx_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_kx_1 = kx_fu_298;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_10_load = buf_V_10_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_10_load = oldMax_V_10_fu_342;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_11_load = buf_V_11_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_11_load = oldMax_V_11_fu_346;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_12_load = buf_V_12_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_12_load = oldMax_V_12_fu_350;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_13_load = buf_V_13_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_13_load = oldMax_V_13_fu_354;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_14_load = buf_V_14_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_14_load = oldMax_V_14_fu_358;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_15_load = buf_V_15_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_15_load = oldMax_V_15_fu_362;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_16_load = buf_V_16_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_16_load = oldMax_V_16_fu_366;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_17_load = buf_V_17_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_17_load = oldMax_V_17_fu_370;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_18_load = buf_V_18_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_18_load = oldMax_V_18_fu_374;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_19_load = buf_V_19_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_19_load = oldMax_V_19_fu_378;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_1_load = buf_V_1_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_1_load = oldMax_V_1_fu_306;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_20_load = buf_V_20_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_20_load = oldMax_V_20_fu_382;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_21_load = buf_V_21_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_21_load = oldMax_V_21_fu_386;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_22_load = buf_V_22_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_22_load = oldMax_V_22_fu_390;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_23_load = buf_V_23_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_23_load = oldMax_V_23_fu_394;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_24_load = buf_V_24_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_24_load = oldMax_V_24_fu_398;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_25_load = buf_V_25_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_25_load = oldMax_V_25_fu_402;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_26_load = buf_V_26_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_26_load = oldMax_V_26_fu_406;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_27_load = buf_V_27_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_27_load = oldMax_V_27_fu_410;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_28_load = buf_V_28_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_28_load = oldMax_V_28_fu_414;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_29_load = buf_V_29_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_29_load = oldMax_V_29_fu_418;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_2_load = buf_V_2_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_2_load = oldMax_V_2_fu_310;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_30_load = buf_V_30_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_30_load = oldMax_V_30_fu_422;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_31_load = buf_V_31_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_31_load = oldMax_V_31_fu_426;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_3_load = buf_V_3_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_3_load = oldMax_V_3_fu_314;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_4_load = buf_V_4_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_4_load = oldMax_V_4_fu_318;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_5_load = buf_V_5_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_5_load = oldMax_V_5_fu_322;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_6_load = buf_V_6_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_6_load = oldMax_V_6_fu_326;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_7_load = buf_V_7_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_7_load = oldMax_V_7_fu_330;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_8_load = buf_V_8_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_8_load = oldMax_V_8_fu_334;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_9_load = buf_V_9_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_9_load = oldMax_V_9_fu_338;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_oldMax_V_load = buf_V_load_1;
    end else begin
        ap_sig_allocacmp_oldMax_V_load = oldMax_V_fu_302;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_10_ce0 = 1'b1;
    end else begin
        buf_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_10_we0 = 1'b1;
    end else begin
        buf_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_11_ce0 = 1'b1;
    end else begin
        buf_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_11_we0 = 1'b1;
    end else begin
        buf_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_12_ce0 = 1'b1;
    end else begin
        buf_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_12_we0 = 1'b1;
    end else begin
        buf_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_13_ce0 = 1'b1;
    end else begin
        buf_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_13_we0 = 1'b1;
    end else begin
        buf_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_14_ce0 = 1'b1;
    end else begin
        buf_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_14_we0 = 1'b1;
    end else begin
        buf_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_15_ce0 = 1'b1;
    end else begin
        buf_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_15_we0 = 1'b1;
    end else begin
        buf_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_16_ce0 = 1'b1;
    end else begin
        buf_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_16_we0 = 1'b1;
    end else begin
        buf_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_17_ce0 = 1'b1;
    end else begin
        buf_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_17_we0 = 1'b1;
    end else begin
        buf_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_18_ce0 = 1'b1;
    end else begin
        buf_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_18_we0 = 1'b1;
    end else begin
        buf_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_19_ce0 = 1'b1;
    end else begin
        buf_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_19_we0 = 1'b1;
    end else begin
        buf_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_1_we0 = 1'b1;
    end else begin
        buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_20_ce0 = 1'b1;
    end else begin
        buf_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_20_we0 = 1'b1;
    end else begin
        buf_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_21_ce0 = 1'b1;
    end else begin
        buf_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_21_we0 = 1'b1;
    end else begin
        buf_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_22_ce0 = 1'b1;
    end else begin
        buf_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_22_we0 = 1'b1;
    end else begin
        buf_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_23_ce0 = 1'b1;
    end else begin
        buf_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_23_we0 = 1'b1;
    end else begin
        buf_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_24_ce0 = 1'b1;
    end else begin
        buf_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_24_we0 = 1'b1;
    end else begin
        buf_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_25_ce0 = 1'b1;
    end else begin
        buf_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_25_we0 = 1'b1;
    end else begin
        buf_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_26_ce0 = 1'b1;
    end else begin
        buf_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_26_we0 = 1'b1;
    end else begin
        buf_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_27_ce0 = 1'b1;
    end else begin
        buf_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_27_we0 = 1'b1;
    end else begin
        buf_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_28_ce0 = 1'b1;
    end else begin
        buf_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_28_we0 = 1'b1;
    end else begin
        buf_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_29_ce0 = 1'b1;
    end else begin
        buf_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_29_we0 = 1'b1;
    end else begin
        buf_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_2_we0 = 1'b1;
    end else begin
        buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_30_ce0 = 1'b1;
    end else begin
        buf_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_30_we0 = 1'b1;
    end else begin
        buf_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_31_ce0 = 1'b1;
    end else begin
        buf_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_31_we0 = 1'b1;
    end else begin
        buf_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_3_we0 = 1'b1;
    end else begin
        buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_4_we0 = 1'b1;
    end else begin
        buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_5_ce0 = 1'b1;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_5_we0 = 1'b1;
    end else begin
        buf_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_6_ce0 = 1'b1;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_6_we0 = 1'b1;
    end else begin
        buf_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_7_ce0 = 1'b1;
    end else begin
        buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_7_we0 = 1'b1;
    end else begin
        buf_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_8_ce0 = 1'b1;
    end else begin
        buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_8_we0 = 1'b1;
    end else begin
        buf_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_9_ce0 = 1'b1;
    end else begin
        buf_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_9_we0 = 1'b1;
    end else begin
        buf_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_1_fu_2156_p2 == 1'd1) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        buf_V_we0 = 1'b1;
    end else begin
        buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln158_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_condition_1053 = (~((ap_start_int == 1'b0) | ((icmp_ln158_fu_1254_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign buf_V_10_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_10_d0 = ((icmp_ln1035_10_fu_1616_p2[0:0] == 1'b1) ? channeldata_V_10_fu_1606_p4 : ap_sig_allocacmp_oldMax_V_10_load);

assign buf_V_11_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_11_d0 = ((icmp_ln1035_11_fu_1641_p2[0:0] == 1'b1) ? channeldata_V_11_fu_1631_p4 : ap_sig_allocacmp_oldMax_V_11_load);

assign buf_V_12_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_12_d0 = ((icmp_ln1035_12_fu_1666_p2[0:0] == 1'b1) ? channeldata_V_12_fu_1656_p4 : ap_sig_allocacmp_oldMax_V_12_load);

assign buf_V_13_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_13_d0 = ((icmp_ln1035_13_fu_1691_p2[0:0] == 1'b1) ? channeldata_V_13_fu_1681_p4 : ap_sig_allocacmp_oldMax_V_13_load);

assign buf_V_14_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_14_d0 = ((icmp_ln1035_14_fu_1716_p2[0:0] == 1'b1) ? channeldata_V_14_fu_1706_p4 : ap_sig_allocacmp_oldMax_V_14_load);

assign buf_V_15_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_15_d0 = ((icmp_ln1035_15_fu_1741_p2[0:0] == 1'b1) ? channeldata_V_15_fu_1731_p4 : ap_sig_allocacmp_oldMax_V_15_load);

assign buf_V_16_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_16_d0 = ((icmp_ln1035_16_fu_1766_p2[0:0] == 1'b1) ? channeldata_V_16_fu_1756_p4 : ap_sig_allocacmp_oldMax_V_16_load);

assign buf_V_17_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_17_d0 = ((icmp_ln1035_17_fu_1791_p2[0:0] == 1'b1) ? channeldata_V_17_fu_1781_p4 : ap_sig_allocacmp_oldMax_V_17_load);

assign buf_V_18_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_18_d0 = ((icmp_ln1035_18_fu_1816_p2[0:0] == 1'b1) ? channeldata_V_18_fu_1806_p4 : ap_sig_allocacmp_oldMax_V_18_load);

assign buf_V_19_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_19_d0 = ((icmp_ln1035_19_fu_1841_p2[0:0] == 1'b1) ? channeldata_V_19_fu_1831_p4 : ap_sig_allocacmp_oldMax_V_19_load);

assign buf_V_1_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_1_d0 = ((icmp_ln1035_1_fu_1391_p2[0:0] == 1'b1) ? channeldata_V_1_fu_1381_p4 : ap_sig_allocacmp_oldMax_V_1_load);

assign buf_V_20_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_20_d0 = ((icmp_ln1035_20_fu_1866_p2[0:0] == 1'b1) ? channeldata_V_20_fu_1856_p4 : ap_sig_allocacmp_oldMax_V_20_load);

assign buf_V_21_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_21_d0 = ((icmp_ln1035_21_fu_1891_p2[0:0] == 1'b1) ? channeldata_V_21_fu_1881_p4 : ap_sig_allocacmp_oldMax_V_21_load);

assign buf_V_22_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_22_d0 = ((icmp_ln1035_22_fu_1916_p2[0:0] == 1'b1) ? channeldata_V_22_fu_1906_p4 : ap_sig_allocacmp_oldMax_V_22_load);

assign buf_V_23_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_23_d0 = ((icmp_ln1035_23_fu_1941_p2[0:0] == 1'b1) ? channeldata_V_23_fu_1931_p4 : ap_sig_allocacmp_oldMax_V_23_load);

assign buf_V_24_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_24_d0 = ((icmp_ln1035_24_fu_1966_p2[0:0] == 1'b1) ? channeldata_V_24_fu_1956_p4 : ap_sig_allocacmp_oldMax_V_24_load);

assign buf_V_25_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_25_d0 = ((icmp_ln1035_25_fu_1991_p2[0:0] == 1'b1) ? channeldata_V_25_fu_1981_p4 : ap_sig_allocacmp_oldMax_V_25_load);

assign buf_V_26_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_26_d0 = ((icmp_ln1035_26_fu_2016_p2[0:0] == 1'b1) ? channeldata_V_26_fu_2006_p4 : ap_sig_allocacmp_oldMax_V_26_load);

assign buf_V_27_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_27_d0 = ((icmp_ln1035_27_fu_2041_p2[0:0] == 1'b1) ? channeldata_V_27_fu_2031_p4 : ap_sig_allocacmp_oldMax_V_27_load);

assign buf_V_28_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_28_d0 = ((icmp_ln1035_28_fu_2066_p2[0:0] == 1'b1) ? channeldata_V_28_fu_2056_p4 : ap_sig_allocacmp_oldMax_V_28_load);

assign buf_V_29_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_29_d0 = ((icmp_ln1035_29_fu_2091_p2[0:0] == 1'b1) ? channeldata_V_29_fu_2081_p4 : ap_sig_allocacmp_oldMax_V_29_load);

assign buf_V_2_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_2_d0 = ((icmp_ln1035_2_fu_1416_p2[0:0] == 1'b1) ? channeldata_V_2_fu_1406_p4 : ap_sig_allocacmp_oldMax_V_2_load);

assign buf_V_30_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_30_d0 = ((icmp_ln1035_30_fu_2116_p2[0:0] == 1'b1) ? channeldata_V_30_fu_2106_p4 : ap_sig_allocacmp_oldMax_V_30_load);

assign buf_V_31_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_31_d0 = ((icmp_ln1035_31_fu_2141_p2[0:0] == 1'b1) ? channeldata_V_31_fu_2131_p4 : ap_sig_allocacmp_oldMax_V_31_load);

assign buf_V_3_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_3_d0 = ((icmp_ln1035_3_fu_1441_p2[0:0] == 1'b1) ? channeldata_V_3_fu_1431_p4 : ap_sig_allocacmp_oldMax_V_3_load);

assign buf_V_4_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_4_d0 = ((icmp_ln1035_4_fu_1466_p2[0:0] == 1'b1) ? channeldata_V_4_fu_1456_p4 : ap_sig_allocacmp_oldMax_V_4_load);

assign buf_V_5_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_5_d0 = ((icmp_ln1035_5_fu_1491_p2[0:0] == 1'b1) ? channeldata_V_5_fu_1481_p4 : ap_sig_allocacmp_oldMax_V_5_load);

assign buf_V_6_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_6_d0 = ((icmp_ln1035_6_fu_1516_p2[0:0] == 1'b1) ? channeldata_V_6_fu_1506_p4 : ap_sig_allocacmp_oldMax_V_6_load);

assign buf_V_7_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_7_d0 = ((icmp_ln1035_7_fu_1541_p2[0:0] == 1'b1) ? channeldata_V_7_fu_1531_p4 : ap_sig_allocacmp_oldMax_V_7_load);

assign buf_V_8_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_8_d0 = ((icmp_ln1035_8_fu_1566_p2[0:0] == 1'b1) ? channeldata_V_8_fu_1556_p4 : ap_sig_allocacmp_oldMax_V_8_load);

assign buf_V_9_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_9_d0 = ((icmp_ln1035_9_fu_1591_p2[0:0] == 1'b1) ? channeldata_V_9_fu_1581_p4 : ap_sig_allocacmp_oldMax_V_9_load);

assign buf_V_address0 = zext_ln156_cast_fu_1050_p1;

assign buf_V_d0 = ((icmp_ln1035_fu_1366_p2[0:0] == 1'b1) ? channeldata_V_fu_1362_p1 : ap_sig_allocacmp_oldMax_V_load);

assign channeldata_V_10_fu_1606_p4 = {{in0_V_TDATA[32:30]}};

assign channeldata_V_11_fu_1631_p4 = {{in0_V_TDATA[35:33]}};

assign channeldata_V_12_fu_1656_p4 = {{in0_V_TDATA[38:36]}};

assign channeldata_V_13_fu_1681_p4 = {{in0_V_TDATA[41:39]}};

assign channeldata_V_14_fu_1706_p4 = {{in0_V_TDATA[44:42]}};

assign channeldata_V_15_fu_1731_p4 = {{in0_V_TDATA[47:45]}};

assign channeldata_V_16_fu_1756_p4 = {{in0_V_TDATA[50:48]}};

assign channeldata_V_17_fu_1781_p4 = {{in0_V_TDATA[53:51]}};

assign channeldata_V_18_fu_1806_p4 = {{in0_V_TDATA[56:54]}};

assign channeldata_V_19_fu_1831_p4 = {{in0_V_TDATA[59:57]}};

assign channeldata_V_1_fu_1381_p4 = {{in0_V_TDATA[5:3]}};

assign channeldata_V_20_fu_1856_p4 = {{in0_V_TDATA[62:60]}};

assign channeldata_V_21_fu_1881_p4 = {{in0_V_TDATA[65:63]}};

assign channeldata_V_22_fu_1906_p4 = {{in0_V_TDATA[68:66]}};

assign channeldata_V_23_fu_1931_p4 = {{in0_V_TDATA[71:69]}};

assign channeldata_V_24_fu_1956_p4 = {{in0_V_TDATA[74:72]}};

assign channeldata_V_25_fu_1981_p4 = {{in0_V_TDATA[77:75]}};

assign channeldata_V_26_fu_2006_p4 = {{in0_V_TDATA[80:78]}};

assign channeldata_V_27_fu_2031_p4 = {{in0_V_TDATA[83:81]}};

assign channeldata_V_28_fu_2056_p4 = {{in0_V_TDATA[86:84]}};

assign channeldata_V_29_fu_2081_p4 = {{in0_V_TDATA[89:87]}};

assign channeldata_V_2_fu_1406_p4 = {{in0_V_TDATA[8:6]}};

assign channeldata_V_30_fu_2106_p4 = {{in0_V_TDATA[92:90]}};

assign channeldata_V_31_fu_2131_p4 = {{in0_V_TDATA[95:93]}};

assign channeldata_V_3_fu_1431_p4 = {{in0_V_TDATA[11:9]}};

assign channeldata_V_4_fu_1456_p4 = {{in0_V_TDATA[14:12]}};

assign channeldata_V_5_fu_1481_p4 = {{in0_V_TDATA[17:15]}};

assign channeldata_V_6_fu_1506_p4 = {{in0_V_TDATA[20:18]}};

assign channeldata_V_7_fu_1531_p4 = {{in0_V_TDATA[23:21]}};

assign channeldata_V_8_fu_1556_p4 = {{in0_V_TDATA[26:24]}};

assign channeldata_V_9_fu_1581_p4 = {{in0_V_TDATA[29:27]}};

assign channeldata_V_fu_1362_p1 = in0_V_TDATA[2:0];

assign icmp_ln1035_10_fu_1616_p2 = ((channeldata_V_10_fu_1606_p4 > ap_sig_allocacmp_oldMax_V_10_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_11_fu_1641_p2 = ((channeldata_V_11_fu_1631_p4 > ap_sig_allocacmp_oldMax_V_11_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_12_fu_1666_p2 = ((channeldata_V_12_fu_1656_p4 > ap_sig_allocacmp_oldMax_V_12_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_13_fu_1691_p2 = ((channeldata_V_13_fu_1681_p4 > ap_sig_allocacmp_oldMax_V_13_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_14_fu_1716_p2 = ((channeldata_V_14_fu_1706_p4 > ap_sig_allocacmp_oldMax_V_14_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_15_fu_1741_p2 = ((channeldata_V_15_fu_1731_p4 > ap_sig_allocacmp_oldMax_V_15_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_16_fu_1766_p2 = ((channeldata_V_16_fu_1756_p4 > ap_sig_allocacmp_oldMax_V_16_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_17_fu_1791_p2 = ((channeldata_V_17_fu_1781_p4 > ap_sig_allocacmp_oldMax_V_17_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_18_fu_1816_p2 = ((channeldata_V_18_fu_1806_p4 > ap_sig_allocacmp_oldMax_V_18_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_19_fu_1841_p2 = ((channeldata_V_19_fu_1831_p4 > ap_sig_allocacmp_oldMax_V_19_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_1_fu_1391_p2 = ((channeldata_V_1_fu_1381_p4 > ap_sig_allocacmp_oldMax_V_1_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_20_fu_1866_p2 = ((channeldata_V_20_fu_1856_p4 > ap_sig_allocacmp_oldMax_V_20_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_21_fu_1891_p2 = ((channeldata_V_21_fu_1881_p4 > ap_sig_allocacmp_oldMax_V_21_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_22_fu_1916_p2 = ((channeldata_V_22_fu_1906_p4 > ap_sig_allocacmp_oldMax_V_22_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_23_fu_1941_p2 = ((channeldata_V_23_fu_1931_p4 > ap_sig_allocacmp_oldMax_V_23_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_24_fu_1966_p2 = ((channeldata_V_24_fu_1956_p4 > ap_sig_allocacmp_oldMax_V_24_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_25_fu_1991_p2 = ((channeldata_V_25_fu_1981_p4 > ap_sig_allocacmp_oldMax_V_25_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_26_fu_2016_p2 = ((channeldata_V_26_fu_2006_p4 > ap_sig_allocacmp_oldMax_V_26_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_27_fu_2041_p2 = ((channeldata_V_27_fu_2031_p4 > ap_sig_allocacmp_oldMax_V_27_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_28_fu_2066_p2 = ((channeldata_V_28_fu_2056_p4 > ap_sig_allocacmp_oldMax_V_28_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_29_fu_2091_p2 = ((channeldata_V_29_fu_2081_p4 > ap_sig_allocacmp_oldMax_V_29_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_2_fu_1416_p2 = ((channeldata_V_2_fu_1406_p4 > ap_sig_allocacmp_oldMax_V_2_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_30_fu_2116_p2 = ((channeldata_V_30_fu_2106_p4 > ap_sig_allocacmp_oldMax_V_30_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_31_fu_2141_p2 = ((channeldata_V_31_fu_2131_p4 > ap_sig_allocacmp_oldMax_V_31_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_3_fu_1441_p2 = ((channeldata_V_3_fu_1431_p4 > ap_sig_allocacmp_oldMax_V_3_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_4_fu_1466_p2 = ((channeldata_V_4_fu_1456_p4 > ap_sig_allocacmp_oldMax_V_4_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_5_fu_1491_p2 = ((channeldata_V_5_fu_1481_p4 > ap_sig_allocacmp_oldMax_V_5_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_6_fu_1516_p2 = ((channeldata_V_6_fu_1506_p4 > ap_sig_allocacmp_oldMax_V_6_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_7_fu_1541_p2 = ((channeldata_V_7_fu_1531_p4 > ap_sig_allocacmp_oldMax_V_7_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_8_fu_1566_p2 = ((channeldata_V_8_fu_1556_p4 > ap_sig_allocacmp_oldMax_V_8_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_9_fu_1591_p2 = ((channeldata_V_9_fu_1581_p4 > ap_sig_allocacmp_oldMax_V_9_load) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_1366_p2 = ((channeldata_V_fu_1362_p1 > ap_sig_allocacmp_oldMax_V_load) ? 1'b1 : 1'b0);

assign icmp_ln158_1_fu_2156_p2 = ((kx_2_fu_1260_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_1254_p2 = ((ap_sig_allocacmp_kx_1 == 2'd2) ? 1'b1 : 1'b0);

assign kx_2_fu_1260_p2 = (ap_sig_allocacmp_kx_1 + 2'd1);

assign select_ln167_10_fu_1622_p3 = ((icmp_ln1035_10_fu_1616_p2[0:0] == 1'b1) ? channeldata_V_10_fu_1606_p4 : ap_sig_allocacmp_oldMax_V_10_load);

assign select_ln167_11_fu_1647_p3 = ((icmp_ln1035_11_fu_1641_p2[0:0] == 1'b1) ? channeldata_V_11_fu_1631_p4 : ap_sig_allocacmp_oldMax_V_11_load);

assign select_ln167_12_fu_1672_p3 = ((icmp_ln1035_12_fu_1666_p2[0:0] == 1'b1) ? channeldata_V_12_fu_1656_p4 : ap_sig_allocacmp_oldMax_V_12_load);

assign select_ln167_13_fu_1697_p3 = ((icmp_ln1035_13_fu_1691_p2[0:0] == 1'b1) ? channeldata_V_13_fu_1681_p4 : ap_sig_allocacmp_oldMax_V_13_load);

assign select_ln167_14_fu_1722_p3 = ((icmp_ln1035_14_fu_1716_p2[0:0] == 1'b1) ? channeldata_V_14_fu_1706_p4 : ap_sig_allocacmp_oldMax_V_14_load);

assign select_ln167_15_fu_1747_p3 = ((icmp_ln1035_15_fu_1741_p2[0:0] == 1'b1) ? channeldata_V_15_fu_1731_p4 : ap_sig_allocacmp_oldMax_V_15_load);

assign select_ln167_16_fu_1772_p3 = ((icmp_ln1035_16_fu_1766_p2[0:0] == 1'b1) ? channeldata_V_16_fu_1756_p4 : ap_sig_allocacmp_oldMax_V_16_load);

assign select_ln167_17_fu_1797_p3 = ((icmp_ln1035_17_fu_1791_p2[0:0] == 1'b1) ? channeldata_V_17_fu_1781_p4 : ap_sig_allocacmp_oldMax_V_17_load);

assign select_ln167_18_fu_1822_p3 = ((icmp_ln1035_18_fu_1816_p2[0:0] == 1'b1) ? channeldata_V_18_fu_1806_p4 : ap_sig_allocacmp_oldMax_V_18_load);

assign select_ln167_19_fu_1847_p3 = ((icmp_ln1035_19_fu_1841_p2[0:0] == 1'b1) ? channeldata_V_19_fu_1831_p4 : ap_sig_allocacmp_oldMax_V_19_load);

assign select_ln167_1_fu_1397_p3 = ((icmp_ln1035_1_fu_1391_p2[0:0] == 1'b1) ? channeldata_V_1_fu_1381_p4 : ap_sig_allocacmp_oldMax_V_1_load);

assign select_ln167_20_fu_1872_p3 = ((icmp_ln1035_20_fu_1866_p2[0:0] == 1'b1) ? channeldata_V_20_fu_1856_p4 : ap_sig_allocacmp_oldMax_V_20_load);

assign select_ln167_21_fu_1897_p3 = ((icmp_ln1035_21_fu_1891_p2[0:0] == 1'b1) ? channeldata_V_21_fu_1881_p4 : ap_sig_allocacmp_oldMax_V_21_load);

assign select_ln167_22_fu_1922_p3 = ((icmp_ln1035_22_fu_1916_p2[0:0] == 1'b1) ? channeldata_V_22_fu_1906_p4 : ap_sig_allocacmp_oldMax_V_22_load);

assign select_ln167_23_fu_1947_p3 = ((icmp_ln1035_23_fu_1941_p2[0:0] == 1'b1) ? channeldata_V_23_fu_1931_p4 : ap_sig_allocacmp_oldMax_V_23_load);

assign select_ln167_24_fu_1972_p3 = ((icmp_ln1035_24_fu_1966_p2[0:0] == 1'b1) ? channeldata_V_24_fu_1956_p4 : ap_sig_allocacmp_oldMax_V_24_load);

assign select_ln167_25_fu_1997_p3 = ((icmp_ln1035_25_fu_1991_p2[0:0] == 1'b1) ? channeldata_V_25_fu_1981_p4 : ap_sig_allocacmp_oldMax_V_25_load);

assign select_ln167_26_fu_2022_p3 = ((icmp_ln1035_26_fu_2016_p2[0:0] == 1'b1) ? channeldata_V_26_fu_2006_p4 : ap_sig_allocacmp_oldMax_V_26_load);

assign select_ln167_27_fu_2047_p3 = ((icmp_ln1035_27_fu_2041_p2[0:0] == 1'b1) ? channeldata_V_27_fu_2031_p4 : ap_sig_allocacmp_oldMax_V_27_load);

assign select_ln167_28_fu_2072_p3 = ((icmp_ln1035_28_fu_2066_p2[0:0] == 1'b1) ? channeldata_V_28_fu_2056_p4 : ap_sig_allocacmp_oldMax_V_28_load);

assign select_ln167_29_fu_2097_p3 = ((icmp_ln1035_29_fu_2091_p2[0:0] == 1'b1) ? channeldata_V_29_fu_2081_p4 : ap_sig_allocacmp_oldMax_V_29_load);

assign select_ln167_2_fu_1422_p3 = ((icmp_ln1035_2_fu_1416_p2[0:0] == 1'b1) ? channeldata_V_2_fu_1406_p4 : ap_sig_allocacmp_oldMax_V_2_load);

assign select_ln167_30_fu_2122_p3 = ((icmp_ln1035_30_fu_2116_p2[0:0] == 1'b1) ? channeldata_V_30_fu_2106_p4 : ap_sig_allocacmp_oldMax_V_30_load);

assign select_ln167_31_fu_2147_p3 = ((icmp_ln1035_31_fu_2141_p2[0:0] == 1'b1) ? channeldata_V_31_fu_2131_p4 : ap_sig_allocacmp_oldMax_V_31_load);

assign select_ln167_3_fu_1447_p3 = ((icmp_ln1035_3_fu_1441_p2[0:0] == 1'b1) ? channeldata_V_3_fu_1431_p4 : ap_sig_allocacmp_oldMax_V_3_load);

assign select_ln167_4_fu_1472_p3 = ((icmp_ln1035_4_fu_1466_p2[0:0] == 1'b1) ? channeldata_V_4_fu_1456_p4 : ap_sig_allocacmp_oldMax_V_4_load);

assign select_ln167_5_fu_1497_p3 = ((icmp_ln1035_5_fu_1491_p2[0:0] == 1'b1) ? channeldata_V_5_fu_1481_p4 : ap_sig_allocacmp_oldMax_V_5_load);

assign select_ln167_6_fu_1522_p3 = ((icmp_ln1035_6_fu_1516_p2[0:0] == 1'b1) ? channeldata_V_6_fu_1506_p4 : ap_sig_allocacmp_oldMax_V_6_load);

assign select_ln167_7_fu_1547_p3 = ((icmp_ln1035_7_fu_1541_p2[0:0] == 1'b1) ? channeldata_V_7_fu_1531_p4 : ap_sig_allocacmp_oldMax_V_7_load);

assign select_ln167_8_fu_1572_p3 = ((icmp_ln1035_8_fu_1566_p2[0:0] == 1'b1) ? channeldata_V_8_fu_1556_p4 : ap_sig_allocacmp_oldMax_V_8_load);

assign select_ln167_9_fu_1597_p3 = ((icmp_ln1035_9_fu_1591_p2[0:0] == 1'b1) ? channeldata_V_9_fu_1581_p4 : ap_sig_allocacmp_oldMax_V_9_load);

assign select_ln167_fu_1372_p3 = ((icmp_ln1035_fu_1366_p2[0:0] == 1'b1) ? channeldata_V_fu_1362_p1 : ap_sig_allocacmp_oldMax_V_load);

assign zext_ln156_cast_fu_1050_p1 = zext_ln156;

endmodule //StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
