#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 19 15:54:34 2022
# Process ID: 174002
# Current directory: /home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1835.563 MHz, CPU Physical cores: 8, Host memory: 32553 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 32791
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.184 ; gain = 87.961 ; free physical = 3995 ; free virtual = 11056
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu7ev-ffvc1156-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 174162
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3051.652 ; gain = 231.828 ; free physical = 999 ; free virtual = 8063
Synthesis current peak Physical Memory [PSS] (MB): peak = 2359.787; parent = 2192.271; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4018.184; parent = 3062.562; children = 955.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'corr_accel' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_reg_file_RAM_T2P_BRAM_1R1W' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_reg_file_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_reg_file_RAM_T2P_BRAM_1R1W' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_reg_file_RAM_T2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_recv_data_burst' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_recv_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_flow_control_loop_pipe_sequential_init' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_flow_control_loop_pipe_sequential_init' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_recv_data_burst' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_recv_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_compute' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_134_1' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_134_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_134_1' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_134_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_150_4' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_150_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/ip/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/ip/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_150_4' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_150_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/ip/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/ip/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_compute' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_send_data_burst' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_send_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_mux_21_16_1_1' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_mux_21_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_mux_21_16_1_1' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_mux_21_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_mux_164_16_1_1' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_mux_164_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_mux_164_16_1_1' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_mux_164_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_send_data_burst' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_send_data_burst.v:10]
INFO: [Synth 8-6157] synthesizing module 'corr_accel_control_s_axi' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_control_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel_control_s_axi' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_control_s_axi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'corr_accel' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'idx_1_reg_2618_pp0_iter2_reg_reg' and it is trimmed from '15' to '14' bits. [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_send_data_burst.v:1900]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_control_s_axi.v:282]
WARNING: [Synth 8-7129] Port WDATA[31] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module corr_accel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addsub in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.527 ; gain = 394.703 ; free physical = 953 ; free virtual = 8019
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4170.152; parent = 3214.531; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3229.371 ; gain = 409.547 ; free physical = 958 ; free virtual = 8024
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4184.996; parent = 3229.375; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3229.371 ; gain = 409.547 ; free physical = 958 ; free virtual = 8024
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4184.996; parent = 3229.375; children = 955.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3240.340 ; gain = 0.000 ; free physical = 931 ; free virtual = 7997
INFO: [Netlist 29-17] Analyzing 790 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/corr_accel_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3372.184 ; gain = 0.000 ; free physical = 867 ; free virtual = 7936
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/corr_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.184 ; gain = 0.000 ; free physical = 867 ; free virtual = 7935
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3372.184 ; gain = 0.000 ; free physical = 866 ; free virtual = 7934
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3372.184 ; gain = 552.359 ; free physical = 1099 ; free virtual = 8167
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.793; parent = 3340.172; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3372.184 ; gain = 552.359 ; free physical = 1098 ; free virtual = 8167
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.793; parent = 3340.172; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3372.184 ; gain = 552.359 ; free physical = 1099 ; free virtual = 8167
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.793; parent = 3340.172; children = 955.621
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'idx_1_reg_2618_reg' and it is trimmed from '15' to '14' bits. [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/644f/hdl/verilog/corr_accel_send_data_burst.v:1894]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'corr_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'corr_accel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "corr_accel_reg_file_RAM_T2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "corr_accel_reg_file_RAM_T2P_BRAM_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'corr_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'corr_accel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3372.184 ; gain = 552.359 ; free physical = 1096 ; free virtual = 8170
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.793; parent = 3340.172; children = 955.621
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized25) to 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized25) to 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1:/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1:/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1:/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1:/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'corr_accel_hadd_16ns_16ns_16_2_full_dsp_1:/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_4_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_5_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_5_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_6_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_6_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_7_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_7_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_8_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_8_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_9_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_9_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_10_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_10_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_11_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_11_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_12_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_12_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_13_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_13_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_14_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_14_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_15_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_15_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_16_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_16_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_17_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_17_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_18_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_18_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_19_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_19_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_20_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_20_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_21_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_21_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_22_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_22_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_23_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_23_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_24_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_24_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_25_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_25_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_26_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_26_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_27_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_27_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_28_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_28_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_29_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_29_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_30_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_30_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/reg_file_31_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/reg_file_31_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module corr_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module corr_accel_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.184 ; gain = 552.359 ; free physical = 935 ; free virtual = 8027
Synthesis current peak Physical Memory [PSS] (MB): peak = 2455.372; parent = 2287.876; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.793; parent = 3340.172; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 3712.520 ; gain = 892.695 ; free physical = 378 ; free virtual = 7471
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.405; parent = 2780.331; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4668.145; parent = 3712.523; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U55/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /b_exp_largest_del_inferred/ALIGN_DIST[0]
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U55/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /\merged_sub_mux.STRUCT_ADD /Q[5]
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U55/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /\merged_sub_mux.STRUCT_ADD /A[0]
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U55/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /b_exp_largest_del_inferred/I4
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U54/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /b_exp_largest_del_inferred/ALIGN_DIST[0]
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U54/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /\merged_sub_mux.STRUCT_ADD /Q[5]
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U54/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /\merged_sub_mux.STRUCT_ADD /A[0]
      : inst/grp_compute_fu_291/\hadd_16ns_16ns_16_2_full_dsp_1_U54/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP /b_exp_largest_del_inferred/I4
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 3741.551 ; gain = 921.727 ; free physical = 335 ; free virtual = 7429
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.737; parent = 2788.666; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.176; parent = 3741.555; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 286 ; free virtual = 7378
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 259 ; free virtual = 7240
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 260 ; free virtual = 7238
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 253 ; free virtual = 7214
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 252 ; free virtual = 7212
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 248 ; free virtual = 7208
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 250 ; free virtual = 7210
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_56                 | Dynamic     | -      | -      | -      | -      | 27     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_44 | C+D+A*B     | 13     | 13     | 19     | 0      | 19     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|dsp48e1_wrapper                    | Dynamic     | -      | -      | -      | -      | 27     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0    | C+D+A*B     | 13     | 13     | 19     | 0      | 19     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+-----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    44|
|2     |DSP48E1  |     4|
|3     |LUT1     |    29|
|4     |LUT2     |   200|
|5     |LUT3     |   472|
|6     |LUT4     |   182|
|7     |LUT5     |   181|
|8     |LUT6     |   515|
|10    |MUXCY    |   390|
|11    |MUXF7    |   128|
|12    |MUXF8    |    64|
|13    |RAMB36E2 |    32|
|14    |SRL16E   |     6|
|15    |XORCY    |   346|
|16    |FDRE     |  1035|
|17    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 3757.566 ; gain = 937.742 ; free physical = 250 ; free virtual = 7210
Synthesis current peak Physical Memory [PSS] (MB): peak = 2960.237; parent = 2793.166; children = 167.516
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.191; parent = 3757.570; children = 955.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 804 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 3757.566 ; gain = 794.930 ; free physical = 310 ; free virtual = 7256
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 3757.574 ; gain = 937.742 ; free physical = 310 ; free virtual = 7256
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3757.574 ; gain = 0.000 ; free physical = 418 ; free virtual = 7364
INFO: [Netlist 29-17] Analyzing 990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3817.266 ; gain = 0.000 ; free physical = 332 ; free virtual = 7278
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  (CARRY4) => CARRY8: 72 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 14 instances

Synth Design complete, checksum: a31d2234
INFO: [Common 17-83] Releasing license: Synthesis
211 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 3817.266 ; gain = 2033.270 ; free physical = 537 ; free virtual = 7483
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c694b6184ee96b8a
INFO: [Coretcl 2-1174] Renamed 225 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 15:56:26 2022...
