{
    "if/if_statement/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "if/if_statement/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "if_statement.v",
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 51.7,
        "synthesis_time(ms)": 0.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "if/if_statement/k6_N10_40nm": {
        "test_name": "if/if_statement/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "if_statement.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 13.4,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "if/if_statement/k6_N10_mem32K_40nm": {
        "test_name": "if/if_statement/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "if_statement.v",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 51.5,
        "synthesis_time(ms)": 0.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "if/if_statement/no_arch": {
        "test_name": "if/if_statement/no_arch",
        "verilog": "if_statement.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
