<profile>

<section name = "Vitis HLS Report for 'matrix_mutiply'" level="0">
<item name = "Date">Tue Jul 18 18:12:15 2023
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">threed_render_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 464, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 788, 324, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 258, -</column>
<column name="Register">-, -, 748, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_40s_40s_73_2_1_U41">mul_40s_40s_73_2_1, 0, 4, 197, 81, 0</column>
<column name="mul_40s_40s_73_2_1_U42">mul_40s_40s_73_2_1, 0, 4, 197, 81, 0</column>
<column name="mul_40s_40s_73_2_1_U43">mul_40s_40s_73_2_1, 0, 4, 197, 81, 0</column>
<column name="mul_40s_40s_73_2_1_U44">mul_40s_40s_73_2_1, 0, 4, 197, 81, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1271_1_fu_376_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln1271_2_fu_386_p2">+, 0, 0, 13, 10, 2</column>
<column name="add_ln1271_fu_348_p2">+, 0, 0, 12, 11, 11</column>
<column name="ret_V_38_fu_460_p2">+, 0, 0, 80, 73, 73</column>
<column name="ret_V_fu_446_p2">+, 0, 0, 80, 73, 73</column>
<column name="sub_ln1271_1_fu_370_p2">-, 0, 0, 13, 10, 10</column>
<column name="sub_ln1271_fu_338_p2">-, 0, 0, 13, 10, 10</column>
<column name="select_ln19_10_fu_517_p3">select, 0, 0, 40, 1, 40</column>
<column name="select_ln19_6_fu_485_p3">select, 0, 0, 40, 1, 40</column>
<column name="select_ln19_7_fu_493_p3">select, 0, 0, 40, 1, 40</column>
<column name="select_ln19_8_fu_501_p3">select, 0, 0, 40, 1, 40</column>
<column name="select_ln19_9_fu_509_p3">select, 0, 0, 40, 1, 40</column>
<column name="select_ln19_fu_477_p3">select, 0, 0, 40, 1, 40</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_phi_mux_phi_ln19_3_phi_fu_295_p6">14, 3, 40, 120</column>
<column name="ap_phi_mux_phi_ln19_4_phi_fu_308_p6">14, 3, 40, 120</column>
<column name="ap_phi_mux_phi_ln19_phi_fu_282_p6">14, 3, 40, 120</column>
<column name="ap_phi_mux_write_flag11_0_phi_fu_240_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_write_flag14_0_phi_fu_254_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_write_flag17_0_phi_fu_268_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_write_flag4_0_phi_fu_212_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_write_flag8_0_phi_fu_198_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_write_flag_0_phi_fu_226_p6">14, 3, 1, 3</column>
<column name="ap_return_0">9, 2, 40, 80</column>
<column name="ap_return_1">9, 2, 40, 80</column>
<column name="ap_return_2">9, 2, 40, 80</column>
<column name="ap_return_3">9, 2, 40, 80</column>
<column name="ap_return_4">9, 2, 40, 80</column>
<column name="ap_return_5">9, 2, 40, 80</column>
<column name="ap_return_6">9, 2, 40, 80</column>
<column name="ap_return_7">9, 2, 40, 80</column>
<column name="ap_return_8">9, 2, 40, 80</column>
<column name="input_vector_address0">14, 3, 10, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_return_0_preg">40, 0, 40, 0</column>
<column name="ap_return_1_preg">40, 0, 40, 0</column>
<column name="ap_return_2_preg">40, 0, 40, 0</column>
<column name="ap_return_3_preg">40, 0, 40, 0</column>
<column name="ap_return_4_preg">40, 0, 40, 0</column>
<column name="ap_return_5_preg">40, 0, 40, 0</column>
<column name="ap_return_6_preg">40, 0, 40, 0</column>
<column name="ap_return_7_preg">40, 0, 40, 0</column>
<column name="ap_return_8_preg">40, 0, 40, 0</column>
<column name="r_V_54_reg_601">40, 0, 40, 0</column>
<column name="r_V_55_reg_643">73, 0, 73, 0</column>
<column name="r_V_56_reg_648">73, 0, 73, 0</column>
<column name="r_V_57_reg_653">73, 0, 73, 0</column>
<column name="r_V_58_reg_658">73, 0, 73, 0</column>
<column name="r_V_reg_596">40, 0, 40, 0</column>
<column name="sub_ln1271_1_reg_579">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_0">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_1">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_2">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_3">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_4">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_5">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_6">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_7">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="ap_return_8">out, 40, ap_ctrl_hs, matrix_mutiply, return value</column>
<column name="input_vector_address0">out, 10, ap_memory, input_vector, array</column>
<column name="input_vector_ce0">out, 1, ap_memory, input_vector, array</column>
<column name="input_vector_q0">in, 40, ap_memory, input_vector, array</column>
<column name="input_vector_address1">out, 10, ap_memory, input_vector, array</column>
<column name="input_vector_ce1">out, 1, ap_memory, input_vector, array</column>
<column name="input_vector_q1">in, 40, ap_memory, input_vector, array</column>
<column name="input_vector_offset">in, 7, ap_none, input_vector_offset, scalar</column>
<column name="input_vector_offset1">in, 2, ap_none, input_vector_offset1, scalar</column>
<column name="p_read5">in, 40, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 40, ap_none, p_read6, scalar</column>
<column name="p_read9">in, 40, ap_none, p_read9, scalar</column>
<column name="p_read10">in, 40, ap_none, p_read10, scalar</column>
<column name="p_read">in, 40, ap_none, p_read, scalar</column>
<column name="p_read1">in, 40, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 40, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 40, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 40, ap_none, p_read4, scalar</column>
<column name="p_read7">in, 40, ap_none, p_read7, scalar</column>
<column name="p_read8">in, 40, ap_none, p_read8, scalar</column>
<column name="p_read11">in, 40, ap_none, p_read11, scalar</column>
<column name="p_read12">in, 40, ap_none, p_read12, scalar</column>
<column name="output_vector_offset">in, 2, ap_none, output_vector_offset, scalar</column>
</table>
</item>
</section>
</profile>
