INFO-FLOW: Workspace /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1 opened at Tue Feb 08 15:34:01 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/lorenzo/Programs/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lorenzo/Programs/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.28 sec.
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.38 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.38 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/ban_interface.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/ban_interface.cpp -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top ban_interface -name=ban_interface 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.25 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/all.directive.json -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.26 sec.
Command       clang_tidy done; 0.26 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.2 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/ban.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/ban.cpp -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -DFPGA_HLS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top ban_interface -name=ban_interface 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.21 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/all.directive.json -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.45 sec.
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.52 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.18 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp -DFPGA_HLS -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.62 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.83 seconds; current allocated memory: 418.867 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.g.bc" "/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.g.bc /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban.g.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.76 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.76 sec.
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ban_interface -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ban_interface -reflow-float-conversion -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.6 sec.
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ban_interface 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ban_interface -mllvm -hls-db-dir -mllvm /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.63 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_577_1' (../src/ban.cpp:577:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_555_1' (../src/ban.cpp:555:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:546:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_496_3' (../src/ban.cpp:496:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:427:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_486_2' (../src/ban.cpp:486:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:427:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_6' (../src/ban.cpp:253:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_5' (../src/ban.cpp:236:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (../src/ban.cpp:220:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (../src/ban.cpp:114:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_1' (../src/ban.cpp:157:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*, bool) (.45)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.45)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../src/ban.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../src/ban.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'Ban::operator*=(Ban const&)' (../src/ban.h:80:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:420:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*) (.57)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban.h:97:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban.h:98:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'Ban::operator+(float) const' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:546:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:566:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:566:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'Ban::operator*=(float)' (../src/ban.h:107:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.69)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'operator-(float, Ban const&)' (../src/ban.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'operator*(float, Ban const&)' (../src/ban.h:112:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'operator/(float, Ban const&)' (../src/ban.h:113:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban.h:116:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator>(float) const' (../src/ban.h:118:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator<=(float) const' (../src/ban.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban.h:120:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator==(float, Ban const&)' (../src/ban.h:122:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator!=(float, Ban const&)' (../src/ban.h:123:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator<=(float, Ban const&)' (../src/ban.h:126:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'operator>=(float, Ban const&)' (../src/ban.h:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator-(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator*(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator/(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator==(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator!=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator<=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator>=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.112.136)' (../src/ban.cpp:111:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.112.136)' (../src/ban.cpp:117:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:133:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:145:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:142:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:136:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33.155)' (../src/ban.cpp:111:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:136:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:117:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:142:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::mul_body(Ban const&) const (.42)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:173:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_mul(float const*, float const*, float*) (.130)' (../src/ban.cpp:173:30)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:270:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:212:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:216:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:445:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:437:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:69:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:522:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:509:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:525:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(float) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(float) const' (../src/ban.cpp:575:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:212:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:216:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:155:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:176:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:411:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:403:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:397:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:386:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:375:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:367:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:361:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:350:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:69:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:553:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:108:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:107:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:106:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:105:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:78:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:336:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:336:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:328:32)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:328:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:321:36)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:321:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:54:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:54:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:421:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:81:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:80:46)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.43 seconds; current allocated memory: 422.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 422.520 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ban_interface -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.0.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 430.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.1.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 437.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.g.1.bc to /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.o.1.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_1' (../src/ban.cpp:444) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_1' (../src/ban.cpp:506) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_1' (../src/ban.cpp:506) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i448' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i247' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp33.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp45.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.h:113) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i404' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i391' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i234' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.1' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i208' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.2' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp5.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp14.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp27.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp29.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num.2' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp39.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp41.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num.3' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:575) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:540) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:540) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:192) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.h:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i404' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i391' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i234' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.1' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i208' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.2' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp5.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp14.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp27.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp29.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num.2' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp39.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp41.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num.3' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:575) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:540) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:540) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:192) in dimension 1 completely.
Command         transform done; 0.86 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:444:33) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'sqrt'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:421:5) to (../src/ban_interface.cpp:46:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:506:33) in function 'Ban::operator+.2'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:506:33) in function 'Ban::operator+'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:117:28) to (../src/ban.cpp:119:3) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul'... converting 7 basic blocks.
Command         transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 470.375 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.o.2.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:177:10)
Command         transform done; 0.93 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.269 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.51 sec.
Command     elaborate done; 10.79 sec.
Execute     ap_eval exec zip -j /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
Execute       ap_set_top_model ban_interface 
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_215_1' to 'operator_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_169_1' to 'p_mul_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_187_1' to 'p_mul_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_506_1' to 'operator_Pipeline_VITIS_LOOP_506_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_506_1' to 'operator_2_Pipeline_VITIS_LOOP_506_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_21_1' to 'operator_2_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2' to 'operator_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_215_1' to 'operator_1_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_169_1' to 'p_mul_1_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_187_1' to 'p_mul_1_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_84_1' to 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_92_2' to 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_104_3' to 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1' to 'p_sum_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_84_1' to 'operator_3_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_92_2' to 'operator_3_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_104_3' to 'operator_3_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_84_1' to 'p_sum_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_92_2' to 'p_sum_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_104_3' to 'p_sum_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1_s'.
Command       ap_set_top_model done; 0.12 sec.
Execute       get_model_list ban_interface -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ban_interface 
Execute       preproc_iomode -model operator+.1 
Execute       preproc_iomode -model _sum 
Execute       preproc_iomode -model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator+.3 
Execute       preproc_iomode -model operator+.3_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator+.3_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator+.3_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model _sum.1 
Execute       preproc_iomode -model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model mul_body 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       preproc_iomode -model mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model operator/.1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model _mul.1 
Execute       preproc_iomode -model _mul.1_Pipeline_VITIS_LOOP_187_1 
Execute       preproc_iomode -model _mul.1_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model operator/.1_Pipeline_VITIS_LOOP_215_1 
Execute       preproc_iomode -model sqrt 
Execute       preproc_iomode -model sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       preproc_iomode -model sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       preproc_iomode -model sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       preproc_iomode -model operator/.2 
Execute       preproc_iomode -model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator+.2 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_506_1 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model operator+ 
Execute       preproc_iomode -model operator+_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model operator+_Pipeline_VITIS_LOOP_506_1 
Execute       preproc_iomode -model operator+_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator+_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator+_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       preproc_iomode -model operator/ 
Execute       preproc_iomode -model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       preproc_iomode -model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       preproc_iomode -model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model _mul 
Execute       preproc_iomode -model _mul_Pipeline_VITIS_LOOP_187_1 
Execute       preproc_iomode -model _mul_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model operator/_Pipeline_VITIS_LOOP_215_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       preproc_iomode -model ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       get_model_list ban_interface -filter all-wo-channel 
INFO-FLOW: Model list for configure: ban_interface_Pipeline_VITIS_LOOP_410_122 ban_interface_Pipeline_VITIS_LOOP_374_121 ban_interface_Pipeline_VITIS_LOOP_410_120 ban_interface_Pipeline_VITIS_LOOP_374_119 ban_interface_Pipeline_VITIS_LOOP_68_118 ban_interface_Pipeline_VITIS_LOOP_68_117 ban_interface_Pipeline_VITIS_LOOP_374_116 ban_interface_Pipeline_VITIS_LOOP_410_115 ban_interface_Pipeline_VITIS_LOOP_410_1 ban_interface_Pipeline_VITIS_LOOP_374_1 ban_interface_Pipeline_VITIS_LOOP_68_114 ban_interface_Pipeline_VITIS_LOOP_68_1 operator/_Pipeline_VITIS_LOOP_215_1 _mul_Pipeline_VITIS_LOOP_169_1 _mul_Pipeline_VITIS_LOOP_187_1 _mul operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ ban_interface_Pipeline_VITIS_LOOP_84_111 ban_interface_Pipeline_VITIS_LOOP_92_212 ban_interface_Pipeline_VITIS_LOOP_104_313 operator+_Pipeline_VITIS_LOOP_84_1 operator+_Pipeline_VITIS_LOOP_92_2 operator+_Pipeline_VITIS_LOOP_104_3 operator+_Pipeline_VITIS_LOOP_506_1 operator+_Pipeline_VITIS_LOOP_21_1 operator+ operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2_Pipeline_VITIS_LOOP_506_1 operator+.2_Pipeline_VITIS_LOOP_21_1 operator+.2 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 ban_interface_Pipeline_VITIS_LOOP_84_18 ban_interface_Pipeline_VITIS_LOOP_92_29 ban_interface_Pipeline_VITIS_LOOP_104_310 ban_interface_Pipeline_VITIS_LOOP_84_1 ban_interface_Pipeline_VITIS_LOOP_92_2 ban_interface_Pipeline_VITIS_LOOP_104_3 ban_interface_Pipeline_VITIS_LOOP_335_17 ban_interface_Pipeline_VITIS_LOOP_335_16 ban_interface_Pipeline_VITIS_LOOP_335_15 ban_interface_Pipeline_VITIS_LOOP_335_1 ban_interface_Pipeline_VITIS_LOOP_53_14 ban_interface_Pipeline_VITIS_LOOP_53_1 sqrt_Pipeline_VITIS_LOOP_68_1 sqrt_Pipeline_VITIS_LOOP_444_1 sqrt_Pipeline_VITIS_LOOP_169_1 sqrt_Pipeline_VITIS_LOOP_187_1 sqrt_Pipeline_VITIS_LOOP_21_1 sqrt operator/.1_Pipeline_VITIS_LOOP_215_1 _mul.1_Pipeline_VITIS_LOOP_169_1 _mul.1_Pipeline_VITIS_LOOP_187_1 _mul.1 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 mul_body_Pipeline_VITIS_LOOP_169_1 mul_body_Pipeline_VITIS_LOOP_187_1 mul_body_Pipeline_VITIS_LOOP_21_1 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.3_Pipeline_VITIS_LOOP_84_1 operator+.3_Pipeline_VITIS_LOOP_92_2 operator+.3_Pipeline_VITIS_LOOP_104_3 operator+.3 _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+.1 ban_interface
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_410_122 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_410_122 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_374_121 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_374_121 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_410_120 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_410_120 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_374_119 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_374_119 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_68_118 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_68_118 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_68_117 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_68_117 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_374_116 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_374_116 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_410_115 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_410_115 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_410_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_410_1 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_374_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_374_1 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_68_114 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_68_114 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Configuring Module : operator/_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_215_1 
Execute       apply_spec_resource_limit operator/_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Configuring Module : _mul_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit _mul_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : _mul_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_187_1 
Execute       apply_spec_resource_limit _mul_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Configuring Module : _mul ...
Execute       set_default_model _mul 
Execute       apply_spec_resource_limit _mul 
INFO-FLOW: Configuring Module : operator/_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/ ...
Execute       set_default_model operator/ 
Execute       apply_spec_resource_limit operator/ 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_84_111 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_84_111 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_92_212 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_92_212 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_104_313 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_104_313 
INFO-FLOW: Configuring Module : operator+_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator+_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator+_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator+_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator+_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator+_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator+_Pipeline_VITIS_LOOP_506_1 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_506_1 
Execute       apply_spec_resource_limit operator+_Pipeline_VITIS_LOOP_506_1 
INFO-FLOW: Configuring Module : operator+_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit operator+_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : operator+ ...
Execute       set_default_model operator+ 
Execute       apply_spec_resource_limit operator+ 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_506_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_506_1 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_506_1 
INFO-FLOW: Configuring Module : operator+.2_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit operator+.2_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : operator+.2 ...
Execute       set_default_model operator+.2 
Execute       apply_spec_resource_limit operator+.2 
INFO-FLOW: Configuring Module : operator/.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/.2 ...
Execute       set_default_model operator/.2 
Execute       apply_spec_resource_limit operator/.2 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_84_18 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_84_18 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_92_29 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_92_29 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_104_310 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_104_310 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_335_17 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_335_17 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_335_16 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_335_16 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_335_15 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_335_15 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_335_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_335_1 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_53_14 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_53_14 
INFO-FLOW: Configuring Module : ban_interface_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       apply_spec_resource_limit ban_interface_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Configuring Module : sqrt_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       apply_spec_resource_limit sqrt_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Configuring Module : sqrt_Pipeline_VITIS_LOOP_444_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       apply_spec_resource_limit sqrt_Pipeline_VITIS_LOOP_444_1 
INFO-FLOW: Configuring Module : sqrt_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit sqrt_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : sqrt_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       apply_spec_resource_limit sqrt_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Configuring Module : sqrt_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit sqrt_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : sqrt ...
Execute       set_default_model sqrt 
Execute       apply_spec_resource_limit sqrt 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_215_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Configuring Module : _mul.1_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit _mul.1_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : _mul.1_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_187_1 
Execute       apply_spec_resource_limit _mul.1_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Configuring Module : _mul.1 ...
Execute       set_default_model _mul.1 
Execute       apply_spec_resource_limit _mul.1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator/.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator/.1 ...
Execute       set_default_model operator/.1 
Execute       apply_spec_resource_limit operator/.1 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : mul_body_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit mul_body_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : mul_body ...
Execute       set_default_model mul_body 
Execute       apply_spec_resource_limit mul_body 
INFO-FLOW: Configuring Module : _sum.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : _sum.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : _sum.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : _sum.1 ...
Execute       set_default_model _sum.1 
Execute       apply_spec_resource_limit _sum.1 
INFO-FLOW: Configuring Module : operator+.3_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit operator+.3_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : operator+.3_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit operator+.3_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : operator+.3_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit operator+.3_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : operator+.3 ...
Execute       set_default_model operator+.3 
Execute       apply_spec_resource_limit operator+.3 
INFO-FLOW: Configuring Module : _sum_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit _sum_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : _sum_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       apply_spec_resource_limit _sum_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Configuring Module : _sum_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       apply_spec_resource_limit _sum_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Configuring Module : _sum ...
Execute       set_default_model _sum 
Execute       apply_spec_resource_limit _sum 
INFO-FLOW: Configuring Module : operator+.1 ...
Execute       set_default_model operator+.1 
Execute       apply_spec_resource_limit operator+.1 
INFO-FLOW: Configuring Module : ban_interface ...
Execute       set_default_model ban_interface 
Execute       apply_spec_resource_limit ban_interface 
INFO-FLOW: Model list for preprocess: ban_interface_Pipeline_VITIS_LOOP_410_122 ban_interface_Pipeline_VITIS_LOOP_374_121 ban_interface_Pipeline_VITIS_LOOP_410_120 ban_interface_Pipeline_VITIS_LOOP_374_119 ban_interface_Pipeline_VITIS_LOOP_68_118 ban_interface_Pipeline_VITIS_LOOP_68_117 ban_interface_Pipeline_VITIS_LOOP_374_116 ban_interface_Pipeline_VITIS_LOOP_410_115 ban_interface_Pipeline_VITIS_LOOP_410_1 ban_interface_Pipeline_VITIS_LOOP_374_1 ban_interface_Pipeline_VITIS_LOOP_68_114 ban_interface_Pipeline_VITIS_LOOP_68_1 operator/_Pipeline_VITIS_LOOP_215_1 _mul_Pipeline_VITIS_LOOP_169_1 _mul_Pipeline_VITIS_LOOP_187_1 _mul operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ ban_interface_Pipeline_VITIS_LOOP_84_111 ban_interface_Pipeline_VITIS_LOOP_92_212 ban_interface_Pipeline_VITIS_LOOP_104_313 operator+_Pipeline_VITIS_LOOP_84_1 operator+_Pipeline_VITIS_LOOP_92_2 operator+_Pipeline_VITIS_LOOP_104_3 operator+_Pipeline_VITIS_LOOP_506_1 operator+_Pipeline_VITIS_LOOP_21_1 operator+ operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2_Pipeline_VITIS_LOOP_506_1 operator+.2_Pipeline_VITIS_LOOP_21_1 operator+.2 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 ban_interface_Pipeline_VITIS_LOOP_84_18 ban_interface_Pipeline_VITIS_LOOP_92_29 ban_interface_Pipeline_VITIS_LOOP_104_310 ban_interface_Pipeline_VITIS_LOOP_84_1 ban_interface_Pipeline_VITIS_LOOP_92_2 ban_interface_Pipeline_VITIS_LOOP_104_3 ban_interface_Pipeline_VITIS_LOOP_335_17 ban_interface_Pipeline_VITIS_LOOP_335_16 ban_interface_Pipeline_VITIS_LOOP_335_15 ban_interface_Pipeline_VITIS_LOOP_335_1 ban_interface_Pipeline_VITIS_LOOP_53_14 ban_interface_Pipeline_VITIS_LOOP_53_1 sqrt_Pipeline_VITIS_LOOP_68_1 sqrt_Pipeline_VITIS_LOOP_444_1 sqrt_Pipeline_VITIS_LOOP_169_1 sqrt_Pipeline_VITIS_LOOP_187_1 sqrt_Pipeline_VITIS_LOOP_21_1 sqrt operator/.1_Pipeline_VITIS_LOOP_215_1 _mul.1_Pipeline_VITIS_LOOP_169_1 _mul.1_Pipeline_VITIS_LOOP_187_1 _mul.1 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 mul_body_Pipeline_VITIS_LOOP_169_1 mul_body_Pipeline_VITIS_LOOP_187_1 mul_body_Pipeline_VITIS_LOOP_21_1 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.3_Pipeline_VITIS_LOOP_84_1 operator+.3_Pipeline_VITIS_LOOP_92_2 operator+.3_Pipeline_VITIS_LOOP_104_3 operator+.3 _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+.1 ban_interface
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_410_122 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_122 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_374_121 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_121 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_410_120 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_120 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_374_119 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_119 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_68_118 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_118 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_68_117 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_117 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_374_116 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_116 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_410_115 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_115 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_410_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_1 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_374_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_1 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_68_114 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_114 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Preprocessing Module: operator/_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_215_1 
Execute       cdfg_preprocess -model operator/_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Preprocessing Module: _mul_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model _mul_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess _mul_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: _mul_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_187_1 
Execute       cdfg_preprocess -model _mul_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess _mul_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Preprocessing Module: _mul ...
Execute       set_default_model _mul 
Execute       cdfg_preprocess -model _mul 
Execute       rtl_gen_preprocess _mul 
INFO-FLOW: Preprocessing Module: operator/_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/ ...
Execute       set_default_model operator/ 
Execute       cdfg_preprocess -model operator/ 
Execute       rtl_gen_preprocess operator/ 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_84_111 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_84_111 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_92_212 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_92_212 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_104_313 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_104_313 
INFO-FLOW: Preprocessing Module: operator+_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator+_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator+_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator+_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator+_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator+_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator+_Pipeline_VITIS_LOOP_506_1 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_506_1 
Execute       cdfg_preprocess -model operator+_Pipeline_VITIS_LOOP_506_1 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_506_1 
INFO-FLOW: Preprocessing Module: operator+_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model operator+_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: operator+ ...
Execute       set_default_model operator+ 
Execute       cdfg_preprocess -model operator+ 
Execute       rtl_gen_preprocess operator+ 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_506_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_506_1 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_506_1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_506_1 
INFO-FLOW: Preprocessing Module: operator+.2_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model operator+.2_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: operator+.2 ...
Execute       set_default_model operator+.2 
Execute       cdfg_preprocess -model operator+.2 
Execute       rtl_gen_preprocess operator+.2 
INFO-FLOW: Preprocessing Module: operator/.2_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/.2_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/.2_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/.2 ...
Execute       set_default_model operator/.2 
Execute       cdfg_preprocess -model operator/.2 
Execute       rtl_gen_preprocess operator/.2 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_84_18 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_84_18 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_92_29 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_92_29 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_104_310 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_104_310 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_335_17 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_17 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_335_16 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_16 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_335_15 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_15 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_335_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_1 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_53_14 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_53_14 
INFO-FLOW: Preprocessing Module: ban_interface_Pipeline_VITIS_LOOP_53_1 ...
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       cdfg_preprocess -model ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_53_1 
INFO-FLOW: Preprocessing Module: sqrt_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       cdfg_preprocess -model sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Preprocessing Module: sqrt_Pipeline_VITIS_LOOP_444_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       cdfg_preprocess -model sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_444_1 
INFO-FLOW: Preprocessing Module: sqrt_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: sqrt_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       cdfg_preprocess -model sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Preprocessing Module: sqrt_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: sqrt ...
Execute       set_default_model sqrt 
Execute       cdfg_preprocess -model sqrt 
Execute       rtl_gen_preprocess sqrt 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_215_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_215_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_215_1 
INFO-FLOW: Preprocessing Module: _mul.1_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model _mul.1_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess _mul.1_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: _mul.1_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_187_1 
Execute       cdfg_preprocess -model _mul.1_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess _mul.1_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Preprocessing Module: _mul.1 ...
Execute       set_default_model _mul.1 
Execute       cdfg_preprocess -model _mul.1 
Execute       rtl_gen_preprocess _mul.1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator/.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator/.1 ...
Execute       set_default_model operator/.1 
Execute       cdfg_preprocess -model operator/.1 
Execute       rtl_gen_preprocess operator/.1 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_187_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_187_1 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: mul_body_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: mul_body ...
Execute       set_default_model mul_body 
Execute       cdfg_preprocess -model mul_body 
Execute       rtl_gen_preprocess mul_body 
INFO-FLOW: Preprocessing Module: _sum.1_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: _sum.1_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: _sum.1_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: _sum.1 ...
Execute       set_default_model _sum.1 
Execute       cdfg_preprocess -model _sum.1 
Execute       rtl_gen_preprocess _sum.1 
INFO-FLOW: Preprocessing Module: operator+.3_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model operator+.3_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.3_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: operator+.3_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model operator+.3_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.3_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: operator+.3_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model operator+.3_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.3_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: operator+.3 ...
Execute       set_default_model operator+.3 
Execute       cdfg_preprocess -model operator+.3 
Execute       rtl_gen_preprocess operator+.3 
INFO-FLOW: Preprocessing Module: _sum_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: _sum_Pipeline_VITIS_LOOP_92_2 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       cdfg_preprocess -model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_92_2 
INFO-FLOW: Preprocessing Module: _sum_Pipeline_VITIS_LOOP_104_3 ...
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       cdfg_preprocess -model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_104_3 
INFO-FLOW: Preprocessing Module: _sum ...
Execute       set_default_model _sum 
Execute       cdfg_preprocess -model _sum 
Execute       rtl_gen_preprocess _sum 
INFO-FLOW: Preprocessing Module: operator+.1 ...
Execute       set_default_model operator+.1 
Execute       cdfg_preprocess -model operator+.1 
Execute       rtl_gen_preprocess operator+.1 
INFO-FLOW: Preprocessing Module: ban_interface ...
Execute       set_default_model ban_interface 
Execute       cdfg_preprocess -model ban_interface 
Execute       rtl_gen_preprocess ban_interface 
INFO-FLOW: Model list for synthesis: ban_interface_Pipeline_VITIS_LOOP_410_122 ban_interface_Pipeline_VITIS_LOOP_374_121 ban_interface_Pipeline_VITIS_LOOP_410_120 ban_interface_Pipeline_VITIS_LOOP_374_119 ban_interface_Pipeline_VITIS_LOOP_68_118 ban_interface_Pipeline_VITIS_LOOP_68_117 ban_interface_Pipeline_VITIS_LOOP_374_116 ban_interface_Pipeline_VITIS_LOOP_410_115 ban_interface_Pipeline_VITIS_LOOP_410_1 ban_interface_Pipeline_VITIS_LOOP_374_1 ban_interface_Pipeline_VITIS_LOOP_68_114 ban_interface_Pipeline_VITIS_LOOP_68_1 operator/_Pipeline_VITIS_LOOP_215_1 _mul_Pipeline_VITIS_LOOP_169_1 _mul_Pipeline_VITIS_LOOP_187_1 _mul operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ ban_interface_Pipeline_VITIS_LOOP_84_111 ban_interface_Pipeline_VITIS_LOOP_92_212 ban_interface_Pipeline_VITIS_LOOP_104_313 operator+_Pipeline_VITIS_LOOP_84_1 operator+_Pipeline_VITIS_LOOP_92_2 operator+_Pipeline_VITIS_LOOP_104_3 operator+_Pipeline_VITIS_LOOP_506_1 operator+_Pipeline_VITIS_LOOP_21_1 operator+ operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2_Pipeline_VITIS_LOOP_506_1 operator+.2_Pipeline_VITIS_LOOP_21_1 operator+.2 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 ban_interface_Pipeline_VITIS_LOOP_84_18 ban_interface_Pipeline_VITIS_LOOP_92_29 ban_interface_Pipeline_VITIS_LOOP_104_310 ban_interface_Pipeline_VITIS_LOOP_84_1 ban_interface_Pipeline_VITIS_LOOP_92_2 ban_interface_Pipeline_VITIS_LOOP_104_3 ban_interface_Pipeline_VITIS_LOOP_335_17 ban_interface_Pipeline_VITIS_LOOP_335_16 ban_interface_Pipeline_VITIS_LOOP_335_15 ban_interface_Pipeline_VITIS_LOOP_335_1 ban_interface_Pipeline_VITIS_LOOP_53_14 ban_interface_Pipeline_VITIS_LOOP_53_1 sqrt_Pipeline_VITIS_LOOP_68_1 sqrt_Pipeline_VITIS_LOOP_444_1 sqrt_Pipeline_VITIS_LOOP_169_1 sqrt_Pipeline_VITIS_LOOP_187_1 sqrt_Pipeline_VITIS_LOOP_21_1 sqrt operator/.1_Pipeline_VITIS_LOOP_215_1 _mul.1_Pipeline_VITIS_LOOP_169_1 _mul.1_Pipeline_VITIS_LOOP_187_1 _mul.1 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 mul_body_Pipeline_VITIS_LOOP_169_1 mul_body_Pipeline_VITIS_LOOP_187_1 mul_body_Pipeline_VITIS_LOOP_21_1 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.3_Pipeline_VITIS_LOOP_84_1 operator+.3_Pipeline_VITIS_LOOP_92_2 operator+.3_Pipeline_VITIS_LOOP_104_3 operator+.3 _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+.1 ban_interface
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_410_122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.272 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_410_122.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_410_122 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.272 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_410_122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_374_121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.273 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_374_121.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_374_121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_374_121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_410_120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.274 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_410_120.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_410_120 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.274 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_410_120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_374_119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.274 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_374_119.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_374_119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.274 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_374_119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_68_118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_68_118.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_68_118 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_68_118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_68_117 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_68_117.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_68_117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_68_117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_374_116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_374_116.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_374_116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_374_116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_410_115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.276 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_410_115.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_410_115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.276 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_410_115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_410_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.276 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_410_1.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_410_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.276 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_410_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_374_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.277 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_374_1.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_374_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_374_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_68_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.277 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_68_114.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_68_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_68_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_68_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.277 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_68_1.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_68_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_68_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_215_1 
Execute       schedule -model operator/_Pipeline_VITIS_LOOP_215_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.278 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/_Pipeline_VITIS_LOOP_215_1.
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_215_1 
Execute       bind -model operator/_Pipeline_VITIS_LOOP_215_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.278 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.bind.adb -f 
INFO-FLOW: Finish binding operator/_Pipeline_VITIS_LOOP_215_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model _mul_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.278 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling _mul_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model _mul_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.278 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding _mul_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_187_1 
Execute       schedule -model _mul_Pipeline_VITIS_LOOP_187_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.279 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.sched.adb -f 
INFO-FLOW: Finish scheduling _mul_Pipeline_VITIS_LOOP_187_1.
Execute       set_default_model _mul_Pipeline_VITIS_LOOP_187_1 
Execute       bind -model _mul_Pipeline_VITIS_LOOP_187_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.279 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.bind.adb -f 
INFO-FLOW: Finish binding _mul_Pipeline_VITIS_LOOP_187_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul 
Execute       schedule -model _mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.279 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.sched.adb -f 
INFO-FLOW: Finish scheduling _mul.
Execute       set_default_model _mul 
Execute       bind -model _mul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.279 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.bind.adb -f 
INFO-FLOW: Finish binding _mul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator/_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator/_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator/_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator/_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator/_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/ 
Execute       schedule -model operator/ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.281 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.
Execute       set_default_model operator/ 
Execute       bind -model operator/ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.281 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.bind.adb -f 
INFO-FLOW: Finish binding operator/.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_84_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.282 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_84_111.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_84_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.282 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_84_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_92_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.282 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_92_212.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_92_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.282 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_92_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_104_313 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.283 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_104_313.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_104_313 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.283 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_104_313.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator+_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.283 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator+_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator+_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.283 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.bind.adb -f 
INFO-FLOW: Finish binding operator+_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator+_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.283 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator+_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator+_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.283 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.bind.adb -f 
INFO-FLOW: Finish binding operator+_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator+_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.284 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator+_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator+_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.284 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.bind.adb -f 
INFO-FLOW: Finish binding operator+_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_506_1 
Execute       schedule -model operator+_Pipeline_VITIS_LOOP_506_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.284 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+_Pipeline_VITIS_LOOP_506_1.
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_506_1 
Execute       bind -model operator+_Pipeline_VITIS_LOOP_506_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.284 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.bind.adb -f 
INFO-FLOW: Finish binding operator+_Pipeline_VITIS_LOOP_506_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model operator+_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.285 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model operator+_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model operator+_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.285 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding operator+_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+ 
Execute       schedule -model operator+ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.285 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.
Execute       set_default_model operator+ 
Execute       bind -model operator+ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.285 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.bind.adb -f 
INFO-FLOW: Finish binding operator+.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.287 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.287 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_506_1 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_506_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.287 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_506_1.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_506_1 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_506_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.287 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_506_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model operator+.2_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model operator+.2_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model operator+.2_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.287 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.2_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2 
Execute       schedule -model operator+.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.288 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2.
Execute       set_default_model operator+.2 
Execute       bind -model operator+.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.288 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.bind.adb -f 
INFO-FLOW: Finish binding operator+.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.289 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/.2_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.289 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.289 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/.2_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.289 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.290 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/.2_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.290 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.2 
Execute       schedule -model operator/.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.290 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.2.
Execute       set_default_model operator/.2 
Execute       bind -model operator/.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.290 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.bind.adb -f 
INFO-FLOW: Finish binding operator/.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_84_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.291 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_84_18.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_84_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.291 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_84_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_92_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.291 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_92_29.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_92_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.291 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_92_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_104_310 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.292 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_104_310.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_104_310 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.292 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_104_310.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.292 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.292 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.292 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.292 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.293 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.293 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_335_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.293 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_335_17.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_335_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.293 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_335_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_335_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.294 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_335_16.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_335_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_335_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_335_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.294 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_335_15.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_335_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_335_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_335_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.295 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_335_1.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_335_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.295 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_335_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_53_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_53_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.295 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_53_14.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_53_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.295 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_53_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       schedule -model ban_interface_Pipeline_VITIS_LOOP_53_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.296 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface_Pipeline_VITIS_LOOP_53_1.
Execute       set_default_model ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       bind -model ban_interface_Pipeline_VITIS_LOOP_53_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.296 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.bind.adb -f 
INFO-FLOW: Finish binding ban_interface_Pipeline_VITIS_LOOP_53_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       schedule -model sqrt_Pipeline_VITIS_LOOP_68_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.296 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_Pipeline_VITIS_LOOP_68_1.
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       bind -model sqrt_Pipeline_VITIS_LOOP_68_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.296 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.bind.adb -f 
INFO-FLOW: Finish binding sqrt_Pipeline_VITIS_LOOP_68_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       schedule -model sqrt_Pipeline_VITIS_LOOP_444_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_444_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_444_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.297 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_Pipeline_VITIS_LOOP_444_1.
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       bind -model sqrt_Pipeline_VITIS_LOOP_444_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.297 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.bind.adb -f 
INFO-FLOW: Finish binding sqrt_Pipeline_VITIS_LOOP_444_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model sqrt_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.297 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model sqrt_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.297 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding sqrt_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       schedule -model sqrt_Pipeline_VITIS_LOOP_187_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.298 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_Pipeline_VITIS_LOOP_187_1.
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       bind -model sqrt_Pipeline_VITIS_LOOP_187_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.298 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.bind.adb -f 
INFO-FLOW: Finish binding sqrt_Pipeline_VITIS_LOOP_187_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model sqrt_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.298 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model sqrt_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.298 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding sqrt_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt 
Execute       schedule -model sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.299 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt.
Execute       set_default_model sqrt 
Execute       bind -model sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.299 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.bind.adb -f 
INFO-FLOW: Finish binding sqrt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_215_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_215_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.299 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_215_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_215_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_215_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.299 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_215_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model _mul.1_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.300 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling _mul.1_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model _mul.1_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.300 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding _mul.1_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_187_1 
Execute       schedule -model _mul.1_Pipeline_VITIS_LOOP_187_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.300 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.sched.adb -f 
INFO-FLOW: Finish scheduling _mul.1_Pipeline_VITIS_LOOP_187_1.
Execute       set_default_model _mul.1_Pipeline_VITIS_LOOP_187_1 
Execute       bind -model _mul.1_Pipeline_VITIS_LOOP_187_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.300 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.bind.adb -f 
INFO-FLOW: Finish binding _mul.1_Pipeline_VITIS_LOOP_187_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _mul.1 
Execute       schedule -model _mul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.300 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.sched.adb -f 
INFO-FLOW: Finish scheduling _mul.1.
Execute       set_default_model _mul.1 
Execute       bind -model _mul.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.300 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.bind.adb -f 
INFO-FLOW: Finish binding _mul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.301 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.301 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.302 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator/.1_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator/.1_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/.1 
Execute       schedule -model operator/.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.1.
Execute       set_default_model operator/.1 
Execute       bind -model operator/.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.302 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.bind.adb -f 
INFO-FLOW: Finish binding operator/.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.303 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.303 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_187_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_187_1.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_187_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_187_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model mul_body_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.306 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model mul_body_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.306 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding mul_body_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_body 
Execute       schedule -model mul_body 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.306 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.sched.adb -f 
INFO-FLOW: Finish scheduling mul_body.
Execute       set_default_model mul_body 
Execute       bind -model mul_body 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.306 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.bind.adb -f 
INFO-FLOW: Finish binding mul_body.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.306 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model _sum.1_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.307 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding _sum.1_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.307 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model _sum.1_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.307 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding _sum.1_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model _sum.1_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding _sum.1_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum.1 
Execute       schedule -model _sum.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.1.
Execute       set_default_model _sum.1 
Execute       bind -model _sum.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.bind.adb -f 
INFO-FLOW: Finish binding _sum.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model operator+.3_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.3_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model operator+.3_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.3_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model operator+.3_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.3_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model operator+.3_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding operator+.3_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model operator+.3_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.3_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model operator+.3_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model operator+.3_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding operator+.3_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.3 
Execute       schedule -model operator+.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.3.
Execute       set_default_model operator+.3 
Execute       bind -model operator+.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.bind.adb -f 
INFO-FLOW: Finish binding operator+.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model _sum_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.311 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling _sum_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model _sum_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.311 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding _sum_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       schedule -model _sum_Pipeline_VITIS_LOOP_92_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.sched.adb -f 
INFO-FLOW: Finish scheduling _sum_Pipeline_VITIS_LOOP_92_2.
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_92_2 
Execute       bind -model _sum_Pipeline_VITIS_LOOP_92_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.bind.adb -f 
INFO-FLOW: Finish binding _sum_Pipeline_VITIS_LOOP_92_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       schedule -model _sum_Pipeline_VITIS_LOOP_104_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.sched.adb -f 
INFO-FLOW: Finish scheduling _sum_Pipeline_VITIS_LOOP_104_3.
Execute       set_default_model _sum_Pipeline_VITIS_LOOP_104_3 
Execute       bind -model _sum_Pipeline_VITIS_LOOP_104_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.bind.adb -f 
INFO-FLOW: Finish binding _sum_Pipeline_VITIS_LOOP_104_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum 
Execute       schedule -model _sum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.313 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.
Execute       set_default_model _sum 
Execute       bind -model _sum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.313 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.bind.adb -f 
INFO-FLOW: Finish binding _sum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1 
Execute       schedule -model operator+.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1.
Execute       set_default_model operator+.1 
Execute       bind -model operator+.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.bind.adb -f 
INFO-FLOW: Finish binding operator+.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface 
Execute       schedule -model ban_interface 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.324 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface.
Execute       set_default_model ban_interface 
Execute       bind -model ban_interface 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.324 GB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.94 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.bind.adb -f 
INFO-FLOW: Finish binding ban_interface.
Execute       get_model_list ban_interface -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess _mul_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess _mul_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess _mul 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/ 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_506_1 
Execute       rtl_gen_preprocess operator+_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator+ 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_506_1 
Execute       rtl_gen_preprocess operator+.2_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess operator+.2 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.2_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.2 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       rtl_gen_preprocess ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess sqrt 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_215_1 
Execute       rtl_gen_preprocess _mul.1_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess _mul.1_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess _mul.1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator/.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator/.1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess mul_body 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum.1_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum.1 
Execute       rtl_gen_preprocess operator+.3_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess operator+.3_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess operator+.3_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess operator+.3 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_92_2 
Execute       rtl_gen_preprocess _sum_Pipeline_VITIS_LOOP_104_3 
Execute       rtl_gen_preprocess _sum 
Execute       rtl_gen_preprocess operator+.1 
Execute       rtl_gen_preprocess ban_interface 
INFO-FLOW: Model list for RTL generation: ban_interface_Pipeline_VITIS_LOOP_410_122 ban_interface_Pipeline_VITIS_LOOP_374_121 ban_interface_Pipeline_VITIS_LOOP_410_120 ban_interface_Pipeline_VITIS_LOOP_374_119 ban_interface_Pipeline_VITIS_LOOP_68_118 ban_interface_Pipeline_VITIS_LOOP_68_117 ban_interface_Pipeline_VITIS_LOOP_374_116 ban_interface_Pipeline_VITIS_LOOP_410_115 ban_interface_Pipeline_VITIS_LOOP_410_1 ban_interface_Pipeline_VITIS_LOOP_374_1 ban_interface_Pipeline_VITIS_LOOP_68_114 ban_interface_Pipeline_VITIS_LOOP_68_1 operator/_Pipeline_VITIS_LOOP_215_1 _mul_Pipeline_VITIS_LOOP_169_1 _mul_Pipeline_VITIS_LOOP_187_1 _mul operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ ban_interface_Pipeline_VITIS_LOOP_84_111 ban_interface_Pipeline_VITIS_LOOP_92_212 ban_interface_Pipeline_VITIS_LOOP_104_313 operator+_Pipeline_VITIS_LOOP_84_1 operator+_Pipeline_VITIS_LOOP_92_2 operator+_Pipeline_VITIS_LOOP_104_3 operator+_Pipeline_VITIS_LOOP_506_1 operator+_Pipeline_VITIS_LOOP_21_1 operator+ operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2_Pipeline_VITIS_LOOP_506_1 operator+.2_Pipeline_VITIS_LOOP_21_1 operator+.2 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 ban_interface_Pipeline_VITIS_LOOP_84_18 ban_interface_Pipeline_VITIS_LOOP_92_29 ban_interface_Pipeline_VITIS_LOOP_104_310 ban_interface_Pipeline_VITIS_LOOP_84_1 ban_interface_Pipeline_VITIS_LOOP_92_2 ban_interface_Pipeline_VITIS_LOOP_104_3 ban_interface_Pipeline_VITIS_LOOP_335_17 ban_interface_Pipeline_VITIS_LOOP_335_16 ban_interface_Pipeline_VITIS_LOOP_335_15 ban_interface_Pipeline_VITIS_LOOP_335_1 ban_interface_Pipeline_VITIS_LOOP_53_14 ban_interface_Pipeline_VITIS_LOOP_53_1 sqrt_Pipeline_VITIS_LOOP_68_1 sqrt_Pipeline_VITIS_LOOP_444_1 sqrt_Pipeline_VITIS_LOOP_169_1 sqrt_Pipeline_VITIS_LOOP_187_1 sqrt_Pipeline_VITIS_LOOP_21_1 sqrt operator/.1_Pipeline_VITIS_LOOP_215_1 _mul.1_Pipeline_VITIS_LOOP_169_1 _mul.1_Pipeline_VITIS_LOOP_187_1 _mul.1 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 mul_body_Pipeline_VITIS_LOOP_169_1 mul_body_Pipeline_VITIS_LOOP_187_1 mul_body_Pipeline_VITIS_LOOP_21_1 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.3_Pipeline_VITIS_LOOP_84_1 operator+.3_Pipeline_VITIS_LOOP_92_2 operator+.3_Pipeline_VITIS_LOOP_104_3 operator+.3 _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+.1 ban_interface
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_410_122 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_122' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 1.325 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_122 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_122 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_122 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_410_122 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_122_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_410_122 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_122_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_410_122 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_122 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_122 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_410_122 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_374_121 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_121' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.327 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_121 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_121 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_121 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_374_121 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_121_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_374_121 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_121_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_374_121 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_121 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_121 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_374_121 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_410_120 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_120' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.328 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_120 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_120 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_120 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_410_120 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_120_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_410_120 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_120_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_410_120 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_120 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_120 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_410_120 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_374_119 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_119' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.330 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_119 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_119 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_119 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_374_119 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_119_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_374_119 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_119_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_374_119 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_119 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_119 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_374_119 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_68_118 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_118' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.332 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_118 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_118 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_118 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_68_118 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_118_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_68_118 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_118_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_68_118 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_118 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_118 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_68_118 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_68_117 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_117' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.333 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_117 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_117 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_117 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_68_117 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_117_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_68_117 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_117_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_68_117 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_117 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_117 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_68_117 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_374_116 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_116' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.334 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_116 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_116 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_116 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_374_116 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_116_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_374_116 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_116_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_374_116 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_116 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_116 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_374_116 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_410_115 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_115' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.336 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_115 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_115 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_115 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_410_115 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_410_115 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_115_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_410_115 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_115 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_115 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_410_115 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_410_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_1' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.338 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_410_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_1 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_410_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_410_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_410_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_410_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_410_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_410_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_374_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.339 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_374_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_1 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_374_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_374_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_374_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_374_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_374_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_374_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_68_114 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_114' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.341 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_114 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_114 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_114 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_68_114 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_68_114 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_68_114 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_114 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_114 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_68_114 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_68_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.342 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_1 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_68_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_68_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_68_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/_Pipeline_VITIS_LOOP_215_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.344 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_215_1 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_215_1 
Execute       syn_report -csynth -model operator/_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_215_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_215_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_215_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.adb 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_215_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/_Pipeline_VITIS_LOOP_215_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul_Pipeline_VITIS_LOOP_169_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.346 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_mul_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl _mul_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_mul_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model _mul_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul_Pipeline_VITIS_LOOP_169_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model _mul_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul_Pipeline_VITIS_LOOP_169_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul_Pipeline_VITIS_LOOP_187_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.347 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_mul_Pipeline_VITIS_LOOP_187_1 
Execute       gen_rtl _mul_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_mul_Pipeline_VITIS_LOOP_187_1 
Execute       syn_report -csynth -model _mul_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_Pipeline_VITIS_LOOP_187_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_Pipeline_VITIS_LOOP_187_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul_Pipeline_VITIS_LOOP_187_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.adb 
Execute       db_write -model _mul_Pipeline_VITIS_LOOP_187_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul_Pipeline_VITIS_LOOP_187_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.349 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_mul 
Execute       gen_rtl _mul -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_mul 
Execute       syn_report -csynth -model _mul -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.adb 
Execute       db_write -model _mul -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.350 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator/_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.351 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator/_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.352 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator/_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator/_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator/_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/ -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.355 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/ -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_div 
Execute       gen_rtl operator/ -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_div 
Execute       syn_report -csynth -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_div_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_div_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model operator/ -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.adb 
Execute       db_write -model operator/ -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/ -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_84_111 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_111' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.357 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_84_111 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_84_111 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_111 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_84_111 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_84_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_84_111 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_84_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_84_111 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_84_111 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_84_111 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_84_111 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_92_212 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_212' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.359 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_92_212 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_92_212 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_212 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_92_212 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_92_212_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_92_212 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_92_212_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_92_212 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_92_212 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_92_212 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_92_212 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_104_313 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_313' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.360 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_104_313 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_104_313 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_313 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_104_313 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_104_313_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_104_313 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_104_313_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_104_313 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_104_313 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_104_313 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_104_313 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.361 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_84_1_s 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_84_1_s 
Execute       syn_report -csynth -model operator+_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_84_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_84_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.adb 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.362 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_92_2_s 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_92_2_s 
Execute       syn_report -csynth -model operator+_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_92_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_92_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.adb 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.364 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_104_3_s 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_104_3_s 
Execute       syn_report -csynth -model operator+_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_104_3_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_104_3_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.adb 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+_Pipeline_VITIS_LOOP_506_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.365 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_506_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_506_1 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_506_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_506_1 
Execute       syn_report -csynth -model operator+_Pipeline_VITIS_LOOP_506_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_506_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+_Pipeline_VITIS_LOOP_506_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_506_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+_Pipeline_VITIS_LOOP_506_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_506_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.adb 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_506_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+_Pipeline_VITIS_LOOP_506_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+_Pipeline_VITIS_LOOP_21_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.366 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl operator+_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model operator+_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model operator+_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+ -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.368 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+ -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_add 
Execute       gen_rtl operator+ -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_add 
Execute       syn_report -csynth -model operator+ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_add_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_add_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model operator+ -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.adb 
Execute       db_write -model operator+ -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+ -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.371 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.372 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.373 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_506_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.374 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_506_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_506_1 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_506_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_506_1 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_506_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_506_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_506_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_506_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_506_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_506_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_506_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_506_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2_Pipeline_VITIS_LOOP_21_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.376 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl operator+.2_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model operator+.2_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model operator+.2_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.378 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2 
Execute       gen_rtl operator+.2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2 
Execute       syn_report -csynth -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model operator+.2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.adb 
Execute       db_write -model operator+.2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.380 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1_s 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1_s 
Execute       syn_report -csynth -model operator/.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_84_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.adb 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.382 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2_s 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2_s 
Execute       syn_report -csynth -model operator/.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_92_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.adb 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.383 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3_s 
Execute       gen_rtl operator/.2_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3_s 
Execute       syn_report -csynth -model operator/.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_Pipeline_VITIS_LOOP_104_3_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.adb 
Execute       db_write -model operator/.2_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.385 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_2_s 
Execute       gen_rtl operator/.2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_2_s 
Execute       syn_report -csynth -model operator/.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model operator/.2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.adb 
Execute       db_write -model operator/.2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_84_18 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_18' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.387 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_84_18 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_84_18 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_18 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_84_18 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_84_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_84_18 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_84_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_84_18 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_84_18 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_84_18 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_84_18 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_92_29 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_29' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.388 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_92_29 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_92_29 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_29 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_92_29 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_92_29_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_92_29 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_92_29_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_92_29 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_92_29 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_92_29 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_92_29 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_104_310 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_310' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.390 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_104_310 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_104_310 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_310 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_104_310 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_104_310_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_104_310 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_104_310_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_104_310 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_104_310 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_104_310 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_104_310 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.391 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.393 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.394 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_335_17 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_17' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.395 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_17 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_17 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_17 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_335_17 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_335_17 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_335_17 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_17 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_17 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_335_17 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_335_16 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_16' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.397 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_16 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_16 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_16 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_335_16 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_335_16 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_335_16 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_16 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_16 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_335_16 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_335_15 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_15' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.399 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_15 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_15 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_15 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_335_15 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_335_15 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_335_15 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_15 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_15 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_335_15 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_335_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_1' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.401 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_335_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_1 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_335_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_335_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_335_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_335_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_335_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_335_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_53_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_53_14 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_53_14' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_53_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.403 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_53_14 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_53_14 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_14 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_53_14 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_53_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_53_14 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_53_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_53_14 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_53_14 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_53_14 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_53_14 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface_Pipeline_VITIS_LOOP_53_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.404 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       gen_rtl ban_interface_Pipeline_VITIS_LOOP_53_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_1 
Execute       syn_report -csynth -model ban_interface_Pipeline_VITIS_LOOP_53_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_53_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ban_interface_Pipeline_VITIS_LOOP_53_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_Pipeline_VITIS_LOOP_53_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ban_interface_Pipeline_VITIS_LOOP_53_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_53_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.adb 
Execute       db_write -model ban_interface_Pipeline_VITIS_LOOP_53_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface_Pipeline_VITIS_LOOP_53_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_Pipeline_VITIS_LOOP_68_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.406 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_sqrt_Pipeline_VITIS_LOOP_68_1 
Execute       syn_report -csynth -model sqrt_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_68_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_68_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt_Pipeline_VITIS_LOOP_68_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_68_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.adb 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_68_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt_Pipeline_VITIS_LOOP_68_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_Pipeline_VITIS_LOOP_444_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_444_1' pipeline 'VITIS_LOOP_444_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_444_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.408 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_444_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_444_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_sqrt_Pipeline_VITIS_LOOP_444_1 
Execute       syn_report -csynth -model sqrt_Pipeline_VITIS_LOOP_444_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_444_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt_Pipeline_VITIS_LOOP_444_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_444_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt_Pipeline_VITIS_LOOP_444_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_444_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.adb 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_444_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt_Pipeline_VITIS_LOOP_444_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_Pipeline_VITIS_LOOP_169_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.410 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_sqrt_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model sqrt_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_169_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt_Pipeline_VITIS_LOOP_169_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_Pipeline_VITIS_LOOP_187_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.411 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_sqrt_Pipeline_VITIS_LOOP_187_1 
Execute       syn_report -csynth -model sqrt_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_187_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_187_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_187_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.adb 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_187_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt_Pipeline_VITIS_LOOP_187_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_Pipeline_VITIS_LOOP_21_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.412 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl sqrt_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_sqrt_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model sqrt_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model sqrt_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.414 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_sqrt 
Execute       gen_rtl sqrt -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_sqrt 
Execute       syn_report -csynth -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model sqrt -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.adb 
Execute       db_write -model sqrt -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_215_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.417 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_1_Pipeline_VITIS_LOOP_215_1 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_215_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_1_Pipeline_VITIS_LOOP_215_1 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_215_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_215_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_215_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_215_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_215_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_215_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul.1_Pipeline_VITIS_LOOP_169_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.419 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul.1_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_mul_1_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl _mul.1_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_mul_1_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model _mul.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_1_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_1_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul.1_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul.1_Pipeline_VITIS_LOOP_169_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model _mul.1_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul.1_Pipeline_VITIS_LOOP_169_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul.1_Pipeline_VITIS_LOOP_187_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.420 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul.1_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_mul_1_Pipeline_VITIS_LOOP_187_1 
Execute       gen_rtl _mul.1_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_mul_1_Pipeline_VITIS_LOOP_187_1 
Execute       syn_report -csynth -model _mul.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_1_Pipeline_VITIS_LOOP_187_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_1_Pipeline_VITIS_LOOP_187_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul.1_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul.1_Pipeline_VITIS_LOOP_187_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.adb 
Execute       db_write -model _mul.1_Pipeline_VITIS_LOOP_187_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul.1_Pipeline_VITIS_LOOP_187_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _mul.1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.421 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _mul.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_mul_1 
Execute       gen_rtl _mul.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_mul_1 
Execute       syn_report -csynth -model _mul.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _mul.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_mul_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _mul.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _mul.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.adb 
Execute       db_write -model _mul.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _mul.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.422 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_1_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_1_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.424 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_1_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_1_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.425 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_1_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator/.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_1_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator/.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator/.1_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/.1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.428 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_1 
Execute       gen_rtl operator/.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_1 
Execute       syn_report -csynth -model operator/.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -model operator/.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.adb 
Execute       db_write -model operator/.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_169_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.431 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_mul_body_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_169_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_169_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_169_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_187_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.433 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_187_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_mul_body_Pipeline_VITIS_LOOP_187_1 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_187_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_187_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_187_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_187_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_187_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_187_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_21_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.434 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_mul_body_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_21_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_21_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_21_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.435 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_mul_body_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.436 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_mul_body_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.438 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl mul_body_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_mul_body_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model mul_body_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model mul_body_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_body -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.440 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_body -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_mul_body 
Execute       gen_rtl mul_body -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_mul_body 
Execute       syn_report -csynth -model mul_body -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mul_body -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/mul_body_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mul_body -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -model mul_body -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.adb 
Execute       db_write -model mul_body -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mul_body -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.442 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum_1_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum_1_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model _sum.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.443 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum_1_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum_1_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model _sum.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.444 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum_1_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl _sum.1_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum_1_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model _sum.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model _sum.1_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum.1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.446 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum_1 
Execute       gen_rtl _sum.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum_1 
Execute       syn_report -csynth -model _sum.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model _sum.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.adb 
Execute       db_write -model _sum.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.3_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.449 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.3_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_3_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl operator+.3_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_3_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model operator+.3_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.3_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.3_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.3_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model operator+.3_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.3_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.3_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.450 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.3_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_3_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl operator+.3_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_3_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model operator+.3_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.3_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.3_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.3_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model operator+.3_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.3_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.3_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.452 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.3_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_3_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl operator+.3_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_3_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model operator+.3_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.3_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.3_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model operator+.3_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model operator+.3_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.3_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.454 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_3 
Execute       gen_rtl operator+.3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_3 
Execute       syn_report -csynth -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model operator+.3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.adb 
Execute       db_write -model operator+.3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum_Pipeline_VITIS_LOOP_84_1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.458 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model _sum_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum_Pipeline_VITIS_LOOP_84_1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_84_1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum_Pipeline_VITIS_LOOP_84_1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum_Pipeline_VITIS_LOOP_92_2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.459 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum_Pipeline_VITIS_LOOP_92_2 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_92_2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum_Pipeline_VITIS_LOOP_92_2 
Execute       syn_report -csynth -model _sum_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_92_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_92_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum_Pipeline_VITIS_LOOP_92_2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_92_2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.adb 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_92_2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum_Pipeline_VITIS_LOOP_92_2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum_Pipeline_VITIS_LOOP_104_3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.460 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum_Pipeline_VITIS_LOOP_104_3 
Execute       gen_rtl _sum_Pipeline_VITIS_LOOP_104_3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum_Pipeline_VITIS_LOOP_104_3 
Execute       syn_report -csynth -model _sum_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_104_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_Pipeline_VITIS_LOOP_104_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum_Pipeline_VITIS_LOOP_104_3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_104_3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.adb 
Execute       db_write -model _sum_Pipeline_VITIS_LOOP_104_3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum_Pipeline_VITIS_LOOP_104_3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.462 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_p_sum 
Execute       gen_rtl _sum -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_p_sum 
Execute       syn_report -csynth -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/p_sum_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model _sum -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.adb 
Execute       db_write -model _sum -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.465 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface_operator_1_s 
Execute       gen_rtl operator+.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface_operator_1_s 
Execute       syn_report -csynth -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/operator_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model operator+.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.adb 
Execute       db_write -model operator+.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface -top_prefix  -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/f_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ban_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.479 GB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface -istop -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/vhdl/ban_interface 
Command       gen_rtl done; 0.46 sec.
Execute       gen_rtl ban_interface -istop -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/verilog/ban_interface 
Command       gen_rtl done; 0.22 sec.
Execute       syn_report -csynth -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/ban_interface_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -verbosereport -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.18 sec.
Execute       db_write -model ban_interface -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.adb 
Command       db_write done; 0.3 sec.
Execute       db_write -model ban_interface -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ban_interface -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface 
Execute       export_constraint_db -f -tool general -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute       syn_report -designview -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.design.xml 
Command       syn_report done; 2.16 sec.
Execute       syn_report -csynthDesign -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks ban_interface 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain ban_interface 
INFO-FLOW: Model list for RTL component generation: ban_interface_Pipeline_VITIS_LOOP_410_122 ban_interface_Pipeline_VITIS_LOOP_374_121 ban_interface_Pipeline_VITIS_LOOP_410_120 ban_interface_Pipeline_VITIS_LOOP_374_119 ban_interface_Pipeline_VITIS_LOOP_68_118 ban_interface_Pipeline_VITIS_LOOP_68_117 ban_interface_Pipeline_VITIS_LOOP_374_116 ban_interface_Pipeline_VITIS_LOOP_410_115 ban_interface_Pipeline_VITIS_LOOP_410_1 ban_interface_Pipeline_VITIS_LOOP_374_1 ban_interface_Pipeline_VITIS_LOOP_68_114 ban_interface_Pipeline_VITIS_LOOP_68_1 operator/_Pipeline_VITIS_LOOP_215_1 _mul_Pipeline_VITIS_LOOP_169_1 _mul_Pipeline_VITIS_LOOP_187_1 _mul operator/_Pipeline_VITIS_LOOP_84_1 operator/_Pipeline_VITIS_LOOP_92_2 operator/_Pipeline_VITIS_LOOP_104_3 operator/ ban_interface_Pipeline_VITIS_LOOP_84_111 ban_interface_Pipeline_VITIS_LOOP_92_212 ban_interface_Pipeline_VITIS_LOOP_104_313 operator+_Pipeline_VITIS_LOOP_84_1 operator+_Pipeline_VITIS_LOOP_92_2 operator+_Pipeline_VITIS_LOOP_104_3 operator+_Pipeline_VITIS_LOOP_506_1 operator+_Pipeline_VITIS_LOOP_21_1 operator+ operator+.2_Pipeline_VITIS_LOOP_84_1 operator+.2_Pipeline_VITIS_LOOP_92_2 operator+.2_Pipeline_VITIS_LOOP_104_3 operator+.2_Pipeline_VITIS_LOOP_506_1 operator+.2_Pipeline_VITIS_LOOP_21_1 operator+.2 operator/.2_Pipeline_VITIS_LOOP_84_1 operator/.2_Pipeline_VITIS_LOOP_92_2 operator/.2_Pipeline_VITIS_LOOP_104_3 operator/.2 ban_interface_Pipeline_VITIS_LOOP_84_18 ban_interface_Pipeline_VITIS_LOOP_92_29 ban_interface_Pipeline_VITIS_LOOP_104_310 ban_interface_Pipeline_VITIS_LOOP_84_1 ban_interface_Pipeline_VITIS_LOOP_92_2 ban_interface_Pipeline_VITIS_LOOP_104_3 ban_interface_Pipeline_VITIS_LOOP_335_17 ban_interface_Pipeline_VITIS_LOOP_335_16 ban_interface_Pipeline_VITIS_LOOP_335_15 ban_interface_Pipeline_VITIS_LOOP_335_1 ban_interface_Pipeline_VITIS_LOOP_53_14 ban_interface_Pipeline_VITIS_LOOP_53_1 sqrt_Pipeline_VITIS_LOOP_68_1 sqrt_Pipeline_VITIS_LOOP_444_1 sqrt_Pipeline_VITIS_LOOP_169_1 sqrt_Pipeline_VITIS_LOOP_187_1 sqrt_Pipeline_VITIS_LOOP_21_1 sqrt operator/.1_Pipeline_VITIS_LOOP_215_1 _mul.1_Pipeline_VITIS_LOOP_169_1 _mul.1_Pipeline_VITIS_LOOP_187_1 _mul.1 operator/.1_Pipeline_VITIS_LOOP_84_1 operator/.1_Pipeline_VITIS_LOOP_92_2 operator/.1_Pipeline_VITIS_LOOP_104_3 operator/.1 mul_body_Pipeline_VITIS_LOOP_169_1 mul_body_Pipeline_VITIS_LOOP_187_1 mul_body_Pipeline_VITIS_LOOP_21_1 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body _sum.1_Pipeline_VITIS_LOOP_84_1 _sum.1_Pipeline_VITIS_LOOP_92_2 _sum.1_Pipeline_VITIS_LOOP_104_3 _sum.1 operator+.3_Pipeline_VITIS_LOOP_84_1 operator+.3_Pipeline_VITIS_LOOP_92_2 operator+.3_Pipeline_VITIS_LOOP_104_3 operator+.3 _sum_Pipeline_VITIS_LOOP_84_1 _sum_Pipeline_VITIS_LOOP_92_2 _sum_Pipeline_VITIS_LOOP_104_3 _sum operator+.1 ban_interface
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_410_122] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_374_121] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_410_120] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_374_119] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_68_118] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_68_117] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_374_116] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_410_115] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_410_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_374_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_68_114] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_68_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_215_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_mul_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component ban_interface_mux_32_32_1_1.
INFO-FLOW: Append model ban_interface_mux_32_32_1_1
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_mul_Pipeline_VITIS_LOOP_187_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_mul] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.compgen.tcl 
INFO-FLOW: Found component ban_interface_p_mul_aux_RAM_AUTO_1R1W.
INFO-FLOW: Append model ban_interface_p_mul_aux_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_div] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.compgen.tcl 
INFO-FLOW: Found component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_84_111] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_92_212] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_104_313] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_84_1_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_92_2_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_104_3_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_506_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_add] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.compgen.tcl 
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_506_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.compgen.tcl 
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_84_1_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_92_2_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_Pipeline_VITIS_LOOP_104_3_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_2_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_84_18] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_92_29] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_104_310] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_335_17] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_335_16] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_335_15] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_335_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_53_14] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ban_interface_Pipeline_VITIS_LOOP_53_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sqrt_Pipeline_VITIS_LOOP_68_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sqrt_Pipeline_VITIS_LOOP_444_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sqrt_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sqrt_Pipeline_VITIS_LOOP_187_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sqrt_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sqrt] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO-FLOW: Found component ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component ban_interface_sqrt_aux_RAM_AUTO_1R1W.
INFO-FLOW: Append model ban_interface_sqrt_aux_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_215_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_mul_1_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_mul_1_Pipeline_VITIS_LOOP_187_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_mul_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_p_mul_1_aux_RAM_AUTO_1R1W.
INFO-FLOW: Append model ban_interface_p_mul_1_aux_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_187_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mul_body] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.compgen.tcl 
INFO-FLOW: Found component ban_interface_mul_body_aux_RAM_AUTO_1R1W.
INFO-FLOW: Append model ban_interface_mul_body_aux_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [p_sum_1_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_1_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_1_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.compgen.tcl 
INFO-FLOW: Handling components in module [operator_3_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_3_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_3_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.compgen.tcl 
INFO-FLOW: Handling components in module [p_sum_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_Pipeline_VITIS_LOOP_92_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum_Pipeline_VITIS_LOOP_104_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
INFO-FLOW: Found component ban_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_sum] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.compgen.tcl 
INFO-FLOW: Handling components in module [operator_1_s] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [ban_interface] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.compgen.tcl 
INFO-FLOW: Found component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_410_122
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_374_121
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_410_120
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_374_119
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_68_118
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_68_117
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_374_116
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_410_115
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_410_1
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_374_1
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_68_114
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: Append model p_mul_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model p_mul_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: Append model p_mul
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_div
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_84_111
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_92_212
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_104_313
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_506_1
INFO-FLOW: Append model operator_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model operator_add
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_506_1
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model operator_2
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: Append model operator_2_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: Append model operator_2_s
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_84_18
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_92_29
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_104_310
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_335_17
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_335_16
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_335_15
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_335_1
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_53_14
INFO-FLOW: Append model ban_interface_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: Append model sqrt_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: Append model sqrt_Pipeline_VITIS_LOOP_444_1
INFO-FLOW: Append model sqrt_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model sqrt_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: Append model sqrt_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model sqrt
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: Append model p_mul_1_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model p_mul_1_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: Append model p_mul_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_1
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model mul_body_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model mul_body
INFO-FLOW: Append model p_sum_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model p_sum_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model p_sum_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model p_sum_1
INFO-FLOW: Append model operator_3_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model operator_3_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model operator_3_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model operator_3
INFO-FLOW: Append model p_sum_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model p_sum_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: Append model p_sum_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: Append model p_sum
INFO-FLOW: Append model operator_1_s
INFO-FLOW: Append model ban_interface
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 ban_interface_mux_32_32_1_1 ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_p_mul_aux_RAM_AUTO_1R1W ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 ban_interface_sqrt_aux_RAM_AUTO_1R1W ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_p_mul_1_aux_RAM_AUTO_1R1W ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_mul_body_aux_RAM_AUTO_1R1W ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_flow_control_loop_pipe_sequential_init ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 ban_interface_Pipeline_VITIS_LOOP_410_122 ban_interface_Pipeline_VITIS_LOOP_374_121 ban_interface_Pipeline_VITIS_LOOP_410_120 ban_interface_Pipeline_VITIS_LOOP_374_119 ban_interface_Pipeline_VITIS_LOOP_68_118 ban_interface_Pipeline_VITIS_LOOP_68_117 ban_interface_Pipeline_VITIS_LOOP_374_116 ban_interface_Pipeline_VITIS_LOOP_410_115 ban_interface_Pipeline_VITIS_LOOP_410_1 ban_interface_Pipeline_VITIS_LOOP_374_1 ban_interface_Pipeline_VITIS_LOOP_68_114 ban_interface_Pipeline_VITIS_LOOP_68_1 operator_Pipeline_VITIS_LOOP_215_1 p_mul_Pipeline_VITIS_LOOP_169_1 p_mul_Pipeline_VITIS_LOOP_187_1 p_mul operator_Pipeline_VITIS_LOOP_84_1 operator_Pipeline_VITIS_LOOP_92_2 operator_Pipeline_VITIS_LOOP_104_3 operator_div ban_interface_Pipeline_VITIS_LOOP_84_111 ban_interface_Pipeline_VITIS_LOOP_92_212 ban_interface_Pipeline_VITIS_LOOP_104_313 operator_Pipeline_VITIS_LOOP_84_1_s operator_Pipeline_VITIS_LOOP_92_2_s operator_Pipeline_VITIS_LOOP_104_3_s operator_Pipeline_VITIS_LOOP_506_1 operator_Pipeline_VITIS_LOOP_21_1 operator_add operator_2_Pipeline_VITIS_LOOP_84_1 operator_2_Pipeline_VITIS_LOOP_92_2 operator_2_Pipeline_VITIS_LOOP_104_3 operator_2_Pipeline_VITIS_LOOP_506_1 operator_2_Pipeline_VITIS_LOOP_21_1 operator_2 operator_2_Pipeline_VITIS_LOOP_84_1_s operator_2_Pipeline_VITIS_LOOP_92_2_s operator_2_Pipeline_VITIS_LOOP_104_3_s operator_2_s ban_interface_Pipeline_VITIS_LOOP_84_18 ban_interface_Pipeline_VITIS_LOOP_92_29 ban_interface_Pipeline_VITIS_LOOP_104_310 ban_interface_Pipeline_VITIS_LOOP_84_1 ban_interface_Pipeline_VITIS_LOOP_92_2 ban_interface_Pipeline_VITIS_LOOP_104_3 ban_interface_Pipeline_VITIS_LOOP_335_17 ban_interface_Pipeline_VITIS_LOOP_335_16 ban_interface_Pipeline_VITIS_LOOP_335_15 ban_interface_Pipeline_VITIS_LOOP_335_1 ban_interface_Pipeline_VITIS_LOOP_53_14 ban_interface_Pipeline_VITIS_LOOP_53_1 sqrt_Pipeline_VITIS_LOOP_68_1 sqrt_Pipeline_VITIS_LOOP_444_1 sqrt_Pipeline_VITIS_LOOP_169_1 sqrt_Pipeline_VITIS_LOOP_187_1 sqrt_Pipeline_VITIS_LOOP_21_1 sqrt operator_1_Pipeline_VITIS_LOOP_215_1 p_mul_1_Pipeline_VITIS_LOOP_169_1 p_mul_1_Pipeline_VITIS_LOOP_187_1 p_mul_1 operator_1_Pipeline_VITIS_LOOP_84_1 operator_1_Pipeline_VITIS_LOOP_92_2 operator_1_Pipeline_VITIS_LOOP_104_3 operator_1 mul_body_Pipeline_VITIS_LOOP_169_1 mul_body_Pipeline_VITIS_LOOP_187_1 mul_body_Pipeline_VITIS_LOOP_21_1 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3 mul_body p_sum_1_Pipeline_VITIS_LOOP_84_1 p_sum_1_Pipeline_VITIS_LOOP_92_2 p_sum_1_Pipeline_VITIS_LOOP_104_3 p_sum_1 operator_3_Pipeline_VITIS_LOOP_84_1 operator_3_Pipeline_VITIS_LOOP_92_2 operator_3_Pipeline_VITIS_LOOP_104_3 operator_3 p_sum_Pipeline_VITIS_LOOP_84_1 p_sum_Pipeline_VITIS_LOOP_92_2 p_sum_Pipeline_VITIS_LOOP_104_3 p_sum operator_1_s ban_interface
INFO-FLOW: Generating /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model ban_interface_mux_32_32_1_1
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_p_mul_aux_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model ban_interface_sqrt_aux_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_p_mul_1_aux_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_mul_body_aux_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_410_122
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_374_121
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_410_120
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_374_119
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_68_118
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_68_117
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_374_116
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_410_115
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_410_1
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_374_1
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_68_114
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: To file: write model p_mul_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model p_mul_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: To file: write model p_mul
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_div
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_84_111
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_92_212
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_104_313
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_506_1
INFO-FLOW: To file: write model operator_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model operator_add
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_506_1
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model operator_2
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_84_1_s
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_92_2_s
INFO-FLOW: To file: write model operator_2_Pipeline_VITIS_LOOP_104_3_s
INFO-FLOW: To file: write model operator_2_s
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_84_18
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_92_29
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_104_310
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_335_17
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_335_16
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_335_15
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_335_1
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_53_14
INFO-FLOW: To file: write model ban_interface_Pipeline_VITIS_LOOP_53_1
INFO-FLOW: To file: write model sqrt_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: To file: write model sqrt_Pipeline_VITIS_LOOP_444_1
INFO-FLOW: To file: write model sqrt_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model sqrt_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: To file: write model sqrt_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model sqrt
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_215_1
INFO-FLOW: To file: write model p_mul_1_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model p_mul_1_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: To file: write model p_mul_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_1
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_187_1
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model mul_body_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model mul_body
INFO-FLOW: To file: write model p_sum_1_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model p_sum_1_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model p_sum_1_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model p_sum_1
INFO-FLOW: To file: write model operator_3_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model operator_3_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model operator_3_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model operator_3
INFO-FLOW: To file: write model p_sum_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model p_sum_Pipeline_VITIS_LOOP_92_2
INFO-FLOW: To file: write model p_sum_Pipeline_VITIS_LOOP_104_3
INFO-FLOW: To file: write model p_sum
INFO-FLOW: To file: write model operator_1_s
INFO-FLOW: To file: write model ban_interface
INFO-FLOW: Generating /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/vhdl' dstVlogDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/vlog' tclDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db' modelList='ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_mux_32_32_1_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
ban_interface_sqrt_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_1_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_mul_body_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_Pipeline_VITIS_LOOP_410_122
ban_interface_Pipeline_VITIS_LOOP_374_121
ban_interface_Pipeline_VITIS_LOOP_410_120
ban_interface_Pipeline_VITIS_LOOP_374_119
ban_interface_Pipeline_VITIS_LOOP_68_118
ban_interface_Pipeline_VITIS_LOOP_68_117
ban_interface_Pipeline_VITIS_LOOP_374_116
ban_interface_Pipeline_VITIS_LOOP_410_115
ban_interface_Pipeline_VITIS_LOOP_410_1
ban_interface_Pipeline_VITIS_LOOP_374_1
ban_interface_Pipeline_VITIS_LOOP_68_114
ban_interface_Pipeline_VITIS_LOOP_68_1
operator_Pipeline_VITIS_LOOP_215_1
p_mul_Pipeline_VITIS_LOOP_169_1
p_mul_Pipeline_VITIS_LOOP_187_1
p_mul
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
ban_interface_Pipeline_VITIS_LOOP_84_111
ban_interface_Pipeline_VITIS_LOOP_92_212
ban_interface_Pipeline_VITIS_LOOP_104_313
operator_Pipeline_VITIS_LOOP_84_1_s
operator_Pipeline_VITIS_LOOP_92_2_s
operator_Pipeline_VITIS_LOOP_104_3_s
operator_Pipeline_VITIS_LOOP_506_1
operator_Pipeline_VITIS_LOOP_21_1
operator_add
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2_Pipeline_VITIS_LOOP_506_1
operator_2_Pipeline_VITIS_LOOP_21_1
operator_2
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
ban_interface_Pipeline_VITIS_LOOP_84_18
ban_interface_Pipeline_VITIS_LOOP_92_29
ban_interface_Pipeline_VITIS_LOOP_104_310
ban_interface_Pipeline_VITIS_LOOP_84_1
ban_interface_Pipeline_VITIS_LOOP_92_2
ban_interface_Pipeline_VITIS_LOOP_104_3
ban_interface_Pipeline_VITIS_LOOP_335_17
ban_interface_Pipeline_VITIS_LOOP_335_16
ban_interface_Pipeline_VITIS_LOOP_335_15
ban_interface_Pipeline_VITIS_LOOP_335_1
ban_interface_Pipeline_VITIS_LOOP_53_14
ban_interface_Pipeline_VITIS_LOOP_53_1
sqrt_Pipeline_VITIS_LOOP_68_1
sqrt_Pipeline_VITIS_LOOP_444_1
sqrt_Pipeline_VITIS_LOOP_169_1
sqrt_Pipeline_VITIS_LOOP_187_1
sqrt_Pipeline_VITIS_LOOP_21_1
sqrt
operator_1_Pipeline_VITIS_LOOP_215_1
p_mul_1_Pipeline_VITIS_LOOP_169_1
p_mul_1_Pipeline_VITIS_LOOP_187_1
p_mul_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1
mul_body_Pipeline_VITIS_LOOP_169_1
mul_body_Pipeline_VITIS_LOOP_187_1
mul_body_Pipeline_VITIS_LOOP_21_1
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_3_Pipeline_VITIS_LOOP_84_1
operator_3_Pipeline_VITIS_LOOP_92_2
operator_3_Pipeline_VITIS_LOOP_104_3
operator_3
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_1_s
ban_interface
' expOnly='0'
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ban_interface_p_mul_aux_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ban_interface_sqrt_aux_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ban_interface_p_mul_1_aux_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ban_interface_mul_body_aux_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.37 seconds; current allocated memory: 1.504 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_mux_32_32_1_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
ban_interface_sqrt_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_1_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_mul_body_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_Pipeline_VITIS_LOOP_410_122
ban_interface_Pipeline_VITIS_LOOP_374_121
ban_interface_Pipeline_VITIS_LOOP_410_120
ban_interface_Pipeline_VITIS_LOOP_374_119
ban_interface_Pipeline_VITIS_LOOP_68_118
ban_interface_Pipeline_VITIS_LOOP_68_117
ban_interface_Pipeline_VITIS_LOOP_374_116
ban_interface_Pipeline_VITIS_LOOP_410_115
ban_interface_Pipeline_VITIS_LOOP_410_1
ban_interface_Pipeline_VITIS_LOOP_374_1
ban_interface_Pipeline_VITIS_LOOP_68_114
ban_interface_Pipeline_VITIS_LOOP_68_1
operator_Pipeline_VITIS_LOOP_215_1
p_mul_Pipeline_VITIS_LOOP_169_1
p_mul_Pipeline_VITIS_LOOP_187_1
p_mul
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
ban_interface_Pipeline_VITIS_LOOP_84_111
ban_interface_Pipeline_VITIS_LOOP_92_212
ban_interface_Pipeline_VITIS_LOOP_104_313
operator_Pipeline_VITIS_LOOP_84_1_s
operator_Pipeline_VITIS_LOOP_92_2_s
operator_Pipeline_VITIS_LOOP_104_3_s
operator_Pipeline_VITIS_LOOP_506_1
operator_Pipeline_VITIS_LOOP_21_1
operator_add
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2_Pipeline_VITIS_LOOP_506_1
operator_2_Pipeline_VITIS_LOOP_21_1
operator_2
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
ban_interface_Pipeline_VITIS_LOOP_84_18
ban_interface_Pipeline_VITIS_LOOP_92_29
ban_interface_Pipeline_VITIS_LOOP_104_310
ban_interface_Pipeline_VITIS_LOOP_84_1
ban_interface_Pipeline_VITIS_LOOP_92_2
ban_interface_Pipeline_VITIS_LOOP_104_3
ban_interface_Pipeline_VITIS_LOOP_335_17
ban_interface_Pipeline_VITIS_LOOP_335_16
ban_interface_Pipeline_VITIS_LOOP_335_15
ban_interface_Pipeline_VITIS_LOOP_335_1
ban_interface_Pipeline_VITIS_LOOP_53_14
ban_interface_Pipeline_VITIS_LOOP_53_1
sqrt_Pipeline_VITIS_LOOP_68_1
sqrt_Pipeline_VITIS_LOOP_444_1
sqrt_Pipeline_VITIS_LOOP_169_1
sqrt_Pipeline_VITIS_LOOP_187_1
sqrt_Pipeline_VITIS_LOOP_21_1
sqrt
operator_1_Pipeline_VITIS_LOOP_215_1
p_mul_1_Pipeline_VITIS_LOOP_169_1
p_mul_1_Pipeline_VITIS_LOOP_187_1
p_mul_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1
mul_body_Pipeline_VITIS_LOOP_169_1
mul_body_Pipeline_VITIS_LOOP_187_1
mul_body_Pipeline_VITIS_LOOP_21_1
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_3_Pipeline_VITIS_LOOP_84_1
operator_3_Pipeline_VITIS_LOOP_92_2
operator_3_Pipeline_VITIS_LOOP_104_3
operator_3
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_1_s
ban_interface
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute       sc_get_clocks ban_interface 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP ban_interface DATA {ban_interface {DEPTH 1 CHILDREN {operator_2_s operator_2 operator_1 operator_3 operator_1_s ban_interface_Pipeline_VITIS_LOOP_410_122 ban_interface_Pipeline_VITIS_LOOP_374_121 ban_interface_Pipeline_VITIS_LOOP_410_120 ban_interface_Pipeline_VITIS_LOOP_374_119 ban_interface_Pipeline_VITIS_LOOP_68_118 ban_interface_Pipeline_VITIS_LOOP_68_117 ban_interface_Pipeline_VITIS_LOOP_374_116 ban_interface_Pipeline_VITIS_LOOP_410_115 ban_interface_Pipeline_VITIS_LOOP_410_1 ban_interface_Pipeline_VITIS_LOOP_374_1 ban_interface_Pipeline_VITIS_LOOP_68_114 ban_interface_Pipeline_VITIS_LOOP_68_1 operator_div ban_interface_Pipeline_VITIS_LOOP_84_111 ban_interface_Pipeline_VITIS_LOOP_92_212 ban_interface_Pipeline_VITIS_LOOP_104_313 operator_add ban_interface_Pipeline_VITIS_LOOP_84_18 ban_interface_Pipeline_VITIS_LOOP_92_29 ban_interface_Pipeline_VITIS_LOOP_104_310 ban_interface_Pipeline_VITIS_LOOP_84_1 ban_interface_Pipeline_VITIS_LOOP_92_2 ban_interface_Pipeline_VITIS_LOOP_104_3 ban_interface_Pipeline_VITIS_LOOP_335_17 ban_interface_Pipeline_VITIS_LOOP_335_16 ban_interface_Pipeline_VITIS_LOOP_335_15 ban_interface_Pipeline_VITIS_LOOP_335_1 ban_interface_Pipeline_VITIS_LOOP_53_14 ban_interface_Pipeline_VITIS_LOOP_53_1 sqrt mul_body} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE ../src/ban.cpp:557 VARIABLE tmp_237 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE ../src/ban.cpp:557 VARIABLE tmp_238 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U591 SOURCE ../src/ban.cpp:557 VARIABLE tmp_239 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_2_fu_4283_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_17_fu_4288_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_240_fu_4305_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_2_fu_4326_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE ../src/ban.cpp:557 VARIABLE tmp_230 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE ../src/ban.cpp:557 VARIABLE tmp_231 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U591 SOURCE ../src/ban.cpp:557 VARIABLE tmp_232 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_1_fu_4625_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_16_fu_4630_p2 SOURCE ../src/ban.cpp:97 VARIABLE base_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_233_fu_4647_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_4668_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE ../src/ban.cpp:557 VARIABLE tmp_226 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE ../src/ban.cpp:557 VARIABLE tmp_227 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U591 SOURCE ../src/ban.cpp:557 VARIABLE tmp_228 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_4838_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_4843_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_229_fu_4860_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_4881_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 87 BRAM 0 URAM 0}} operator_2_s {DEPTH 2 CHILDREN {operator_2_Pipeline_VITIS_LOOP_84_1_s operator_2_Pipeline_VITIS_LOOP_92_2_s operator_2_Pipeline_VITIS_LOOP_104_3_s} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U255 SOURCE ../src/ban.cpp:579 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U256 SOURCE ../src/ban.cpp:579 VARIABLE tmp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U257 SOURCE ../src/ban.cpp:579 VARIABLE tmp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_454_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_459_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_16_fu_476_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_497_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_84_1_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_12_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_12 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_92_2_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_104_3_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2 {DEPTH 2 CHILDREN {operator_2_Pipeline_VITIS_LOOP_84_1 operator_2_Pipeline_VITIS_LOOP_92_2 operator_2_Pipeline_VITIS_LOOP_104_3 operator_2_Pipeline_VITIS_LOOP_506_1 operator_2_Pipeline_VITIS_LOOP_21_1} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln527_fu_474_p2 SOURCE ../src/ban.cpp:527 VARIABLE add_ln527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U227 SOURCE ../src/ban.cpp:534 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln92_fu_586_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_591_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_602_p2 SOURCE ../src/ban.cpp:100 VARIABLE add_ln100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_66_fu_611_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_2_fu_616_p2 SOURCE ../src/ban.cpp:100 VARIABLE add_ln100_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_638_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i1_fu_505_p2 SOURCE ../src/ban.cpp:522 VARIABLE sub_i1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_37_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_37 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_5_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_5 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_506_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln509_fu_138_p2 SOURCE ../src/ban.cpp:509 VARIABLE add_ln509 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln509_1_fu_156_p2 SOURCE ../src/ban.cpp:509 VARIABLE add_ln509_1 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln509_2_fu_166_p2 SOURCE ../src/ban.cpp:509 VARIABLE add_ln509_2 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln509_fu_212_p2 SOURCE ../src/ban.cpp:509 VARIABLE sub_ln509 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln506_fu_268_p2 SOURCE ../src/ban.cpp:506 VARIABLE add_ln506 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_2_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_111_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1 {DEPTH 2 CHILDREN {operator_1_Pipeline_VITIS_LOOP_215_1 p_mul_1 p_mul operator_1_Pipeline_VITIS_LOOP_84_1 operator_1_Pipeline_VITIS_LOOP_92_2 operator_1_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_1_fu_473_p2 SOURCE ../src/ban.cpp:272 VARIABLE c_p_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U442 SOURCE ../src/ban.cpp:222 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE ../src/ban.cpp:222 VARIABLE tmp_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE ../src/ban.cpp:222 VARIABLE tmp_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U439 SOURCE ../src/ban.cpp:231 VARIABLE tmp_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE ../src/ban.cpp:231 VARIABLE tmp_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE ../src/ban.cpp:231 VARIABLE tmp_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U439 SOURCE ../src/ban.cpp:238 VARIABLE tmp_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE ../src/ban.cpp:238 VARIABLE tmp_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE ../src/ban.cpp:238 VARIABLE tmp_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U442 SOURCE ../src/ban.cpp:255 VARIABLE tmp_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U443 SOURCE ../src/ban.cpp:255 VARIABLE tmp_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U444 SOURCE ../src/ban.cpp:255 VARIABLE tmp_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_609_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_614_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_34_fu_631_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_652_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 36 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_215_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_148_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_1_fu_154_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_2_fu_172_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216_2 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln216_fu_214_p2 SOURCE ../src/ban.cpp:216 VARIABLE sub_ln216 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_248_p2 SOURCE ../src/ban.cpp:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_mul_1 {DEPTH 3 CHILDREN {p_mul_1_Pipeline_VITIS_LOOP_169_1 p_mul_1_Pipeline_VITIS_LOOP_187_1} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 15 BRAM 0 URAM 0}} p_mul_1_Pipeline_VITIS_LOOP_169_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_140_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U396 SOURCE ../src/ban.cpp:173 VARIABLE mul_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U393 SOURCE ../src/ban.cpp:173 VARIABLE tmp2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_173_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_189_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U397 SOURCE ../src/ban.cpp:173 VARIABLE mul_1_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U394 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_7 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_3_fu_206_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_3 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U398 SOURCE ../src/ban.cpp:173 VARIABLE mul_2_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U395 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_8 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 15 BRAM 0 URAM 0}} p_mul_1_Pipeline_VITIS_LOOP_187_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_100_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_mul {DEPTH 3 CHILDREN {p_mul_Pipeline_VITIS_LOOP_169_1 p_mul_Pipeline_VITIS_LOOP_187_1} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 15 BRAM 0 URAM 0}} p_mul_Pipeline_VITIS_LOOP_169_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_148_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U55 SOURCE ../src/ban.cpp:173 VARIABLE mul_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U52 SOURCE ../src/ban.cpp:173 VARIABLE tmp2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_181_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_197_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U56 SOURCE ../src/ban.cpp:173 VARIABLE mul_1_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U53 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_5 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_3_fu_213_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_3 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U57 SOURCE ../src/ban.cpp:173 VARIABLE mul_2_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U54 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_6 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 15 BRAM 0 URAM 0}} p_mul_Pipeline_VITIS_LOOP_187_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_160_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_18_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_18 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_2_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_2 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_3 {DEPTH 2 CHILDREN {p_sum_1 operator_3_Pipeline_VITIS_LOOP_84_1 operator_3_Pipeline_VITIS_LOOP_92_2 operator_3_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_fu_542_p2 SOURCE ../src/ban.cpp:138 VARIABLE diff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_1_fu_570_p2 SOURCE ../src/ban.cpp:110 VARIABLE diff_p_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_592_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE ../src/ban.cpp:117 VARIABLE tmp_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_654_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_2_fu_671_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_3_fu_681_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_fu_727_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE ../src/ban.cpp:117 VARIABLE tmp_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_4_fu_767_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_1_fu_815_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE ../src/ban.cpp:117 VARIABLE tmp_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_924_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_929_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_59_fu_946_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_967_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} p_sum_1 {DEPTH 3 CHILDREN {p_sum_1_Pipeline_VITIS_LOOP_84_1 p_sum_1_Pipeline_VITIS_LOOP_92_2 p_sum_1_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_s_fu_391_p4 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_480_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_485_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_502_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_523_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_1_Pipeline_VITIS_LOOP_84_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_77_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_77 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_1_Pipeline_VITIS_LOOP_92_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_8_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_8 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_1_Pipeline_VITIS_LOOP_104_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_3_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_31_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_31 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_3_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_4_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_4 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_3_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1_s {DEPTH 2 CHILDREN p_sum BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_fu_336_p2 SOURCE ../src/ban.cpp:138 VARIABLE diff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln149_fu_364_p2 SOURCE ../src/ban.cpp:149 VARIABLE sub_ln149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} p_sum {DEPTH 3 CHILDREN {p_sum_Pipeline_VITIS_LOOP_84_1 p_sum_Pipeline_VITIS_LOOP_92_2 p_sum_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE ../src/ban.cpp:117 VARIABLE tmp_229 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_423_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_fu_471_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE ../src/ban.cpp:117 VARIABLE tmp_230 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_2_fu_500_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_5_fu_513_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_6_fu_519_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_7_fu_537_p2 SOURCE ../src/ban.cpp:117 VARIABLE add_ln117_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln117_3_fu_579_p2 SOURCE ../src/ban.cpp:117 VARIABLE sub_ln117_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE ../src/ban.cpp:117 VARIABLE tmp_231 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_684_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_689_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_244_fu_706_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_727_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} p_sum_Pipeline_VITIS_LOOP_84_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_71_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_71 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_Pipeline_VITIS_LOOP_92_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_7_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_7 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_sum_Pipeline_VITIS_LOOP_104_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_410_122 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_140_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_1_fu_146_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_1 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_2_fu_164_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_2 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln411_fu_206_p2 SOURCE ../src/ban.cpp:411 VARIABLE sub_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln410_fu_260_p2 SOURCE ../src/ban.cpp:410 VARIABLE add_ln410 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_374_121 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_140_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_1_fu_146_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_1 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_2_fu_164_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_2 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln375_fu_206_p2 SOURCE ../src/ban.cpp:375 VARIABLE sub_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_260_p2 SOURCE ../src/ban.cpp:374 VARIABLE add_ln374 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_410_120 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_140_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_3_fu_146_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_3 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_4_fu_164_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_4 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln411_fu_206_p2 SOURCE ../src/ban.cpp:411 VARIABLE sub_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln410_fu_260_p2 SOURCE ../src/ban.cpp:410 VARIABLE add_ln410 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_374_119 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_140_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_3_fu_146_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_3 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_4_fu_164_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_4 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln375_fu_206_p2 SOURCE ../src/ban.cpp:375 VARIABLE sub_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_260_p2 SOURCE ../src/ban.cpp:374 VARIABLE add_ln374 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_68_118 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_121_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_3_fu_127_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_3 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_4_fu_145_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_4 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_fu_187_p2 SOURCE ../src/ban.cpp:69 VARIABLE sub_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_235_p2 SOURCE ../src/ban.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_68_117 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_121_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_5_fu_127_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_5 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_6_fu_145_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_6 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_fu_187_p2 SOURCE ../src/ban.cpp:69 VARIABLE sub_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_235_p2 SOURCE ../src/ban.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_374_116 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_3_fu_140_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_3 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_4_fu_146_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_4 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_164_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln375_fu_206_p2 SOURCE ../src/ban.cpp:375 VARIABLE sub_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_260_p2 SOURCE ../src/ban.cpp:374 VARIABLE add_ln374 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_410_115 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_3_fu_140_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_3 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_4_fu_146_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_4 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_164_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln411_fu_206_p2 SOURCE ../src/ban.cpp:411 VARIABLE sub_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln410_fu_260_p2 SOURCE ../src/ban.cpp:410 VARIABLE add_ln410 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_410_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_140_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_1_fu_146_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_1 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_2_fu_164_p2 SOURCE ../src/ban.cpp:411 VARIABLE add_ln411_2 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln411_fu_206_p2 SOURCE ../src/ban.cpp:411 VARIABLE sub_ln411 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln410_fu_260_p2 SOURCE ../src/ban.cpp:410 VARIABLE add_ln410 LOOP VITIS_LOOP_410_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_374_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_140_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_1_fu_146_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_1 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_2_fu_164_p2 SOURCE ../src/ban.cpp:375 VARIABLE add_ln375_2 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln375_fu_206_p2 SOURCE ../src/ban.cpp:375 VARIABLE sub_ln375 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_260_p2 SOURCE ../src/ban.cpp:374 VARIABLE add_ln374 LOOP VITIS_LOOP_374_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_68_114 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_5_fu_121_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_5 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_6_fu_127_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_6 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_145_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_fu_187_p2 SOURCE ../src/ban.cpp:69 VARIABLE sub_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_235_p2 SOURCE ../src/ban.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_68_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_121_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_3_fu_127_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_3 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_4_fu_145_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_4 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_fu_187_p2 SOURCE ../src/ban.cpp:69 VARIABLE sub_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_235_p2 SOURCE ../src/ban.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_div {DEPTH 2 CHILDREN {operator_Pipeline_VITIS_LOOP_215_1 p_mul operator_Pipeline_VITIS_LOOP_84_1 operator_Pipeline_VITIS_LOOP_92_2 operator_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_2_fu_468_p2 SOURCE ../src/ban.cpp:272 VARIABLE c_p_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U115 SOURCE ../src/ban.cpp:255 VARIABLE tmp_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U116 SOURCE ../src/ban.cpp:255 VARIABLE tmp_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln92_fu_547_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_552_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln100_fu_563_p2 SOURCE ../src/ban.cpp:100 VARIABLE sub_ln100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_48_fu_568_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_590_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_215_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_148_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_1_fu_154_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_2_fu_172_p2 SOURCE ../src/ban.cpp:216 VARIABLE add_ln216_2 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln216_fu_214_p2 SOURCE ../src/ban.cpp:216 VARIABLE sub_ln216 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_248_p2 SOURCE ../src/ban.cpp:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_6_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_6 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_84_111 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_58_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_58 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_92_212 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_5_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_5 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_4_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_4 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_104_313 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_add {DEPTH 2 CHILDREN {operator_Pipeline_VITIS_LOOP_506_1 operator_Pipeline_VITIS_LOOP_84_1_s operator_Pipeline_VITIS_LOOP_92_2_s operator_Pipeline_VITIS_LOOP_104_3_s operator_Pipeline_VITIS_LOOP_21_1} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln527_fu_441_p2 SOURCE ../src/ban.cpp:527 VARIABLE add_ln527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln92_fu_559_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_564_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_575_p2 SOURCE ../src/ban.cpp:100 VARIABLE add_ln100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_73_fu_584_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_4_fu_589_p2 SOURCE ../src/ban.cpp:100 VARIABLE add_ln100_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_611_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i1_fu_472_p2 SOURCE {} VARIABLE sub_i1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_506_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_144_p4 SOURCE ../src/ban.cpp:509 VARIABLE add_ln509 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln506_fu_186_p2 SOURCE ../src/ban.cpp:506 VARIABLE add_ln506 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_84_1_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_25_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_25 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_92_2_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_3_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_3 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_104_3_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_111_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_84_18 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_51_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_51 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_92_29 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_3_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_3 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_2_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_2 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_104_310 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_84_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_64_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_64 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_92_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_205_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_104_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_335_17 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_138_p2 SOURCE ../src/ban.cpp:335 VARIABLE add_ln335 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_152_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_1_fu_158_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_1 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_2_fu_176_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_2 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln336_fu_218_p2 SOURCE ../src/ban.cpp:336 VARIABLE sub_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_335_16 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_138_p2 SOURCE ../src/ban.cpp:335 VARIABLE add_ln335 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_152_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_3_fu_158_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_3 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_4_fu_176_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_4 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln336_fu_218_p2 SOURCE ../src/ban.cpp:336 VARIABLE sub_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_335_15 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_138_p2 SOURCE ../src/ban.cpp:335 VARIABLE add_ln335 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_3_fu_152_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_3 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_4_fu_158_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_4 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_176_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln336_fu_218_p2 SOURCE ../src/ban.cpp:336 VARIABLE sub_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_335_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_138_p2 SOURCE ../src/ban.cpp:335 VARIABLE add_ln335 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_152_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_1_fu_158_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_1 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_2_fu_176_p2 SOURCE ../src/ban.cpp:336 VARIABLE add_ln336_2 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln336_fu_218_p2 SOURCE ../src/ban.cpp:336 VARIABLE sub_ln336 LOOP VITIS_LOOP_335_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_53_14 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_120_p2 SOURCE ../src/ban.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_134_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_140_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_158_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54_2 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_fu_200_p2 SOURCE ../src/ban.cpp:54 VARIABLE sub_ln54 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} ban_interface_Pipeline_VITIS_LOOP_53_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_120_p2 SOURCE ../src/ban.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_134_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_140_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_158_p2 SOURCE ../src/ban.cpp:54 VARIABLE add_ln54_2 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_fu_200_p2 SOURCE ../src/ban.cpp:54 VARIABLE sub_ln54 LOOP VITIS_LOOP_53_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sqrt {DEPTH 2 CHILDREN {sqrt_Pipeline_VITIS_LOOP_68_1 sqrt_Pipeline_VITIS_LOOP_444_1 sqrt_Pipeline_VITIS_LOOP_169_1 sqrt_Pipeline_VITIS_LOOP_187_1 sqrt_Pipeline_VITIS_LOOP_21_1} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U378 SOURCE ../src/ban.cpp:488 VARIABLE mul23_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U380 SOURCE /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 VARIABLE normalizer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U378 SOURCE ../src/ban.cpp:498 VARIABLE tmp_13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} sqrt_Pipeline_VITIS_LOOP_68_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_121_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_127_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_1 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_2_fu_145_p2 SOURCE ../src/ban.cpp:69 VARIABLE add_ln69_2 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_fu_187_p2 SOURCE ../src/ban.cpp:69 VARIABLE sub_ln69 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_235_p2 SOURCE ../src/ban.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sqrt_Pipeline_VITIS_LOOP_444_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_fu_179_p2 SOURCE ../src/ban.cpp:445 VARIABLE add_ln445 LOOP VITIS_LOOP_444_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_1_fu_185_p2 SOURCE ../src/ban.cpp:445 VARIABLE add_ln445_1 LOOP VITIS_LOOP_444_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_2_fu_203_p2 SOURCE ../src/ban.cpp:445 VARIABLE add_ln445_2 LOOP VITIS_LOOP_444_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln445_fu_245_p2 SOURCE ../src/ban.cpp:445 VARIABLE sub_ln445 LOOP VITIS_LOOP_444_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln444_fu_273_p2 SOURCE ../src/ban.cpp:444 VARIABLE add_ln444 LOOP VITIS_LOOP_444_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sqrt_Pipeline_VITIS_LOOP_169_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_133_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_166_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_182_p4 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_199_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_1 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sqrt_Pipeline_VITIS_LOOP_187_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_100_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sqrt_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_111_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body {DEPTH 2 CHILDREN {mul_body_Pipeline_VITIS_LOOP_169_1 mul_body_Pipeline_VITIS_LOOP_187_1 mul_body_Pipeline_VITIS_LOOP_21_1 mul_body_Pipeline_VITIS_LOOP_84_1 mul_body_Pipeline_VITIS_LOOP_92_2 mul_body_Pipeline_VITIS_LOOP_104_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME aux_U SOURCE ../src/ban.cpp:183 VARIABLE aux LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_fu_353_p2 SOURCE ../src/ban.cpp:195 VARIABLE p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_457_p2 SOURCE ../src/ban.cpp:92 VARIABLE sub_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_462_p2 SOURCE ../src/ban.cpp:97 VARIABLE base LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_479_p2 SOURCE ../src/ban.cpp:100 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_500_p2 SOURCE ../src/ban.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_169_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_154_p2 SOURCE ../src/ban.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_174_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_184_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln173_fu_222_p2 SOURCE ../src/ban.cpp:173 VARIABLE sub_ln173 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U451 SOURCE ../src/ban.cpp:173 VARIABLE mul_i_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U448 SOURCE ../src/ban.cpp:173 VARIABLE tmp2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_253_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_280_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_3_fu_290_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_3 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln173_1_fu_336_p2 SOURCE ../src/ban.cpp:173 VARIABLE sub_ln173_1 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U452 SOURCE ../src/ban.cpp:173 VARIABLE mul_1_i_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U449 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_3 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_2_fu_368_p2 SOURCE ../src/ban.cpp:172 VARIABLE add_ln172_2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_4_fu_395_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_4 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_5_fu_405_p2 SOURCE ../src/ban.cpp:173 VARIABLE add_ln173_5 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln173_2_fu_451_p2 SOURCE ../src/ban.cpp:173 VARIABLE sub_ln173_2 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U453 SOURCE ../src/ban.cpp:173 VARIABLE mul_2_i_i LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U450 SOURCE ../src/ban.cpp:173 VARIABLE tmp2_4 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 15 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_187_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_100_p2 SOURCE ../src/ban.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_111_p2 SOURCE ../src/ban.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_44_fu_114_p2 SOURCE ../src/ban.cpp:85 VARIABLE idx_44 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_92_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_6_fu_169_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93_6 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_187_p2 SOURCE ../src/ban.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mul_body_Pipeline_VITIS_LOOP_104_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_149_p2 SOURCE ../src/ban.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.520 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ban_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for ban_interface.
Execute       syn_report -model ban_interface -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.81 MHz
Command     autosyn done; 48.49 sec.
Command   csynth_design done; 59.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.72 seconds. CPU system time: 1.91 seconds. Elapsed time: 59.32 seconds; current allocated memory: 206.516 MB.
Command ap_source done; 60.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1 opened at Tue Feb 08 15:52:53 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/lorenzo/Programs/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lorenzo/Programs/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.34 sec.
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.44 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.44 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ban_interface xml_exists=0
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ban_interface
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=170 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_mux_32_32_1_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
ban_interface_sqrt_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_1_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_mul_body_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_Pipeline_VITIS_LOOP_410_122
ban_interface_Pipeline_VITIS_LOOP_374_121
ban_interface_Pipeline_VITIS_LOOP_410_120
ban_interface_Pipeline_VITIS_LOOP_374_119
ban_interface_Pipeline_VITIS_LOOP_68_118
ban_interface_Pipeline_VITIS_LOOP_68_117
ban_interface_Pipeline_VITIS_LOOP_374_116
ban_interface_Pipeline_VITIS_LOOP_410_115
ban_interface_Pipeline_VITIS_LOOP_410_1
ban_interface_Pipeline_VITIS_LOOP_374_1
ban_interface_Pipeline_VITIS_LOOP_68_114
ban_interface_Pipeline_VITIS_LOOP_68_1
operator_Pipeline_VITIS_LOOP_215_1
p_mul_Pipeline_VITIS_LOOP_169_1
p_mul_Pipeline_VITIS_LOOP_187_1
p_mul
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
ban_interface_Pipeline_VITIS_LOOP_84_111
ban_interface_Pipeline_VITIS_LOOP_92_212
ban_interface_Pipeline_VITIS_LOOP_104_313
operator_Pipeline_VITIS_LOOP_84_1_s
operator_Pipeline_VITIS_LOOP_92_2_s
operator_Pipeline_VITIS_LOOP_104_3_s
operator_Pipeline_VITIS_LOOP_506_1
operator_Pipeline_VITIS_LOOP_21_1
operator_add
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2_Pipeline_VITIS_LOOP_506_1
operator_2_Pipeline_VITIS_LOOP_21_1
operator_2
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
ban_interface_Pipeline_VITIS_LOOP_84_18
ban_interface_Pipeline_VITIS_LOOP_92_29
ban_interface_Pipeline_VITIS_LOOP_104_310
ban_interface_Pipeline_VITIS_LOOP_84_1
ban_interface_Pipeline_VITIS_LOOP_92_2
ban_interface_Pipeline_VITIS_LOOP_104_3
ban_interface_Pipeline_VITIS_LOOP_335_17
ban_interface_Pipeline_VITIS_LOOP_335_16
ban_interface_Pipeline_VITIS_LOOP_335_15
ban_interface_Pipeline_VITIS_LOOP_335_1
ban_interface_Pipeline_VITIS_LOOP_53_14
ban_interface_Pipeline_VITIS_LOOP_53_1
sqrt_Pipeline_VITIS_LOOP_68_1
sqrt_Pipeline_VITIS_LOOP_444_1
sqrt_Pipeline_VITIS_LOOP_169_1
sqrt_Pipeline_VITIS_LOOP_187_1
sqrt_Pipeline_VITIS_LOOP_21_1
sqrt
operator_1_Pipeline_VITIS_LOOP_215_1
p_mul_1_Pipeline_VITIS_LOOP_169_1
p_mul_1_Pipeline_VITIS_LOOP_187_1
p_mul_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1
mul_body_Pipeline_VITIS_LOOP_169_1
mul_body_Pipeline_VITIS_LOOP_187_1
mul_body_Pipeline_VITIS_LOOP_21_1
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_3_Pipeline_VITIS_LOOP_84_1
operator_3_Pipeline_VITIS_LOOP_92_2
operator_3_Pipeline_VITIS_LOOP_104_3
operator_3
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_1_s
ban_interface
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute     sc_get_clocks ban_interface 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ban_interface
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ban_interface
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     get_config_export -vivado_synth_run_properties 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
Execute     get_config_export -vivado_ip_cache 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl_report export_design_flow='syn' impl_dir='' lang='' out_dir=''
INFO-FLOW: DBG:PUTS:      auto_impl_report: syn processing xml
Execute     get_part 
Execute     ap_part_info -quiet -data family -name xczu7ev-ffvc1156-2-e 
Execute     get_project -name 
Execute     get_solution -name 
Execute     get_solution -flow_target 
Execute     get_clock_period 
Execute     get_clock_uncertainty 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:      writing export xml file: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::write_export_rpt xml_root='domNode0x7f2ea8125ef8' export_design_flow='syn' export_rpt='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
Execute     get_solution -directory 
INFO-FLOW: DBG:PUTS:      wrote export rpt file: export_syn.rpt
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s ban_interface/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file ban_interface/solution1/impl/export.zip
Command   export_design done; 385.08 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 394.39 seconds. CPU system time: 20.45 seconds. Elapsed time: 385.08 seconds; current allocated memory: -916.781 MB.
Command ap_source done; 386.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1 opened at Tue Feb 08 16:02:28 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/lorenzo/Programs/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lorenzo/Programs/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.24 sec.
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface
Execute     config_export -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.36 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface -rtl verilog -vivado_clock 10 
Execute   export_design -rtl verilog -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ban_interface xml_exists=1
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ban_interface
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=170 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_mux_32_32_1_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
ban_interface_sqrt_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_p_mul_1_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_mul_body_aux_RAM_AUTO_1R1W
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_flow_control_loop_pipe_sequential_init
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_Pipeline_VITIS_LOOP_410_122
ban_interface_Pipeline_VITIS_LOOP_374_121
ban_interface_Pipeline_VITIS_LOOP_410_120
ban_interface_Pipeline_VITIS_LOOP_374_119
ban_interface_Pipeline_VITIS_LOOP_68_118
ban_interface_Pipeline_VITIS_LOOP_68_117
ban_interface_Pipeline_VITIS_LOOP_374_116
ban_interface_Pipeline_VITIS_LOOP_410_115
ban_interface_Pipeline_VITIS_LOOP_410_1
ban_interface_Pipeline_VITIS_LOOP_374_1
ban_interface_Pipeline_VITIS_LOOP_68_114
ban_interface_Pipeline_VITIS_LOOP_68_1
operator_Pipeline_VITIS_LOOP_215_1
p_mul_Pipeline_VITIS_LOOP_169_1
p_mul_Pipeline_VITIS_LOOP_187_1
p_mul
operator_Pipeline_VITIS_LOOP_84_1
operator_Pipeline_VITIS_LOOP_92_2
operator_Pipeline_VITIS_LOOP_104_3
operator_div
ban_interface_Pipeline_VITIS_LOOP_84_111
ban_interface_Pipeline_VITIS_LOOP_92_212
ban_interface_Pipeline_VITIS_LOOP_104_313
operator_Pipeline_VITIS_LOOP_84_1_s
operator_Pipeline_VITIS_LOOP_92_2_s
operator_Pipeline_VITIS_LOOP_104_3_s
operator_Pipeline_VITIS_LOOP_506_1
operator_Pipeline_VITIS_LOOP_21_1
operator_add
operator_2_Pipeline_VITIS_LOOP_84_1
operator_2_Pipeline_VITIS_LOOP_92_2
operator_2_Pipeline_VITIS_LOOP_104_3
operator_2_Pipeline_VITIS_LOOP_506_1
operator_2_Pipeline_VITIS_LOOP_21_1
operator_2
operator_2_Pipeline_VITIS_LOOP_84_1_s
operator_2_Pipeline_VITIS_LOOP_92_2_s
operator_2_Pipeline_VITIS_LOOP_104_3_s
operator_2_s
ban_interface_Pipeline_VITIS_LOOP_84_18
ban_interface_Pipeline_VITIS_LOOP_92_29
ban_interface_Pipeline_VITIS_LOOP_104_310
ban_interface_Pipeline_VITIS_LOOP_84_1
ban_interface_Pipeline_VITIS_LOOP_92_2
ban_interface_Pipeline_VITIS_LOOP_104_3
ban_interface_Pipeline_VITIS_LOOP_335_17
ban_interface_Pipeline_VITIS_LOOP_335_16
ban_interface_Pipeline_VITIS_LOOP_335_15
ban_interface_Pipeline_VITIS_LOOP_335_1
ban_interface_Pipeline_VITIS_LOOP_53_14
ban_interface_Pipeline_VITIS_LOOP_53_1
sqrt_Pipeline_VITIS_LOOP_68_1
sqrt_Pipeline_VITIS_LOOP_444_1
sqrt_Pipeline_VITIS_LOOP_169_1
sqrt_Pipeline_VITIS_LOOP_187_1
sqrt_Pipeline_VITIS_LOOP_21_1
sqrt
operator_1_Pipeline_VITIS_LOOP_215_1
p_mul_1_Pipeline_VITIS_LOOP_169_1
p_mul_1_Pipeline_VITIS_LOOP_187_1
p_mul_1
operator_1_Pipeline_VITIS_LOOP_84_1
operator_1_Pipeline_VITIS_LOOP_92_2
operator_1_Pipeline_VITIS_LOOP_104_3
operator_1
mul_body_Pipeline_VITIS_LOOP_169_1
mul_body_Pipeline_VITIS_LOOP_187_1
mul_body_Pipeline_VITIS_LOOP_21_1
mul_body_Pipeline_VITIS_LOOP_84_1
mul_body_Pipeline_VITIS_LOOP_92_2
mul_body_Pipeline_VITIS_LOOP_104_3
mul_body
p_sum_1_Pipeline_VITIS_LOOP_84_1
p_sum_1_Pipeline_VITIS_LOOP_92_2
p_sum_1_Pipeline_VITIS_LOOP_104_3
p_sum_1
operator_3_Pipeline_VITIS_LOOP_84_1
operator_3_Pipeline_VITIS_LOOP_92_2
operator_3_Pipeline_VITIS_LOOP_104_3
operator_3
p_sum_Pipeline_VITIS_LOOP_84_1
p_sum_Pipeline_VITIS_LOOP_92_2
p_sum_Pipeline_VITIS_LOOP_104_3
p_sum
operator_1_s
ban_interface
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_122.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_121.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_120.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_119.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_118.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_117.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_116.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_115.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_410_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_374_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_114.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_div.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_111.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_212.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_313.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_506_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_add.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_506_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_84_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_92_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_Pipeline_VITIS_LOOP_104_3_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_2_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_18.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_29.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_310.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_17.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_16.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_15.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_335_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_14.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface_Pipeline_VITIS_LOOP_53_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_444_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/sqrt.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_215_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_mul_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_187_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/mul_body.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_92_2.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum_Pipeline_VITIS_LOOP_104_3.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/p_sum.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/operator_1_s.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute     sc_get_clocks ban_interface 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/misc/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ban_interface
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ban_interface
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/ban_interface.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_interface/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s ban_interface/export.zip 
INFO: [HLS 200-802] Generated output file ban_interface/export.zip
Command   export_design done; 19.91 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.02 seconds. CPU system time: 1.1 seconds. Elapsed time: 19.91 seconds; current allocated memory: -925.734 MB.
Command ap_source done; 21.4 sec.
Execute cleanup_all 
