<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>t4_regs_values.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_regs_values.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_regs_values.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>cxgbe</a>/<a href='./'>base</a>/<a href='t4_regs_values.h.html'>t4_regs_values.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> *   BSD LICENSE</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *   Copyright(c) 2014-2017 Chelsio Communications.</i></td></tr>
<tr><th id="5">5</th><td><i> *   All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *   Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> *   modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> *   are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> *     * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *       notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> *     * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *       notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="15">15</th><td><i> *       the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="16">16</th><td><i> *       distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *     * Neither the name of Chelsio Communications nor the names of its</i></td></tr>
<tr><th id="18">18</th><td><i> *       contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="19">19</th><td><i> *       from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="23">23</th><td><i> *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</i></td></tr>
<tr><th id="24">24</th><td><i> *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</i></td></tr>
<tr><th id="25">25</th><td><i> *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i> *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i> *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="28">28</th><td><i> *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="29">29</th><td><i> *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="30">30</th><td><i> *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="31">31</th><td><i> *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/__T4_REGS_VALUES_H__">__T4_REGS_VALUES_H__</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/__T4_REGS_VALUES_H__" data-ref="_M/__T4_REGS_VALUES_H__">__T4_REGS_VALUES_H__</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * This file contains definitions for various T4 register value hardware</i></td></tr>
<tr><th id="39">39</th><td><i> * constants.  The types of values encoded here are predominantly those for</i></td></tr>
<tr><th id="40">40</th><td><i> * register fields which control "modal" behavior.  For the most part, we do</i></td></tr>
<tr><th id="41">41</th><td><i> * not include definitions for register fields which are simple numeric</i></td></tr>
<tr><th id="42">42</th><td><i> * metrics, etc.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/*</i></td></tr>
<tr><th id="46">46</th><td><i> * SGE definitions.</i></td></tr>
<tr><th id="47">47</th><td><i> * ================</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/*</i></td></tr>
<tr><th id="51">51</th><td><i> * SGE register field values.</i></td></tr>
<tr><th id="52">52</th><td><i> */</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/* CONTROL register */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/X_RXPKTCPLMODE_SPLIT" data-ref="_M/X_RXPKTCPLMODE_SPLIT">X_RXPKTCPLMODE_SPLIT</dfn>		1</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/X_INGPCIEBOUNDARY_32B" data-ref="_M/X_INGPCIEBOUNDARY_32B">X_INGPCIEBOUNDARY_32B</dfn>		0</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/X_INGPADBOUNDARY_SHIFT" data-ref="_M/X_INGPADBOUNDARY_SHIFT">X_INGPADBOUNDARY_SHIFT</dfn>		5</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/X_INGPADBOUNDARY_32B" data-ref="_M/X_INGPADBOUNDARY_32B">X_INGPADBOUNDARY_32B</dfn>		0</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/X_T6_INGPADBOUNDARY_SHIFT" data-ref="_M/X_T6_INGPADBOUNDARY_SHIFT">X_T6_INGPADBOUNDARY_SHIFT</dfn>	3</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/X_T6_INGPADBOUNDARY_8B" data-ref="_M/X_T6_INGPADBOUNDARY_8B">X_T6_INGPADBOUNDARY_8B</dfn>		0</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* CONTROL2 register */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/X_INGPACKBOUNDARY_SHIFT" data-ref="_M/X_INGPACKBOUNDARY_SHIFT">X_INGPACKBOUNDARY_SHIFT</dfn>		5</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/X_INGPACKBOUNDARY_16B" data-ref="_M/X_INGPACKBOUNDARY_16B">X_INGPACKBOUNDARY_16B</dfn>		0</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/X_INGPACKBOUNDARY_64B" data-ref="_M/X_INGPACKBOUNDARY_64B">X_INGPACKBOUNDARY_64B</dfn>		1</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* GTS register */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/X_TIMERREG_RESTART_COUNTER" data-ref="_M/X_TIMERREG_RESTART_COUNTER">X_TIMERREG_RESTART_COUNTER</dfn>	6</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/X_TIMERREG_UPDATE_CIDX" data-ref="_M/X_TIMERREG_UPDATE_CIDX">X_TIMERREG_UPDATE_CIDX</dfn>		7</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/*</i></td></tr>
<tr><th id="73">73</th><td><i> * Egress Context field values</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/X_FETCHBURSTMIN_64B" data-ref="_M/X_FETCHBURSTMIN_64B">X_FETCHBURSTMIN_64B</dfn>		2</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/X_FETCHBURSTMIN_128B" data-ref="_M/X_FETCHBURSTMIN_128B">X_FETCHBURSTMIN_128B</dfn>		3</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/X_FETCHBURSTMAX_256B" data-ref="_M/X_FETCHBURSTMAX_256B">X_FETCHBURSTMAX_256B</dfn>		2</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/X_FETCHBURSTMAX_512B" data-ref="_M/X_FETCHBURSTMAX_512B">X_FETCHBURSTMAX_512B</dfn>		3</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/X_HOSTFCMODE_NONE" data-ref="_M/X_HOSTFCMODE_NONE">X_HOSTFCMODE_NONE</dfn>		0</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/*</i></td></tr>
<tr><th id="83">83</th><td><i> * Ingress Context field values</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/X_UPDATEDELIVERY_STATUS_PAGE" data-ref="_M/X_UPDATEDELIVERY_STATUS_PAGE">X_UPDATEDELIVERY_STATUS_PAGE</dfn>	2</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/X_RSPD_TYPE_FLBUF" data-ref="_M/X_RSPD_TYPE_FLBUF">X_RSPD_TYPE_FLBUF</dfn>		0</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/X_RSPD_TYPE_CPL" data-ref="_M/X_RSPD_TYPE_CPL">X_RSPD_TYPE_CPL</dfn>			1</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * Context field definitions.  This is by no means a complete list of SGE</i></td></tr>
<tr><th id="92">92</th><td><i> * Context fields.  In the vast majority of cases the firmware initializes</i></td></tr>
<tr><th id="93">93</th><td><i> * things the way they need to be set up.  But in a few small cases, we need</i></td></tr>
<tr><th id="94">94</th><td><i> * to compute new values and ship them off to the firmware to be applied to</i></td></tr>
<tr><th id="95">95</th><td><i> * the SGE Conexts ...</i></td></tr>
<tr><th id="96">96</th><td><i> */</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/*</i></td></tr>
<tr><th id="99">99</th><td><i> * Congestion Manager Definitions.</i></td></tr>
<tr><th id="100">100</th><td><i> */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/S_CONMCTXT_CNGTPMODE" data-ref="_M/S_CONMCTXT_CNGTPMODE">S_CONMCTXT_CNGTPMODE</dfn>		19</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/M_CONMCTXT_CNGTPMODE" data-ref="_M/M_CONMCTXT_CNGTPMODE">M_CONMCTXT_CNGTPMODE</dfn>		0x3</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/V_CONMCTXT_CNGTPMODE" data-ref="_M/V_CONMCTXT_CNGTPMODE">V_CONMCTXT_CNGTPMODE</dfn>(x)		((x) &lt;&lt; S_CONMCTXT_CNGTPMODE)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/G_CONMCTXT_CNGTPMODE" data-ref="_M/G_CONMCTXT_CNGTPMODE">G_CONMCTXT_CNGTPMODE</dfn>(x)  \</u></td></tr>
<tr><th id="105">105</th><td><u>	(((x) &gt;&gt; S_CONMCTXT_CNGTPMODE) &amp; M_CONMCTXT_CNGTPMODE)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/S_CONMCTXT_CNGCHMAP" data-ref="_M/S_CONMCTXT_CNGCHMAP">S_CONMCTXT_CNGCHMAP</dfn>		0</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/M_CONMCTXT_CNGCHMAP" data-ref="_M/M_CONMCTXT_CNGCHMAP">M_CONMCTXT_CNGCHMAP</dfn>		0xffff</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/V_CONMCTXT_CNGCHMAP" data-ref="_M/V_CONMCTXT_CNGCHMAP">V_CONMCTXT_CNGCHMAP</dfn>(x)		((x) &lt;&lt; S_CONMCTXT_CNGCHMAP)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/G_CONMCTXT_CNGCHMAP" data-ref="_M/G_CONMCTXT_CNGCHMAP">G_CONMCTXT_CNGCHMAP</dfn>(x)   \</u></td></tr>
<tr><th id="110">110</th><td><u>	(((x) &gt;&gt; S_CONMCTXT_CNGCHMAP) &amp; M_CONMCTXT_CNGCHMAP)</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/X_CONMCTXT_CNGTPMODE_QUEUE" data-ref="_M/X_CONMCTXT_CNGTPMODE_QUEUE">X_CONMCTXT_CNGTPMODE_QUEUE</dfn>	1</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/X_CONMCTXT_CNGTPMODE_CHANNEL" data-ref="_M/X_CONMCTXT_CNGTPMODE_CHANNEL">X_CONMCTXT_CNGTPMODE_CHANNEL</dfn>	2</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/*</i></td></tr>
<tr><th id="116">116</th><td><i> * T5 and later support a new BAR2-based doorbell mechanism for Egress Queues.</i></td></tr>
<tr><th id="117">117</th><td><i> * The User Doorbells are each 128 bytes in length with a Simple Doorbell at</i></td></tr>
<tr><th id="118">118</th><td><i> * offsets 8x and a Write Combining single 64-byte Egress Queue Unit</i></td></tr>
<tr><th id="119">119</th><td><i> * (X_IDXSIZE_UNIT) Gather Buffer interface at offset 64.  For Ingress Queues,</i></td></tr>
<tr><th id="120">120</th><td><i> * we have a Going To Sleep register at offsets 8x+4.</i></td></tr>
<tr><th id="121">121</th><td><i> *</i></td></tr>
<tr><th id="122">122</th><td><i> * As noted above, we have many instances of the Simple Doorbell and Going To</i></td></tr>
<tr><th id="123">123</th><td><i> * Sleep registers at offsets 8x and 8x+4, respectively.  We want to use a</i></td></tr>
<tr><th id="124">124</th><td><i> * non-64-byte aligned offset for the Simple Doorbell in order to attempt to</i></td></tr>
<tr><th id="125">125</th><td><i> * avoid buffering of the writes to the Simple Doorbell and we want to use a</i></td></tr>
<tr><th id="126">126</th><td><i> * non-contiguous offset for the Going To Sleep writes in order to avoid</i></td></tr>
<tr><th id="127">127</th><td><i> * possible combining between them.</i></td></tr>
<tr><th id="128">128</th><td><i> */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SGE_UDB_SIZE" data-ref="_M/SGE_UDB_SIZE">SGE_UDB_SIZE</dfn>		128</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SGE_UDB_KDOORBELL" data-ref="_M/SGE_UDB_KDOORBELL">SGE_UDB_KDOORBELL</dfn>	8</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SGE_UDB_GTS" data-ref="_M/SGE_UDB_GTS">SGE_UDB_GTS</dfn>		20</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/*</i></td></tr>
<tr><th id="134">134</th><td><i> * CIM definitions.</i></td></tr>
<tr><th id="135">135</th><td><i> * ================</i></td></tr>
<tr><th id="136">136</th><td><i> */</i></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i>/*</i></td></tr>
<tr><th id="139">139</th><td><i> * CIM register field values.</i></td></tr>
<tr><th id="140">140</th><td><i> */</i></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/X_MBOWNER_NONE" data-ref="_M/X_MBOWNER_NONE">X_MBOWNER_NONE</dfn>			0</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/X_MBOWNER_FW" data-ref="_M/X_MBOWNER_FW">X_MBOWNER_FW</dfn>			1</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/X_MBOWNER_PL" data-ref="_M/X_MBOWNER_PL">X_MBOWNER_PL</dfn>			2</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/*</i></td></tr>
<tr><th id="146">146</th><td><i> * PCI-E definitions.</i></td></tr>
<tr><th id="147">147</th><td><i> * ==================</i></td></tr>
<tr><th id="148">148</th><td><i> */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/X_WINDOW_SHIFT" data-ref="_M/X_WINDOW_SHIFT">X_WINDOW_SHIFT</dfn>			10</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/X_PCIEOFST_SHIFT" data-ref="_M/X_PCIEOFST_SHIFT">X_PCIEOFST_SHIFT</dfn>		10</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i>/*</i></td></tr>
<tr><th id="153">153</th><td><i> * TP definitions.</i></td></tr>
<tr><th id="154">154</th><td><i> * ===============</i></td></tr>
<tr><th id="155">155</th><td><i> */</i></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>/*</i></td></tr>
<tr><th id="158">158</th><td><i> * TP_VLAN_PRI_MAP controls which subset of fields will be present in the</i></td></tr>
<tr><th id="159">159</th><td><i> * Compressed Filter Tuple for LE filters.  Each bit set in TP_VLAN_PRI_MAP</i></td></tr>
<tr><th id="160">160</th><td><i> * selects for a particular field being present.  These fields, when present</i></td></tr>
<tr><th id="161">161</th><td><i> * in the Compressed Filter Tuple, have the following widths in bits.</i></td></tr>
<tr><th id="162">162</th><td><i> */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/W_FT_FCOE" data-ref="_M/W_FT_FCOE">W_FT_FCOE</dfn>			1</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/W_FT_PORT" data-ref="_M/W_FT_PORT">W_FT_PORT</dfn>			3</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/W_FT_VNIC_ID" data-ref="_M/W_FT_VNIC_ID">W_FT_VNIC_ID</dfn>			17</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/W_FT_VLAN" data-ref="_M/W_FT_VLAN">W_FT_VLAN</dfn>			17</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/W_FT_TOS" data-ref="_M/W_FT_TOS">W_FT_TOS</dfn>			8</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/W_FT_PROTOCOL" data-ref="_M/W_FT_PROTOCOL">W_FT_PROTOCOL</dfn>			8</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/W_FT_ETHERTYPE" data-ref="_M/W_FT_ETHERTYPE">W_FT_ETHERTYPE</dfn>			16</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/W_FT_MACMATCH" data-ref="_M/W_FT_MACMATCH">W_FT_MACMATCH</dfn>			9</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/W_FT_MPSHITTYPE" data-ref="_M/W_FT_MPSHITTYPE">W_FT_MPSHITTYPE</dfn>			3</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/W_FT_FRAGMENTATION" data-ref="_M/W_FT_FRAGMENTATION">W_FT_FRAGMENTATION</dfn>		1</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#<span data-ppcond="34">endif</span> /* __T4_REGS_VALUES_H__ */</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='t4_hw.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_hw.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
