
TrabajoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aabc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010d0  0800ac50  0800ac50  0001ac50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd20  0800bd20  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd20  0800bd20  0001bd20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd28  0800bd28  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd28  0800bd28  0001bd28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd2c  0800bd2c  0001bd2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800bd30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000598  200001e8  0800bf18  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000780  0800bf18  00020780  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f9b1  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001faf  00000000  00000000  0002fbc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000db0  00000000  00000000  00031b78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ce0  00000000  00000000  00032928  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002195b  00000000  00000000  00033608  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000aaab  00000000  00000000  00054f63  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cae84  00000000  00000000  0005fa0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012a892  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048b0  00000000  00000000  0012a910  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ac34 	.word	0x0800ac34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800ac34 	.word	0x0800ac34

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <read_calliberation_data>:
#define atmPress 101325 //Pa



void read_calliberation_data (void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08a      	sub	sp, #40	; 0x28
 8000f8c:	af04      	add	r7, sp, #16
	uint8_t Callib_Data[22] = {0};
 8000f8e:	463b      	mov	r3, r7
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
 8000f9c:	829a      	strh	r2, [r3, #20]
	uint16_t Callib_Start = 0xAA;
 8000f9e:	23aa      	movs	r3, #170	; 0xaa
 8000fa0:	82fb      	strh	r3, [r7, #22]
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, Callib_Start, 1, Callib_Data,22, HAL_MAX_DELAY);
 8000fa2:	8afa      	ldrh	r2, [r7, #22]
 8000fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa8:	9302      	str	r3, [sp, #8]
 8000faa:	2316      	movs	r3, #22
 8000fac:	9301      	str	r3, [sp, #4]
 8000fae:	463b      	mov	r3, r7
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	21ee      	movs	r1, #238	; 0xee
 8000fb6:	4836      	ldr	r0, [pc, #216]	; (8001090 <read_calliberation_data+0x108>)
 8000fb8:	f002 fdc0 	bl	8003b3c <HAL_I2C_Mem_Read>

	AC1 = ((Callib_Data[0] << 8) | Callib_Data[1]);
 8000fbc:	783b      	ldrb	r3, [r7, #0]
 8000fbe:	021b      	lsls	r3, r3, #8
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	787b      	ldrb	r3, [r7, #1]
 8000fc4:	b21b      	sxth	r3, r3
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	4b32      	ldr	r3, [pc, #200]	; (8001094 <read_calliberation_data+0x10c>)
 8000fcc:	801a      	strh	r2, [r3, #0]
	AC2 = ((Callib_Data[2] << 8) | Callib_Data[3]);
 8000fce:	78bb      	ldrb	r3, [r7, #2]
 8000fd0:	021b      	lsls	r3, r3, #8
 8000fd2:	b21a      	sxth	r2, r3
 8000fd4:	78fb      	ldrb	r3, [r7, #3]
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b21a      	sxth	r2, r3
 8000fdc:	4b2e      	ldr	r3, [pc, #184]	; (8001098 <read_calliberation_data+0x110>)
 8000fde:	801a      	strh	r2, [r3, #0]
	AC3 = ((Callib_Data[4] << 8) | Callib_Data[5]);
 8000fe0:	793b      	ldrb	r3, [r7, #4]
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	797b      	ldrb	r3, [r7, #5]
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b21a      	sxth	r2, r3
 8000fee:	4b2b      	ldr	r3, [pc, #172]	; (800109c <read_calliberation_data+0x114>)
 8000ff0:	801a      	strh	r2, [r3, #0]
	AC4 = ((Callib_Data[6] << 8) | Callib_Data[7]);
 8000ff2:	79bb      	ldrb	r3, [r7, #6]
 8000ff4:	021b      	lsls	r3, r3, #8
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	b21b      	sxth	r3, r3
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	b21b      	sxth	r3, r3
 8001000:	b29a      	uxth	r2, r3
 8001002:	4b27      	ldr	r3, [pc, #156]	; (80010a0 <read_calliberation_data+0x118>)
 8001004:	801a      	strh	r2, [r3, #0]
	AC5 = ((Callib_Data[8] << 8) | Callib_Data[9]);
 8001006:	7a3b      	ldrb	r3, [r7, #8]
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	b21a      	sxth	r2, r3
 800100c:	7a7b      	ldrb	r3, [r7, #9]
 800100e:	b21b      	sxth	r3, r3
 8001010:	4313      	orrs	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	b29a      	uxth	r2, r3
 8001016:	4b23      	ldr	r3, [pc, #140]	; (80010a4 <read_calliberation_data+0x11c>)
 8001018:	801a      	strh	r2, [r3, #0]
	AC6 = ((Callib_Data[10] << 8) | Callib_Data[11]);
 800101a:	7abb      	ldrb	r3, [r7, #10]
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	b21a      	sxth	r2, r3
 8001020:	7afb      	ldrb	r3, [r7, #11]
 8001022:	b21b      	sxth	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b21b      	sxth	r3, r3
 8001028:	b29a      	uxth	r2, r3
 800102a:	4b1f      	ldr	r3, [pc, #124]	; (80010a8 <read_calliberation_data+0x120>)
 800102c:	801a      	strh	r2, [r3, #0]
	B1 = ((Callib_Data[12] << 8) | Callib_Data[13]);
 800102e:	7b3b      	ldrb	r3, [r7, #12]
 8001030:	021b      	lsls	r3, r3, #8
 8001032:	b21a      	sxth	r2, r3
 8001034:	7b7b      	ldrb	r3, [r7, #13]
 8001036:	b21b      	sxth	r3, r3
 8001038:	4313      	orrs	r3, r2
 800103a:	b21a      	sxth	r2, r3
 800103c:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <read_calliberation_data+0x124>)
 800103e:	801a      	strh	r2, [r3, #0]
	B2 = ((Callib_Data[14] << 8) | Callib_Data[15]);
 8001040:	7bbb      	ldrb	r3, [r7, #14]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21a      	sxth	r2, r3
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	b21b      	sxth	r3, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	b21a      	sxth	r2, r3
 800104e:	4b18      	ldr	r3, [pc, #96]	; (80010b0 <read_calliberation_data+0x128>)
 8001050:	801a      	strh	r2, [r3, #0]
	MB = ((Callib_Data[16] << 8) | Callib_Data[17]);
 8001052:	7c3b      	ldrb	r3, [r7, #16]
 8001054:	021b      	lsls	r3, r3, #8
 8001056:	b21a      	sxth	r2, r3
 8001058:	7c7b      	ldrb	r3, [r7, #17]
 800105a:	b21b      	sxth	r3, r3
 800105c:	4313      	orrs	r3, r2
 800105e:	b21a      	sxth	r2, r3
 8001060:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <read_calliberation_data+0x12c>)
 8001062:	801a      	strh	r2, [r3, #0]
	MC = ((Callib_Data[18] << 8) | Callib_Data[19]);
 8001064:	7cbb      	ldrb	r3, [r7, #18]
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	7cfb      	ldrb	r3, [r7, #19]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21a      	sxth	r2, r3
 8001072:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <read_calliberation_data+0x130>)
 8001074:	801a      	strh	r2, [r3, #0]
	MD = ((Callib_Data[20] << 8) | Callib_Data[21]);
 8001076:	7d3b      	ldrb	r3, [r7, #20]
 8001078:	021b      	lsls	r3, r3, #8
 800107a:	b21a      	sxth	r2, r3
 800107c:	7d7b      	ldrb	r3, [r7, #21]
 800107e:	b21b      	sxth	r3, r3
 8001080:	4313      	orrs	r3, r2
 8001082:	b21a      	sxth	r2, r3
 8001084:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <read_calliberation_data+0x134>)
 8001086:	801a      	strh	r2, [r3, #0]

}
 8001088:	bf00      	nop
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200006cc 	.word	0x200006cc
 8001094:	20000204 	.word	0x20000204
 8001098:	20000206 	.word	0x20000206
 800109c:	20000208 	.word	0x20000208
 80010a0:	2000020a 	.word	0x2000020a
 80010a4:	2000020c 	.word	0x2000020c
 80010a8:	2000020e 	.word	0x2000020e
 80010ac:	20000210 	.word	0x20000210
 80010b0:	20000212 	.word	0x20000212
 80010b4:	20000214 	.word	0x20000214
 80010b8:	20000216 	.word	0x20000216
 80010bc:	20000218 	.word	0x20000218

080010c0 <Get_UTemp>:


// Get uncompensated Temp
uint16_t Get_UTemp (void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af04      	add	r7, sp, #16
	uint8_t datatowrite = 0x2E;
 80010c6:	232e      	movs	r3, #46	; 0x2e
 80010c8:	71fb      	strb	r3, [r7, #7]
	uint8_t Temp_RAW[2] = {0};
 80010ca:	2300      	movs	r3, #0
 80010cc:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 80010ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d2:	9302      	str	r3, [sp, #8]
 80010d4:	2301      	movs	r3, #1
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	1dfb      	adds	r3, r7, #7
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2301      	movs	r3, #1
 80010de:	22f4      	movs	r2, #244	; 0xf4
 80010e0:	21ee      	movs	r1, #238	; 0xee
 80010e2:	480f      	ldr	r0, [pc, #60]	; (8001120 <Get_UTemp+0x60>)
 80010e4:	f002 fc30 	bl	8003948 <HAL_I2C_Mem_Write>
	HAL_Delay (5);  // wait 4.5 ms
 80010e8:	2005      	movs	r0, #5
 80010ea:	f001 fedf 	bl	8002eac <HAL_Delay>
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Temp_RAW, 2, 1000);
 80010ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010f2:	9302      	str	r3, [sp, #8]
 80010f4:	2302      	movs	r3, #2
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	2301      	movs	r3, #1
 80010fe:	22f6      	movs	r2, #246	; 0xf6
 8001100:	21ee      	movs	r1, #238	; 0xee
 8001102:	4807      	ldr	r0, [pc, #28]	; (8001120 <Get_UTemp+0x60>)
 8001104:	f002 fd1a 	bl	8003b3c <HAL_I2C_Mem_Read>
	return ((Temp_RAW[0]<<8) + Temp_RAW[1]);
 8001108:	793b      	ldrb	r3, [r7, #4]
 800110a:	b29b      	uxth	r3, r3
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b29a      	uxth	r2, r3
 8001110:	797b      	ldrb	r3, [r7, #5]
 8001112:	b29b      	uxth	r3, r3
 8001114:	4413      	add	r3, r2
 8001116:	b29b      	uxth	r3, r3
}
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200006cc 	.word	0x200006cc

08001124 <BMP180_GetTemp>:

float BMP180_GetTemp (void)
{
 8001124:	b5b0      	push	{r4, r5, r7, lr}
 8001126:	af00      	add	r7, sp, #0
	UT = Get_UTemp();
 8001128:	f7ff ffca 	bl	80010c0 <Get_UTemp>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	4b3e      	ldr	r3, [pc, #248]	; (800122c <BMP180_GetTemp+0x108>)
 8001132:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8001134:	4b3d      	ldr	r3, [pc, #244]	; (800122c <BMP180_GetTemp+0x108>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a3d      	ldr	r2, [pc, #244]	; (8001230 <BMP180_GetTemp+0x10c>)
 800113a:	8812      	ldrh	r2, [r2, #0]
 800113c:	1a9b      	subs	r3, r3, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff f9f0 	bl	8000524 <__aeabi_i2d>
 8001144:	4604      	mov	r4, r0
 8001146:	460d      	mov	r5, r1
 8001148:	4b3a      	ldr	r3, [pc, #232]	; (8001234 <BMP180_GetTemp+0x110>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f9e9 	bl	8000524 <__aeabi_i2d>
 8001152:	f04f 0200 	mov.w	r2, #0
 8001156:	4b38      	ldr	r3, [pc, #224]	; (8001238 <BMP180_GetTemp+0x114>)
 8001158:	f7ff fb78 	bl	800084c <__aeabi_ddiv>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	f7ff fa48 	bl	80005f8 <__aeabi_dmul>
 8001168:	4603      	mov	r3, r0
 800116a:	460c      	mov	r4, r1
 800116c:	4618      	mov	r0, r3
 800116e:	4621      	mov	r1, r4
 8001170:	f7ff fcf2 	bl	8000b58 <__aeabi_d2iz>
 8001174:	4602      	mov	r2, r0
 8001176:	4b31      	ldr	r3, [pc, #196]	; (800123c <BMP180_GetTemp+0x118>)
 8001178:	601a      	str	r2, [r3, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 800117a:	4b31      	ldr	r3, [pc, #196]	; (8001240 <BMP180_GetTemp+0x11c>)
 800117c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff f9cf 	bl	8000524 <__aeabi_i2d>
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	4b2e      	ldr	r3, [pc, #184]	; (8001244 <BMP180_GetTemp+0x120>)
 800118c:	f7ff fa34 	bl	80005f8 <__aeabi_dmul>
 8001190:	4603      	mov	r3, r0
 8001192:	460c      	mov	r4, r1
 8001194:	4625      	mov	r5, r4
 8001196:	461c      	mov	r4, r3
 8001198:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <BMP180_GetTemp+0x124>)
 800119a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800119e:	461a      	mov	r2, r3
 80011a0:	4b26      	ldr	r3, [pc, #152]	; (800123c <BMP180_GetTemp+0x118>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4413      	add	r3, r2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f9bc 	bl	8000524 <__aeabi_i2d>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4620      	mov	r0, r4
 80011b2:	4629      	mov	r1, r5
 80011b4:	f7ff fb4a 	bl	800084c <__aeabi_ddiv>
 80011b8:	4603      	mov	r3, r0
 80011ba:	460c      	mov	r4, r1
 80011bc:	4618      	mov	r0, r3
 80011be:	4621      	mov	r1, r4
 80011c0:	f7ff fcca 	bl	8000b58 <__aeabi_d2iz>
 80011c4:	4602      	mov	r2, r0
 80011c6:	4b21      	ldr	r3, [pc, #132]	; (800124c <BMP180_GetTemp+0x128>)
 80011c8:	601a      	str	r2, [r3, #0]
	B5 = X1+X2;
 80011ca:	4b1c      	ldr	r3, [pc, #112]	; (800123c <BMP180_GetTemp+0x118>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	4b1f      	ldr	r3, [pc, #124]	; (800124c <BMP180_GetTemp+0x128>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	4a1e      	ldr	r2, [pc, #120]	; (8001250 <BMP180_GetTemp+0x12c>)
 80011d6:	6013      	str	r3, [r2, #0]
	Temp = (B5+8)/(pow(2,4));
 80011d8:	4b1d      	ldr	r3, [pc, #116]	; (8001250 <BMP180_GetTemp+0x12c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	3308      	adds	r3, #8
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff f9a0 	bl	8000524 <__aeabi_i2d>
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <BMP180_GetTemp+0x130>)
 80011ea:	f7ff fb2f 	bl	800084c <__aeabi_ddiv>
 80011ee:	4603      	mov	r3, r0
 80011f0:	460c      	mov	r4, r1
 80011f2:	4618      	mov	r0, r3
 80011f4:	4621      	mov	r1, r4
 80011f6:	f7ff fcaf 	bl	8000b58 <__aeabi_d2iz>
 80011fa:	4602      	mov	r2, r0
 80011fc:	4b16      	ldr	r3, [pc, #88]	; (8001258 <BMP180_GetTemp+0x134>)
 80011fe:	601a      	str	r2, [r3, #0]
	return Temp/10.0;
 8001200:	4b15      	ldr	r3, [pc, #84]	; (8001258 <BMP180_GetTemp+0x134>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f98d 	bl	8000524 <__aeabi_i2d>
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <BMP180_GetTemp+0x138>)
 8001210:	f7ff fb1c 	bl	800084c <__aeabi_ddiv>
 8001214:	4603      	mov	r3, r0
 8001216:	460c      	mov	r4, r1
 8001218:	4618      	mov	r0, r3
 800121a:	4621      	mov	r1, r4
 800121c:	f7ff fce4 	bl	8000be8 <__aeabi_d2f>
 8001220:	4603      	mov	r3, r0
 8001222:	ee07 3a90 	vmov	s15, r3
}
 8001226:	eeb0 0a67 	vmov.f32	s0, s15
 800122a:	bdb0      	pop	{r4, r5, r7, pc}
 800122c:	2000021c 	.word	0x2000021c
 8001230:	2000020e 	.word	0x2000020e
 8001234:	2000020c 	.word	0x2000020c
 8001238:	40e00000 	.word	0x40e00000
 800123c:	20000224 	.word	0x20000224
 8001240:	20000216 	.word	0x20000216
 8001244:	40a00000 	.word	0x40a00000
 8001248:	20000218 	.word	0x20000218
 800124c:	20000228 	.word	0x20000228
 8001250:	20000234 	.word	0x20000234
 8001254:	40300000 	.word	0x40300000
 8001258:	20000248 	.word	0x20000248
 800125c:	40240000 	.word	0x40240000

08001260 <Get_UPress>:

// Get uncompensated Pressure
uint32_t Get_UPress (int oss)   // oversampling setting 0,1,2,3
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af04      	add	r7, sp, #16
 8001266:	6078      	str	r0, [r7, #4]
	uint8_t datatowrite = 0x34+(oss<<6);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	019b      	lsls	r3, r3, #6
 800126e:	b2db      	uxtb	r3, r3
 8001270:	3334      	adds	r3, #52	; 0x34
 8001272:	b2db      	uxtb	r3, r3
 8001274:	73fb      	strb	r3, [r7, #15]
	uint8_t Press_RAW[3] = {0};
 8001276:	f107 030c 	add.w	r3, r7, #12
 800127a:	2100      	movs	r1, #0
 800127c:	460a      	mov	r2, r1
 800127e:	801a      	strh	r2, [r3, #0]
 8001280:	460a      	mov	r2, r1
 8001282:	709a      	strb	r2, [r3, #2]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 8001284:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	2301      	movs	r3, #1
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	f107 030f 	add.w	r3, r7, #15
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2301      	movs	r3, #1
 8001296:	22f4      	movs	r2, #244	; 0xf4
 8001298:	21ee      	movs	r1, #238	; 0xee
 800129a:	481f      	ldr	r0, [pc, #124]	; (8001318 <Get_UPress+0xb8>)
 800129c:	f002 fb54 	bl	8003948 <HAL_I2C_Mem_Write>
	switch (oss)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	d81a      	bhi.n	80012dc <Get_UPress+0x7c>
 80012a6:	a201      	add	r2, pc, #4	; (adr r2, 80012ac <Get_UPress+0x4c>)
 80012a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ac:	080012bd 	.word	0x080012bd
 80012b0:	080012c5 	.word	0x080012c5
 80012b4:	080012cd 	.word	0x080012cd
 80012b8:	080012d5 	.word	0x080012d5
	{
		case (0):
			HAL_Delay (5);
 80012bc:	2005      	movs	r0, #5
 80012be:	f001 fdf5 	bl	8002eac <HAL_Delay>
			break;
 80012c2:	e00b      	b.n	80012dc <Get_UPress+0x7c>
		case (1):
			HAL_Delay (8);
 80012c4:	2008      	movs	r0, #8
 80012c6:	f001 fdf1 	bl	8002eac <HAL_Delay>
			break;
 80012ca:	e007      	b.n	80012dc <Get_UPress+0x7c>
		case (2):
			HAL_Delay (14);
 80012cc:	200e      	movs	r0, #14
 80012ce:	f001 fded 	bl	8002eac <HAL_Delay>
			break;
 80012d2:	e003      	b.n	80012dc <Get_UPress+0x7c>
		case (3):
			HAL_Delay (26);
 80012d4:	201a      	movs	r0, #26
 80012d6:	f001 fde9 	bl	8002eac <HAL_Delay>
			break;
 80012da:	bf00      	nop
	}
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Press_RAW, 3, 1000);
 80012dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2303      	movs	r3, #3
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	f107 030c 	add.w	r3, r7, #12
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2301      	movs	r3, #1
 80012ee:	22f6      	movs	r2, #246	; 0xf6
 80012f0:	21ee      	movs	r1, #238	; 0xee
 80012f2:	4809      	ldr	r0, [pc, #36]	; (8001318 <Get_UPress+0xb8>)
 80012f4:	f002 fc22 	bl	8003b3c <HAL_I2C_Mem_Read>
	return (((Press_RAW[0]<<16)+(Press_RAW[1]<<8)+Press_RAW[2]) >> (8-oss));
 80012f8:	7b3b      	ldrb	r3, [r7, #12]
 80012fa:	041a      	lsls	r2, r3, #16
 80012fc:	7b7b      	ldrb	r3, [r7, #13]
 80012fe:	021b      	lsls	r3, r3, #8
 8001300:	4413      	add	r3, r2
 8001302:	7bba      	ldrb	r2, [r7, #14]
 8001304:	441a      	add	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f1c3 0308 	rsb	r3, r3, #8
 800130c:	fa42 f303 	asr.w	r3, r2, r3
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	200006cc 	.word	0x200006cc

0800131c <BMP180_GetPress>:


float BMP180_GetPress (int oss)
{
 800131c:	b5b0      	push	{r4, r5, r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	UP = Get_UPress(oss);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff9b 	bl	8001260 <Get_UPress>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4ba8      	ldr	r3, [pc, #672]	; (80015d0 <BMP180_GetPress+0x2b4>)
 8001330:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8001332:	4ba8      	ldr	r3, [pc, #672]	; (80015d4 <BMP180_GetPress+0x2b8>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4aa8      	ldr	r2, [pc, #672]	; (80015d8 <BMP180_GetPress+0x2bc>)
 8001338:	8812      	ldrh	r2, [r2, #0]
 800133a:	1a9b      	subs	r3, r3, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff f8f1 	bl	8000524 <__aeabi_i2d>
 8001342:	4604      	mov	r4, r0
 8001344:	460d      	mov	r5, r1
 8001346:	4ba5      	ldr	r3, [pc, #660]	; (80015dc <BMP180_GetPress+0x2c0>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff f8ea 	bl	8000524 <__aeabi_i2d>
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	4ba2      	ldr	r3, [pc, #648]	; (80015e0 <BMP180_GetPress+0x2c4>)
 8001356:	f7ff fa79 	bl	800084c <__aeabi_ddiv>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4620      	mov	r0, r4
 8001360:	4629      	mov	r1, r5
 8001362:	f7ff f949 	bl	80005f8 <__aeabi_dmul>
 8001366:	4603      	mov	r3, r0
 8001368:	460c      	mov	r4, r1
 800136a:	4618      	mov	r0, r3
 800136c:	4621      	mov	r1, r4
 800136e:	f7ff fbf3 	bl	8000b58 <__aeabi_d2iz>
 8001372:	4602      	mov	r2, r0
 8001374:	4b9b      	ldr	r3, [pc, #620]	; (80015e4 <BMP180_GetPress+0x2c8>)
 8001376:	601a      	str	r2, [r3, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 8001378:	4b9b      	ldr	r3, [pc, #620]	; (80015e8 <BMP180_GetPress+0x2cc>)
 800137a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff f8d0 	bl	8000524 <__aeabi_i2d>
 8001384:	f04f 0200 	mov.w	r2, #0
 8001388:	4b98      	ldr	r3, [pc, #608]	; (80015ec <BMP180_GetPress+0x2d0>)
 800138a:	f7ff f935 	bl	80005f8 <__aeabi_dmul>
 800138e:	4603      	mov	r3, r0
 8001390:	460c      	mov	r4, r1
 8001392:	4625      	mov	r5, r4
 8001394:	461c      	mov	r4, r3
 8001396:	4b96      	ldr	r3, [pc, #600]	; (80015f0 <BMP180_GetPress+0x2d4>)
 8001398:	f9b3 3000 	ldrsh.w	r3, [r3]
 800139c:	461a      	mov	r2, r3
 800139e:	4b91      	ldr	r3, [pc, #580]	; (80015e4 <BMP180_GetPress+0x2c8>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4413      	add	r3, r2
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff f8bd 	bl	8000524 <__aeabi_i2d>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4620      	mov	r0, r4
 80013b0:	4629      	mov	r1, r5
 80013b2:	f7ff fa4b 	bl	800084c <__aeabi_ddiv>
 80013b6:	4603      	mov	r3, r0
 80013b8:	460c      	mov	r4, r1
 80013ba:	4618      	mov	r0, r3
 80013bc:	4621      	mov	r1, r4
 80013be:	f7ff fbcb 	bl	8000b58 <__aeabi_d2iz>
 80013c2:	4602      	mov	r2, r0
 80013c4:	4b8b      	ldr	r3, [pc, #556]	; (80015f4 <BMP180_GetPress+0x2d8>)
 80013c6:	601a      	str	r2, [r3, #0]
	B5 = X1+X2;
 80013c8:	4b86      	ldr	r3, [pc, #536]	; (80015e4 <BMP180_GetPress+0x2c8>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b89      	ldr	r3, [pc, #548]	; (80015f4 <BMP180_GetPress+0x2d8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4413      	add	r3, r2
 80013d2:	4a89      	ldr	r2, [pc, #548]	; (80015f8 <BMP180_GetPress+0x2dc>)
 80013d4:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 80013d6:	4b88      	ldr	r3, [pc, #544]	; (80015f8 <BMP180_GetPress+0x2dc>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80013de:	4a87      	ldr	r2, [pc, #540]	; (80015fc <BMP180_GetPress+0x2e0>)
 80013e0:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 80013e2:	4b87      	ldr	r3, [pc, #540]	; (8001600 <BMP180_GetPress+0x2e4>)
 80013e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff f89b 	bl	8000524 <__aeabi_i2d>
 80013ee:	4604      	mov	r4, r0
 80013f0:	460d      	mov	r5, r1
 80013f2:	4b82      	ldr	r3, [pc, #520]	; (80015fc <BMP180_GetPress+0x2e0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a81      	ldr	r2, [pc, #516]	; (80015fc <BMP180_GetPress+0x2e0>)
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	fb02 f303 	mul.w	r3, r2, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f890 	bl	8000524 <__aeabi_i2d>
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	4b7e      	ldr	r3, [pc, #504]	; (8001604 <BMP180_GetPress+0x2e8>)
 800140a:	f7ff fa1f 	bl	800084c <__aeabi_ddiv>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4620      	mov	r0, r4
 8001414:	4629      	mov	r1, r5
 8001416:	f7ff f8ef 	bl	80005f8 <__aeabi_dmul>
 800141a:	4603      	mov	r3, r0
 800141c:	460c      	mov	r4, r1
 800141e:	4618      	mov	r0, r3
 8001420:	4621      	mov	r1, r4
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	4b71      	ldr	r3, [pc, #452]	; (80015ec <BMP180_GetPress+0x2d0>)
 8001428:	f7ff fa10 	bl	800084c <__aeabi_ddiv>
 800142c:	4603      	mov	r3, r0
 800142e:	460c      	mov	r4, r1
 8001430:	4618      	mov	r0, r3
 8001432:	4621      	mov	r1, r4
 8001434:	f7ff fb90 	bl	8000b58 <__aeabi_d2iz>
 8001438:	4602      	mov	r2, r0
 800143a:	4b6a      	ldr	r3, [pc, #424]	; (80015e4 <BMP180_GetPress+0x2c8>)
 800143c:	601a      	str	r2, [r3, #0]
	X2 = AC2*B6/(pow(2,11));
 800143e:	4b72      	ldr	r3, [pc, #456]	; (8001608 <BMP180_GetPress+0x2ec>)
 8001440:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001444:	461a      	mov	r2, r3
 8001446:	4b6d      	ldr	r3, [pc, #436]	; (80015fc <BMP180_GetPress+0x2e0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	fb03 f302 	mul.w	r3, r3, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f868 	bl	8000524 <__aeabi_i2d>
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	4b64      	ldr	r3, [pc, #400]	; (80015ec <BMP180_GetPress+0x2d0>)
 800145a:	f7ff f9f7 	bl	800084c <__aeabi_ddiv>
 800145e:	4603      	mov	r3, r0
 8001460:	460c      	mov	r4, r1
 8001462:	4618      	mov	r0, r3
 8001464:	4621      	mov	r1, r4
 8001466:	f7ff fb77 	bl	8000b58 <__aeabi_d2iz>
 800146a:	4602      	mov	r2, r0
 800146c:	4b61      	ldr	r3, [pc, #388]	; (80015f4 <BMP180_GetPress+0x2d8>)
 800146e:	601a      	str	r2, [r3, #0]
	X3 = X1+X2;
 8001470:	4b5c      	ldr	r3, [pc, #368]	; (80015e4 <BMP180_GetPress+0x2c8>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4b5f      	ldr	r3, [pc, #380]	; (80015f4 <BMP180_GetPress+0x2d8>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4413      	add	r3, r2
 800147a:	4a64      	ldr	r2, [pc, #400]	; (800160c <BMP180_GetPress+0x2f0>)
 800147c:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 800147e:	4b64      	ldr	r3, [pc, #400]	; (8001610 <BMP180_GetPress+0x2f4>)
 8001480:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001484:	009a      	lsls	r2, r3, #2
 8001486:	4b61      	ldr	r3, [pc, #388]	; (800160c <BMP180_GetPress+0x2f0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	441a      	add	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	3302      	adds	r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	da00      	bge.n	800149a <BMP180_GetPress+0x17e>
 8001498:	3303      	adds	r3, #3
 800149a:	109b      	asrs	r3, r3, #2
 800149c:	461a      	mov	r2, r3
 800149e:	4b5d      	ldr	r3, [pc, #372]	; (8001614 <BMP180_GetPress+0x2f8>)
 80014a0:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 80014a2:	4b5d      	ldr	r3, [pc, #372]	; (8001618 <BMP180_GetPress+0x2fc>)
 80014a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b54      	ldr	r3, [pc, #336]	; (80015fc <BMP180_GetPress+0x2e0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	fb03 f302 	mul.w	r3, r3, r2
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f836 	bl	8000524 <__aeabi_i2d>
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	4b57      	ldr	r3, [pc, #348]	; (800161c <BMP180_GetPress+0x300>)
 80014be:	f7ff f9c5 	bl	800084c <__aeabi_ddiv>
 80014c2:	4603      	mov	r3, r0
 80014c4:	460c      	mov	r4, r1
 80014c6:	4618      	mov	r0, r3
 80014c8:	4621      	mov	r1, r4
 80014ca:	f7ff fb45 	bl	8000b58 <__aeabi_d2iz>
 80014ce:	4602      	mov	r2, r0
 80014d0:	4b44      	ldr	r3, [pc, #272]	; (80015e4 <BMP180_GetPress+0x2c8>)
 80014d2:	601a      	str	r2, [r3, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 80014d4:	4b52      	ldr	r3, [pc, #328]	; (8001620 <BMP180_GetPress+0x304>)
 80014d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff f822 	bl	8000524 <__aeabi_i2d>
 80014e0:	4604      	mov	r4, r0
 80014e2:	460d      	mov	r5, r1
 80014e4:	4b45      	ldr	r3, [pc, #276]	; (80015fc <BMP180_GetPress+0x2e0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a44      	ldr	r2, [pc, #272]	; (80015fc <BMP180_GetPress+0x2e0>)
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	fb02 f303 	mul.w	r3, r2, r3
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff f817 	bl	8000524 <__aeabi_i2d>
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	4b42      	ldr	r3, [pc, #264]	; (8001604 <BMP180_GetPress+0x2e8>)
 80014fc:	f7ff f9a6 	bl	800084c <__aeabi_ddiv>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4620      	mov	r0, r4
 8001506:	4629      	mov	r1, r5
 8001508:	f7ff f876 	bl	80005f8 <__aeabi_dmul>
 800150c:	4603      	mov	r3, r0
 800150e:	460c      	mov	r4, r1
 8001510:	4618      	mov	r0, r3
 8001512:	4621      	mov	r1, r4
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	4b42      	ldr	r3, [pc, #264]	; (8001624 <BMP180_GetPress+0x308>)
 800151a:	f7ff f997 	bl	800084c <__aeabi_ddiv>
 800151e:	4603      	mov	r3, r0
 8001520:	460c      	mov	r4, r1
 8001522:	4618      	mov	r0, r3
 8001524:	4621      	mov	r1, r4
 8001526:	f7ff fb17 	bl	8000b58 <__aeabi_d2iz>
 800152a:	4602      	mov	r2, r0
 800152c:	4b31      	ldr	r3, [pc, #196]	; (80015f4 <BMP180_GetPress+0x2d8>)
 800152e:	601a      	str	r2, [r3, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 8001530:	4b2c      	ldr	r3, [pc, #176]	; (80015e4 <BMP180_GetPress+0x2c8>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4b2f      	ldr	r3, [pc, #188]	; (80015f4 <BMP180_GetPress+0x2d8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4413      	add	r3, r2
 800153a:	3302      	adds	r3, #2
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe fff1 	bl	8000524 <__aeabi_i2d>
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	4b38      	ldr	r3, [pc, #224]	; (8001628 <BMP180_GetPress+0x30c>)
 8001548:	f7ff f980 	bl	800084c <__aeabi_ddiv>
 800154c:	4603      	mov	r3, r0
 800154e:	460c      	mov	r4, r1
 8001550:	4618      	mov	r0, r3
 8001552:	4621      	mov	r1, r4
 8001554:	f7ff fb00 	bl	8000b58 <__aeabi_d2iz>
 8001558:	4602      	mov	r2, r0
 800155a:	4b2c      	ldr	r3, [pc, #176]	; (800160c <BMP180_GetPress+0x2f0>)
 800155c:	601a      	str	r2, [r3, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 800155e:	4b33      	ldr	r3, [pc, #204]	; (800162c <BMP180_GetPress+0x310>)
 8001560:	881b      	ldrh	r3, [r3, #0]
 8001562:	461a      	mov	r2, r3
 8001564:	4b29      	ldr	r3, [pc, #164]	; (800160c <BMP180_GetPress+0x2f0>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800156c:	fb03 f302 	mul.w	r3, r3, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffc7 	bl	8000504 <__aeabi_ui2d>
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <BMP180_GetPress+0x2c4>)
 800157c:	f7ff f966 	bl	800084c <__aeabi_ddiv>
 8001580:	4603      	mov	r3, r0
 8001582:	460c      	mov	r4, r1
 8001584:	4618      	mov	r0, r3
 8001586:	4621      	mov	r1, r4
 8001588:	f7ff fb0e 	bl	8000ba8 <__aeabi_d2uiz>
 800158c:	4602      	mov	r2, r0
 800158e:	4b28      	ldr	r3, [pc, #160]	; (8001630 <BMP180_GetPress+0x314>)
 8001590:	601a      	str	r2, [r3, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 8001592:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <BMP180_GetPress+0x2b4>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	4b1e      	ldr	r3, [pc, #120]	; (8001614 <BMP180_GetPress+0x2f8>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	f24c 3150 	movw	r1, #50000	; 0xc350
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	fa41 f202 	asr.w	r2, r1, r2
 80015a8:	fb02 f303 	mul.w	r3, r2, r3
 80015ac:	4a21      	ldr	r2, [pc, #132]	; (8001634 <BMP180_GetPress+0x318>)
 80015ae:	6013      	str	r3, [r2, #0]
	if (B7<0x80000000) Press = (B7*2)/B4;
 80015b0:	4b20      	ldr	r3, [pc, #128]	; (8001634 <BMP180_GetPress+0x318>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	db41      	blt.n	800163c <BMP180_GetPress+0x320>
 80015b8:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <BMP180_GetPress+0x318>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	005a      	lsls	r2, r3, #1
 80015be:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <BMP180_GetPress+0x314>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c6:	461a      	mov	r2, r3
 80015c8:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <BMP180_GetPress+0x31c>)
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	e040      	b.n	8001650 <BMP180_GetPress+0x334>
 80015ce:	bf00      	nop
 80015d0:	20000220 	.word	0x20000220
 80015d4:	2000021c 	.word	0x2000021c
 80015d8:	2000020e 	.word	0x2000020e
 80015dc:	2000020c 	.word	0x2000020c
 80015e0:	40e00000 	.word	0x40e00000
 80015e4:	20000224 	.word	0x20000224
 80015e8:	20000216 	.word	0x20000216
 80015ec:	40a00000 	.word	0x40a00000
 80015f0:	20000218 	.word	0x20000218
 80015f4:	20000228 	.word	0x20000228
 80015f8:	20000234 	.word	0x20000234
 80015fc:	2000023c 	.word	0x2000023c
 8001600:	20000212 	.word	0x20000212
 8001604:	40b00000 	.word	0x40b00000
 8001608:	20000206 	.word	0x20000206
 800160c:	2000022c 	.word	0x2000022c
 8001610:	20000204 	.word	0x20000204
 8001614:	20000230 	.word	0x20000230
 8001618:	20000208 	.word	0x20000208
 800161c:	40c00000 	.word	0x40c00000
 8001620:	20000210 	.word	0x20000210
 8001624:	40f00000 	.word	0x40f00000
 8001628:	40100000 	.word	0x40100000
 800162c:	2000020a 	.word	0x2000020a
 8001630:	20000238 	.word	0x20000238
 8001634:	20000240 	.word	0x20000240
 8001638:	20000244 	.word	0x20000244
	else Press = (B7/B4)*2;
 800163c:	4b46      	ldr	r3, [pc, #280]	; (8001758 <BMP180_GetPress+0x43c>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b46      	ldr	r3, [pc, #280]	; (800175c <BMP180_GetPress+0x440>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	fbb2 f3f3 	udiv	r3, r2, r3
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	461a      	mov	r2, r3
 800164c:	4b44      	ldr	r3, [pc, #272]	; (8001760 <BMP180_GetPress+0x444>)
 800164e:	601a      	str	r2, [r3, #0]
	X1 = (Press/(pow(2,8)))*(Press/(pow(2,8)));
 8001650:	4b43      	ldr	r3, [pc, #268]	; (8001760 <BMP180_GetPress+0x444>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4618      	mov	r0, r3
 8001656:	f7fe ff65 	bl	8000524 <__aeabi_i2d>
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	4b41      	ldr	r3, [pc, #260]	; (8001764 <BMP180_GetPress+0x448>)
 8001660:	f7ff f8f4 	bl	800084c <__aeabi_ddiv>
 8001664:	4603      	mov	r3, r0
 8001666:	460c      	mov	r4, r1
 8001668:	4625      	mov	r5, r4
 800166a:	461c      	mov	r4, r3
 800166c:	4b3c      	ldr	r3, [pc, #240]	; (8001760 <BMP180_GetPress+0x444>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe ff57 	bl	8000524 <__aeabi_i2d>
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	4b3a      	ldr	r3, [pc, #232]	; (8001764 <BMP180_GetPress+0x448>)
 800167c:	f7ff f8e6 	bl	800084c <__aeabi_ddiv>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4620      	mov	r0, r4
 8001686:	4629      	mov	r1, r5
 8001688:	f7fe ffb6 	bl	80005f8 <__aeabi_dmul>
 800168c:	4603      	mov	r3, r0
 800168e:	460c      	mov	r4, r1
 8001690:	4618      	mov	r0, r3
 8001692:	4621      	mov	r1, r4
 8001694:	f7ff fa60 	bl	8000b58 <__aeabi_d2iz>
 8001698:	4602      	mov	r2, r0
 800169a:	4b33      	ldr	r3, [pc, #204]	; (8001768 <BMP180_GetPress+0x44c>)
 800169c:	601a      	str	r2, [r3, #0]
	X1 = (X1*3038)/(pow(2,16));
 800169e:	4b32      	ldr	r3, [pc, #200]	; (8001768 <BMP180_GetPress+0x44c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f640 32de 	movw	r2, #3038	; 0xbde
 80016a6:	fb02 f303 	mul.w	r3, r2, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7fe ff3a 	bl	8000524 <__aeabi_i2d>
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	4b2d      	ldr	r3, [pc, #180]	; (800176c <BMP180_GetPress+0x450>)
 80016b6:	f7ff f8c9 	bl	800084c <__aeabi_ddiv>
 80016ba:	4603      	mov	r3, r0
 80016bc:	460c      	mov	r4, r1
 80016be:	4618      	mov	r0, r3
 80016c0:	4621      	mov	r1, r4
 80016c2:	f7ff fa49 	bl	8000b58 <__aeabi_d2iz>
 80016c6:	4602      	mov	r2, r0
 80016c8:	4b27      	ldr	r3, [pc, #156]	; (8001768 <BMP180_GetPress+0x44c>)
 80016ca:	601a      	str	r2, [r3, #0]
	X2 = (-7357*Press)/(pow(2,16));
 80016cc:	4b24      	ldr	r3, [pc, #144]	; (8001760 <BMP180_GetPress+0x444>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a27      	ldr	r2, [pc, #156]	; (8001770 <BMP180_GetPress+0x454>)
 80016d2:	fb02 f303 	mul.w	r3, r2, r3
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ff24 	bl	8000524 <__aeabi_i2d>
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	4b22      	ldr	r3, [pc, #136]	; (800176c <BMP180_GetPress+0x450>)
 80016e2:	f7ff f8b3 	bl	800084c <__aeabi_ddiv>
 80016e6:	4603      	mov	r3, r0
 80016e8:	460c      	mov	r4, r1
 80016ea:	4618      	mov	r0, r3
 80016ec:	4621      	mov	r1, r4
 80016ee:	f7ff fa33 	bl	8000b58 <__aeabi_d2iz>
 80016f2:	4602      	mov	r2, r0
 80016f4:	4b1f      	ldr	r3, [pc, #124]	; (8001774 <BMP180_GetPress+0x458>)
 80016f6:	601a      	str	r2, [r3, #0]
	Press = Press + (X1+X2+3791)/(pow(2,4));
 80016f8:	4b19      	ldr	r3, [pc, #100]	; (8001760 <BMP180_GetPress+0x444>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe ff11 	bl	8000524 <__aeabi_i2d>
 8001702:	4604      	mov	r4, r0
 8001704:	460d      	mov	r5, r1
 8001706:	4b18      	ldr	r3, [pc, #96]	; (8001768 <BMP180_GetPress+0x44c>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	4b1a      	ldr	r3, [pc, #104]	; (8001774 <BMP180_GetPress+0x458>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4413      	add	r3, r2
 8001710:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff05 	bl	8000524 <__aeabi_i2d>
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	4b16      	ldr	r3, [pc, #88]	; (8001778 <BMP180_GetPress+0x45c>)
 8001720:	f7ff f894 	bl	800084c <__aeabi_ddiv>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4620      	mov	r0, r4
 800172a:	4629      	mov	r1, r5
 800172c:	f7fe fdae 	bl	800028c <__adddf3>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	4618      	mov	r0, r3
 8001736:	4621      	mov	r1, r4
 8001738:	f7ff fa0e 	bl	8000b58 <__aeabi_d2iz>
 800173c:	4602      	mov	r2, r0
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <BMP180_GetPress+0x444>)
 8001740:	601a      	str	r2, [r3, #0]

	return Press;
 8001742:	4b07      	ldr	r3, [pc, #28]	; (8001760 <BMP180_GetPress+0x444>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	ee07 3a90 	vmov	s15, r3
 800174a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800174e:	eeb0 0a67 	vmov.f32	s0, s15
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bdb0      	pop	{r4, r5, r7, pc}
 8001758:	20000240 	.word	0x20000240
 800175c:	20000238 	.word	0x20000238
 8001760:	20000244 	.word	0x20000244
 8001764:	40700000 	.word	0x40700000
 8001768:	20000224 	.word	0x20000224
 800176c:	40f00000 	.word	0x40f00000
 8001770:	ffffe343 	.word	0xffffe343
 8001774:	20000228 	.word	0x20000228
 8001778:	40300000 	.word	0x40300000
 800177c:	00000000 	.word	0x00000000

08001780 <BMP180_GetAlt>:


float BMP180_GetAlt (int oss)
{
 8001780:	b590      	push	{r4, r7, lr}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	BMP180_GetPress (oss);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff fdc7 	bl	800131c <BMP180_GetPress>
	return 44330*(1-(pow((Press/(float)atmPress), 0.19029495718)));
 800178e:	4b20      	ldr	r3, [pc, #128]	; (8001810 <BMP180_GetAlt+0x90>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	ee07 3a90 	vmov	s15, r3
 8001796:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001814 <BMP180_GetAlt+0x94>
 800179e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017a2:	ee16 0a90 	vmov	r0, s13
 80017a6:	f7fe fecf 	bl	8000548 <__aeabi_f2d>
 80017aa:	4603      	mov	r3, r0
 80017ac:	460c      	mov	r4, r1
 80017ae:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8001800 <BMP180_GetAlt+0x80>
 80017b2:	ec44 3b10 	vmov	d0, r3, r4
 80017b6:	f008 f9e5 	bl	8009b84 <pow>
 80017ba:	ec54 3b10 	vmov	r3, r4, d0
 80017be:	461a      	mov	r2, r3
 80017c0:	4623      	mov	r3, r4
 80017c2:	f04f 0000 	mov.w	r0, #0
 80017c6:	4914      	ldr	r1, [pc, #80]	; (8001818 <BMP180_GetAlt+0x98>)
 80017c8:	f7fe fd5e 	bl	8000288 <__aeabi_dsub>
 80017cc:	4603      	mov	r3, r0
 80017ce:	460c      	mov	r4, r1
 80017d0:	4618      	mov	r0, r3
 80017d2:	4621      	mov	r1, r4
 80017d4:	a30c      	add	r3, pc, #48	; (adr r3, 8001808 <BMP180_GetAlt+0x88>)
 80017d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017da:	f7fe ff0d 	bl	80005f8 <__aeabi_dmul>
 80017de:	4603      	mov	r3, r0
 80017e0:	460c      	mov	r4, r1
 80017e2:	4618      	mov	r0, r3
 80017e4:	4621      	mov	r1, r4
 80017e6:	f7ff f9ff 	bl	8000be8 <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	ee07 3a90 	vmov	s15, r3
}
 80017f0:	eeb0 0a67 	vmov.f32	s0, s15
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd90      	pop	{r4, r7, pc}
 80017fa:	bf00      	nop
 80017fc:	f3af 8000 	nop.w
 8001800:	ccd745e4 	.word	0xccd745e4
 8001804:	3fc85b95 	.word	0x3fc85b95
 8001808:	00000000 	.word	0x00000000
 800180c:	40e5a540 	.word	0x40e5a540
 8001810:	20000244 	.word	0x20000244
 8001814:	47c5e680 	.word	0x47c5e680
 8001818:	3ff00000 	.word	0x3ff00000

0800181c <BMP180_Start>:

void BMP180_Start (void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
	read_calliberation_data();
 8001820:	f7ff fbb2 	bl	8000f88 <read_calliberation_data>
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_GPIO_EXTI_Callback>:
volatile int presencia=0;
volatile int firsttime=0;

uint8_t value =0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == GPIO_PIN_4){
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	2b10      	cmp	r3, #16
 8001836:	d118      	bne.n	800186a <HAL_GPIO_EXTI_Callback+0x42>
		presencia = 1;
 8001838:	4b11      	ldr	r3, [pc, #68]	; (8001880 <HAL_GPIO_EXTI_Callback+0x58>)
 800183a:	2201      	movs	r2, #1
 800183c:	601a      	str	r2, [r3, #0]
		display_intruso();
 800183e:	f000 f8cd 	bl	80019dc <display_intruso>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,1);
 8001842:	2201      	movs	r2, #1
 8001844:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001848:	480e      	ldr	r0, [pc, #56]	; (8001884 <HAL_GPIO_EXTI_Callback+0x5c>)
 800184a:	f001 fe15 	bl	8003478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001854:	480b      	ldr	r0, [pc, #44]	; (8001884 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001856:	f001 fe0f 	bl	8003478 <HAL_GPIO_WritePin>
		buzzer_on();
 800185a:	f000 f9e3 	bl	8001c24 <buzzer_on>
		TIM4->CNT = 0;
 800185e:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <HAL_GPIO_EXTI_Callback+0x60>)
 8001860:	2200      	movs	r2, #0
 8001862:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim4);
 8001864:	4809      	ldr	r0, [pc, #36]	; (800188c <HAL_GPIO_EXTI_Callback+0x64>)
 8001866:	f003 fd14 	bl	8005292 <HAL_TIM_Base_Start_IT>

		/*TIM2 -> CNT = 0;
		HAL_TIM_Base_Start_IT(&htim2);*/
	}

	if (GPIO_Pin==GPIO_PIN_0){
 800186a:	88fb      	ldrh	r3, [r7, #6]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d102      	bne.n	8001876 <HAL_GPIO_EXTI_Callback+0x4e>
		button_int=1;
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <HAL_GPIO_EXTI_Callback+0x68>)
 8001872:	2201      	movs	r2, #1
 8001874:	601a      	str	r2, [r3, #0]
	}

}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	2000025c 	.word	0x2000025c
 8001884:	40020c00 	.word	0x40020c00
 8001888:	40000800 	.word	0x40000800
 800188c:	2000068c 	.word	0x2000068c
 8001890:	20000258 	.word	0x20000258

08001894 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]

	if (htim == &htim4){
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a0e      	ldr	r2, [pc, #56]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d114      	bne.n	80018ce <HAL_TIM_PeriodElapsedCallback+0x3a>

		if (firsttime==1){
 80018a4:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x48>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d10d      	bne.n	80018c8 <HAL_TIM_PeriodElapsedCallback+0x34>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,0);
 80018ac:	2200      	movs	r2, #0
 80018ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018b2:	480b      	ldr	r0, [pc, #44]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80018b4:	f001 fde0 	bl	8003478 <HAL_GPIO_WritePin>
			presencia = 0;
 80018b8:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
			display_titulo();
 80018be:	f000 f863 	bl	8001988 <display_titulo>
			HAL_TIM_Base_Stop_IT(&htim4);
 80018c2:	4805      	ldr	r0, [pc, #20]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80018c4:	f003 fd09 	bl	80052da <HAL_TIM_Base_Stop_IT>
		}

		firsttime=1;
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x48>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,1);
		HAL_Delay(250);
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,0);
		HAL_TIM_Base_Stop_IT(&htim2);
	}*/
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	2000068c 	.word	0x2000068c
 80018dc:	20000260 	.word	0x20000260
 80018e0:	40020c00 	.word	0x40020c00
 80018e4:	2000025c 	.word	0x2000025c

080018e8 <debouncer>:

int debouncer(volatile int* button_int, GPIO_TypeDef* GPIO_port, uint16_t GPIO_number){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	4613      	mov	r3, r2
 80018f4:	80fb      	strh	r3, [r7, #6]
	static uint8_t button_count=0;
	static int counter=0;

	if (*button_int==1){
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d13b      	bne.n	8001976 <debouncer+0x8e>
		if (button_count==0) {
 80018fe:	4b20      	ldr	r3, [pc, #128]	; (8001980 <debouncer+0x98>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10b      	bne.n	800191e <debouncer+0x36>
			counter=HAL_GetTick();
 8001906:	f001 fac5 	bl	8002e94 <HAL_GetTick>
 800190a:	4603      	mov	r3, r0
 800190c:	461a      	mov	r2, r3
 800190e:	4b1d      	ldr	r3, [pc, #116]	; (8001984 <debouncer+0x9c>)
 8001910:	601a      	str	r2, [r3, #0]
			button_count++;
 8001912:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <debouncer+0x98>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	3301      	adds	r3, #1
 8001918:	b2da      	uxtb	r2, r3
 800191a:	4b19      	ldr	r3, [pc, #100]	; (8001980 <debouncer+0x98>)
 800191c:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick()-counter>=20){
 800191e:	f001 fab9 	bl	8002e94 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	4b17      	ldr	r3, [pc, #92]	; (8001984 <debouncer+0x9c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b13      	cmp	r3, #19
 800192c:	d923      	bls.n	8001976 <debouncer+0x8e>
			counter=HAL_GetTick();
 800192e:	f001 fab1 	bl	8002e94 <HAL_GetTick>
 8001932:	4603      	mov	r3, r0
 8001934:	461a      	mov	r2, r3
 8001936:	4b13      	ldr	r3, [pc, #76]	; (8001984 <debouncer+0x9c>)
 8001938:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(GPIO_port, GPIO_number)!=1){
 800193a:	88fb      	ldrh	r3, [r7, #6]
 800193c:	4619      	mov	r1, r3
 800193e:	68b8      	ldr	r0, [r7, #8]
 8001940:	f001 fd82 	bl	8003448 <HAL_GPIO_ReadPin>
 8001944:	4603      	mov	r3, r0
 8001946:	2b01      	cmp	r3, #1
 8001948:	d003      	beq.n	8001952 <debouncer+0x6a>
				button_count=1;
 800194a:	4b0d      	ldr	r3, [pc, #52]	; (8001980 <debouncer+0x98>)
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
 8001950:	e005      	b.n	800195e <debouncer+0x76>
			}
			else{
				button_count++;
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <debouncer+0x98>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	3301      	adds	r3, #1
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4b09      	ldr	r3, [pc, #36]	; (8001980 <debouncer+0x98>)
 800195c:	701a      	strb	r2, [r3, #0]
			}
			if (button_count==4){ //Periodo antirebotes
 800195e:	4b08      	ldr	r3, [pc, #32]	; (8001980 <debouncer+0x98>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b04      	cmp	r3, #4
 8001964:	d107      	bne.n	8001976 <debouncer+0x8e>
				button_count=0;
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <debouncer+0x98>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
				*button_int=0;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
				return 1;
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <debouncer+0x90>
			}
		}
	}
	return 0;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000265 	.word	0x20000265
 8001984:	20000268 	.word	0x20000268

08001988 <display_titulo>:

void display_titulo(void){
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af02      	add	r7, sp, #8
	SSD1306_Clear();
 800198e:	f000 fffc 	bl	800298a <SSD1306_Clear>
	SSD1306_DrawRectangle(0, 0, 128, 64, 1);
 8001992:	2301      	movs	r3, #1
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2340      	movs	r3, #64	; 0x40
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	2100      	movs	r1, #0
 800199c:	2000      	movs	r0, #0
 800199e:	f000 feb7 	bl	8002710 <SSD1306_DrawRectangle>
	SSD1306_GotoXY (27,15);
 80019a2:	210f      	movs	r1, #15
 80019a4:	201b      	movs	r0, #27
 80019a6:	f000 fcfd 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("MONITOR", &Font_11x18, 1);
 80019aa:	2201      	movs	r2, #1
 80019ac:	4908      	ldr	r1, [pc, #32]	; (80019d0 <display_titulo+0x48>)
 80019ae:	4809      	ldr	r0, [pc, #36]	; (80019d4 <display_titulo+0x4c>)
 80019b0:	f000 fd8e 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (17, 35);
 80019b4:	2123      	movs	r1, #35	; 0x23
 80019b6:	2011      	movs	r0, #17
 80019b8:	f000 fcf4 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("CLIMATICO", &Font_11x18, 1);
 80019bc:	2201      	movs	r2, #1
 80019be:	4904      	ldr	r1, [pc, #16]	; (80019d0 <display_titulo+0x48>)
 80019c0:	4805      	ldr	r0, [pc, #20]	; (80019d8 <display_titulo+0x50>)
 80019c2:	f000 fd85 	bl	80024d0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80019c6:	f000 fc47 	bl	8002258 <SSD1306_UpdateScreen>
}
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000000 	.word	0x20000000
 80019d4:	0800ac50 	.word	0x0800ac50
 80019d8:	0800ac58 	.word	0x0800ac58

080019dc <display_intruso>:

void display_intruso(void){
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af02      	add	r7, sp, #8
	SSD1306_Clear();
 80019e2:	f000 ffd2 	bl	800298a <SSD1306_Clear>
	SSD1306_DrawRectangle(0, 0, 128, 64, 1);
 80019e6:	2301      	movs	r3, #1
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2340      	movs	r3, #64	; 0x40
 80019ec:	2280      	movs	r2, #128	; 0x80
 80019ee:	2100      	movs	r1, #0
 80019f0:	2000      	movs	r0, #0
 80019f2:	f000 fe8d 	bl	8002710 <SSD1306_DrawRectangle>
	SSD1306_DrawRectangle(5, 5, 118, 54, 1);
 80019f6:	2301      	movs	r3, #1
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	2336      	movs	r3, #54	; 0x36
 80019fc:	2276      	movs	r2, #118	; 0x76
 80019fe:	2105      	movs	r1, #5
 8001a00:	2005      	movs	r0, #5
 8001a02:	f000 fe85 	bl	8002710 <SSD1306_DrawRectangle>
	SSD1306_GotoXY (20,15);
 8001a06:	210f      	movs	r1, #15
 8001a08:	2014      	movs	r0, #20
 8001a0a:	f000 fccb 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("!INTRUSO!", &Font_11x18, 1);
 8001a0e:	2201      	movs	r2, #1
 8001a10:	4908      	ldr	r1, [pc, #32]	; (8001a34 <display_intruso+0x58>)
 8001a12:	4809      	ldr	r0, [pc, #36]	; (8001a38 <display_intruso+0x5c>)
 8001a14:	f000 fd5c 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (30, 35);
 8001a18:	2123      	movs	r1, #35	; 0x23
 8001a1a:	201e      	movs	r0, #30
 8001a1c:	f000 fcc2 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("CUIDADO", &Font_11x18, 1);
 8001a20:	2201      	movs	r2, #1
 8001a22:	4904      	ldr	r1, [pc, #16]	; (8001a34 <display_intruso+0x58>)
 8001a24:	4805      	ldr	r0, [pc, #20]	; (8001a3c <display_intruso+0x60>)
 8001a26:	f000 fd53 	bl	80024d0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001a2a:	f000 fc15 	bl	8002258 <SSD1306_UpdateScreen>
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000000 	.word	0x20000000
 8001a38:	0800ac64 	.word	0x0800ac64
 8001a3c:	0800ac70 	.word	0x0800ac70

08001a40 <get_info>:

void get_info (void){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	Temperatura = BMP180_GetTemp();
 8001a44:	f7ff fb6e 	bl	8001124 <BMP180_GetTemp>
 8001a48:	eef0 7a40 	vmov.f32	s15, s0
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <get_info+0x38>)
 8001a4e:	edc3 7a00 	vstr	s15, [r3]
	Presion = BMP180_GetPress (0);
 8001a52:	2000      	movs	r0, #0
 8001a54:	f7ff fc62 	bl	800131c <BMP180_GetPress>
 8001a58:	eef0 7a40 	vmov.f32	s15, s0
 8001a5c:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <get_info+0x3c>)
 8001a5e:	edc3 7a00 	vstr	s15, [r3]
	Altitud= BMP180_GetAlt(0);
 8001a62:	2000      	movs	r0, #0
 8001a64:	f7ff fe8c 	bl	8001780 <BMP180_GetAlt>
 8001a68:	eef0 7a40 	vmov.f32	s15, s0
 8001a6c:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <get_info+0x40>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	2000024c 	.word	0x2000024c
 8001a7c:	20000250 	.word	0x20000250
 8001a80:	20000254 	.word	0x20000254

08001a84 <display_info>:

void display_info (void){
 8001a84:	b598      	push	{r3, r4, r7, lr}
 8001a86:	af00      	add	r7, sp, #0

	get_info();
 8001a88:	f7ff ffda 	bl	8001a40 <get_info>

	SSD1306_Clear();
 8001a8c:	f000 ff7d 	bl	800298a <SSD1306_Clear>
	SSD1306_GotoXY (35,0);
 8001a90:	2100      	movs	r1, #0
 8001a92:	2023      	movs	r0, #35	; 0x23
 8001a94:	f000 fc86 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("BMP180", &Font_11x18, 1);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	4952      	ldr	r1, [pc, #328]	; (8001be4 <display_info+0x160>)
 8001a9c:	4852      	ldr	r0, [pc, #328]	; (8001be8 <display_info+0x164>)
 8001a9e:	f000 fd17 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (0,0);
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	f000 fc7d 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("Temperatura", &Font_11x18, 1);
 8001aaa:	2201      	movs	r2, #1
 8001aac:	494d      	ldr	r1, [pc, #308]	; (8001be4 <display_info+0x160>)
 8001aae:	484f      	ldr	r0, [pc, #316]	; (8001bec <display_info+0x168>)
 8001ab0:	f000 fd0e 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (20,40);
 8001ab4:	2128      	movs	r1, #40	; 0x28
 8001ab6:	2014      	movs	r0, #20
 8001ab8:	f000 fc74 	bl	80023a4 <SSD1306_GotoXY>
	sprintf(Temperatura1, "%.2f", Temperatura);
 8001abc:	4b4c      	ldr	r3, [pc, #304]	; (8001bf0 <display_info+0x16c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd41 	bl	8000548 <__aeabi_f2d>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	460c      	mov	r4, r1
 8001aca:	461a      	mov	r2, r3
 8001acc:	4623      	mov	r3, r4
 8001ace:	4949      	ldr	r1, [pc, #292]	; (8001bf4 <display_info+0x170>)
 8001ad0:	4849      	ldr	r0, [pc, #292]	; (8001bf8 <display_info+0x174>)
 8001ad2:	f005 f965 	bl	8006da0 <siprintf>
	SSD1306_Puts(Temperatura1, &Font_11x18, 1);
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <display_info+0x160>)
 8001ada:	4847      	ldr	r0, [pc, #284]	; (8001bf8 <display_info+0x174>)
 8001adc:	f000 fcf8 	bl	80024d0 <SSD1306_Puts>
	SSD1306_DrawCircle(80, 40, 2, 1);  //To print degree only
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	2128      	movs	r1, #40	; 0x28
 8001ae6:	2050      	movs	r0, #80	; 0x50
 8001ae8:	f000 fe7c 	bl	80027e4 <SSD1306_DrawCircle>
	SSD1306_GotoXY (85,40);  //To print celcius
 8001aec:	2128      	movs	r1, #40	; 0x28
 8001aee:	2055      	movs	r0, #85	; 0x55
 8001af0:	f000 fc58 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("C", &Font_11x18, 1);
 8001af4:	2201      	movs	r2, #1
 8001af6:	493b      	ldr	r1, [pc, #236]	; (8001be4 <display_info+0x160>)
 8001af8:	4840      	ldr	r0, [pc, #256]	; (8001bfc <display_info+0x178>)
 8001afa:	f000 fce9 	bl	80024d0 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 8001afe:	f000 fbab 	bl	8002258 <SSD1306_UpdateScreen>

	HAL_Delay(2000);
 8001b02:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b06:	f001 f9d1 	bl	8002eac <HAL_Delay>

	SSD1306_Clear();
 8001b0a:	f000 ff3e 	bl	800298a <SSD1306_Clear>
	SSD1306_GotoXY (20,0);
 8001b0e:	2100      	movs	r1, #0
 8001b10:	2014      	movs	r0, #20
 8001b12:	f000 fc47 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("Presion", &Font_11x18, 1);
 8001b16:	2201      	movs	r2, #1
 8001b18:	4932      	ldr	r1, [pc, #200]	; (8001be4 <display_info+0x160>)
 8001b1a:	4839      	ldr	r0, [pc, #228]	; (8001c00 <display_info+0x17c>)
 8001b1c:	f000 fcd8 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (10,40);
 8001b20:	2128      	movs	r1, #40	; 0x28
 8001b22:	200a      	movs	r0, #10
 8001b24:	f000 fc3e 	bl	80023a4 <SSD1306_GotoXY>
	sprintf(Presion1, "%.2f", Presion);
 8001b28:	4b36      	ldr	r3, [pc, #216]	; (8001c04 <display_info+0x180>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fd0b 	bl	8000548 <__aeabi_f2d>
 8001b32:	4603      	mov	r3, r0
 8001b34:	460c      	mov	r4, r1
 8001b36:	461a      	mov	r2, r3
 8001b38:	4623      	mov	r3, r4
 8001b3a:	492e      	ldr	r1, [pc, #184]	; (8001bf4 <display_info+0x170>)
 8001b3c:	4832      	ldr	r0, [pc, #200]	; (8001c08 <display_info+0x184>)
 8001b3e:	f005 f92f 	bl	8006da0 <siprintf>
	SSD1306_Puts(Presion1, &Font_11x18, 1);
 8001b42:	2201      	movs	r2, #1
 8001b44:	4927      	ldr	r1, [pc, #156]	; (8001be4 <display_info+0x160>)
 8001b46:	4830      	ldr	r0, [pc, #192]	; (8001c08 <display_info+0x184>)
 8001b48:	f000 fcc2 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (100,40);
 8001b4c:	2128      	movs	r1, #40	; 0x28
 8001b4e:	2064      	movs	r0, #100	; 0x64
 8001b50:	f000 fc28 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("pa", &Font_11x18, 1);
 8001b54:	2201      	movs	r2, #1
 8001b56:	4923      	ldr	r1, [pc, #140]	; (8001be4 <display_info+0x160>)
 8001b58:	482c      	ldr	r0, [pc, #176]	; (8001c0c <display_info+0x188>)
 8001b5a:	f000 fcb9 	bl	80024d0 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 8001b5e:	f000 fb7b 	bl	8002258 <SSD1306_UpdateScreen>

	HAL_Delay(2000);
 8001b62:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b66:	f001 f9a1 	bl	8002eac <HAL_Delay>

	SSD1306_Clear();
 8001b6a:	f000 ff0e 	bl	800298a <SSD1306_Clear>
	SSD1306_GotoXY (20,0);
 8001b6e:	2100      	movs	r1, #0
 8001b70:	2014      	movs	r0, #20
 8001b72:	f000 fc17 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("Altitud", &Font_11x18, 1);
 8001b76:	2201      	movs	r2, #1
 8001b78:	491a      	ldr	r1, [pc, #104]	; (8001be4 <display_info+0x160>)
 8001b7a:	4825      	ldr	r0, [pc, #148]	; (8001c10 <display_info+0x18c>)
 8001b7c:	f000 fca8 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (15,40);
 8001b80:	2128      	movs	r1, #40	; 0x28
 8001b82:	200f      	movs	r0, #15
 8001b84:	f000 fc0e 	bl	80023a4 <SSD1306_GotoXY>
	sprintf(Altitud1, "%.2f", Altitud);
 8001b88:	4b22      	ldr	r3, [pc, #136]	; (8001c14 <display_info+0x190>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe fcdb 	bl	8000548 <__aeabi_f2d>
 8001b92:	4603      	mov	r3, r0
 8001b94:	460c      	mov	r4, r1
 8001b96:	461a      	mov	r2, r3
 8001b98:	4623      	mov	r3, r4
 8001b9a:	4916      	ldr	r1, [pc, #88]	; (8001bf4 <display_info+0x170>)
 8001b9c:	481e      	ldr	r0, [pc, #120]	; (8001c18 <display_info+0x194>)
 8001b9e:	f005 f8ff 	bl	8006da0 <siprintf>
	SSD1306_Puts(Altitud1, &Font_11x18, 1);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	490f      	ldr	r1, [pc, #60]	; (8001be4 <display_info+0x160>)
 8001ba6:	481c      	ldr	r0, [pc, #112]	; (8001c18 <display_info+0x194>)
 8001ba8:	f000 fc92 	bl	80024d0 <SSD1306_Puts>
	SSD1306_GotoXY (90,40);
 8001bac:	2128      	movs	r1, #40	; 0x28
 8001bae:	205a      	movs	r0, #90	; 0x5a
 8001bb0:	f000 fbf8 	bl	80023a4 <SSD1306_GotoXY>
	SSD1306_Puts ("m", &Font_11x18, 1);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	490b      	ldr	r1, [pc, #44]	; (8001be4 <display_info+0x160>)
 8001bb8:	4818      	ldr	r0, [pc, #96]	; (8001c1c <display_info+0x198>)
 8001bba:	f000 fc89 	bl	80024d0 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 8001bbe:	f000 fb4b 	bl	8002258 <SSD1306_UpdateScreen>

	HAL_Delay(2000);
 8001bc2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001bc6:	f001 f971 	bl	8002eac <HAL_Delay>
	SSD1306_Clear();
 8001bca:	f000 fede 	bl	800298a <SSD1306_Clear>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bd4:	4812      	ldr	r0, [pc, #72]	; (8001c20 <display_info+0x19c>)
 8001bd6:	f001 fc4f 	bl	8003478 <HAL_GPIO_WritePin>

	display_titulo();
 8001bda:	f7ff fed5 	bl	8001988 <display_titulo>
}
 8001bde:	bf00      	nop
 8001be0:	bd98      	pop	{r3, r4, r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000000 	.word	0x20000000
 8001be8:	0800ac78 	.word	0x0800ac78
 8001bec:	0800ac80 	.word	0x0800ac80
 8001bf0:	2000024c 	.word	0x2000024c
 8001bf4:	0800ac8c 	.word	0x0800ac8c
 8001bf8:	20000680 	.word	0x20000680
 8001bfc:	0800ac94 	.word	0x0800ac94
 8001c00:	0800ac98 	.word	0x0800ac98
 8001c04:	20000250 	.word	0x20000250
 8001c08:	20000720 	.word	0x20000720
 8001c0c:	0800aca0 	.word	0x0800aca0
 8001c10:	0800aca4 	.word	0x0800aca4
 8001c14:	20000254 	.word	0x20000254
 8001c18:	2000076c 	.word	0x2000076c
 8001c1c:	0800acac 	.word	0x0800acac
 8001c20:	40020c00 	.word	0x40020c00

08001c24 <buzzer_on>:

void buzzer_on (void){
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
	htim2.Instance -> CCR1 =2;
 8001c28:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <buzzer_on+0x18>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	2000072c 	.word	0x2000072c

08001c40 <buzzer_off>:

void buzzer_off (void){
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
	htim2.Instance -> CCR1 =0;
 8001c44:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <buzzer_off+0x18>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	2000072c 	.word	0x2000072c

08001c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c60:	f001 f8b2 	bl	8002dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c64:	f000 f854 	bl	8001d10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c68:	f000 f9ae 	bl	8001fc8 <MX_GPIO_Init>
  MX_TIM4_Init();
 8001c6c:	f000 f95e 	bl	8001f2c <MX_TIM4_Init>
  MX_I2C1_Init();
 8001c70:	f000 f8b8 	bl	8001de4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001c74:	f000 f8e4 	bl	8001e40 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init (); // initialize the display
 8001c78:	f000 fa2a 	bl	80020d0 <SSD1306_Init>
  BMP180_Start();
 8001c7c:	f7ff fdce 	bl	800181c <BMP180_Start>
  display_titulo();
 8001c80:	f7ff fe82 	bl	8001988 <display_titulo>

  HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_1);
 8001c84:	2100      	movs	r1, #0
 8001c86:	481c      	ldr	r0, [pc, #112]	; (8001cf8 <main+0x9c>)
 8001c88:	f003 fb88 	bl	800539c <HAL_TIM_PWM_Start>
  while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  value = 0; // reset the value
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <main+0xa0>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]

		if (presencia){
 8001c92:	4b1b      	ldr	r3, [pc, #108]	; (8001d00 <main+0xa4>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00e      	beq.n	8001cb8 <main+0x5c>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,1);
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ca0:	4818      	ldr	r0, [pc, #96]	; (8001d04 <main+0xa8>)
 8001ca2:	f001 fbe9 	bl	8003478 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cac:	4815      	ldr	r0, [pc, #84]	; (8001d04 <main+0xa8>)
 8001cae:	f001 fbe3 	bl	8003478 <HAL_GPIO_WritePin>
		  buzzer_on();
 8001cb2:	f7ff ffb7 	bl	8001c24 <buzzer_on>
 8001cb6:	e7e9      	b.n	8001c8c <main+0x30>

		}
		else {
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cbe:	4811      	ldr	r0, [pc, #68]	; (8001d04 <main+0xa8>)
 8001cc0:	f001 fbda 	bl	8003478 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cca:	480e      	ldr	r0, [pc, #56]	; (8001d04 <main+0xa8>)
 8001ccc:	f001 fbd4 	bl	8003478 <HAL_GPIO_WritePin>
			buzzer_off();
 8001cd0:	f7ff ffb6 	bl	8001c40 <buzzer_off>

			if (debouncer(&button_int, GPIOA, GPIO_PIN_0)){
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	490c      	ldr	r1, [pc, #48]	; (8001d08 <main+0xac>)
 8001cd8:	480c      	ldr	r0, [pc, #48]	; (8001d0c <main+0xb0>)
 8001cda:	f7ff fe05 	bl	80018e8 <debouncer>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0d3      	beq.n	8001c8c <main+0x30>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cea:	4806      	ldr	r0, [pc, #24]	; (8001d04 <main+0xa8>)
 8001cec:	f001 fbc4 	bl	8003478 <HAL_GPIO_WritePin>
				display_info();
 8001cf0:	f7ff fec8 	bl	8001a84 <display_info>
	  value = 0; // reset the value
 8001cf4:	e7ca      	b.n	8001c8c <main+0x30>
 8001cf6:	bf00      	nop
 8001cf8:	2000072c 	.word	0x2000072c
 8001cfc:	20000264 	.word	0x20000264
 8001d00:	2000025c 	.word	0x2000025c
 8001d04:	40020c00 	.word	0x40020c00
 8001d08:	40020000 	.word	0x40020000
 8001d0c:	20000258 	.word	0x20000258

08001d10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b094      	sub	sp, #80	; 0x50
 8001d14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d16:	f107 0320 	add.w	r3, r7, #32
 8001d1a:	2230      	movs	r2, #48	; 0x30
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f004 f9f2 	bl	8006108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d24:	f107 030c 	add.w	r3, r7, #12
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d34:	2300      	movs	r3, #0
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	4b28      	ldr	r3, [pc, #160]	; (8001ddc <SystemClock_Config+0xcc>)
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3c:	4a27      	ldr	r2, [pc, #156]	; (8001ddc <SystemClock_Config+0xcc>)
 8001d3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d42:	6413      	str	r3, [r2, #64]	; 0x40
 8001d44:	4b25      	ldr	r3, [pc, #148]	; (8001ddc <SystemClock_Config+0xcc>)
 8001d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d50:	2300      	movs	r3, #0
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	4b22      	ldr	r3, [pc, #136]	; (8001de0 <SystemClock_Config+0xd0>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a21      	ldr	r2, [pc, #132]	; (8001de0 <SystemClock_Config+0xd0>)
 8001d5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d5e:	6013      	str	r3, [r2, #0]
 8001d60:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <SystemClock_Config+0xd0>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d68:	607b      	str	r3, [r7, #4]
 8001d6a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d76:	2302      	movs	r3, #2
 8001d78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d80:	2304      	movs	r3, #4
 8001d82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d84:	23a8      	movs	r3, #168	; 0xa8
 8001d86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d8c:	2307      	movs	r3, #7
 8001d8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d90:	f107 0320 	add.w	r3, r7, #32
 8001d94:	4618      	mov	r0, r3
 8001d96:	f002 fe03 	bl	80049a0 <HAL_RCC_OscConfig>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001da0:	f000 f992 	bl	80020c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001da4:	230f      	movs	r3, #15
 8001da6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001da8:	2302      	movs	r3, #2
 8001daa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001db0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001db4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001db6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001dbc:	f107 030c 	add.w	r3, r7, #12
 8001dc0:	2105      	movs	r1, #5
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f003 f85c 	bl	8004e80 <HAL_RCC_ClockConfig>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001dce:	f000 f97b 	bl	80020c8 <Error_Handler>
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	3750      	adds	r7, #80	; 0x50
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40007000 	.word	0x40007000

08001de4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001dea:	4a13      	ldr	r2, [pc, #76]	; (8001e38 <MX_I2C1_Init+0x54>)
 8001dec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001df0:	4a12      	ldr	r2, [pc, #72]	; (8001e3c <MX_I2C1_Init+0x58>)
 8001df2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001df4:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e00:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e08:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e14:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e1a:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e20:	4804      	ldr	r0, [pc, #16]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e22:	f001 fb5b 	bl	80034dc <HAL_I2C_Init>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e2c:	f000 f94c 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	200006cc 	.word	0x200006cc
 8001e38:	40005400 	.word	0x40005400
 8001e3c:	00061a80 	.word	0x00061a80

08001e40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08e      	sub	sp, #56	; 0x38
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e54:	f107 0320 	add.w	r3, r7, #32
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
 8001e6c:	615a      	str	r2, [r3, #20]
 8001e6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e70:	4b2d      	ldr	r3, [pc, #180]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001e72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 645-1;
 8001e78:	4b2b      	ldr	r3, [pc, #172]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001e7a:	f44f 7221 	mov.w	r2, #644	; 0x284
 8001e7e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e80:	4b29      	ldr	r3, [pc, #164]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8001e86:	4b28      	ldr	r3, [pc, #160]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001e88:	22ff      	movs	r2, #255	; 0xff
 8001e8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e8c:	4b26      	ldr	r3, [pc, #152]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e92:	4b25      	ldr	r3, [pc, #148]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e98:	4823      	ldr	r0, [pc, #140]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001e9a:	f003 f9cf 	bl	800523c <HAL_TIM_Base_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001ea4:	f000 f910 	bl	80020c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001eae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	481c      	ldr	r0, [pc, #112]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001eb6:	f003 fc7d 	bl	80057b4 <HAL_TIM_ConfigClockSource>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ec0:	f000 f902 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ec4:	4818      	ldr	r0, [pc, #96]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001ec6:	f003 fa33 	bl	8005330 <HAL_TIM_PWM_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001ed0:	f000 f8fa 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001edc:	f107 0320 	add.w	r3, r7, #32
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4811      	ldr	r0, [pc, #68]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001ee4:	f004 f856 	bl	8005f94 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001eee:	f000 f8eb 	bl	80020c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ef2:	2360      	movs	r3, #96	; 0x60
 8001ef4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001efe:	2300      	movs	r3, #0
 8001f00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	2200      	movs	r2, #0
 8001f06:	4619      	mov	r1, r3
 8001f08:	4807      	ldr	r0, [pc, #28]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001f0a:	f003 fb8d 	bl	8005628 <HAL_TIM_PWM_ConfigChannel>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001f14:	f000 f8d8 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f18:	4803      	ldr	r0, [pc, #12]	; (8001f28 <MX_TIM2_Init+0xe8>)
 8001f1a:	f000 fe65 	bl	8002be8 <HAL_TIM_MspPostInit>

}
 8001f1e:	bf00      	nop
 8001f20:	3738      	adds	r7, #56	; 0x38
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	2000072c 	.word	0x2000072c

08001f2c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f32:	f107 0308 	add.w	r3, r7, #8
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f40:	463b      	mov	r3, r7
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f48:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f4a:	4a1e      	ldr	r2, [pc, #120]	; (8001fc4 <MX_TIM4_Init+0x98>)
 8001f4c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000;
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f50:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001f54:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f56:	4b1a      	ldr	r3, [pc, #104]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 8001f5c:	4b18      	ldr	r3, [pc, #96]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f5e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001f62:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f64:	4b16      	ldr	r3, [pc, #88]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f6a:	4b15      	ldr	r3, [pc, #84]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f70:	4813      	ldr	r0, [pc, #76]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f72:	f003 f963 	bl	800523c <HAL_TIM_Base_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001f7c:	f000 f8a4 	bl	80020c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f86:	f107 0308 	add.w	r3, r7, #8
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	480c      	ldr	r0, [pc, #48]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001f8e:	f003 fc11 	bl	80057b4 <HAL_TIM_ConfigClockSource>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001f98:	f000 f896 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fa4:	463b      	mov	r3, r7
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4805      	ldr	r0, [pc, #20]	; (8001fc0 <MX_TIM4_Init+0x94>)
 8001faa:	f003 fff3 	bl	8005f94 <HAL_TIMEx_MasterConfigSynchronization>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001fb4:	f000 f888 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001fb8:	bf00      	nop
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	2000068c 	.word	0x2000068c
 8001fc4:	40000800 	.word	0x40000800

08001fc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	4b35      	ldr	r3, [pc, #212]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a34      	ldr	r2, [pc, #208]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8001fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b32      	ldr	r3, [pc, #200]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b2e      	ldr	r3, [pc, #184]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a2d      	ldr	r2, [pc, #180]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b2b      	ldr	r3, [pc, #172]	; (80020b8 <MX_GPIO_Init+0xf0>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	4b27      	ldr	r3, [pc, #156]	; (80020b8 <MX_GPIO_Init+0xf0>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	4a26      	ldr	r2, [pc, #152]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	6313      	str	r3, [r2, #48]	; 0x30
 8002026:	4b24      	ldr	r3, [pc, #144]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	4a1f      	ldr	r2, [pc, #124]	; (80020b8 <MX_GPIO_Init+0xf0>)
 800203c:	f043 0302 	orr.w	r3, r3, #2
 8002040:	6313      	str	r3, [r2, #48]	; 0x30
 8002042:	4b1d      	ldr	r3, [pc, #116]	; (80020b8 <MX_GPIO_Init+0xf0>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800204e:	2200      	movs	r2, #0
 8002050:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002054:	4819      	ldr	r0, [pc, #100]	; (80020bc <MX_GPIO_Init+0xf4>)
 8002056:	f001 fa0f 	bl	8003478 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800205a:	2311      	movs	r3, #17
 800205c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800205e:	4b18      	ldr	r3, [pc, #96]	; (80020c0 <MX_GPIO_Init+0xf8>)
 8002060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002066:	f107 0314 	add.w	r3, r7, #20
 800206a:	4619      	mov	r1, r3
 800206c:	4815      	ldr	r0, [pc, #84]	; (80020c4 <MX_GPIO_Init+0xfc>)
 800206e:	f001 f851 	bl	8003114 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002072:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002078:	2301      	movs	r3, #1
 800207a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002080:	2300      	movs	r3, #0
 8002082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002084:	f107 0314 	add.w	r3, r7, #20
 8002088:	4619      	mov	r1, r3
 800208a:	480c      	ldr	r0, [pc, #48]	; (80020bc <MX_GPIO_Init+0xf4>)
 800208c:	f001 f842 	bl	8003114 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002090:	2200      	movs	r2, #0
 8002092:	2100      	movs	r1, #0
 8002094:	2006      	movs	r0, #6
 8002096:	f001 f806 	bl	80030a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800209a:	2006      	movs	r0, #6
 800209c:	f001 f81f 	bl	80030de <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80020a0:	2200      	movs	r2, #0
 80020a2:	2100      	movs	r1, #0
 80020a4:	200a      	movs	r0, #10
 80020a6:	f000 fffe 	bl	80030a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80020aa:	200a      	movs	r0, #10
 80020ac:	f001 f817 	bl	80030de <HAL_NVIC_EnableIRQ>

}
 80020b0:	bf00      	nop
 80020b2:	3728      	adds	r7, #40	; 0x28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40020c00 	.word	0x40020c00
 80020c0:	10110000 	.word	0x10110000
 80020c4:	40020000 	.word	0x40020000

080020c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020ce:	e7fe      	b.n	80020ce <Error_Handler+0x6>

080020d0 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80020d6:	f000 fc61 	bl	800299c <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80020da:	f644 6320 	movw	r3, #20000	; 0x4e20
 80020de:	2201      	movs	r2, #1
 80020e0:	2178      	movs	r1, #120	; 0x78
 80020e2:	485b      	ldr	r0, [pc, #364]	; (8002250 <SSD1306_Init+0x180>)
 80020e4:	f001 ff50 	bl	8003f88 <HAL_I2C_IsDeviceReady>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	e0a9      	b.n	8002246 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80020f2:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80020f6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80020f8:	e002      	b.n	8002100 <SSD1306_Init+0x30>
		p--;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3b01      	subs	r3, #1
 80020fe:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f9      	bne.n	80020fa <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8002106:	22ae      	movs	r2, #174	; 0xae
 8002108:	2100      	movs	r1, #0
 800210a:	2078      	movs	r0, #120	; 0x78
 800210c:	f000 fca2 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002110:	2220      	movs	r2, #32
 8002112:	2100      	movs	r1, #0
 8002114:	2078      	movs	r0, #120	; 0x78
 8002116:	f000 fc9d 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800211a:	2210      	movs	r2, #16
 800211c:	2100      	movs	r1, #0
 800211e:	2078      	movs	r0, #120	; 0x78
 8002120:	f000 fc98 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002124:	22b0      	movs	r2, #176	; 0xb0
 8002126:	2100      	movs	r1, #0
 8002128:	2078      	movs	r0, #120	; 0x78
 800212a:	f000 fc93 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800212e:	22c8      	movs	r2, #200	; 0xc8
 8002130:	2100      	movs	r1, #0
 8002132:	2078      	movs	r0, #120	; 0x78
 8002134:	f000 fc8e 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002138:	2200      	movs	r2, #0
 800213a:	2100      	movs	r1, #0
 800213c:	2078      	movs	r0, #120	; 0x78
 800213e:	f000 fc89 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002142:	2210      	movs	r2, #16
 8002144:	2100      	movs	r1, #0
 8002146:	2078      	movs	r0, #120	; 0x78
 8002148:	f000 fc84 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800214c:	2240      	movs	r2, #64	; 0x40
 800214e:	2100      	movs	r1, #0
 8002150:	2078      	movs	r0, #120	; 0x78
 8002152:	f000 fc7f 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002156:	2281      	movs	r2, #129	; 0x81
 8002158:	2100      	movs	r1, #0
 800215a:	2078      	movs	r0, #120	; 0x78
 800215c:	f000 fc7a 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002160:	22ff      	movs	r2, #255	; 0xff
 8002162:	2100      	movs	r1, #0
 8002164:	2078      	movs	r0, #120	; 0x78
 8002166:	f000 fc75 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800216a:	22a1      	movs	r2, #161	; 0xa1
 800216c:	2100      	movs	r1, #0
 800216e:	2078      	movs	r0, #120	; 0x78
 8002170:	f000 fc70 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002174:	22a6      	movs	r2, #166	; 0xa6
 8002176:	2100      	movs	r1, #0
 8002178:	2078      	movs	r0, #120	; 0x78
 800217a:	f000 fc6b 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800217e:	22a8      	movs	r2, #168	; 0xa8
 8002180:	2100      	movs	r1, #0
 8002182:	2078      	movs	r0, #120	; 0x78
 8002184:	f000 fc66 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002188:	223f      	movs	r2, #63	; 0x3f
 800218a:	2100      	movs	r1, #0
 800218c:	2078      	movs	r0, #120	; 0x78
 800218e:	f000 fc61 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002192:	22a4      	movs	r2, #164	; 0xa4
 8002194:	2100      	movs	r1, #0
 8002196:	2078      	movs	r0, #120	; 0x78
 8002198:	f000 fc5c 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800219c:	22d3      	movs	r2, #211	; 0xd3
 800219e:	2100      	movs	r1, #0
 80021a0:	2078      	movs	r0, #120	; 0x78
 80021a2:	f000 fc57 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80021a6:	2200      	movs	r2, #0
 80021a8:	2100      	movs	r1, #0
 80021aa:	2078      	movs	r0, #120	; 0x78
 80021ac:	f000 fc52 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80021b0:	22d5      	movs	r2, #213	; 0xd5
 80021b2:	2100      	movs	r1, #0
 80021b4:	2078      	movs	r0, #120	; 0x78
 80021b6:	f000 fc4d 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80021ba:	22f0      	movs	r2, #240	; 0xf0
 80021bc:	2100      	movs	r1, #0
 80021be:	2078      	movs	r0, #120	; 0x78
 80021c0:	f000 fc48 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80021c4:	22d9      	movs	r2, #217	; 0xd9
 80021c6:	2100      	movs	r1, #0
 80021c8:	2078      	movs	r0, #120	; 0x78
 80021ca:	f000 fc43 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80021ce:	2222      	movs	r2, #34	; 0x22
 80021d0:	2100      	movs	r1, #0
 80021d2:	2078      	movs	r0, #120	; 0x78
 80021d4:	f000 fc3e 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80021d8:	22da      	movs	r2, #218	; 0xda
 80021da:	2100      	movs	r1, #0
 80021dc:	2078      	movs	r0, #120	; 0x78
 80021de:	f000 fc39 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80021e2:	2212      	movs	r2, #18
 80021e4:	2100      	movs	r1, #0
 80021e6:	2078      	movs	r0, #120	; 0x78
 80021e8:	f000 fc34 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80021ec:	22db      	movs	r2, #219	; 0xdb
 80021ee:	2100      	movs	r1, #0
 80021f0:	2078      	movs	r0, #120	; 0x78
 80021f2:	f000 fc2f 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80021f6:	2220      	movs	r2, #32
 80021f8:	2100      	movs	r1, #0
 80021fa:	2078      	movs	r0, #120	; 0x78
 80021fc:	f000 fc2a 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002200:	228d      	movs	r2, #141	; 0x8d
 8002202:	2100      	movs	r1, #0
 8002204:	2078      	movs	r0, #120	; 0x78
 8002206:	f000 fc25 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800220a:	2214      	movs	r2, #20
 800220c:	2100      	movs	r1, #0
 800220e:	2078      	movs	r0, #120	; 0x78
 8002210:	f000 fc20 	bl	8002a54 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002214:	22af      	movs	r2, #175	; 0xaf
 8002216:	2100      	movs	r1, #0
 8002218:	2078      	movs	r0, #120	; 0x78
 800221a:	f000 fc1b 	bl	8002a54 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800221e:	222e      	movs	r2, #46	; 0x2e
 8002220:	2100      	movs	r1, #0
 8002222:	2078      	movs	r0, #120	; 0x78
 8002224:	f000 fc16 	bl	8002a54 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002228:	2000      	movs	r0, #0
 800222a:	f000 f843 	bl	80022b4 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 800222e:	f000 f813 	bl	8002258 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8002232:	4b08      	ldr	r3, [pc, #32]	; (8002254 <SSD1306_Init+0x184>)
 8002234:	2200      	movs	r2, #0
 8002236:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <SSD1306_Init+0x184>)
 800223a:	2200      	movs	r2, #0
 800223c:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 800223e:	4b05      	ldr	r3, [pc, #20]	; (8002254 <SSD1306_Init+0x184>)
 8002240:	2201      	movs	r2, #1
 8002242:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8002244:	2301      	movs	r3, #1
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200006cc 	.word	0x200006cc
 8002254:	2000066c 	.word	0x2000066c

08002258 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800225e:	2300      	movs	r3, #0
 8002260:	71fb      	strb	r3, [r7, #7]
 8002262:	e01d      	b.n	80022a0 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	3b50      	subs	r3, #80	; 0x50
 8002268:	b2db      	uxtb	r3, r3
 800226a:	461a      	mov	r2, r3
 800226c:	2100      	movs	r1, #0
 800226e:	2078      	movs	r0, #120	; 0x78
 8002270:	f000 fbf0 	bl	8002a54 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002274:	2200      	movs	r2, #0
 8002276:	2100      	movs	r1, #0
 8002278:	2078      	movs	r0, #120	; 0x78
 800227a:	f000 fbeb 	bl	8002a54 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800227e:	2210      	movs	r2, #16
 8002280:	2100      	movs	r1, #0
 8002282:	2078      	movs	r0, #120	; 0x78
 8002284:	f000 fbe6 	bl	8002a54 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	01db      	lsls	r3, r3, #7
 800228c:	4a08      	ldr	r2, [pc, #32]	; (80022b0 <SSD1306_UpdateScreen+0x58>)
 800228e:	441a      	add	r2, r3
 8002290:	2380      	movs	r3, #128	; 0x80
 8002292:	2140      	movs	r1, #64	; 0x40
 8002294:	2078      	movs	r0, #120	; 0x78
 8002296:	f000 fb95 	bl	80029c4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	3301      	adds	r3, #1
 800229e:	71fb      	strb	r3, [r7, #7]
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	2b07      	cmp	r3, #7
 80022a4:	d9de      	bls.n	8002264 <SSD1306_UpdateScreen+0xc>
	}
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	2000026c 	.word	0x2000026c

080022b4 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <SSD1306_Fill+0x14>
 80022c4:	2300      	movs	r3, #0
 80022c6:	e000      	b.n	80022ca <SSD1306_Fill+0x16>
 80022c8:	23ff      	movs	r3, #255	; 0xff
 80022ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022ce:	4619      	mov	r1, r3
 80022d0:	4803      	ldr	r0, [pc, #12]	; (80022e0 <SSD1306_Fill+0x2c>)
 80022d2:	f003 ff19 	bl	8006108 <memset>
}
 80022d6:	bf00      	nop
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	2000026c 	.word	0x2000026c

080022e4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	80fb      	strh	r3, [r7, #6]
 80022ee:	460b      	mov	r3, r1
 80022f0:	80bb      	strh	r3, [r7, #4]
 80022f2:	4613      	mov	r3, r2
 80022f4:	70fb      	strb	r3, [r7, #3]
	if (
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	2b7f      	cmp	r3, #127	; 0x7f
 80022fa:	d848      	bhi.n	800238e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80022fc:	88bb      	ldrh	r3, [r7, #4]
 80022fe:	2b3f      	cmp	r3, #63	; 0x3f
 8002300:	d845      	bhi.n	800238e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8002302:	4b26      	ldr	r3, [pc, #152]	; (800239c <SSD1306_DrawPixel+0xb8>)
 8002304:	791b      	ldrb	r3, [r3, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d006      	beq.n	8002318 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800230a:	78fb      	ldrb	r3, [r7, #3]
 800230c:	2b00      	cmp	r3, #0
 800230e:	bf0c      	ite	eq
 8002310:	2301      	moveq	r3, #1
 8002312:	2300      	movne	r3, #0
 8002314:	b2db      	uxtb	r3, r3
 8002316:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d11a      	bne.n	8002354 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800231e:	88fa      	ldrh	r2, [r7, #6]
 8002320:	88bb      	ldrh	r3, [r7, #4]
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	b298      	uxth	r0, r3
 8002326:	4603      	mov	r3, r0
 8002328:	01db      	lsls	r3, r3, #7
 800232a:	4413      	add	r3, r2
 800232c:	4a1c      	ldr	r2, [pc, #112]	; (80023a0 <SSD1306_DrawPixel+0xbc>)
 800232e:	5cd3      	ldrb	r3, [r2, r3]
 8002330:	b25a      	sxtb	r2, r3
 8002332:	88bb      	ldrh	r3, [r7, #4]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	2101      	movs	r1, #1
 800233a:	fa01 f303 	lsl.w	r3, r1, r3
 800233e:	b25b      	sxtb	r3, r3
 8002340:	4313      	orrs	r3, r2
 8002342:	b259      	sxtb	r1, r3
 8002344:	88fa      	ldrh	r2, [r7, #6]
 8002346:	4603      	mov	r3, r0
 8002348:	01db      	lsls	r3, r3, #7
 800234a:	4413      	add	r3, r2
 800234c:	b2c9      	uxtb	r1, r1
 800234e:	4a14      	ldr	r2, [pc, #80]	; (80023a0 <SSD1306_DrawPixel+0xbc>)
 8002350:	54d1      	strb	r1, [r2, r3]
 8002352:	e01d      	b.n	8002390 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002354:	88fa      	ldrh	r2, [r7, #6]
 8002356:	88bb      	ldrh	r3, [r7, #4]
 8002358:	08db      	lsrs	r3, r3, #3
 800235a:	b298      	uxth	r0, r3
 800235c:	4603      	mov	r3, r0
 800235e:	01db      	lsls	r3, r3, #7
 8002360:	4413      	add	r3, r2
 8002362:	4a0f      	ldr	r2, [pc, #60]	; (80023a0 <SSD1306_DrawPixel+0xbc>)
 8002364:	5cd3      	ldrb	r3, [r2, r3]
 8002366:	b25a      	sxtb	r2, r3
 8002368:	88bb      	ldrh	r3, [r7, #4]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	2101      	movs	r1, #1
 8002370:	fa01 f303 	lsl.w	r3, r1, r3
 8002374:	b25b      	sxtb	r3, r3
 8002376:	43db      	mvns	r3, r3
 8002378:	b25b      	sxtb	r3, r3
 800237a:	4013      	ands	r3, r2
 800237c:	b259      	sxtb	r1, r3
 800237e:	88fa      	ldrh	r2, [r7, #6]
 8002380:	4603      	mov	r3, r0
 8002382:	01db      	lsls	r3, r3, #7
 8002384:	4413      	add	r3, r2
 8002386:	b2c9      	uxtb	r1, r1
 8002388:	4a05      	ldr	r2, [pc, #20]	; (80023a0 <SSD1306_DrawPixel+0xbc>)
 800238a:	54d1      	strb	r1, [r2, r3]
 800238c:	e000      	b.n	8002390 <SSD1306_DrawPixel+0xac>
		return;
 800238e:	bf00      	nop
	}
}
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	2000066c 	.word	0x2000066c
 80023a0:	2000026c 	.word	0x2000026c

080023a4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	460a      	mov	r2, r1
 80023ae:	80fb      	strh	r3, [r7, #6]
 80023b0:	4613      	mov	r3, r2
 80023b2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80023b4:	4a05      	ldr	r2, [pc, #20]	; (80023cc <SSD1306_GotoXY+0x28>)
 80023b6:	88fb      	ldrh	r3, [r7, #6]
 80023b8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80023ba:	4a04      	ldr	r2, [pc, #16]	; (80023cc <SSD1306_GotoXY+0x28>)
 80023bc:	88bb      	ldrh	r3, [r7, #4]
 80023be:	8053      	strh	r3, [r2, #2]
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	2000066c 	.word	0x2000066c

080023d0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	6039      	str	r1, [r7, #0]
 80023da:	71fb      	strb	r3, [r7, #7]
 80023dc:	4613      	mov	r3, r2
 80023de:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80023e0:	4b3a      	ldr	r3, [pc, #232]	; (80024cc <SSD1306_Putc+0xfc>)
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	461a      	mov	r2, r3
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	4413      	add	r3, r2
	if (
 80023ec:	2b7f      	cmp	r3, #127	; 0x7f
 80023ee:	dc07      	bgt.n	8002400 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80023f0:	4b36      	ldr	r3, [pc, #216]	; (80024cc <SSD1306_Putc+0xfc>)
 80023f2:	885b      	ldrh	r3, [r3, #2]
 80023f4:	461a      	mov	r2, r3
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	785b      	ldrb	r3, [r3, #1]
 80023fa:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80023fc:	2b3f      	cmp	r3, #63	; 0x3f
 80023fe:	dd01      	ble.n	8002404 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002400:	2300      	movs	r3, #0
 8002402:	e05e      	b.n	80024c2 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	e04b      	b.n	80024a2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685a      	ldr	r2, [r3, #4]
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	3b20      	subs	r3, #32
 8002412:	6839      	ldr	r1, [r7, #0]
 8002414:	7849      	ldrb	r1, [r1, #1]
 8002416:	fb01 f303 	mul.w	r3, r1, r3
 800241a:	4619      	mov	r1, r3
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	440b      	add	r3, r1
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	4413      	add	r3, r2
 8002424:	881b      	ldrh	r3, [r3, #0]
 8002426:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8002428:	2300      	movs	r3, #0
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	e030      	b.n	8002490 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d010      	beq.n	8002460 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800243e:	4b23      	ldr	r3, [pc, #140]	; (80024cc <SSD1306_Putc+0xfc>)
 8002440:	881a      	ldrh	r2, [r3, #0]
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	b29b      	uxth	r3, r3
 8002446:	4413      	add	r3, r2
 8002448:	b298      	uxth	r0, r3
 800244a:	4b20      	ldr	r3, [pc, #128]	; (80024cc <SSD1306_Putc+0xfc>)
 800244c:	885a      	ldrh	r2, [r3, #2]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	b29b      	uxth	r3, r3
 8002452:	4413      	add	r3, r2
 8002454:	b29b      	uxth	r3, r3
 8002456:	79ba      	ldrb	r2, [r7, #6]
 8002458:	4619      	mov	r1, r3
 800245a:	f7ff ff43 	bl	80022e4 <SSD1306_DrawPixel>
 800245e:	e014      	b.n	800248a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8002460:	4b1a      	ldr	r3, [pc, #104]	; (80024cc <SSD1306_Putc+0xfc>)
 8002462:	881a      	ldrh	r2, [r3, #0]
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	b29b      	uxth	r3, r3
 8002468:	4413      	add	r3, r2
 800246a:	b298      	uxth	r0, r3
 800246c:	4b17      	ldr	r3, [pc, #92]	; (80024cc <SSD1306_Putc+0xfc>)
 800246e:	885a      	ldrh	r2, [r3, #2]
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	b29b      	uxth	r3, r3
 8002474:	4413      	add	r3, r2
 8002476:	b299      	uxth	r1, r3
 8002478:	79bb      	ldrb	r3, [r7, #6]
 800247a:	2b00      	cmp	r3, #0
 800247c:	bf0c      	ite	eq
 800247e:	2301      	moveq	r3, #1
 8002480:	2300      	movne	r3, #0
 8002482:	b2db      	uxtb	r3, r3
 8002484:	461a      	mov	r2, r3
 8002486:	f7ff ff2d 	bl	80022e4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	3301      	adds	r3, #1
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	461a      	mov	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4293      	cmp	r3, r2
 800249a:	d3c8      	bcc.n	800242e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	3301      	adds	r3, #1
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	785b      	ldrb	r3, [r3, #1]
 80024a6:	461a      	mov	r2, r3
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d3ad      	bcc.n	800240a <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80024ae:	4b07      	ldr	r3, [pc, #28]	; (80024cc <SSD1306_Putc+0xfc>)
 80024b0:	881a      	ldrh	r2, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	4413      	add	r3, r2
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	4b03      	ldr	r3, [pc, #12]	; (80024cc <SSD1306_Putc+0xfc>)
 80024be:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80024c0:	79fb      	ldrb	r3, [r7, #7]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	2000066c 	.word	0x2000066c

080024d0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	4613      	mov	r3, r2
 80024dc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80024de:	e012      	b.n	8002506 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	79fa      	ldrb	r2, [r7, #7]
 80024e6:	68b9      	ldr	r1, [r7, #8]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff71 	bl	80023d0 <SSD1306_Putc>
 80024ee:	4603      	mov	r3, r0
 80024f0:	461a      	mov	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d002      	beq.n	8002500 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	e008      	b.n	8002512 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	3301      	adds	r3, #1
 8002504:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1e8      	bne.n	80024e0 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	781b      	ldrb	r3, [r3, #0]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 800251a:	b590      	push	{r4, r7, lr}
 800251c:	b087      	sub	sp, #28
 800251e:	af00      	add	r7, sp, #0
 8002520:	4604      	mov	r4, r0
 8002522:	4608      	mov	r0, r1
 8002524:	4611      	mov	r1, r2
 8002526:	461a      	mov	r2, r3
 8002528:	4623      	mov	r3, r4
 800252a:	80fb      	strh	r3, [r7, #6]
 800252c:	4603      	mov	r3, r0
 800252e:	80bb      	strh	r3, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	807b      	strh	r3, [r7, #2]
 8002534:	4613      	mov	r3, r2
 8002536:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8002538:	88fb      	ldrh	r3, [r7, #6]
 800253a:	2b7f      	cmp	r3, #127	; 0x7f
 800253c:	d901      	bls.n	8002542 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 800253e:	237f      	movs	r3, #127	; 0x7f
 8002540:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8002542:	887b      	ldrh	r3, [r7, #2]
 8002544:	2b7f      	cmp	r3, #127	; 0x7f
 8002546:	d901      	bls.n	800254c <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8002548:	237f      	movs	r3, #127	; 0x7f
 800254a:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800254c:	88bb      	ldrh	r3, [r7, #4]
 800254e:	2b3f      	cmp	r3, #63	; 0x3f
 8002550:	d901      	bls.n	8002556 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8002552:	233f      	movs	r3, #63	; 0x3f
 8002554:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8002556:	883b      	ldrh	r3, [r7, #0]
 8002558:	2b3f      	cmp	r3, #63	; 0x3f
 800255a:	d901      	bls.n	8002560 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 800255c:	233f      	movs	r3, #63	; 0x3f
 800255e:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8002560:	88fa      	ldrh	r2, [r7, #6]
 8002562:	887b      	ldrh	r3, [r7, #2]
 8002564:	429a      	cmp	r2, r3
 8002566:	d205      	bcs.n	8002574 <SSD1306_DrawLine+0x5a>
 8002568:	887a      	ldrh	r2, [r7, #2]
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	b29b      	uxth	r3, r3
 8002570:	b21b      	sxth	r3, r3
 8002572:	e004      	b.n	800257e <SSD1306_DrawLine+0x64>
 8002574:	88fa      	ldrh	r2, [r7, #6]
 8002576:	887b      	ldrh	r3, [r7, #2]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	b29b      	uxth	r3, r3
 800257c:	b21b      	sxth	r3, r3
 800257e:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8002580:	88ba      	ldrh	r2, [r7, #4]
 8002582:	883b      	ldrh	r3, [r7, #0]
 8002584:	429a      	cmp	r2, r3
 8002586:	d205      	bcs.n	8002594 <SSD1306_DrawLine+0x7a>
 8002588:	883a      	ldrh	r2, [r7, #0]
 800258a:	88bb      	ldrh	r3, [r7, #4]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	b29b      	uxth	r3, r3
 8002590:	b21b      	sxth	r3, r3
 8002592:	e004      	b.n	800259e <SSD1306_DrawLine+0x84>
 8002594:	88ba      	ldrh	r2, [r7, #4]
 8002596:	883b      	ldrh	r3, [r7, #0]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	b29b      	uxth	r3, r3
 800259c:	b21b      	sxth	r3, r3
 800259e:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 80025a0:	88fa      	ldrh	r2, [r7, #6]
 80025a2:	887b      	ldrh	r3, [r7, #2]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d201      	bcs.n	80025ac <SSD1306_DrawLine+0x92>
 80025a8:	2301      	movs	r3, #1
 80025aa:	e001      	b.n	80025b0 <SSD1306_DrawLine+0x96>
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 80025b2:	88ba      	ldrh	r2, [r7, #4]
 80025b4:	883b      	ldrh	r3, [r7, #0]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d201      	bcs.n	80025be <SSD1306_DrawLine+0xa4>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e001      	b.n	80025c2 <SSD1306_DrawLine+0xa8>
 80025be:	f04f 33ff 	mov.w	r3, #4294967295
 80025c2:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 80025c4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80025c8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	dd06      	ble.n	80025de <SSD1306_DrawLine+0xc4>
 80025d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80025d4:	0fda      	lsrs	r2, r3, #31
 80025d6:	4413      	add	r3, r2
 80025d8:	105b      	asrs	r3, r3, #1
 80025da:	b21b      	sxth	r3, r3
 80025dc:	e006      	b.n	80025ec <SSD1306_DrawLine+0xd2>
 80025de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80025e2:	425b      	negs	r3, r3
 80025e4:	0fda      	lsrs	r2, r3, #31
 80025e6:	4413      	add	r3, r2
 80025e8:	105b      	asrs	r3, r3, #1
 80025ea:	b21b      	sxth	r3, r3
 80025ec:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80025ee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d129      	bne.n	800264a <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 80025f6:	883a      	ldrh	r2, [r7, #0]
 80025f8:	88bb      	ldrh	r3, [r7, #4]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d205      	bcs.n	800260a <SSD1306_DrawLine+0xf0>
			tmp = y1;
 80025fe:	883b      	ldrh	r3, [r7, #0]
 8002600:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8002602:	88bb      	ldrh	r3, [r7, #4]
 8002604:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8002606:	893b      	ldrh	r3, [r7, #8]
 8002608:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 800260a:	887a      	ldrh	r2, [r7, #2]
 800260c:	88fb      	ldrh	r3, [r7, #6]
 800260e:	429a      	cmp	r2, r3
 8002610:	d205      	bcs.n	800261e <SSD1306_DrawLine+0x104>
			tmp = x1;
 8002612:	887b      	ldrh	r3, [r7, #2]
 8002614:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8002616:	88fb      	ldrh	r3, [r7, #6]
 8002618:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800261a:	893b      	ldrh	r3, [r7, #8]
 800261c:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 800261e:	88bb      	ldrh	r3, [r7, #4]
 8002620:	82bb      	strh	r3, [r7, #20]
 8002622:	e00c      	b.n	800263e <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8002624:	8ab9      	ldrh	r1, [r7, #20]
 8002626:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800262a:	88fb      	ldrh	r3, [r7, #6]
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff fe59 	bl	80022e4 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8002632:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002636:	b29b      	uxth	r3, r3
 8002638:	3301      	adds	r3, #1
 800263a:	b29b      	uxth	r3, r3
 800263c:	82bb      	strh	r3, [r7, #20]
 800263e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002642:	883b      	ldrh	r3, [r7, #0]
 8002644:	429a      	cmp	r2, r3
 8002646:	dded      	ble.n	8002624 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8002648:	e05f      	b.n	800270a <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 800264a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d129      	bne.n	80026a6 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8002652:	883a      	ldrh	r2, [r7, #0]
 8002654:	88bb      	ldrh	r3, [r7, #4]
 8002656:	429a      	cmp	r2, r3
 8002658:	d205      	bcs.n	8002666 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 800265a:	883b      	ldrh	r3, [r7, #0]
 800265c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800265e:	88bb      	ldrh	r3, [r7, #4]
 8002660:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8002662:	893b      	ldrh	r3, [r7, #8]
 8002664:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8002666:	887a      	ldrh	r2, [r7, #2]
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	429a      	cmp	r2, r3
 800266c:	d205      	bcs.n	800267a <SSD1306_DrawLine+0x160>
			tmp = x1;
 800266e:	887b      	ldrh	r3, [r7, #2]
 8002670:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8002672:	88fb      	ldrh	r3, [r7, #6]
 8002674:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8002676:	893b      	ldrh	r3, [r7, #8]
 8002678:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	82bb      	strh	r3, [r7, #20]
 800267e:	e00c      	b.n	800269a <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8002680:	8abb      	ldrh	r3, [r7, #20]
 8002682:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002686:	88b9      	ldrh	r1, [r7, #4]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fe2b 	bl	80022e4 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 800268e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002692:	b29b      	uxth	r3, r3
 8002694:	3301      	adds	r3, #1
 8002696:	b29b      	uxth	r3, r3
 8002698:	82bb      	strh	r3, [r7, #20]
 800269a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800269e:	887b      	ldrh	r3, [r7, #2]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	dded      	ble.n	8002680 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 80026a4:	e031      	b.n	800270a <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 80026a6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80026aa:	88b9      	ldrh	r1, [r7, #4]
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff fe18 	bl	80022e4 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80026b4:	88fa      	ldrh	r2, [r7, #6]
 80026b6:	887b      	ldrh	r3, [r7, #2]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d103      	bne.n	80026c4 <SSD1306_DrawLine+0x1aa>
 80026bc:	88ba      	ldrh	r2, [r7, #4]
 80026be:	883b      	ldrh	r3, [r7, #0]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d021      	beq.n	8002708 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 80026c4:	8afb      	ldrh	r3, [r7, #22]
 80026c6:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 80026c8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80026cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80026d0:	425b      	negs	r3, r3
 80026d2:	429a      	cmp	r2, r3
 80026d4:	dd08      	ble.n	80026e8 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 80026d6:	8afa      	ldrh	r2, [r7, #22]
 80026d8:	8a3b      	ldrh	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	b29b      	uxth	r3, r3
 80026de:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80026e0:	89fa      	ldrh	r2, [r7, #14]
 80026e2:	88fb      	ldrh	r3, [r7, #6]
 80026e4:	4413      	add	r3, r2
 80026e6:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 80026e8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80026ec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	dad8      	bge.n	80026a6 <SSD1306_DrawLine+0x18c>
			err += dx;
 80026f4:	8afa      	ldrh	r2, [r7, #22]
 80026f6:	8a7b      	ldrh	r3, [r7, #18]
 80026f8:	4413      	add	r3, r2
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 80026fe:	89ba      	ldrh	r2, [r7, #12]
 8002700:	88bb      	ldrh	r3, [r7, #4]
 8002702:	4413      	add	r3, r2
 8002704:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8002706:	e7ce      	b.n	80026a6 <SSD1306_DrawLine+0x18c>
			break;
 8002708:	bf00      	nop
		} 
	}
}
 800270a:	371c      	adds	r7, #28
 800270c:	46bd      	mov	sp, r7
 800270e:	bd90      	pop	{r4, r7, pc}

08002710 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b085      	sub	sp, #20
 8002714:	af02      	add	r7, sp, #8
 8002716:	4604      	mov	r4, r0
 8002718:	4608      	mov	r0, r1
 800271a:	4611      	mov	r1, r2
 800271c:	461a      	mov	r2, r3
 800271e:	4623      	mov	r3, r4
 8002720:	80fb      	strh	r3, [r7, #6]
 8002722:	4603      	mov	r3, r0
 8002724:	80bb      	strh	r3, [r7, #4]
 8002726:	460b      	mov	r3, r1
 8002728:	807b      	strh	r3, [r7, #2]
 800272a:	4613      	mov	r3, r2
 800272c:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 800272e:	88fb      	ldrh	r3, [r7, #6]
 8002730:	2b7f      	cmp	r3, #127	; 0x7f
 8002732:	d853      	bhi.n	80027dc <SSD1306_DrawRectangle+0xcc>
		x >= SSD1306_WIDTH ||
 8002734:	88bb      	ldrh	r3, [r7, #4]
 8002736:	2b3f      	cmp	r3, #63	; 0x3f
 8002738:	d850      	bhi.n	80027dc <SSD1306_DrawRectangle+0xcc>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800273a:	88fa      	ldrh	r2, [r7, #6]
 800273c:	887b      	ldrh	r3, [r7, #2]
 800273e:	4413      	add	r3, r2
 8002740:	2b7f      	cmp	r3, #127	; 0x7f
 8002742:	dd03      	ble.n	800274c <SSD1306_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8002744:	88fb      	ldrh	r3, [r7, #6]
 8002746:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800274a:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800274c:	88ba      	ldrh	r2, [r7, #4]
 800274e:	883b      	ldrh	r3, [r7, #0]
 8002750:	4413      	add	r3, r2
 8002752:	2b3f      	cmp	r3, #63	; 0x3f
 8002754:	dd03      	ble.n	800275e <SSD1306_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8002756:	88bb      	ldrh	r3, [r7, #4]
 8002758:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800275c:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 800275e:	88fa      	ldrh	r2, [r7, #6]
 8002760:	887b      	ldrh	r3, [r7, #2]
 8002762:	4413      	add	r3, r2
 8002764:	b29a      	uxth	r2, r3
 8002766:	88bc      	ldrh	r4, [r7, #4]
 8002768:	88b9      	ldrh	r1, [r7, #4]
 800276a:	88f8      	ldrh	r0, [r7, #6]
 800276c:	7e3b      	ldrb	r3, [r7, #24]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	4623      	mov	r3, r4
 8002772:	f7ff fed2 	bl	800251a <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8002776:	88ba      	ldrh	r2, [r7, #4]
 8002778:	883b      	ldrh	r3, [r7, #0]
 800277a:	4413      	add	r3, r2
 800277c:	b299      	uxth	r1, r3
 800277e:	88fa      	ldrh	r2, [r7, #6]
 8002780:	887b      	ldrh	r3, [r7, #2]
 8002782:	4413      	add	r3, r2
 8002784:	b29c      	uxth	r4, r3
 8002786:	88ba      	ldrh	r2, [r7, #4]
 8002788:	883b      	ldrh	r3, [r7, #0]
 800278a:	4413      	add	r3, r2
 800278c:	b29a      	uxth	r2, r3
 800278e:	88f8      	ldrh	r0, [r7, #6]
 8002790:	7e3b      	ldrb	r3, [r7, #24]
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	4613      	mov	r3, r2
 8002796:	4622      	mov	r2, r4
 8002798:	f7ff febf 	bl	800251a <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 800279c:	88ba      	ldrh	r2, [r7, #4]
 800279e:	883b      	ldrh	r3, [r7, #0]
 80027a0:	4413      	add	r3, r2
 80027a2:	b29c      	uxth	r4, r3
 80027a4:	88fa      	ldrh	r2, [r7, #6]
 80027a6:	88b9      	ldrh	r1, [r7, #4]
 80027a8:	88f8      	ldrh	r0, [r7, #6]
 80027aa:	7e3b      	ldrb	r3, [r7, #24]
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	4623      	mov	r3, r4
 80027b0:	f7ff feb3 	bl	800251a <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 80027b4:	88fa      	ldrh	r2, [r7, #6]
 80027b6:	887b      	ldrh	r3, [r7, #2]
 80027b8:	4413      	add	r3, r2
 80027ba:	b298      	uxth	r0, r3
 80027bc:	88fa      	ldrh	r2, [r7, #6]
 80027be:	887b      	ldrh	r3, [r7, #2]
 80027c0:	4413      	add	r3, r2
 80027c2:	b29c      	uxth	r4, r3
 80027c4:	88ba      	ldrh	r2, [r7, #4]
 80027c6:	883b      	ldrh	r3, [r7, #0]
 80027c8:	4413      	add	r3, r2
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	88b9      	ldrh	r1, [r7, #4]
 80027ce:	7e3b      	ldrb	r3, [r7, #24]
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	4613      	mov	r3, r2
 80027d4:	4622      	mov	r2, r4
 80027d6:	f7ff fea0 	bl	800251a <SSD1306_DrawLine>
 80027da:	e000      	b.n	80027de <SSD1306_DrawRectangle+0xce>
		return;
 80027dc:	bf00      	nop
}
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd90      	pop	{r4, r7, pc}

080027e4 <SSD1306_DrawCircle>:
		x += xinc2;
		y += yinc2;
	}
}

void SSD1306_DrawCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b087      	sub	sp, #28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4604      	mov	r4, r0
 80027ec:	4608      	mov	r0, r1
 80027ee:	4611      	mov	r1, r2
 80027f0:	461a      	mov	r2, r3
 80027f2:	4623      	mov	r3, r4
 80027f4:	80fb      	strh	r3, [r7, #6]
 80027f6:	4603      	mov	r3, r0
 80027f8:	80bb      	strh	r3, [r7, #4]
 80027fa:	460b      	mov	r3, r1
 80027fc:	807b      	strh	r3, [r7, #2]
 80027fe:	4613      	mov	r3, r2
 8002800:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8002802:	887b      	ldrh	r3, [r7, #2]
 8002804:	f1c3 0301 	rsb	r3, r3, #1
 8002808:	b29b      	uxth	r3, r3
 800280a:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 800280c:	2301      	movs	r3, #1
 800280e:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8002810:	887b      	ldrh	r3, [r7, #2]
 8002812:	461a      	mov	r2, r3
 8002814:	03d2      	lsls	r2, r2, #15
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	b29b      	uxth	r3, r3
 800281c:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 800281e:	2300      	movs	r3, #0
 8002820:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8002822:	887b      	ldrh	r3, [r7, #2]
 8002824:	81fb      	strh	r3, [r7, #14]

    SSD1306_DrawPixel(x0, y0 + r, c);
 8002826:	88f8      	ldrh	r0, [r7, #6]
 8002828:	88ba      	ldrh	r2, [r7, #4]
 800282a:	887b      	ldrh	r3, [r7, #2]
 800282c:	4413      	add	r3, r2
 800282e:	b29b      	uxth	r3, r3
 8002830:	787a      	ldrb	r2, [r7, #1]
 8002832:	4619      	mov	r1, r3
 8002834:	f7ff fd56 	bl	80022e4 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0, y0 - r, c);
 8002838:	88f8      	ldrh	r0, [r7, #6]
 800283a:	88ba      	ldrh	r2, [r7, #4]
 800283c:	887b      	ldrh	r3, [r7, #2]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	b29b      	uxth	r3, r3
 8002842:	787a      	ldrb	r2, [r7, #1]
 8002844:	4619      	mov	r1, r3
 8002846:	f7ff fd4d 	bl	80022e4 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 + r, y0, c);
 800284a:	88fa      	ldrh	r2, [r7, #6]
 800284c:	887b      	ldrh	r3, [r7, #2]
 800284e:	4413      	add	r3, r2
 8002850:	b29b      	uxth	r3, r3
 8002852:	88b9      	ldrh	r1, [r7, #4]
 8002854:	787a      	ldrb	r2, [r7, #1]
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff fd44 	bl	80022e4 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 - r, y0, c);
 800285c:	88fa      	ldrh	r2, [r7, #6]
 800285e:	887b      	ldrh	r3, [r7, #2]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	b29b      	uxth	r3, r3
 8002864:	88b9      	ldrh	r1, [r7, #4]
 8002866:	787a      	ldrb	r2, [r7, #1]
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff fd3b 	bl	80022e4 <SSD1306_DrawPixel>

    while (x < y) {
 800286e:	e081      	b.n	8002974 <SSD1306_DrawCircle+0x190>
        if (f >= 0) {
 8002870:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002874:	2b00      	cmp	r3, #0
 8002876:	db0e      	blt.n	8002896 <SSD1306_DrawCircle+0xb2>
            y--;
 8002878:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800287c:	b29b      	uxth	r3, r3
 800287e:	3b01      	subs	r3, #1
 8002880:	b29b      	uxth	r3, r3
 8002882:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8002884:	8a7b      	ldrh	r3, [r7, #18]
 8002886:	3302      	adds	r3, #2
 8002888:	b29b      	uxth	r3, r3
 800288a:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 800288c:	8afa      	ldrh	r2, [r7, #22]
 800288e:	8a7b      	ldrh	r3, [r7, #18]
 8002890:	4413      	add	r3, r2
 8002892:	b29b      	uxth	r3, r3
 8002894:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8002896:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800289a:	b29b      	uxth	r3, r3
 800289c:	3301      	adds	r3, #1
 800289e:	b29b      	uxth	r3, r3
 80028a0:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80028a2:	8abb      	ldrh	r3, [r7, #20]
 80028a4:	3302      	adds	r3, #2
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 80028aa:	8afa      	ldrh	r2, [r7, #22]
 80028ac:	8abb      	ldrh	r3, [r7, #20]
 80028ae:	4413      	add	r3, r2
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	82fb      	strh	r3, [r7, #22]

        SSD1306_DrawPixel(x0 + x, y0 + y, c);
 80028b4:	88fa      	ldrh	r2, [r7, #6]
 80028b6:	8a3b      	ldrh	r3, [r7, #16]
 80028b8:	4413      	add	r3, r2
 80028ba:	b298      	uxth	r0, r3
 80028bc:	88ba      	ldrh	r2, [r7, #4]
 80028be:	89fb      	ldrh	r3, [r7, #14]
 80028c0:	4413      	add	r3, r2
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	787a      	ldrb	r2, [r7, #1]
 80028c6:	4619      	mov	r1, r3
 80028c8:	f7ff fd0c 	bl	80022e4 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 + y, c);
 80028cc:	88fa      	ldrh	r2, [r7, #6]
 80028ce:	8a3b      	ldrh	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	b298      	uxth	r0, r3
 80028d4:	88ba      	ldrh	r2, [r7, #4]
 80028d6:	89fb      	ldrh	r3, [r7, #14]
 80028d8:	4413      	add	r3, r2
 80028da:	b29b      	uxth	r3, r3
 80028dc:	787a      	ldrb	r2, [r7, #1]
 80028de:	4619      	mov	r1, r3
 80028e0:	f7ff fd00 	bl	80022e4 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + x, y0 - y, c);
 80028e4:	88fa      	ldrh	r2, [r7, #6]
 80028e6:	8a3b      	ldrh	r3, [r7, #16]
 80028e8:	4413      	add	r3, r2
 80028ea:	b298      	uxth	r0, r3
 80028ec:	88ba      	ldrh	r2, [r7, #4]
 80028ee:	89fb      	ldrh	r3, [r7, #14]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	787a      	ldrb	r2, [r7, #1]
 80028f6:	4619      	mov	r1, r3
 80028f8:	f7ff fcf4 	bl	80022e4 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 - y, c);
 80028fc:	88fa      	ldrh	r2, [r7, #6]
 80028fe:	8a3b      	ldrh	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	b298      	uxth	r0, r3
 8002904:	88ba      	ldrh	r2, [r7, #4]
 8002906:	89fb      	ldrh	r3, [r7, #14]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	b29b      	uxth	r3, r3
 800290c:	787a      	ldrb	r2, [r7, #1]
 800290e:	4619      	mov	r1, r3
 8002910:	f7ff fce8 	bl	80022e4 <SSD1306_DrawPixel>

        SSD1306_DrawPixel(x0 + y, y0 + x, c);
 8002914:	88fa      	ldrh	r2, [r7, #6]
 8002916:	89fb      	ldrh	r3, [r7, #14]
 8002918:	4413      	add	r3, r2
 800291a:	b298      	uxth	r0, r3
 800291c:	88ba      	ldrh	r2, [r7, #4]
 800291e:	8a3b      	ldrh	r3, [r7, #16]
 8002920:	4413      	add	r3, r2
 8002922:	b29b      	uxth	r3, r3
 8002924:	787a      	ldrb	r2, [r7, #1]
 8002926:	4619      	mov	r1, r3
 8002928:	f7ff fcdc 	bl	80022e4 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 + x, c);
 800292c:	88fa      	ldrh	r2, [r7, #6]
 800292e:	89fb      	ldrh	r3, [r7, #14]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	b298      	uxth	r0, r3
 8002934:	88ba      	ldrh	r2, [r7, #4]
 8002936:	8a3b      	ldrh	r3, [r7, #16]
 8002938:	4413      	add	r3, r2
 800293a:	b29b      	uxth	r3, r3
 800293c:	787a      	ldrb	r2, [r7, #1]
 800293e:	4619      	mov	r1, r3
 8002940:	f7ff fcd0 	bl	80022e4 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + y, y0 - x, c);
 8002944:	88fa      	ldrh	r2, [r7, #6]
 8002946:	89fb      	ldrh	r3, [r7, #14]
 8002948:	4413      	add	r3, r2
 800294a:	b298      	uxth	r0, r3
 800294c:	88ba      	ldrh	r2, [r7, #4]
 800294e:	8a3b      	ldrh	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	b29b      	uxth	r3, r3
 8002954:	787a      	ldrb	r2, [r7, #1]
 8002956:	4619      	mov	r1, r3
 8002958:	f7ff fcc4 	bl	80022e4 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 - x, c);
 800295c:	88fa      	ldrh	r2, [r7, #6]
 800295e:	89fb      	ldrh	r3, [r7, #14]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	b298      	uxth	r0, r3
 8002964:	88ba      	ldrh	r2, [r7, #4]
 8002966:	8a3b      	ldrh	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	b29b      	uxth	r3, r3
 800296c:	787a      	ldrb	r2, [r7, #1]
 800296e:	4619      	mov	r1, r3
 8002970:	f7ff fcb8 	bl	80022e4 <SSD1306_DrawPixel>
    while (x < y) {
 8002974:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002978:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800297c:	429a      	cmp	r2, r3
 800297e:	f6ff af77 	blt.w	8002870 <SSD1306_DrawCircle+0x8c>
    }
}
 8002982:	bf00      	nop
 8002984:	371c      	adds	r7, #28
 8002986:	46bd      	mov	sp, r7
 8002988:	bd90      	pop	{r4, r7, pc}

0800298a <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800298e:	2000      	movs	r0, #0
 8002990:	f7ff fc90 	bl	80022b4 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8002994:	f7ff fc60 	bl	8002258 <SSD1306_UpdateScreen>
}
 8002998:	bf00      	nop
 800299a:	bd80      	pop	{r7, pc}

0800299c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80029a2:	4b07      	ldr	r3, [pc, #28]	; (80029c0 <ssd1306_I2C_Init+0x24>)
 80029a4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80029a6:	e002      	b.n	80029ae <ssd1306_I2C_Init+0x12>
		p--;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	607b      	str	r3, [r7, #4]
	while(p>0)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1f9      	bne.n	80029a8 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	0003d090 	.word	0x0003d090

080029c4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80029c4:	b590      	push	{r4, r7, lr}
 80029c6:	b0c7      	sub	sp, #284	; 0x11c
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	4604      	mov	r4, r0
 80029cc:	4608      	mov	r0, r1
 80029ce:	4639      	mov	r1, r7
 80029d0:	600a      	str	r2, [r1, #0]
 80029d2:	4619      	mov	r1, r3
 80029d4:	1dfb      	adds	r3, r7, #7
 80029d6:	4622      	mov	r2, r4
 80029d8:	701a      	strb	r2, [r3, #0]
 80029da:	1dbb      	adds	r3, r7, #6
 80029dc:	4602      	mov	r2, r0
 80029de:	701a      	strb	r2, [r3, #0]
 80029e0:	1d3b      	adds	r3, r7, #4
 80029e2:	460a      	mov	r2, r1
 80029e4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80029e6:	f107 030c 	add.w	r3, r7, #12
 80029ea:	1dba      	adds	r2, r7, #6
 80029ec:	7812      	ldrb	r2, [r2, #0]
 80029ee:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80029f0:	2300      	movs	r3, #0
 80029f2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80029f6:	e010      	b.n	8002a1a <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 80029f8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80029fc:	463a      	mov	r2, r7
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	441a      	add	r2, r3
 8002a02:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002a06:	3301      	adds	r3, #1
 8002a08:	7811      	ldrb	r1, [r2, #0]
 8002a0a:	f107 020c 	add.w	r2, r7, #12
 8002a0e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002a10:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002a14:	3301      	adds	r3, #1
 8002a16:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002a1a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	1d3a      	adds	r2, r7, #4
 8002a22:	8812      	ldrh	r2, [r2, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d8e7      	bhi.n	80029f8 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002a28:	1dfb      	adds	r3, r7, #7
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b299      	uxth	r1, r3
 8002a2e:	1d3b      	adds	r3, r7, #4
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	3301      	adds	r3, #1
 8002a34:	b298      	uxth	r0, r3
 8002a36:	f107 020c 	add.w	r2, r7, #12
 8002a3a:	230a      	movs	r3, #10
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	4603      	mov	r3, r0
 8002a40:	4803      	ldr	r0, [pc, #12]	; (8002a50 <ssd1306_I2C_WriteMulti+0x8c>)
 8002a42:	f000 fe83 	bl	800374c <HAL_I2C_Master_Transmit>
}
 8002a46:	bf00      	nop
 8002a48:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd90      	pop	{r4, r7, pc}
 8002a50:	200006cc 	.word	0x200006cc

08002a54 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	71fb      	strb	r3, [r7, #7]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	71bb      	strb	r3, [r7, #6]
 8002a62:	4613      	mov	r3, r2
 8002a64:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002a66:	79bb      	ldrb	r3, [r7, #6]
 8002a68:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002a6a:	797b      	ldrb	r3, [r7, #5]
 8002a6c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	b299      	uxth	r1, r3
 8002a72:	f107 020c 	add.w	r2, r7, #12
 8002a76:	230a      	movs	r3, #10
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	4803      	ldr	r0, [pc, #12]	; (8002a8c <ssd1306_I2C_Write+0x38>)
 8002a7e:	f000 fe65 	bl	800374c <HAL_I2C_Master_Transmit>
}
 8002a82:	bf00      	nop
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	200006cc 	.word	0x200006cc

08002a90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	607b      	str	r3, [r7, #4]
 8002a9a:	4b10      	ldr	r3, [pc, #64]	; (8002adc <HAL_MspInit+0x4c>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	4a0f      	ldr	r2, [pc, #60]	; (8002adc <HAL_MspInit+0x4c>)
 8002aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	; (8002adc <HAL_MspInit+0x4c>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	603b      	str	r3, [r7, #0]
 8002ab6:	4b09      	ldr	r3, [pc, #36]	; (8002adc <HAL_MspInit+0x4c>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	4a08      	ldr	r2, [pc, #32]	; (8002adc <HAL_MspInit+0x4c>)
 8002abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac2:	4b06      	ldr	r3, [pc, #24]	; (8002adc <HAL_MspInit+0x4c>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002ace:	2007      	movs	r0, #7
 8002ad0:	f000 fade 	bl	8003090 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ad4:	bf00      	nop
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40023800 	.word	0x40023800

08002ae0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08a      	sub	sp, #40	; 0x28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae8:	f107 0314 	add.w	r3, r7, #20
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
 8002af6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a19      	ldr	r2, [pc, #100]	; (8002b64 <HAL_I2C_MspInit+0x84>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d12b      	bne.n	8002b5a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	613b      	str	r3, [r7, #16]
 8002b06:	4b18      	ldr	r3, [pc, #96]	; (8002b68 <HAL_I2C_MspInit+0x88>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	4a17      	ldr	r2, [pc, #92]	; (8002b68 <HAL_I2C_MspInit+0x88>)
 8002b0c:	f043 0302 	orr.w	r3, r3, #2
 8002b10:	6313      	str	r3, [r2, #48]	; 0x30
 8002b12:	4b15      	ldr	r3, [pc, #84]	; (8002b68 <HAL_I2C_MspInit+0x88>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	613b      	str	r3, [r7, #16]
 8002b1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b1e:	23c0      	movs	r3, #192	; 0xc0
 8002b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b22:	2312      	movs	r3, #18
 8002b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b26:	2301      	movs	r3, #1
 8002b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b2e:	2304      	movs	r3, #4
 8002b30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b32:	f107 0314 	add.w	r3, r7, #20
 8002b36:	4619      	mov	r1, r3
 8002b38:	480c      	ldr	r0, [pc, #48]	; (8002b6c <HAL_I2C_MspInit+0x8c>)
 8002b3a:	f000 faeb 	bl	8003114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	4b09      	ldr	r3, [pc, #36]	; (8002b68 <HAL_I2C_MspInit+0x88>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	4a08      	ldr	r2, [pc, #32]	; (8002b68 <HAL_I2C_MspInit+0x88>)
 8002b48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b4e:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <HAL_I2C_MspInit+0x88>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b5a:	bf00      	nop
 8002b5c:	3728      	adds	r7, #40	; 0x28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40005400 	.word	0x40005400
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40020400 	.word	0x40020400

08002b70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b80:	d10e      	bne.n	8002ba0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <HAL_TIM_Base_MspInit+0x70>)
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	4a15      	ldr	r2, [pc, #84]	; (8002be0 <HAL_TIM_Base_MspInit+0x70>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6413      	str	r3, [r2, #64]	; 0x40
 8002b92:	4b13      	ldr	r3, [pc, #76]	; (8002be0 <HAL_TIM_Base_MspInit+0x70>)
 8002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002b9e:	e01a      	b.n	8002bd6 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a0f      	ldr	r2, [pc, #60]	; (8002be4 <HAL_TIM_Base_MspInit+0x74>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d115      	bne.n	8002bd6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <HAL_TIM_Base_MspInit+0x70>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	4a0b      	ldr	r2, [pc, #44]	; (8002be0 <HAL_TIM_Base_MspInit+0x70>)
 8002bb4:	f043 0304 	orr.w	r3, r3, #4
 8002bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bba:	4b09      	ldr	r3, [pc, #36]	; (8002be0 <HAL_TIM_Base_MspInit+0x70>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	60bb      	str	r3, [r7, #8]
 8002bc4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2100      	movs	r1, #0
 8002bca:	201e      	movs	r0, #30
 8002bcc:	f000 fa6b 	bl	80030a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bd0:	201e      	movs	r0, #30
 8002bd2:	f000 fa84 	bl	80030de <HAL_NVIC_EnableIRQ>
}
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40023800 	.word	0x40023800
 8002be4:	40000800 	.word	0x40000800

08002be8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf0:	f107 030c 	add.w	r3, r7, #12
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	609a      	str	r2, [r3, #8]
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c08:	d11d      	bne.n	8002c46 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
 8002c0e:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <HAL_TIM_MspPostInit+0x68>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	4a0f      	ldr	r2, [pc, #60]	; (8002c50 <HAL_TIM_MspPostInit+0x68>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1a:	4b0d      	ldr	r3, [pc, #52]	; (8002c50 <HAL_TIM_MspPostInit+0x68>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	f003 0301 	and.w	r3, r3, #1
 8002c22:	60bb      	str	r3, [r7, #8]
 8002c24:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002c26:	2320      	movs	r3, #32
 8002c28:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c32:	2300      	movs	r3, #0
 8002c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c36:	2301      	movs	r3, #1
 8002c38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c3a:	f107 030c 	add.w	r3, r7, #12
 8002c3e:	4619      	mov	r1, r3
 8002c40:	4804      	ldr	r0, [pc, #16]	; (8002c54 <HAL_TIM_MspPostInit+0x6c>)
 8002c42:	f000 fa67 	bl	8003114 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002c46:	bf00      	nop
 8002c48:	3720      	adds	r7, #32
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40023800 	.word	0x40023800
 8002c54:	40020000 	.word	0x40020000

08002c58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c5c:	e7fe      	b.n	8002c5c <NMI_Handler+0x4>

08002c5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c5e:	b480      	push	{r7}
 8002c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c62:	e7fe      	b.n	8002c62 <HardFault_Handler+0x4>

08002c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c68:	e7fe      	b.n	8002c68 <MemManage_Handler+0x4>

08002c6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c6e:	e7fe      	b.n	8002c6e <BusFault_Handler+0x4>

08002c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c74:	e7fe      	b.n	8002c74 <UsageFault_Handler+0x4>

08002c76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c76:	b480      	push	{r7}
 8002c78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c88:	bf00      	nop
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c92:	b480      	push	{r7}
 8002c94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ca4:	f000 f8e2 	bl	8002e6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ca8:	bf00      	nop
 8002caa:	bd80      	pop	{r7, pc}

08002cac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	f000 fbfb 	bl	80034ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002cbe:	2010      	movs	r0, #16
 8002cc0:	f000 fbf4 	bl	80034ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002cc4:	bf00      	nop
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ccc:	4802      	ldr	r0, [pc, #8]	; (8002cd8 <TIM4_IRQHandler+0x10>)
 8002cce:	f002 fba3 	bl	8005418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	2000068c 	.word	0x2000068c

08002cdc <_sbrk>:
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	4a14      	ldr	r2, [pc, #80]	; (8002d38 <_sbrk+0x5c>)
 8002ce6:	4b15      	ldr	r3, [pc, #84]	; (8002d3c <_sbrk+0x60>)
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	617b      	str	r3, [r7, #20]
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	4b13      	ldr	r3, [pc, #76]	; (8002d40 <_sbrk+0x64>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d102      	bne.n	8002cfe <_sbrk+0x22>
 8002cf8:	4b11      	ldr	r3, [pc, #68]	; (8002d40 <_sbrk+0x64>)
 8002cfa:	4a12      	ldr	r2, [pc, #72]	; (8002d44 <_sbrk+0x68>)
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	4b10      	ldr	r3, [pc, #64]	; (8002d40 <_sbrk+0x64>)
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4413      	add	r3, r2
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d207      	bcs.n	8002d1c <_sbrk+0x40>
 8002d0c:	f003 f9d2 	bl	80060b4 <__errno>
 8002d10:	4602      	mov	r2, r0
 8002d12:	230c      	movs	r3, #12
 8002d14:	6013      	str	r3, [r2, #0]
 8002d16:	f04f 33ff 	mov.w	r3, #4294967295
 8002d1a:	e009      	b.n	8002d30 <_sbrk+0x54>
 8002d1c:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <_sbrk+0x64>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <_sbrk+0x64>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4413      	add	r3, r2
 8002d2a:	4a05      	ldr	r2, [pc, #20]	; (8002d40 <_sbrk+0x64>)
 8002d2c:	6013      	str	r3, [r2, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	20020000 	.word	0x20020000
 8002d3c:	00000400 	.word	0x00000400
 8002d40:	20000674 	.word	0x20000674
 8002d44:	20000780 	.word	0x20000780

08002d48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d4c:	4b08      	ldr	r3, [pc, #32]	; (8002d70 <SystemInit+0x28>)
 8002d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d52:	4a07      	ldr	r2, [pc, #28]	; (8002d70 <SystemInit+0x28>)
 8002d54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d5c:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <SystemInit+0x28>)
 8002d5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d62:	609a      	str	r2, [r3, #8]
#endif
}
 8002d64:	bf00      	nop
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	e000ed00 	.word	0xe000ed00

08002d74 <Reset_Handler>:
 8002d74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002dac <LoopFillZerobss+0x14>
 8002d78:	2100      	movs	r1, #0
 8002d7a:	e003      	b.n	8002d84 <LoopCopyDataInit>

08002d7c <CopyDataInit>:
 8002d7c:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <LoopFillZerobss+0x18>)
 8002d7e:	585b      	ldr	r3, [r3, r1]
 8002d80:	5043      	str	r3, [r0, r1]
 8002d82:	3104      	adds	r1, #4

08002d84 <LoopCopyDataInit>:
 8002d84:	480b      	ldr	r0, [pc, #44]	; (8002db4 <LoopFillZerobss+0x1c>)
 8002d86:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <LoopFillZerobss+0x20>)
 8002d88:	1842      	adds	r2, r0, r1
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d3f6      	bcc.n	8002d7c <CopyDataInit>
 8002d8e:	4a0b      	ldr	r2, [pc, #44]	; (8002dbc <LoopFillZerobss+0x24>)
 8002d90:	e002      	b.n	8002d98 <LoopFillZerobss>

08002d92 <FillZerobss>:
 8002d92:	2300      	movs	r3, #0
 8002d94:	f842 3b04 	str.w	r3, [r2], #4

08002d98 <LoopFillZerobss>:
 8002d98:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <LoopFillZerobss+0x28>)
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d3f9      	bcc.n	8002d92 <FillZerobss>
 8002d9e:	f7ff ffd3 	bl	8002d48 <SystemInit>
 8002da2:	f003 f98d 	bl	80060c0 <__libc_init_array>
 8002da6:	f7fe ff59 	bl	8001c5c <main>
 8002daa:	4770      	bx	lr
 8002dac:	20020000 	.word	0x20020000
 8002db0:	0800bd30 	.word	0x0800bd30
 8002db4:	20000000 	.word	0x20000000
 8002db8:	200001e8 	.word	0x200001e8
 8002dbc:	200001e8 	.word	0x200001e8
 8002dc0:	20000780 	.word	0x20000780

08002dc4 <ADC_IRQHandler>:
 8002dc4:	e7fe      	b.n	8002dc4 <ADC_IRQHandler>
	...

08002dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002dcc:	4b0e      	ldr	r3, [pc, #56]	; (8002e08 <HAL_Init+0x40>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a0d      	ldr	r2, [pc, #52]	; (8002e08 <HAL_Init+0x40>)
 8002dd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002dd8:	4b0b      	ldr	r3, [pc, #44]	; (8002e08 <HAL_Init+0x40>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a0a      	ldr	r2, [pc, #40]	; (8002e08 <HAL_Init+0x40>)
 8002dde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002de2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002de4:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <HAL_Init+0x40>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a07      	ldr	r2, [pc, #28]	; (8002e08 <HAL_Init+0x40>)
 8002dea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002df0:	2003      	movs	r0, #3
 8002df2:	f000 f94d 	bl	8003090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002df6:	2000      	movs	r0, #0
 8002df8:	f000 f808 	bl	8002e0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dfc:	f7ff fe48 	bl	8002a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40023c00 	.word	0x40023c00

08002e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e14:	4b12      	ldr	r3, [pc, #72]	; (8002e60 <HAL_InitTick+0x54>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b12      	ldr	r3, [pc, #72]	; (8002e64 <HAL_InitTick+0x58>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f000 f965 	bl	80030fa <HAL_SYSTICK_Config>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e00e      	b.n	8002e58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b0f      	cmp	r3, #15
 8002e3e:	d80a      	bhi.n	8002e56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e40:	2200      	movs	r2, #0
 8002e42:	6879      	ldr	r1, [r7, #4]
 8002e44:	f04f 30ff 	mov.w	r0, #4294967295
 8002e48:	f000 f92d 	bl	80030a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e4c:	4a06      	ldr	r2, [pc, #24]	; (8002e68 <HAL_InitTick+0x5c>)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	e000      	b.n	8002e58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20000008 	.word	0x20000008
 8002e64:	20000010 	.word	0x20000010
 8002e68:	2000000c 	.word	0x2000000c

08002e6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e70:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <HAL_IncTick+0x20>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	461a      	mov	r2, r3
 8002e76:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <HAL_IncTick+0x24>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	4a04      	ldr	r2, [pc, #16]	; (8002e90 <HAL_IncTick+0x24>)
 8002e7e:	6013      	str	r3, [r2, #0]
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	20000010 	.word	0x20000010
 8002e90:	20000778 	.word	0x20000778

08002e94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  return uwTick;
 8002e98:	4b03      	ldr	r3, [pc, #12]	; (8002ea8 <HAL_GetTick+0x14>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000778 	.word	0x20000778

08002eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002eb4:	f7ff ffee 	bl	8002e94 <HAL_GetTick>
 8002eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec4:	d005      	beq.n	8002ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ec6:	4b09      	ldr	r3, [pc, #36]	; (8002eec <HAL_Delay+0x40>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4413      	add	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ed2:	bf00      	nop
 8002ed4:	f7ff ffde 	bl	8002e94 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d8f7      	bhi.n	8002ed4 <HAL_Delay+0x28>
  {
  }
}
 8002ee4:	bf00      	nop
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000010 	.word	0x20000010

08002ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f00:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f22:	4a04      	ldr	r2, [pc, #16]	; (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	60d3      	str	r3, [r2, #12]
}
 8002f28:	bf00      	nop
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f3c:	4b04      	ldr	r3, [pc, #16]	; (8002f50 <__NVIC_GetPriorityGrouping+0x18>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	f003 0307 	and.w	r3, r3, #7
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	db0b      	blt.n	8002f7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	f003 021f 	and.w	r2, r3, #31
 8002f6c:	4907      	ldr	r1, [pc, #28]	; (8002f8c <__NVIC_EnableIRQ+0x38>)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	2001      	movs	r0, #1
 8002f76:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	e000e100 	.word	0xe000e100

08002f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	6039      	str	r1, [r7, #0]
 8002f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	db0a      	blt.n	8002fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	490c      	ldr	r1, [pc, #48]	; (8002fdc <__NVIC_SetPriority+0x4c>)
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	0112      	lsls	r2, r2, #4
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb8:	e00a      	b.n	8002fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	4908      	ldr	r1, [pc, #32]	; (8002fe0 <__NVIC_SetPriority+0x50>)
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	3b04      	subs	r3, #4
 8002fc8:	0112      	lsls	r2, r2, #4
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	440b      	add	r3, r1
 8002fce:	761a      	strb	r2, [r3, #24]
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	e000e100 	.word	0xe000e100
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b089      	sub	sp, #36	; 0x24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f1c3 0307 	rsb	r3, r3, #7
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	bf28      	it	cs
 8003002:	2304      	movcs	r3, #4
 8003004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3304      	adds	r3, #4
 800300a:	2b06      	cmp	r3, #6
 800300c:	d902      	bls.n	8003014 <NVIC_EncodePriority+0x30>
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3b03      	subs	r3, #3
 8003012:	e000      	b.n	8003016 <NVIC_EncodePriority+0x32>
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003018:	f04f 32ff 	mov.w	r2, #4294967295
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43da      	mvns	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	401a      	ands	r2, r3
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800302c:	f04f 31ff 	mov.w	r1, #4294967295
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	fa01 f303 	lsl.w	r3, r1, r3
 8003036:	43d9      	mvns	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800303c:	4313      	orrs	r3, r2
         );
}
 800303e:	4618      	mov	r0, r3
 8003040:	3724      	adds	r7, #36	; 0x24
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
	...

0800304c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800305c:	d301      	bcc.n	8003062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800305e:	2301      	movs	r3, #1
 8003060:	e00f      	b.n	8003082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003062:	4a0a      	ldr	r2, [pc, #40]	; (800308c <SysTick_Config+0x40>)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3b01      	subs	r3, #1
 8003068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800306a:	210f      	movs	r1, #15
 800306c:	f04f 30ff 	mov.w	r0, #4294967295
 8003070:	f7ff ff8e 	bl	8002f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003074:	4b05      	ldr	r3, [pc, #20]	; (800308c <SysTick_Config+0x40>)
 8003076:	2200      	movs	r2, #0
 8003078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800307a:	4b04      	ldr	r3, [pc, #16]	; (800308c <SysTick_Config+0x40>)
 800307c:	2207      	movs	r2, #7
 800307e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	e000e010 	.word	0xe000e010

08003090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff ff29 	bl	8002ef0 <__NVIC_SetPriorityGrouping>
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b086      	sub	sp, #24
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	4603      	mov	r3, r0
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	607a      	str	r2, [r7, #4]
 80030b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030b8:	f7ff ff3e 	bl	8002f38 <__NVIC_GetPriorityGrouping>
 80030bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68b9      	ldr	r1, [r7, #8]
 80030c2:	6978      	ldr	r0, [r7, #20]
 80030c4:	f7ff ff8e 	bl	8002fe4 <NVIC_EncodePriority>
 80030c8:	4602      	mov	r2, r0
 80030ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ce:	4611      	mov	r1, r2
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff ff5d 	bl	8002f90 <__NVIC_SetPriority>
}
 80030d6:	bf00      	nop
 80030d8:	3718      	adds	r7, #24
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b082      	sub	sp, #8
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	4603      	mov	r3, r0
 80030e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff ff31 	bl	8002f54 <__NVIC_EnableIRQ>
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ffa2 	bl	800304c <SysTick_Config>
 8003108:	4603      	mov	r3, r0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
	...

08003114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003114:	b480      	push	{r7}
 8003116:	b089      	sub	sp, #36	; 0x24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800311e:	2300      	movs	r3, #0
 8003120:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003122:	2300      	movs	r3, #0
 8003124:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003126:	2300      	movs	r3, #0
 8003128:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
 800312e:	e16b      	b.n	8003408 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003130:	2201      	movs	r2, #1
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	4013      	ands	r3, r2
 8003142:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	429a      	cmp	r2, r3
 800314a:	f040 815a 	bne.w	8003402 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d00b      	beq.n	800316e <HAL_GPIO_Init+0x5a>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b02      	cmp	r3, #2
 800315c:	d007      	beq.n	800316e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003162:	2b11      	cmp	r3, #17
 8003164:	d003      	beq.n	800316e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b12      	cmp	r3, #18
 800316c:	d130      	bne.n	80031d0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	2203      	movs	r2, #3
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4013      	ands	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4313      	orrs	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031a4:	2201      	movs	r2, #1
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	43db      	mvns	r3, r3
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	4013      	ands	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	091b      	lsrs	r3, r3, #4
 80031ba:	f003 0201 	and.w	r2, r3, #1
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	2203      	movs	r2, #3
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4013      	ands	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0xfc>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b12      	cmp	r3, #18
 800320e:	d123      	bne.n	8003258 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	08da      	lsrs	r2, r3, #3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3208      	adds	r2, #8
 8003218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800321c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	220f      	movs	r2, #15
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4013      	ands	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	691a      	ldr	r2, [r3, #16]
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	4313      	orrs	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	08da      	lsrs	r2, r3, #3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	3208      	adds	r2, #8
 8003252:	69b9      	ldr	r1, [r7, #24]
 8003254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	2203      	movs	r2, #3
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	43db      	mvns	r3, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f003 0203 	and.w	r2, r3, #3
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	4313      	orrs	r3, r2
 8003284:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	f000 80b4 	beq.w	8003402 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800329a:	2300      	movs	r3, #0
 800329c:	60fb      	str	r3, [r7, #12]
 800329e:	4b5f      	ldr	r3, [pc, #380]	; (800341c <HAL_GPIO_Init+0x308>)
 80032a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a2:	4a5e      	ldr	r2, [pc, #376]	; (800341c <HAL_GPIO_Init+0x308>)
 80032a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032a8:	6453      	str	r3, [r2, #68]	; 0x44
 80032aa:	4b5c      	ldr	r3, [pc, #368]	; (800341c <HAL_GPIO_Init+0x308>)
 80032ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032b6:	4a5a      	ldr	r2, [pc, #360]	; (8003420 <HAL_GPIO_Init+0x30c>)
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	089b      	lsrs	r3, r3, #2
 80032bc:	3302      	adds	r3, #2
 80032be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	220f      	movs	r2, #15
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43db      	mvns	r3, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4013      	ands	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a51      	ldr	r2, [pc, #324]	; (8003424 <HAL_GPIO_Init+0x310>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d02b      	beq.n	800333a <HAL_GPIO_Init+0x226>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a50      	ldr	r2, [pc, #320]	; (8003428 <HAL_GPIO_Init+0x314>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d025      	beq.n	8003336 <HAL_GPIO_Init+0x222>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a4f      	ldr	r2, [pc, #316]	; (800342c <HAL_GPIO_Init+0x318>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d01f      	beq.n	8003332 <HAL_GPIO_Init+0x21e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a4e      	ldr	r2, [pc, #312]	; (8003430 <HAL_GPIO_Init+0x31c>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d019      	beq.n	800332e <HAL_GPIO_Init+0x21a>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a4d      	ldr	r2, [pc, #308]	; (8003434 <HAL_GPIO_Init+0x320>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d013      	beq.n	800332a <HAL_GPIO_Init+0x216>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a4c      	ldr	r2, [pc, #304]	; (8003438 <HAL_GPIO_Init+0x324>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d00d      	beq.n	8003326 <HAL_GPIO_Init+0x212>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a4b      	ldr	r2, [pc, #300]	; (800343c <HAL_GPIO_Init+0x328>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d007      	beq.n	8003322 <HAL_GPIO_Init+0x20e>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4a      	ldr	r2, [pc, #296]	; (8003440 <HAL_GPIO_Init+0x32c>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d101      	bne.n	800331e <HAL_GPIO_Init+0x20a>
 800331a:	2307      	movs	r3, #7
 800331c:	e00e      	b.n	800333c <HAL_GPIO_Init+0x228>
 800331e:	2308      	movs	r3, #8
 8003320:	e00c      	b.n	800333c <HAL_GPIO_Init+0x228>
 8003322:	2306      	movs	r3, #6
 8003324:	e00a      	b.n	800333c <HAL_GPIO_Init+0x228>
 8003326:	2305      	movs	r3, #5
 8003328:	e008      	b.n	800333c <HAL_GPIO_Init+0x228>
 800332a:	2304      	movs	r3, #4
 800332c:	e006      	b.n	800333c <HAL_GPIO_Init+0x228>
 800332e:	2303      	movs	r3, #3
 8003330:	e004      	b.n	800333c <HAL_GPIO_Init+0x228>
 8003332:	2302      	movs	r3, #2
 8003334:	e002      	b.n	800333c <HAL_GPIO_Init+0x228>
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <HAL_GPIO_Init+0x228>
 800333a:	2300      	movs	r3, #0
 800333c:	69fa      	ldr	r2, [r7, #28]
 800333e:	f002 0203 	and.w	r2, r2, #3
 8003342:	0092      	lsls	r2, r2, #2
 8003344:	4093      	lsls	r3, r2
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800334c:	4934      	ldr	r1, [pc, #208]	; (8003420 <HAL_GPIO_Init+0x30c>)
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	089b      	lsrs	r3, r3, #2
 8003352:	3302      	adds	r3, #2
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800335a:	4b3a      	ldr	r3, [pc, #232]	; (8003444 <HAL_GPIO_Init+0x330>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	43db      	mvns	r3, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4013      	ands	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	4313      	orrs	r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800337e:	4a31      	ldr	r2, [pc, #196]	; (8003444 <HAL_GPIO_Init+0x330>)
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003384:	4b2f      	ldr	r3, [pc, #188]	; (8003444 <HAL_GPIO_Init+0x330>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	43db      	mvns	r3, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4013      	ands	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d003      	beq.n	80033a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033a8:	4a26      	ldr	r2, [pc, #152]	; (8003444 <HAL_GPIO_Init+0x330>)
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033ae:	4b25      	ldr	r3, [pc, #148]	; (8003444 <HAL_GPIO_Init+0x330>)
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	43db      	mvns	r3, r3
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	4013      	ands	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033d2:	4a1c      	ldr	r2, [pc, #112]	; (8003444 <HAL_GPIO_Init+0x330>)
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033d8:	4b1a      	ldr	r3, [pc, #104]	; (8003444 <HAL_GPIO_Init+0x330>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	43db      	mvns	r3, r3
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d003      	beq.n	80033fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033fc:	4a11      	ldr	r2, [pc, #68]	; (8003444 <HAL_GPIO_Init+0x330>)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	3301      	adds	r3, #1
 8003406:	61fb      	str	r3, [r7, #28]
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	2b0f      	cmp	r3, #15
 800340c:	f67f ae90 	bls.w	8003130 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003410:	bf00      	nop
 8003412:	3724      	adds	r7, #36	; 0x24
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr
 800341c:	40023800 	.word	0x40023800
 8003420:	40013800 	.word	0x40013800
 8003424:	40020000 	.word	0x40020000
 8003428:	40020400 	.word	0x40020400
 800342c:	40020800 	.word	0x40020800
 8003430:	40020c00 	.word	0x40020c00
 8003434:	40021000 	.word	0x40021000
 8003438:	40021400 	.word	0x40021400
 800343c:	40021800 	.word	0x40021800
 8003440:	40021c00 	.word	0x40021c00
 8003444:	40013c00 	.word	0x40013c00

08003448 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691a      	ldr	r2, [r3, #16]
 8003458:	887b      	ldrh	r3, [r7, #2]
 800345a:	4013      	ands	r3, r2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d002      	beq.n	8003466 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003460:	2301      	movs	r3, #1
 8003462:	73fb      	strb	r3, [r7, #15]
 8003464:	e001      	b.n	800346a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003466:	2300      	movs	r3, #0
 8003468:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800346a:	7bfb      	ldrb	r3, [r7, #15]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3714      	adds	r7, #20
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	807b      	strh	r3, [r7, #2]
 8003484:	4613      	mov	r3, r2
 8003486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003488:	787b      	ldrb	r3, [r7, #1]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800348e:	887a      	ldrh	r2, [r7, #2]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003494:	e003      	b.n	800349e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003496:	887b      	ldrh	r3, [r7, #2]
 8003498:	041a      	lsls	r2, r3, #16
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	619a      	str	r2, [r3, #24]
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034b6:	4b08      	ldr	r3, [pc, #32]	; (80034d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b8:	695a      	ldr	r2, [r3, #20]
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	4013      	ands	r3, r2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d006      	beq.n	80034d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034c2:	4a05      	ldr	r2, [pc, #20]	; (80034d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034c4:	88fb      	ldrh	r3, [r7, #6]
 80034c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034c8:	88fb      	ldrh	r3, [r7, #6]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7fe f9ac 	bl	8001828 <HAL_GPIO_EXTI_Callback>
  }
}
 80034d0:	bf00      	nop
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40013c00 	.word	0x40013c00

080034dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e11f      	b.n	800372e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d106      	bne.n	8003508 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7ff faec 	bl	8002ae0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2224      	movs	r2, #36	; 0x24
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800352e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800353e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003540:	f001 fe68 	bl	8005214 <HAL_RCC_GetPCLK1Freq>
 8003544:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	4a7b      	ldr	r2, [pc, #492]	; (8003738 <HAL_I2C_Init+0x25c>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d807      	bhi.n	8003560 <HAL_I2C_Init+0x84>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4a7a      	ldr	r2, [pc, #488]	; (800373c <HAL_I2C_Init+0x260>)
 8003554:	4293      	cmp	r3, r2
 8003556:	bf94      	ite	ls
 8003558:	2301      	movls	r3, #1
 800355a:	2300      	movhi	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	e006      	b.n	800356e <HAL_I2C_Init+0x92>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4a77      	ldr	r2, [pc, #476]	; (8003740 <HAL_I2C_Init+0x264>)
 8003564:	4293      	cmp	r3, r2
 8003566:	bf94      	ite	ls
 8003568:	2301      	movls	r3, #1
 800356a:	2300      	movhi	r3, #0
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e0db      	b.n	800372e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	4a72      	ldr	r2, [pc, #456]	; (8003744 <HAL_I2C_Init+0x268>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	0c9b      	lsrs	r3, r3, #18
 8003580:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	430a      	orrs	r2, r1
 8003594:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	4a64      	ldr	r2, [pc, #400]	; (8003738 <HAL_I2C_Init+0x25c>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d802      	bhi.n	80035b0 <HAL_I2C_Init+0xd4>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	3301      	adds	r3, #1
 80035ae:	e009      	b.n	80035c4 <HAL_I2C_Init+0xe8>
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035b6:	fb02 f303 	mul.w	r3, r2, r3
 80035ba:	4a63      	ldr	r2, [pc, #396]	; (8003748 <HAL_I2C_Init+0x26c>)
 80035bc:	fba2 2303 	umull	r2, r3, r2, r3
 80035c0:	099b      	lsrs	r3, r3, #6
 80035c2:	3301      	adds	r3, #1
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6812      	ldr	r2, [r2, #0]
 80035c8:	430b      	orrs	r3, r1
 80035ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	69db      	ldr	r3, [r3, #28]
 80035d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	4956      	ldr	r1, [pc, #344]	; (8003738 <HAL_I2C_Init+0x25c>)
 80035e0:	428b      	cmp	r3, r1
 80035e2:	d80d      	bhi.n	8003600 <HAL_I2C_Init+0x124>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	1e59      	subs	r1, r3, #1
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80035f2:	3301      	adds	r3, #1
 80035f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f8:	2b04      	cmp	r3, #4
 80035fa:	bf38      	it	cc
 80035fc:	2304      	movcc	r3, #4
 80035fe:	e04f      	b.n	80036a0 <HAL_I2C_Init+0x1c4>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d111      	bne.n	800362c <HAL_I2C_Init+0x150>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	1e58      	subs	r0, r3, #1
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6859      	ldr	r1, [r3, #4]
 8003610:	460b      	mov	r3, r1
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	440b      	add	r3, r1
 8003616:	fbb0 f3f3 	udiv	r3, r0, r3
 800361a:	3301      	adds	r3, #1
 800361c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf0c      	ite	eq
 8003624:	2301      	moveq	r3, #1
 8003626:	2300      	movne	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	e012      	b.n	8003652 <HAL_I2C_Init+0x176>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	1e58      	subs	r0, r3, #1
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6859      	ldr	r1, [r3, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	0099      	lsls	r1, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003642:	3301      	adds	r3, #1
 8003644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf0c      	ite	eq
 800364c:	2301      	moveq	r3, #1
 800364e:	2300      	movne	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <HAL_I2C_Init+0x17e>
 8003656:	2301      	movs	r3, #1
 8003658:	e022      	b.n	80036a0 <HAL_I2C_Init+0x1c4>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10e      	bne.n	8003680 <HAL_I2C_Init+0x1a4>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	1e58      	subs	r0, r3, #1
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6859      	ldr	r1, [r3, #4]
 800366a:	460b      	mov	r3, r1
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	440b      	add	r3, r1
 8003670:	fbb0 f3f3 	udiv	r3, r0, r3
 8003674:	3301      	adds	r3, #1
 8003676:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800367a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800367e:	e00f      	b.n	80036a0 <HAL_I2C_Init+0x1c4>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	1e58      	subs	r0, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6859      	ldr	r1, [r3, #4]
 8003688:	460b      	mov	r3, r1
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	0099      	lsls	r1, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	fbb0 f3f3 	udiv	r3, r0, r3
 8003696:	3301      	adds	r3, #1
 8003698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	6809      	ldr	r1, [r1, #0]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69da      	ldr	r2, [r3, #28]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	431a      	orrs	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80036ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	6911      	ldr	r1, [r2, #16]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	68d2      	ldr	r2, [r2, #12]
 80036da:	4311      	orrs	r1, r2
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	6812      	ldr	r2, [r2, #0]
 80036e0:	430b      	orrs	r3, r1
 80036e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	695a      	ldr	r2, [r3, #20]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	431a      	orrs	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 0201 	orr.w	r2, r2, #1
 800370e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2220      	movs	r2, #32
 800371a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	000186a0 	.word	0x000186a0
 800373c:	001e847f 	.word	0x001e847f
 8003740:	003d08ff 	.word	0x003d08ff
 8003744:	431bde83 	.word	0x431bde83
 8003748:	10624dd3 	.word	0x10624dd3

0800374c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	461a      	mov	r2, r3
 8003758:	460b      	mov	r3, r1
 800375a:	817b      	strh	r3, [r7, #10]
 800375c:	4613      	mov	r3, r2
 800375e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003760:	f7ff fb98 	bl	8002e94 <HAL_GetTick>
 8003764:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b20      	cmp	r3, #32
 8003770:	f040 80e0 	bne.w	8003934 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	2319      	movs	r3, #25
 800377a:	2201      	movs	r2, #1
 800377c:	4970      	ldr	r1, [pc, #448]	; (8003940 <HAL_I2C_Master_Transmit+0x1f4>)
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 ff30 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800378a:	2302      	movs	r3, #2
 800378c:	e0d3      	b.n	8003936 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003794:	2b01      	cmp	r3, #1
 8003796:	d101      	bne.n	800379c <HAL_I2C_Master_Transmit+0x50>
 8003798:	2302      	movs	r3, #2
 800379a:	e0cc      	b.n	8003936 <HAL_I2C_Master_Transmit+0x1ea>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d007      	beq.n	80037c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2221      	movs	r2, #33	; 0x21
 80037d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2210      	movs	r2, #16
 80037de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	893a      	ldrh	r2, [r7, #8]
 80037f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	4a50      	ldr	r2, [pc, #320]	; (8003944 <HAL_I2C_Master_Transmit+0x1f8>)
 8003802:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003804:	8979      	ldrh	r1, [r7, #10]
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	6a3a      	ldr	r2, [r7, #32]
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 fcea 	bl	80041e4 <I2C_MasterRequestWrite>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e08d      	b.n	8003936 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800381a:	2300      	movs	r3, #0
 800381c:	613b      	str	r3, [r7, #16]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	613b      	str	r3, [r7, #16]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	613b      	str	r3, [r7, #16]
 800382e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003830:	e066      	b.n	8003900 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	6a39      	ldr	r1, [r7, #32]
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 ffaa 	bl	8004790 <I2C_WaitOnTXEFlagUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00d      	beq.n	800385e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003846:	2b04      	cmp	r3, #4
 8003848:	d107      	bne.n	800385a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003858:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e06b      	b.n	8003936 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003862:	781a      	ldrb	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	1c5a      	adds	r2, r3, #1
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003878:	b29b      	uxth	r3, r3
 800387a:	3b01      	subs	r3, #1
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003886:	3b01      	subs	r3, #1
 8003888:	b29a      	uxth	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b04      	cmp	r3, #4
 800389a:	d11b      	bne.n	80038d4 <HAL_I2C_Master_Transmit+0x188>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d017      	beq.n	80038d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	781a      	ldrb	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	1c5a      	adds	r2, r3, #1
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	6a39      	ldr	r1, [r7, #32]
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 ff9a 	bl	8004812 <I2C_WaitOnBTFFlagUntilTimeout>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00d      	beq.n	8003900 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e8:	2b04      	cmp	r3, #4
 80038ea:	d107      	bne.n	80038fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e01a      	b.n	8003936 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003904:	2b00      	cmp	r3, #0
 8003906:	d194      	bne.n	8003832 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003916:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	e000      	b.n	8003936 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003934:	2302      	movs	r3, #2
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	00100002 	.word	0x00100002
 8003944:	ffff0000 	.word	0xffff0000

08003948 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	4608      	mov	r0, r1
 8003952:	4611      	mov	r1, r2
 8003954:	461a      	mov	r2, r3
 8003956:	4603      	mov	r3, r0
 8003958:	817b      	strh	r3, [r7, #10]
 800395a:	460b      	mov	r3, r1
 800395c:	813b      	strh	r3, [r7, #8]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003962:	f7ff fa97 	bl	8002e94 <HAL_GetTick>
 8003966:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b20      	cmp	r3, #32
 8003972:	f040 80d9 	bne.w	8003b28 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	2319      	movs	r3, #25
 800397c:	2201      	movs	r2, #1
 800397e:	496d      	ldr	r1, [pc, #436]	; (8003b34 <HAL_I2C_Mem_Write+0x1ec>)
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 fe2f 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d001      	beq.n	8003990 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
 800398e:	e0cc      	b.n	8003b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003996:	2b01      	cmp	r3, #1
 8003998:	d101      	bne.n	800399e <HAL_I2C_Mem_Write+0x56>
 800399a:	2302      	movs	r3, #2
 800399c:	e0c5      	b.n	8003b2a <HAL_I2C_Mem_Write+0x1e2>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d007      	beq.n	80039c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f042 0201 	orr.w	r2, r2, #1
 80039c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2221      	movs	r2, #33	; 0x21
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2240      	movs	r2, #64	; 0x40
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6a3a      	ldr	r2, [r7, #32]
 80039ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80039f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4a4d      	ldr	r2, [pc, #308]	; (8003b38 <HAL_I2C_Mem_Write+0x1f0>)
 8003a04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a06:	88f8      	ldrh	r0, [r7, #6]
 8003a08:	893a      	ldrh	r2, [r7, #8]
 8003a0a:	8979      	ldrh	r1, [r7, #10]
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	9301      	str	r3, [sp, #4]
 8003a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	4603      	mov	r3, r0
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f000 fc66 	bl	80042e8 <I2C_RequestMemoryWrite>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d052      	beq.n	8003ac8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e081      	b.n	8003b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 feb0 	bl	8004790 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00d      	beq.n	8003a52 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	2b04      	cmp	r3, #4
 8003a3c:	d107      	bne.n	8003a4e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e06b      	b.n	8003b2a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a56:	781a      	ldrb	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b04      	cmp	r3, #4
 8003a8e:	d11b      	bne.n	8003ac8 <HAL_I2C_Mem_Write+0x180>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d017      	beq.n	8003ac8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	781a      	ldrb	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d1aa      	bne.n	8003a26 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f000 fe9c 	bl	8004812 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00d      	beq.n	8003afc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae4:	2b04      	cmp	r3, #4
 8003ae6:	d107      	bne.n	8003af8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e016      	b.n	8003b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	e000      	b.n	8003b2a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b28:	2302      	movs	r3, #2
  }
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	00100002 	.word	0x00100002
 8003b38:	ffff0000 	.word	0xffff0000

08003b3c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b08c      	sub	sp, #48	; 0x30
 8003b40:	af02      	add	r7, sp, #8
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	4608      	mov	r0, r1
 8003b46:	4611      	mov	r1, r2
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	817b      	strh	r3, [r7, #10]
 8003b4e:	460b      	mov	r3, r1
 8003b50:	813b      	strh	r3, [r7, #8]
 8003b52:	4613      	mov	r3, r2
 8003b54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b56:	f7ff f99d 	bl	8002e94 <HAL_GetTick>
 8003b5a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	f040 8208 	bne.w	8003f7a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	2319      	movs	r3, #25
 8003b70:	2201      	movs	r2, #1
 8003b72:	497b      	ldr	r1, [pc, #492]	; (8003d60 <HAL_I2C_Mem_Read+0x224>)
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f000 fd35 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003b80:	2302      	movs	r3, #2
 8003b82:	e1fb      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d101      	bne.n	8003b92 <HAL_I2C_Mem_Read+0x56>
 8003b8e:	2302      	movs	r3, #2
 8003b90:	e1f4      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d007      	beq.n	8003bb8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2222      	movs	r2, #34	; 0x22
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2240      	movs	r2, #64	; 0x40
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003be2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003be8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4a5b      	ldr	r2, [pc, #364]	; (8003d64 <HAL_I2C_Mem_Read+0x228>)
 8003bf8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bfa:	88f8      	ldrh	r0, [r7, #6]
 8003bfc:	893a      	ldrh	r2, [r7, #8]
 8003bfe:	8979      	ldrh	r1, [r7, #10]
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	9301      	str	r3, [sp, #4]
 8003c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	4603      	mov	r3, r0
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fc02 	bl	8004414 <I2C_RequestMemoryRead>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e1b0      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d113      	bne.n	8003c4a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c22:	2300      	movs	r3, #0
 8003c24:	623b      	str	r3, [r7, #32]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	623b      	str	r3, [r7, #32]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	623b      	str	r3, [r7, #32]
 8003c36:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c46:	601a      	str	r2, [r3, #0]
 8003c48:	e184      	b.n	8003f54 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d11b      	bne.n	8003c8a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c62:	2300      	movs	r3, #0
 8003c64:	61fb      	str	r3, [r7, #28]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	61fb      	str	r3, [r7, #28]
 8003c76:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	e164      	b.n	8003f54 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d11b      	bne.n	8003cca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ca0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	61bb      	str	r3, [r7, #24]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	61bb      	str	r3, [r7, #24]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	61bb      	str	r3, [r7, #24]
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	e144      	b.n	8003f54 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cca:	2300      	movs	r3, #0
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	617b      	str	r3, [r7, #20]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003ce0:	e138      	b.n	8003f54 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce6:	2b03      	cmp	r3, #3
 8003ce8:	f200 80f1 	bhi.w	8003ece <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d123      	bne.n	8003d3c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f000 fdcb 	bl	8004894 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e139      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691a      	ldr	r2, [r3, #16]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1a:	1c5a      	adds	r2, r3, #1
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d24:	3b01      	subs	r3, #1
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	3b01      	subs	r3, #1
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d3a:	e10b      	b.n	8003f54 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d14e      	bne.n	8003de2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d46:	9300      	str	r3, [sp, #0]
 8003d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	4906      	ldr	r1, [pc, #24]	; (8003d68 <HAL_I2C_Mem_Read+0x22c>)
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 fc48 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d008      	beq.n	8003d6c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e10e      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
 8003d5e:	bf00      	nop
 8003d60:	00100002 	.word	0x00100002
 8003d64:	ffff0000 	.word	0xffff0000
 8003d68:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	691a      	ldr	r2, [r3, #16]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003de0:	e0b8      	b.n	8003f54 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de8:	2200      	movs	r2, #0
 8003dea:	4966      	ldr	r1, [pc, #408]	; (8003f84 <HAL_I2C_Mem_Read+0x448>)
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 fbf9 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e0bf      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1e:	1c5a      	adds	r2, r3, #1
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e44:	2200      	movs	r2, #0
 8003e46:	494f      	ldr	r1, [pc, #316]	; (8003f84 <HAL_I2C_Mem_Read+0x448>)
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 fbcb 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e091      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691a      	ldr	r2, [r3, #16]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	691a      	ldr	r2, [r3, #16]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	b2d2      	uxtb	r2, r2
 8003ea6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ecc:	e042      	b.n	8003f54 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ed0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 fcde 	bl	8004894 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e04c      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	691a      	ldr	r2, [r3, #16]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f003 0304 	and.w	r3, r3, #4
 8003f1e:	2b04      	cmp	r3, #4
 8003f20:	d118      	bne.n	8003f54 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	1c5a      	adds	r2, r3, #1
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f47f aec2 	bne.w	8003ce2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2220      	movs	r2, #32
 8003f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f76:	2300      	movs	r3, #0
 8003f78:	e000      	b.n	8003f7c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003f7a:	2302      	movs	r3, #2
  }
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3728      	adds	r7, #40	; 0x28
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	00010004 	.word	0x00010004

08003f88 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08a      	sub	sp, #40	; 0x28
 8003f8c:	af02      	add	r7, sp, #8
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	607a      	str	r2, [r7, #4]
 8003f92:	603b      	str	r3, [r7, #0]
 8003f94:	460b      	mov	r3, r1
 8003f96:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003f98:	f7fe ff7c 	bl	8002e94 <HAL_GetTick>
 8003f9c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	f040 8111 	bne.w	80041d2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2319      	movs	r3, #25
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	4988      	ldr	r1, [pc, #544]	; (80041dc <HAL_I2C_IsDeviceReady+0x254>)
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 fb12 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	e104      	b.n	80041d4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d101      	bne.n	8003fd8 <HAL_I2C_IsDeviceReady+0x50>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	e0fd      	b.n	80041d4 <HAL_I2C_IsDeviceReady+0x24c>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d007      	beq.n	8003ffe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f042 0201 	orr.w	r2, r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800400c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2224      	movs	r2, #36	; 0x24
 8004012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4a70      	ldr	r2, [pc, #448]	; (80041e0 <HAL_I2C_IsDeviceReady+0x258>)
 8004020:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004030:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2200      	movs	r2, #0
 800403a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 fad0 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00d      	beq.n	8004066 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004058:	d103      	bne.n	8004062 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004060:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e0b6      	b.n	80041d4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004074:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004076:	f7fe ff0d 	bl	8002e94 <HAL_GetTick>
 800407a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b02      	cmp	r3, #2
 8004088:	bf0c      	ite	eq
 800408a:	2301      	moveq	r3, #1
 800408c:	2300      	movne	r3, #0
 800408e:	b2db      	uxtb	r3, r3
 8004090:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800409c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040a0:	bf0c      	ite	eq
 80040a2:	2301      	moveq	r3, #1
 80040a4:	2300      	movne	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80040aa:	e025      	b.n	80040f8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80040ac:	f7fe fef2 	bl	8002e94 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d302      	bcc.n	80040c2 <HAL_I2C_IsDeviceReady+0x13a>
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d103      	bne.n	80040ca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	22a0      	movs	r2, #160	; 0xa0
 80040c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	bf0c      	ite	eq
 80040d8:	2301      	moveq	r3, #1
 80040da:	2300      	movne	r3, #0
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ee:	bf0c      	ite	eq
 80040f0:	2301      	moveq	r3, #1
 80040f2:	2300      	movne	r3, #0
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2ba0      	cmp	r3, #160	; 0xa0
 8004102:	d005      	beq.n	8004110 <HAL_I2C_IsDeviceReady+0x188>
 8004104:	7dfb      	ldrb	r3, [r7, #23]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d102      	bne.n	8004110 <HAL_I2C_IsDeviceReady+0x188>
 800410a:	7dbb      	ldrb	r3, [r7, #22]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0cd      	beq.n	80040ac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2220      	movs	r2, #32
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b02      	cmp	r3, #2
 8004124:	d129      	bne.n	800417a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004134:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004136:	2300      	movs	r3, #0
 8004138:	613b      	str	r3, [r7, #16]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	613b      	str	r3, [r7, #16]
 800414a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	2319      	movs	r3, #25
 8004152:	2201      	movs	r2, #1
 8004154:	4921      	ldr	r1, [pc, #132]	; (80041dc <HAL_I2C_IsDeviceReady+0x254>)
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 fa44 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e036      	b.n	80041d4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2220      	movs	r2, #32
 800416a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004176:	2300      	movs	r3, #0
 8004178:	e02c      	b.n	80041d4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004188:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004192:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	2319      	movs	r3, #25
 800419a:	2201      	movs	r2, #1
 800419c:	490f      	ldr	r1, [pc, #60]	; (80041dc <HAL_I2C_IsDeviceReady+0x254>)
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 fa20 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e012      	b.n	80041d4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	3301      	adds	r3, #1
 80041b2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	f4ff af32 	bcc.w	8004022 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2220      	movs	r2, #32
 80041c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e000      	b.n	80041d4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80041d2:	2302      	movs	r3, #2
  }
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3720      	adds	r7, #32
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	00100002 	.word	0x00100002
 80041e0:	ffff0000 	.word	0xffff0000

080041e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b088      	sub	sp, #32
 80041e8:	af02      	add	r7, sp, #8
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	607a      	str	r2, [r7, #4]
 80041ee:	603b      	str	r3, [r7, #0]
 80041f0:	460b      	mov	r3, r1
 80041f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d006      	beq.n	800420e <I2C_MasterRequestWrite+0x2a>
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d003      	beq.n	800420e <I2C_MasterRequestWrite+0x2a>
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800420c:	d108      	bne.n	8004220 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	e00b      	b.n	8004238 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004224:	2b12      	cmp	r3, #18
 8004226:	d107      	bne.n	8004238 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004236:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 f9cd 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00d      	beq.n	800426c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800425e:	d103      	bne.n	8004268 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004266:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e035      	b.n	80042d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004274:	d108      	bne.n	8004288 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004276:	897b      	ldrh	r3, [r7, #10]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	461a      	mov	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004284:	611a      	str	r2, [r3, #16]
 8004286:	e01b      	b.n	80042c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004288:	897b      	ldrh	r3, [r7, #10]
 800428a:	11db      	asrs	r3, r3, #7
 800428c:	b2db      	uxtb	r3, r3
 800428e:	f003 0306 	and.w	r3, r3, #6
 8004292:	b2db      	uxtb	r3, r3
 8004294:	f063 030f 	orn	r3, r3, #15
 8004298:	b2da      	uxtb	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	490e      	ldr	r1, [pc, #56]	; (80042e0 <I2C_MasterRequestWrite+0xfc>)
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f000 f9f3 	bl	8004692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e010      	b.n	80042d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80042b6:	897b      	ldrh	r3, [r7, #10]
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	4907      	ldr	r1, [pc, #28]	; (80042e4 <I2C_MasterRequestWrite+0x100>)
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f9e3 	bl	8004692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e000      	b.n	80042d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	00010008 	.word	0x00010008
 80042e4:	00010002 	.word	0x00010002

080042e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b088      	sub	sp, #32
 80042ec:	af02      	add	r7, sp, #8
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	4608      	mov	r0, r1
 80042f2:	4611      	mov	r1, r2
 80042f4:	461a      	mov	r2, r3
 80042f6:	4603      	mov	r3, r0
 80042f8:	817b      	strh	r3, [r7, #10]
 80042fa:	460b      	mov	r3, r1
 80042fc:	813b      	strh	r3, [r7, #8]
 80042fe:	4613      	mov	r3, r2
 8004300:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004310:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	2200      	movs	r2, #0
 800431a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 f960 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00d      	beq.n	8004346 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004338:	d103      	bne.n	8004342 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004340:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e05f      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004346:	897b      	ldrh	r3, [r7, #10]
 8004348:	b2db      	uxtb	r3, r3
 800434a:	461a      	mov	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004354:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	6a3a      	ldr	r2, [r7, #32]
 800435a:	492d      	ldr	r1, [pc, #180]	; (8004410 <I2C_RequestMemoryWrite+0x128>)
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f998 	bl	8004692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e04c      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800436c:	2300      	movs	r3, #0
 800436e:	617b      	str	r3, [r7, #20]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	617b      	str	r3, [r7, #20]
 8004380:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004384:	6a39      	ldr	r1, [r7, #32]
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 fa02 	bl	8004790 <I2C_WaitOnTXEFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00d      	beq.n	80043ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	2b04      	cmp	r3, #4
 8004398:	d107      	bne.n	80043aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e02b      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043ae:	88fb      	ldrh	r3, [r7, #6]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d105      	bne.n	80043c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043b4:	893b      	ldrh	r3, [r7, #8]
 80043b6:	b2da      	uxtb	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	611a      	str	r2, [r3, #16]
 80043be:	e021      	b.n	8004404 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043c0:	893b      	ldrh	r3, [r7, #8]
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	b2da      	uxtb	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043d0:	6a39      	ldr	r1, [r7, #32]
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 f9dc 	bl	8004790 <I2C_WaitOnTXEFlagUntilTimeout>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00d      	beq.n	80043fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d107      	bne.n	80043f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e005      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043fa:	893b      	ldrh	r3, [r7, #8]
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	00010002 	.word	0x00010002

08004414 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af02      	add	r7, sp, #8
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	4608      	mov	r0, r1
 800441e:	4611      	mov	r1, r2
 8004420:	461a      	mov	r2, r3
 8004422:	4603      	mov	r3, r0
 8004424:	817b      	strh	r3, [r7, #10]
 8004426:	460b      	mov	r3, r1
 8004428:	813b      	strh	r3, [r7, #8]
 800442a:	4613      	mov	r3, r2
 800442c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800443c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800444c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	2200      	movs	r2, #0
 8004456:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f000 f8c2 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00d      	beq.n	8004482 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004474:	d103      	bne.n	800447e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800447c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e0aa      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004482:	897b      	ldrh	r3, [r7, #10]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004490:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004494:	6a3a      	ldr	r2, [r7, #32]
 8004496:	4952      	ldr	r1, [pc, #328]	; (80045e0 <I2C_RequestMemoryRead+0x1cc>)
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 f8fa 	bl	8004692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e097      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a8:	2300      	movs	r3, #0
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	617b      	str	r3, [r7, #20]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	617b      	str	r3, [r7, #20]
 80044bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044c0:	6a39      	ldr	r1, [r7, #32]
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f964 	bl	8004790 <I2C_WaitOnTXEFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00d      	beq.n	80044ea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d107      	bne.n	80044e6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e076      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d105      	bne.n	80044fc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044f0:	893b      	ldrh	r3, [r7, #8]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	611a      	str	r2, [r3, #16]
 80044fa:	e021      	b.n	8004540 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044fc:	893b      	ldrh	r3, [r7, #8]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	b29b      	uxth	r3, r3
 8004502:	b2da      	uxtb	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800450a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800450c:	6a39      	ldr	r1, [r7, #32]
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f000 f93e 	bl	8004790 <I2C_WaitOnTXEFlagUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00d      	beq.n	8004536 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	2b04      	cmp	r3, #4
 8004520:	d107      	bne.n	8004532 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004530:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e050      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004536:	893b      	ldrh	r3, [r7, #8]
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004542:	6a39      	ldr	r1, [r7, #32]
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 f923 	bl	8004790 <I2C_WaitOnTXEFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00d      	beq.n	800456c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004554:	2b04      	cmp	r3, #4
 8004556:	d107      	bne.n	8004568 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004566:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e035      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800457a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	6a3b      	ldr	r3, [r7, #32]
 8004582:	2200      	movs	r2, #0
 8004584:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f82b 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00d      	beq.n	80045b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800459e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045a2:	d103      	bne.n	80045ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e013      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80045b0:	897b      	ldrh	r3, [r7, #10]
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	f043 0301 	orr.w	r3, r3, #1
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c2:	6a3a      	ldr	r2, [r7, #32]
 80045c4:	4906      	ldr	r1, [pc, #24]	; (80045e0 <I2C_RequestMemoryRead+0x1cc>)
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f000 f863 	bl	8004692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	00010002 	.word	0x00010002

080045e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045f4:	e025      	b.n	8004642 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d021      	beq.n	8004642 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fe:	f7fe fc49 	bl	8002e94 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d302      	bcc.n	8004614 <I2C_WaitOnFlagUntilTimeout+0x30>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d116      	bne.n	8004642 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2200      	movs	r2, #0
 8004618:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2220      	movs	r2, #32
 800461e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f043 0220 	orr.w	r2, r3, #32
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e023      	b.n	800468a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	0c1b      	lsrs	r3, r3, #16
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b01      	cmp	r3, #1
 800464a:	d10d      	bne.n	8004668 <I2C_WaitOnFlagUntilTimeout+0x84>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	43da      	mvns	r2, r3
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	4013      	ands	r3, r2
 8004658:	b29b      	uxth	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	bf0c      	ite	eq
 800465e:	2301      	moveq	r3, #1
 8004660:	2300      	movne	r3, #0
 8004662:	b2db      	uxtb	r3, r3
 8004664:	461a      	mov	r2, r3
 8004666:	e00c      	b.n	8004682 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	43da      	mvns	r2, r3
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	4013      	ands	r3, r2
 8004674:	b29b      	uxth	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	bf0c      	ite	eq
 800467a:	2301      	moveq	r3, #1
 800467c:	2300      	movne	r3, #0
 800467e:	b2db      	uxtb	r3, r3
 8004680:	461a      	mov	r2, r3
 8004682:	79fb      	ldrb	r3, [r7, #7]
 8004684:	429a      	cmp	r2, r3
 8004686:	d0b6      	beq.n	80045f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b084      	sub	sp, #16
 8004696:	af00      	add	r7, sp, #0
 8004698:	60f8      	str	r0, [r7, #12]
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	607a      	str	r2, [r7, #4]
 800469e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046a0:	e051      	b.n	8004746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046b0:	d123      	bne.n	80046fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046c0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046ca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2220      	movs	r2, #32
 80046d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e6:	f043 0204 	orr.w	r2, r3, #4
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e046      	b.n	8004788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d021      	beq.n	8004746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004702:	f7fe fbc7 	bl	8002e94 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d116      	bne.n	8004746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2220      	movs	r2, #32
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004732:	f043 0220 	orr.w	r2, r3, #32
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e020      	b.n	8004788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	0c1b      	lsrs	r3, r3, #16
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b01      	cmp	r3, #1
 800474e:	d10c      	bne.n	800476a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	43da      	mvns	r2, r3
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4013      	ands	r3, r2
 800475c:	b29b      	uxth	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	bf14      	ite	ne
 8004762:	2301      	movne	r3, #1
 8004764:	2300      	moveq	r3, #0
 8004766:	b2db      	uxtb	r3, r3
 8004768:	e00b      	b.n	8004782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	43da      	mvns	r2, r3
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	4013      	ands	r3, r2
 8004776:	b29b      	uxth	r3, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	bf14      	ite	ne
 800477c:	2301      	movne	r3, #1
 800477e:	2300      	moveq	r3, #0
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d18d      	bne.n	80046a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800479c:	e02d      	b.n	80047fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 f8ce 	bl	8004940 <I2C_IsAcknowledgeFailed>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e02d      	b.n	800480a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b4:	d021      	beq.n	80047fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047b6:	f7fe fb6d 	bl	8002e94 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d302      	bcc.n	80047cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d116      	bne.n	80047fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2220      	movs	r2, #32
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e6:	f043 0220 	orr.w	r2, r3, #32
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e007      	b.n	800480a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004804:	2b80      	cmp	r3, #128	; 0x80
 8004806:	d1ca      	bne.n	800479e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b084      	sub	sp, #16
 8004816:	af00      	add	r7, sp, #0
 8004818:	60f8      	str	r0, [r7, #12]
 800481a:	60b9      	str	r1, [r7, #8]
 800481c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800481e:	e02d      	b.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f000 f88d 	bl	8004940 <I2C_IsAcknowledgeFailed>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d001      	beq.n	8004830 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e02d      	b.n	800488c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004836:	d021      	beq.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004838:	f7fe fb2c 	bl	8002e94 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	429a      	cmp	r2, r3
 8004846:	d302      	bcc.n	800484e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d116      	bne.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	f043 0220 	orr.w	r2, r3, #32
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e007      	b.n	800488c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b04      	cmp	r3, #4
 8004888:	d1ca      	bne.n	8004820 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048a0:	e042      	b.n	8004928 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	f003 0310 	and.w	r3, r3, #16
 80048ac:	2b10      	cmp	r3, #16
 80048ae:	d119      	bne.n	80048e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f06f 0210 	mvn.w	r2, #16
 80048b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e029      	b.n	8004938 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e4:	f7fe fad6 	bl	8002e94 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d302      	bcc.n	80048fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d116      	bne.n	8004928 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	f043 0220 	orr.w	r2, r3, #32
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e007      	b.n	8004938 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004932:	2b40      	cmp	r3, #64	; 0x40
 8004934:	d1b5      	bne.n	80048a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004956:	d11b      	bne.n	8004990 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004960:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	f043 0204 	orr.w	r2, r3, #4
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e000      	b.n	8004992 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
	...

080049a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b086      	sub	sp, #24
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e25b      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d075      	beq.n	8004aaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049be:	4ba3      	ldr	r3, [pc, #652]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 030c 	and.w	r3, r3, #12
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d00c      	beq.n	80049e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ca:	4ba0      	ldr	r3, [pc, #640]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049d2:	2b08      	cmp	r3, #8
 80049d4:	d112      	bne.n	80049fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049d6:	4b9d      	ldr	r3, [pc, #628]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049e2:	d10b      	bne.n	80049fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049e4:	4b99      	ldr	r3, [pc, #612]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d05b      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x108>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d157      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e236      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a04:	d106      	bne.n	8004a14 <HAL_RCC_OscConfig+0x74>
 8004a06:	4b91      	ldr	r3, [pc, #580]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a90      	ldr	r2, [pc, #576]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a10:	6013      	str	r3, [r2, #0]
 8004a12:	e01d      	b.n	8004a50 <HAL_RCC_OscConfig+0xb0>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a1c:	d10c      	bne.n	8004a38 <HAL_RCC_OscConfig+0x98>
 8004a1e:	4b8b      	ldr	r3, [pc, #556]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a8a      	ldr	r2, [pc, #552]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a28:	6013      	str	r3, [r2, #0]
 8004a2a:	4b88      	ldr	r3, [pc, #544]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a87      	ldr	r2, [pc, #540]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	e00b      	b.n	8004a50 <HAL_RCC_OscConfig+0xb0>
 8004a38:	4b84      	ldr	r3, [pc, #528]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a83      	ldr	r2, [pc, #524]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a42:	6013      	str	r3, [r2, #0]
 8004a44:	4b81      	ldr	r3, [pc, #516]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a80      	ldr	r2, [pc, #512]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d013      	beq.n	8004a80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a58:	f7fe fa1c 	bl	8002e94 <HAL_GetTick>
 8004a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a60:	f7fe fa18 	bl	8002e94 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b64      	cmp	r3, #100	; 0x64
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e1fb      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a72:	4b76      	ldr	r3, [pc, #472]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0f0      	beq.n	8004a60 <HAL_RCC_OscConfig+0xc0>
 8004a7e:	e014      	b.n	8004aaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a80:	f7fe fa08 	bl	8002e94 <HAL_GetTick>
 8004a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a86:	e008      	b.n	8004a9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a88:	f7fe fa04 	bl	8002e94 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b64      	cmp	r3, #100	; 0x64
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e1e7      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a9a:	4b6c      	ldr	r3, [pc, #432]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1f0      	bne.n	8004a88 <HAL_RCC_OscConfig+0xe8>
 8004aa6:	e000      	b.n	8004aaa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d063      	beq.n	8004b7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ab6:	4b65      	ldr	r3, [pc, #404]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f003 030c 	and.w	r3, r3, #12
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00b      	beq.n	8004ada <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ac2:	4b62      	ldr	r3, [pc, #392]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004aca:	2b08      	cmp	r3, #8
 8004acc:	d11c      	bne.n	8004b08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ace:	4b5f      	ldr	r3, [pc, #380]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d116      	bne.n	8004b08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ada:	4b5c      	ldr	r3, [pc, #368]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d005      	beq.n	8004af2 <HAL_RCC_OscConfig+0x152>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d001      	beq.n	8004af2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e1bb      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004af2:	4b56      	ldr	r3, [pc, #344]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4952      	ldr	r1, [pc, #328]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b06:	e03a      	b.n	8004b7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d020      	beq.n	8004b52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b10:	4b4f      	ldr	r3, [pc, #316]	; (8004c50 <HAL_RCC_OscConfig+0x2b0>)
 8004b12:	2201      	movs	r2, #1
 8004b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b16:	f7fe f9bd 	bl	8002e94 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b1e:	f7fe f9b9 	bl	8002e94 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e19c      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b30:	4b46      	ldr	r3, [pc, #280]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0f0      	beq.n	8004b1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b3c:	4b43      	ldr	r3, [pc, #268]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	4940      	ldr	r1, [pc, #256]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	600b      	str	r3, [r1, #0]
 8004b50:	e015      	b.n	8004b7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b52:	4b3f      	ldr	r3, [pc, #252]	; (8004c50 <HAL_RCC_OscConfig+0x2b0>)
 8004b54:	2200      	movs	r2, #0
 8004b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b58:	f7fe f99c 	bl	8002e94 <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b60:	f7fe f998 	bl	8002e94 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e17b      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b72:	4b36      	ldr	r3, [pc, #216]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1f0      	bne.n	8004b60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0308 	and.w	r3, r3, #8
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d030      	beq.n	8004bec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d016      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b92:	4b30      	ldr	r3, [pc, #192]	; (8004c54 <HAL_RCC_OscConfig+0x2b4>)
 8004b94:	2201      	movs	r2, #1
 8004b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b98:	f7fe f97c 	bl	8002e94 <HAL_GetTick>
 8004b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b9e:	e008      	b.n	8004bb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ba0:	f7fe f978 	bl	8002e94 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e15b      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bb2:	4b26      	ldr	r3, [pc, #152]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d0f0      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x200>
 8004bbe:	e015      	b.n	8004bec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bc0:	4b24      	ldr	r3, [pc, #144]	; (8004c54 <HAL_RCC_OscConfig+0x2b4>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bc6:	f7fe f965 	bl	8002e94 <HAL_GetTick>
 8004bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bcc:	e008      	b.n	8004be0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bce:	f7fe f961 	bl	8002e94 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	d901      	bls.n	8004be0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	e144      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004be0:	4b1a      	ldr	r3, [pc, #104]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1f0      	bne.n	8004bce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 80a0 	beq.w	8004d3a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bfe:	4b13      	ldr	r3, [pc, #76]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10f      	bne.n	8004c2a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60bb      	str	r3, [r7, #8]
 8004c0e:	4b0f      	ldr	r3, [pc, #60]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c12:	4a0e      	ldr	r2, [pc, #56]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c18:	6413      	str	r3, [r2, #64]	; 0x40
 8004c1a:	4b0c      	ldr	r3, [pc, #48]	; (8004c4c <HAL_RCC_OscConfig+0x2ac>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c22:	60bb      	str	r3, [r7, #8]
 8004c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c26:	2301      	movs	r3, #1
 8004c28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2a:	4b0b      	ldr	r3, [pc, #44]	; (8004c58 <HAL_RCC_OscConfig+0x2b8>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d121      	bne.n	8004c7a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c36:	4b08      	ldr	r3, [pc, #32]	; (8004c58 <HAL_RCC_OscConfig+0x2b8>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a07      	ldr	r2, [pc, #28]	; (8004c58 <HAL_RCC_OscConfig+0x2b8>)
 8004c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c42:	f7fe f927 	bl	8002e94 <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c48:	e011      	b.n	8004c6e <HAL_RCC_OscConfig+0x2ce>
 8004c4a:	bf00      	nop
 8004c4c:	40023800 	.word	0x40023800
 8004c50:	42470000 	.word	0x42470000
 8004c54:	42470e80 	.word	0x42470e80
 8004c58:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c5c:	f7fe f91a 	bl	8002e94 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e0fd      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c6e:	4b81      	ldr	r3, [pc, #516]	; (8004e74 <HAL_RCC_OscConfig+0x4d4>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d0f0      	beq.n	8004c5c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d106      	bne.n	8004c90 <HAL_RCC_OscConfig+0x2f0>
 8004c82:	4b7d      	ldr	r3, [pc, #500]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c86:	4a7c      	ldr	r2, [pc, #496]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004c88:	f043 0301 	orr.w	r3, r3, #1
 8004c8c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c8e:	e01c      	b.n	8004cca <HAL_RCC_OscConfig+0x32a>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	2b05      	cmp	r3, #5
 8004c96:	d10c      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x312>
 8004c98:	4b77      	ldr	r3, [pc, #476]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9c:	4a76      	ldr	r2, [pc, #472]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004c9e:	f043 0304 	orr.w	r3, r3, #4
 8004ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ca4:	4b74      	ldr	r3, [pc, #464]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca8:	4a73      	ldr	r2, [pc, #460]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004caa:	f043 0301 	orr.w	r3, r3, #1
 8004cae:	6713      	str	r3, [r2, #112]	; 0x70
 8004cb0:	e00b      	b.n	8004cca <HAL_RCC_OscConfig+0x32a>
 8004cb2:	4b71      	ldr	r3, [pc, #452]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb6:	4a70      	ldr	r2, [pc, #448]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004cb8:	f023 0301 	bic.w	r3, r3, #1
 8004cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8004cbe:	4b6e      	ldr	r3, [pc, #440]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc2:	4a6d      	ldr	r2, [pc, #436]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004cc4:	f023 0304 	bic.w	r3, r3, #4
 8004cc8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d015      	beq.n	8004cfe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd2:	f7fe f8df 	bl	8002e94 <HAL_GetTick>
 8004cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cd8:	e00a      	b.n	8004cf0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cda:	f7fe f8db 	bl	8002e94 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d901      	bls.n	8004cf0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e0bc      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cf0:	4b61      	ldr	r3, [pc, #388]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf4:	f003 0302 	and.w	r3, r3, #2
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d0ee      	beq.n	8004cda <HAL_RCC_OscConfig+0x33a>
 8004cfc:	e014      	b.n	8004d28 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cfe:	f7fe f8c9 	bl	8002e94 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d04:	e00a      	b.n	8004d1c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d06:	f7fe f8c5 	bl	8002e94 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e0a6      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d1c:	4b56      	ldr	r3, [pc, #344]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1ee      	bne.n	8004d06 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d28:	7dfb      	ldrb	r3, [r7, #23]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d105      	bne.n	8004d3a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d2e:	4b52      	ldr	r3, [pc, #328]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d32:	4a51      	ldr	r2, [pc, #324]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d38:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 8092 	beq.w	8004e68 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d44:	4b4c      	ldr	r3, [pc, #304]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 030c 	and.w	r3, r3, #12
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d05c      	beq.n	8004e0a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d141      	bne.n	8004ddc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d58:	4b48      	ldr	r3, [pc, #288]	; (8004e7c <HAL_RCC_OscConfig+0x4dc>)
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d5e:	f7fe f899 	bl	8002e94 <HAL_GetTick>
 8004d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d64:	e008      	b.n	8004d78 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d66:	f7fe f895 	bl	8002e94 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e078      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d78:	4b3f      	ldr	r3, [pc, #252]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1f0      	bne.n	8004d66 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	69da      	ldr	r2, [r3, #28]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d92:	019b      	lsls	r3, r3, #6
 8004d94:	431a      	orrs	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9a:	085b      	lsrs	r3, r3, #1
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	041b      	lsls	r3, r3, #16
 8004da0:	431a      	orrs	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da6:	061b      	lsls	r3, r3, #24
 8004da8:	4933      	ldr	r1, [pc, #204]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dae:	4b33      	ldr	r3, [pc, #204]	; (8004e7c <HAL_RCC_OscConfig+0x4dc>)
 8004db0:	2201      	movs	r2, #1
 8004db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db4:	f7fe f86e 	bl	8002e94 <HAL_GetTick>
 8004db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dba:	e008      	b.n	8004dce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dbc:	f7fe f86a 	bl	8002e94 <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e04d      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dce:	4b2a      	ldr	r3, [pc, #168]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0f0      	beq.n	8004dbc <HAL_RCC_OscConfig+0x41c>
 8004dda:	e045      	b.n	8004e68 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ddc:	4b27      	ldr	r3, [pc, #156]	; (8004e7c <HAL_RCC_OscConfig+0x4dc>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de2:	f7fe f857 	bl	8002e94 <HAL_GetTick>
 8004de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004de8:	e008      	b.n	8004dfc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dea:	f7fe f853 	bl	8002e94 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d901      	bls.n	8004dfc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e036      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dfc:	4b1e      	ldr	r3, [pc, #120]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1f0      	bne.n	8004dea <HAL_RCC_OscConfig+0x44a>
 8004e08:	e02e      	b.n	8004e68 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d101      	bne.n	8004e16 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e029      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e16:	4b18      	ldr	r3, [pc, #96]	; (8004e78 <HAL_RCC_OscConfig+0x4d8>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d11c      	bne.n	8004e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d115      	bne.n	8004e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e3e:	4013      	ands	r3, r2
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d10d      	bne.n	8004e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d106      	bne.n	8004e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d001      	beq.n	8004e68 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e000      	b.n	8004e6a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	40007000 	.word	0x40007000
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	42470060 	.word	0x42470060

08004e80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d101      	bne.n	8004e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e0cc      	b.n	800502e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e94:	4b68      	ldr	r3, [pc, #416]	; (8005038 <HAL_RCC_ClockConfig+0x1b8>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 030f 	and.w	r3, r3, #15
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d90c      	bls.n	8004ebc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea2:	4b65      	ldr	r3, [pc, #404]	; (8005038 <HAL_RCC_ClockConfig+0x1b8>)
 8004ea4:	683a      	ldr	r2, [r7, #0]
 8004ea6:	b2d2      	uxtb	r2, r2
 8004ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eaa:	4b63      	ldr	r3, [pc, #396]	; (8005038 <HAL_RCC_ClockConfig+0x1b8>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	683a      	ldr	r2, [r7, #0]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d001      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e0b8      	b.n	800502e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d020      	beq.n	8004f0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d005      	beq.n	8004ee0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ed4:	4b59      	ldr	r3, [pc, #356]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	4a58      	ldr	r2, [pc, #352]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004eda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ede:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 0308 	and.w	r3, r3, #8
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d005      	beq.n	8004ef8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004eec:	4b53      	ldr	r3, [pc, #332]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	4a52      	ldr	r2, [pc, #328]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004ef2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ef6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ef8:	4b50      	ldr	r3, [pc, #320]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	494d      	ldr	r1, [pc, #308]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d044      	beq.n	8004fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d107      	bne.n	8004f2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f1e:	4b47      	ldr	r3, [pc, #284]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d119      	bne.n	8004f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e07f      	b.n	800502e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d003      	beq.n	8004f3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f3a:	2b03      	cmp	r3, #3
 8004f3c:	d107      	bne.n	8004f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f3e:	4b3f      	ldr	r3, [pc, #252]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d109      	bne.n	8004f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e06f      	b.n	800502e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f4e:	4b3b      	ldr	r3, [pc, #236]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e067      	b.n	800502e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f5e:	4b37      	ldr	r3, [pc, #220]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f023 0203 	bic.w	r2, r3, #3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	4934      	ldr	r1, [pc, #208]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f70:	f7fd ff90 	bl	8002e94 <HAL_GetTick>
 8004f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f76:	e00a      	b.n	8004f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f78:	f7fd ff8c 	bl	8002e94 <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d901      	bls.n	8004f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e04f      	b.n	800502e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f8e:	4b2b      	ldr	r3, [pc, #172]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f003 020c 	and.w	r2, r3, #12
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d1eb      	bne.n	8004f78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fa0:	4b25      	ldr	r3, [pc, #148]	; (8005038 <HAL_RCC_ClockConfig+0x1b8>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 030f 	and.w	r3, r3, #15
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d20c      	bcs.n	8004fc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fae:	4b22      	ldr	r3, [pc, #136]	; (8005038 <HAL_RCC_ClockConfig+0x1b8>)
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb6:	4b20      	ldr	r3, [pc, #128]	; (8005038 <HAL_RCC_ClockConfig+0x1b8>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d001      	beq.n	8004fc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e032      	b.n	800502e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0304 	and.w	r3, r3, #4
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d008      	beq.n	8004fe6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fd4:	4b19      	ldr	r3, [pc, #100]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4916      	ldr	r1, [pc, #88]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0308 	and.w	r3, r3, #8
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d009      	beq.n	8005006 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ff2:	4b12      	ldr	r3, [pc, #72]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	00db      	lsls	r3, r3, #3
 8005000:	490e      	ldr	r1, [pc, #56]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 8005002:	4313      	orrs	r3, r2
 8005004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005006:	f000 f821 	bl	800504c <HAL_RCC_GetSysClockFreq>
 800500a:	4601      	mov	r1, r0
 800500c:	4b0b      	ldr	r3, [pc, #44]	; (800503c <HAL_RCC_ClockConfig+0x1bc>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	091b      	lsrs	r3, r3, #4
 8005012:	f003 030f 	and.w	r3, r3, #15
 8005016:	4a0a      	ldr	r2, [pc, #40]	; (8005040 <HAL_RCC_ClockConfig+0x1c0>)
 8005018:	5cd3      	ldrb	r3, [r2, r3]
 800501a:	fa21 f303 	lsr.w	r3, r1, r3
 800501e:	4a09      	ldr	r2, [pc, #36]	; (8005044 <HAL_RCC_ClockConfig+0x1c4>)
 8005020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005022:	4b09      	ldr	r3, [pc, #36]	; (8005048 <HAL_RCC_ClockConfig+0x1c8>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f7fd fef0 	bl	8002e0c <HAL_InitTick>

  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	40023c00 	.word	0x40023c00
 800503c:	40023800 	.word	0x40023800
 8005040:	0800ba0c 	.word	0x0800ba0c
 8005044:	20000008 	.word	0x20000008
 8005048:	2000000c 	.word	0x2000000c

0800504c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800504c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005052:	2300      	movs	r3, #0
 8005054:	607b      	str	r3, [r7, #4]
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	2300      	movs	r3, #0
 800505c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005062:	4b63      	ldr	r3, [pc, #396]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f003 030c 	and.w	r3, r3, #12
 800506a:	2b04      	cmp	r3, #4
 800506c:	d007      	beq.n	800507e <HAL_RCC_GetSysClockFreq+0x32>
 800506e:	2b08      	cmp	r3, #8
 8005070:	d008      	beq.n	8005084 <HAL_RCC_GetSysClockFreq+0x38>
 8005072:	2b00      	cmp	r3, #0
 8005074:	f040 80b4 	bne.w	80051e0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005078:	4b5e      	ldr	r3, [pc, #376]	; (80051f4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800507a:	60bb      	str	r3, [r7, #8]
       break;
 800507c:	e0b3      	b.n	80051e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800507e:	4b5e      	ldr	r3, [pc, #376]	; (80051f8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005080:	60bb      	str	r3, [r7, #8]
      break;
 8005082:	e0b0      	b.n	80051e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005084:	4b5a      	ldr	r3, [pc, #360]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800508c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800508e:	4b58      	ldr	r3, [pc, #352]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d04a      	beq.n	8005130 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800509a:	4b55      	ldr	r3, [pc, #340]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	099b      	lsrs	r3, r3, #6
 80050a0:	f04f 0400 	mov.w	r4, #0
 80050a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80050a8:	f04f 0200 	mov.w	r2, #0
 80050ac:	ea03 0501 	and.w	r5, r3, r1
 80050b0:	ea04 0602 	and.w	r6, r4, r2
 80050b4:	4629      	mov	r1, r5
 80050b6:	4632      	mov	r2, r6
 80050b8:	f04f 0300 	mov.w	r3, #0
 80050bc:	f04f 0400 	mov.w	r4, #0
 80050c0:	0154      	lsls	r4, r2, #5
 80050c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80050c6:	014b      	lsls	r3, r1, #5
 80050c8:	4619      	mov	r1, r3
 80050ca:	4622      	mov	r2, r4
 80050cc:	1b49      	subs	r1, r1, r5
 80050ce:	eb62 0206 	sbc.w	r2, r2, r6
 80050d2:	f04f 0300 	mov.w	r3, #0
 80050d6:	f04f 0400 	mov.w	r4, #0
 80050da:	0194      	lsls	r4, r2, #6
 80050dc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80050e0:	018b      	lsls	r3, r1, #6
 80050e2:	1a5b      	subs	r3, r3, r1
 80050e4:	eb64 0402 	sbc.w	r4, r4, r2
 80050e8:	f04f 0100 	mov.w	r1, #0
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	00e2      	lsls	r2, r4, #3
 80050f2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80050f6:	00d9      	lsls	r1, r3, #3
 80050f8:	460b      	mov	r3, r1
 80050fa:	4614      	mov	r4, r2
 80050fc:	195b      	adds	r3, r3, r5
 80050fe:	eb44 0406 	adc.w	r4, r4, r6
 8005102:	f04f 0100 	mov.w	r1, #0
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	0262      	lsls	r2, r4, #9
 800510c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005110:	0259      	lsls	r1, r3, #9
 8005112:	460b      	mov	r3, r1
 8005114:	4614      	mov	r4, r2
 8005116:	4618      	mov	r0, r3
 8005118:	4621      	mov	r1, r4
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f04f 0400 	mov.w	r4, #0
 8005120:	461a      	mov	r2, r3
 8005122:	4623      	mov	r3, r4
 8005124:	f7fb fdb0 	bl	8000c88 <__aeabi_uldivmod>
 8005128:	4603      	mov	r3, r0
 800512a:	460c      	mov	r4, r1
 800512c:	60fb      	str	r3, [r7, #12]
 800512e:	e049      	b.n	80051c4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005130:	4b2f      	ldr	r3, [pc, #188]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	099b      	lsrs	r3, r3, #6
 8005136:	f04f 0400 	mov.w	r4, #0
 800513a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800513e:	f04f 0200 	mov.w	r2, #0
 8005142:	ea03 0501 	and.w	r5, r3, r1
 8005146:	ea04 0602 	and.w	r6, r4, r2
 800514a:	4629      	mov	r1, r5
 800514c:	4632      	mov	r2, r6
 800514e:	f04f 0300 	mov.w	r3, #0
 8005152:	f04f 0400 	mov.w	r4, #0
 8005156:	0154      	lsls	r4, r2, #5
 8005158:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800515c:	014b      	lsls	r3, r1, #5
 800515e:	4619      	mov	r1, r3
 8005160:	4622      	mov	r2, r4
 8005162:	1b49      	subs	r1, r1, r5
 8005164:	eb62 0206 	sbc.w	r2, r2, r6
 8005168:	f04f 0300 	mov.w	r3, #0
 800516c:	f04f 0400 	mov.w	r4, #0
 8005170:	0194      	lsls	r4, r2, #6
 8005172:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005176:	018b      	lsls	r3, r1, #6
 8005178:	1a5b      	subs	r3, r3, r1
 800517a:	eb64 0402 	sbc.w	r4, r4, r2
 800517e:	f04f 0100 	mov.w	r1, #0
 8005182:	f04f 0200 	mov.w	r2, #0
 8005186:	00e2      	lsls	r2, r4, #3
 8005188:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800518c:	00d9      	lsls	r1, r3, #3
 800518e:	460b      	mov	r3, r1
 8005190:	4614      	mov	r4, r2
 8005192:	195b      	adds	r3, r3, r5
 8005194:	eb44 0406 	adc.w	r4, r4, r6
 8005198:	f04f 0100 	mov.w	r1, #0
 800519c:	f04f 0200 	mov.w	r2, #0
 80051a0:	02a2      	lsls	r2, r4, #10
 80051a2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80051a6:	0299      	lsls	r1, r3, #10
 80051a8:	460b      	mov	r3, r1
 80051aa:	4614      	mov	r4, r2
 80051ac:	4618      	mov	r0, r3
 80051ae:	4621      	mov	r1, r4
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f04f 0400 	mov.w	r4, #0
 80051b6:	461a      	mov	r2, r3
 80051b8:	4623      	mov	r3, r4
 80051ba:	f7fb fd65 	bl	8000c88 <__aeabi_uldivmod>
 80051be:	4603      	mov	r3, r0
 80051c0:	460c      	mov	r4, r1
 80051c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051c4:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	0c1b      	lsrs	r3, r3, #16
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	3301      	adds	r3, #1
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051dc:	60bb      	str	r3, [r7, #8]
      break;
 80051de:	e002      	b.n	80051e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051e0:	4b04      	ldr	r3, [pc, #16]	; (80051f4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80051e2:	60bb      	str	r3, [r7, #8]
      break;
 80051e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051e6:	68bb      	ldr	r3, [r7, #8]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051f0:	40023800 	.word	0x40023800
 80051f4:	00f42400 	.word	0x00f42400
 80051f8:	007a1200 	.word	0x007a1200

080051fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005200:	4b03      	ldr	r3, [pc, #12]	; (8005210 <HAL_RCC_GetHCLKFreq+0x14>)
 8005202:	681b      	ldr	r3, [r3, #0]
}
 8005204:	4618      	mov	r0, r3
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	20000008 	.word	0x20000008

08005214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005218:	f7ff fff0 	bl	80051fc <HAL_RCC_GetHCLKFreq>
 800521c:	4601      	mov	r1, r0
 800521e:	4b05      	ldr	r3, [pc, #20]	; (8005234 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	0a9b      	lsrs	r3, r3, #10
 8005224:	f003 0307 	and.w	r3, r3, #7
 8005228:	4a03      	ldr	r2, [pc, #12]	; (8005238 <HAL_RCC_GetPCLK1Freq+0x24>)
 800522a:	5cd3      	ldrb	r3, [r2, r3]
 800522c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005230:	4618      	mov	r0, r3
 8005232:	bd80      	pop	{r7, pc}
 8005234:	40023800 	.word	0x40023800
 8005238:	0800ba1c 	.word	0x0800ba1c

0800523c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d101      	bne.n	800524e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e01d      	b.n	800528a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	d106      	bne.n	8005268 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f7fd fc84 	bl	8002b70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	3304      	adds	r3, #4
 8005278:	4619      	mov	r1, r3
 800527a:	4610      	mov	r0, r2
 800527c:	f000 fb7a 	bl	8005974 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005292:	b480      	push	{r7}
 8005294:	b085      	sub	sp, #20
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68da      	ldr	r2, [r3, #12]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f042 0201 	orr.w	r2, r2, #1
 80052a8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2b06      	cmp	r3, #6
 80052ba:	d007      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0201 	orr.w	r2, r2, #1
 80052ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0201 	bic.w	r2, r2, #1
 80052f0:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6a1a      	ldr	r2, [r3, #32]
 80052f8:	f241 1311 	movw	r3, #4369	; 0x1111
 80052fc:	4013      	ands	r3, r2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10f      	bne.n	8005322 <HAL_TIM_Base_Stop_IT+0x48>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	6a1a      	ldr	r2, [r3, #32]
 8005308:	f240 4344 	movw	r3, #1092	; 0x444
 800530c:	4013      	ands	r3, r2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d107      	bne.n	8005322 <HAL_TIM_Base_Stop_IT+0x48>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 0201 	bic.w	r2, r2, #1
 8005320:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b082      	sub	sp, #8
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e01d      	b.n	800537e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d106      	bne.n	800535c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 f815 	bl	8005386 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	3304      	adds	r3, #4
 800536c:	4619      	mov	r1, r3
 800536e:	4610      	mov	r0, r2
 8005370:	f000 fb00 	bl	8005974 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005386:	b480      	push	{r7}
 8005388:	b083      	sub	sp, #12
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800538e:	bf00      	nop
 8005390:	370c      	adds	r7, #12
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
	...

0800539c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2201      	movs	r2, #1
 80053ac:	6839      	ldr	r1, [r7, #0]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 fdca 	bl	8005f48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a15      	ldr	r2, [pc, #84]	; (8005410 <HAL_TIM_PWM_Start+0x74>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d004      	beq.n	80053c8 <HAL_TIM_PWM_Start+0x2c>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a14      	ldr	r2, [pc, #80]	; (8005414 <HAL_TIM_PWM_Start+0x78>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d101      	bne.n	80053cc <HAL_TIM_PWM_Start+0x30>
 80053c8:	2301      	movs	r3, #1
 80053ca:	e000      	b.n	80053ce <HAL_TIM_PWM_Start+0x32>
 80053cc:	2300      	movs	r3, #0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d007      	beq.n	80053e2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f003 0307 	and.w	r3, r3, #7
 80053ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2b06      	cmp	r3, #6
 80053f2:	d007      	beq.n	8005404 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f042 0201 	orr.w	r2, r2, #1
 8005402:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	40010000 	.word	0x40010000
 8005414:	40010400 	.word	0x40010400

08005418 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b02      	cmp	r3, #2
 800542c:	d122      	bne.n	8005474 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b02      	cmp	r3, #2
 800543a:	d11b      	bne.n	8005474 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0202 	mvn.w	r2, #2
 8005444:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 fa6b 	bl	8005936 <HAL_TIM_IC_CaptureCallback>
 8005460:	e005      	b.n	800546e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fa5d 	bl	8005922 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 fa6e 	bl	800594a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f003 0304 	and.w	r3, r3, #4
 800547e:	2b04      	cmp	r3, #4
 8005480:	d122      	bne.n	80054c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f003 0304 	and.w	r3, r3, #4
 800548c:	2b04      	cmp	r3, #4
 800548e:	d11b      	bne.n	80054c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f06f 0204 	mvn.w	r2, #4
 8005498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2202      	movs	r2, #2
 800549e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d003      	beq.n	80054b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 fa41 	bl	8005936 <HAL_TIM_IC_CaptureCallback>
 80054b4:	e005      	b.n	80054c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 fa33 	bl	8005922 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 fa44 	bl	800594a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	f003 0308 	and.w	r3, r3, #8
 80054d2:	2b08      	cmp	r3, #8
 80054d4:	d122      	bne.n	800551c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	f003 0308 	and.w	r3, r3, #8
 80054e0:	2b08      	cmp	r3, #8
 80054e2:	d11b      	bne.n	800551c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f06f 0208 	mvn.w	r2, #8
 80054ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2204      	movs	r2, #4
 80054f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	69db      	ldr	r3, [r3, #28]
 80054fa:	f003 0303 	and.w	r3, r3, #3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 fa17 	bl	8005936 <HAL_TIM_IC_CaptureCallback>
 8005508:	e005      	b.n	8005516 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fa09 	bl	8005922 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 fa1a 	bl	800594a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	f003 0310 	and.w	r3, r3, #16
 8005526:	2b10      	cmp	r3, #16
 8005528:	d122      	bne.n	8005570 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	f003 0310 	and.w	r3, r3, #16
 8005534:	2b10      	cmp	r3, #16
 8005536:	d11b      	bne.n	8005570 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f06f 0210 	mvn.w	r2, #16
 8005540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2208      	movs	r2, #8
 8005546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	69db      	ldr	r3, [r3, #28]
 800554e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f9ed 	bl	8005936 <HAL_TIM_IC_CaptureCallback>
 800555c:	e005      	b.n	800556a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f9df 	bl	8005922 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 f9f0 	bl	800594a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b01      	cmp	r3, #1
 800557c:	d10e      	bne.n	800559c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	f003 0301 	and.w	r3, r3, #1
 8005588:	2b01      	cmp	r3, #1
 800558a:	d107      	bne.n	800559c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f06f 0201 	mvn.w	r2, #1
 8005594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7fc f97c 	bl	8001894 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055a6:	2b80      	cmp	r3, #128	; 0x80
 80055a8:	d10e      	bne.n	80055c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b4:	2b80      	cmp	r3, #128	; 0x80
 80055b6:	d107      	bne.n	80055c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fd6c 	bl	80060a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d2:	2b40      	cmp	r3, #64	; 0x40
 80055d4:	d10e      	bne.n	80055f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e0:	2b40      	cmp	r3, #64	; 0x40
 80055e2:	d107      	bne.n	80055f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f9b5 	bl	800595e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	f003 0320 	and.w	r3, r3, #32
 80055fe:	2b20      	cmp	r3, #32
 8005600:	d10e      	bne.n	8005620 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	f003 0320 	and.w	r3, r3, #32
 800560c:	2b20      	cmp	r3, #32
 800560e:	d107      	bne.n	8005620 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f06f 0220 	mvn.w	r2, #32
 8005618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 fd36 	bl	800608c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005620:	bf00      	nop
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800563a:	2b01      	cmp	r3, #1
 800563c:	d101      	bne.n	8005642 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800563e:	2302      	movs	r3, #2
 8005640:	e0b4      	b.n	80057ac <HAL_TIM_PWM_ConfigChannel+0x184>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2202      	movs	r2, #2
 800564e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2b0c      	cmp	r3, #12
 8005656:	f200 809f 	bhi.w	8005798 <HAL_TIM_PWM_ConfigChannel+0x170>
 800565a:	a201      	add	r2, pc, #4	; (adr r2, 8005660 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800565c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005660:	08005695 	.word	0x08005695
 8005664:	08005799 	.word	0x08005799
 8005668:	08005799 	.word	0x08005799
 800566c:	08005799 	.word	0x08005799
 8005670:	080056d5 	.word	0x080056d5
 8005674:	08005799 	.word	0x08005799
 8005678:	08005799 	.word	0x08005799
 800567c:	08005799 	.word	0x08005799
 8005680:	08005717 	.word	0x08005717
 8005684:	08005799 	.word	0x08005799
 8005688:	08005799 	.word	0x08005799
 800568c:	08005799 	.word	0x08005799
 8005690:	08005757 	.word	0x08005757
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68b9      	ldr	r1, [r7, #8]
 800569a:	4618      	mov	r0, r3
 800569c:	f000 fa0a 	bl	8005ab4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	699a      	ldr	r2, [r3, #24]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f042 0208 	orr.w	r2, r2, #8
 80056ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699a      	ldr	r2, [r3, #24]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0204 	bic.w	r2, r2, #4
 80056be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6999      	ldr	r1, [r3, #24]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	691a      	ldr	r2, [r3, #16]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	619a      	str	r2, [r3, #24]
      break;
 80056d2:	e062      	b.n	800579a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68b9      	ldr	r1, [r7, #8]
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 fa5a 	bl	8005b94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	699a      	ldr	r2, [r3, #24]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699a      	ldr	r2, [r3, #24]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6999      	ldr	r1, [r3, #24]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	021a      	lsls	r2, r3, #8
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	619a      	str	r2, [r3, #24]
      break;
 8005714:	e041      	b.n	800579a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68b9      	ldr	r1, [r7, #8]
 800571c:	4618      	mov	r0, r3
 800571e:	f000 faaf 	bl	8005c80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	69da      	ldr	r2, [r3, #28]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f042 0208 	orr.w	r2, r2, #8
 8005730:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69da      	ldr	r2, [r3, #28]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0204 	bic.w	r2, r2, #4
 8005740:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69d9      	ldr	r1, [r3, #28]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	61da      	str	r2, [r3, #28]
      break;
 8005754:	e021      	b.n	800579a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68b9      	ldr	r1, [r7, #8]
 800575c:	4618      	mov	r0, r3
 800575e:	f000 fb03 	bl	8005d68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	69da      	ldr	r2, [r3, #28]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005770:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	69da      	ldr	r2, [r3, #28]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69d9      	ldr	r1, [r3, #28]
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	021a      	lsls	r2, r3, #8
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	430a      	orrs	r2, r1
 8005794:	61da      	str	r2, [r3, #28]
      break;
 8005796:	e000      	b.n	800579a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005798:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2201      	movs	r2, #1
 800579e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d101      	bne.n	80057cc <HAL_TIM_ConfigClockSource+0x18>
 80057c8:	2302      	movs	r3, #2
 80057ca:	e0a6      	b.n	800591a <HAL_TIM_ConfigClockSource+0x166>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80057ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2b40      	cmp	r3, #64	; 0x40
 8005802:	d067      	beq.n	80058d4 <HAL_TIM_ConfigClockSource+0x120>
 8005804:	2b40      	cmp	r3, #64	; 0x40
 8005806:	d80b      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x6c>
 8005808:	2b10      	cmp	r3, #16
 800580a:	d073      	beq.n	80058f4 <HAL_TIM_ConfigClockSource+0x140>
 800580c:	2b10      	cmp	r3, #16
 800580e:	d802      	bhi.n	8005816 <HAL_TIM_ConfigClockSource+0x62>
 8005810:	2b00      	cmp	r3, #0
 8005812:	d06f      	beq.n	80058f4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005814:	e078      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005816:	2b20      	cmp	r3, #32
 8005818:	d06c      	beq.n	80058f4 <HAL_TIM_ConfigClockSource+0x140>
 800581a:	2b30      	cmp	r3, #48	; 0x30
 800581c:	d06a      	beq.n	80058f4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800581e:	e073      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005820:	2b70      	cmp	r3, #112	; 0x70
 8005822:	d00d      	beq.n	8005840 <HAL_TIM_ConfigClockSource+0x8c>
 8005824:	2b70      	cmp	r3, #112	; 0x70
 8005826:	d804      	bhi.n	8005832 <HAL_TIM_ConfigClockSource+0x7e>
 8005828:	2b50      	cmp	r3, #80	; 0x50
 800582a:	d033      	beq.n	8005894 <HAL_TIM_ConfigClockSource+0xe0>
 800582c:	2b60      	cmp	r3, #96	; 0x60
 800582e:	d041      	beq.n	80058b4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005830:	e06a      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005832:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005836:	d066      	beq.n	8005906 <HAL_TIM_ConfigClockSource+0x152>
 8005838:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800583c:	d017      	beq.n	800586e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800583e:	e063      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6818      	ldr	r0, [r3, #0]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	6899      	ldr	r1, [r3, #8]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685a      	ldr	r2, [r3, #4]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f000 fb5a 	bl	8005f08 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005862:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	609a      	str	r2, [r3, #8]
      break;
 800586c:	e04c      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	6899      	ldr	r1, [r3, #8]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685a      	ldr	r2, [r3, #4]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	f000 fb43 	bl	8005f08 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005890:	609a      	str	r2, [r3, #8]
      break;
 8005892:	e039      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6818      	ldr	r0, [r3, #0]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	6859      	ldr	r1, [r3, #4]
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	461a      	mov	r2, r3
 80058a2:	f000 fab7 	bl	8005e14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2150      	movs	r1, #80	; 0x50
 80058ac:	4618      	mov	r0, r3
 80058ae:	f000 fb10 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 80058b2:	e029      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6818      	ldr	r0, [r3, #0]
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	6859      	ldr	r1, [r3, #4]
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	461a      	mov	r2, r3
 80058c2:	f000 fad6 	bl	8005e72 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2160      	movs	r1, #96	; 0x60
 80058cc:	4618      	mov	r0, r3
 80058ce:	f000 fb00 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 80058d2:	e019      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6818      	ldr	r0, [r3, #0]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	6859      	ldr	r1, [r3, #4]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	461a      	mov	r2, r3
 80058e2:	f000 fa97 	bl	8005e14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2140      	movs	r1, #64	; 0x40
 80058ec:	4618      	mov	r0, r3
 80058ee:	f000 faf0 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 80058f2:	e009      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4619      	mov	r1, r3
 80058fe:	4610      	mov	r0, r2
 8005900:	f000 fae7 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 8005904:	e000      	b.n	8005908 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005906:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005922:	b480      	push	{r7}
 8005924:	b083      	sub	sp, #12
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005936:	b480      	push	{r7}
 8005938:	b083      	sub	sp, #12
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800593e:	bf00      	nop
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800594a:	b480      	push	{r7}
 800594c:	b083      	sub	sp, #12
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005952:	bf00      	nop
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr

0800595e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800595e:	b480      	push	{r7}
 8005960:	b083      	sub	sp, #12
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005966:	bf00      	nop
 8005968:	370c      	adds	r7, #12
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
	...

08005974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a40      	ldr	r2, [pc, #256]	; (8005a88 <TIM_Base_SetConfig+0x114>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d013      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005992:	d00f      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a3d      	ldr	r2, [pc, #244]	; (8005a8c <TIM_Base_SetConfig+0x118>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00b      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a3c      	ldr	r2, [pc, #240]	; (8005a90 <TIM_Base_SetConfig+0x11c>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d007      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a3b      	ldr	r2, [pc, #236]	; (8005a94 <TIM_Base_SetConfig+0x120>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d003      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a3a      	ldr	r2, [pc, #232]	; (8005a98 <TIM_Base_SetConfig+0x124>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d108      	bne.n	80059c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a2f      	ldr	r2, [pc, #188]	; (8005a88 <TIM_Base_SetConfig+0x114>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d02b      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059d4:	d027      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a2c      	ldr	r2, [pc, #176]	; (8005a8c <TIM_Base_SetConfig+0x118>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d023      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a2b      	ldr	r2, [pc, #172]	; (8005a90 <TIM_Base_SetConfig+0x11c>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d01f      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a2a      	ldr	r2, [pc, #168]	; (8005a94 <TIM_Base_SetConfig+0x120>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d01b      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a29      	ldr	r2, [pc, #164]	; (8005a98 <TIM_Base_SetConfig+0x124>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d017      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a28      	ldr	r2, [pc, #160]	; (8005a9c <TIM_Base_SetConfig+0x128>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d013      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a27      	ldr	r2, [pc, #156]	; (8005aa0 <TIM_Base_SetConfig+0x12c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d00f      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a26      	ldr	r2, [pc, #152]	; (8005aa4 <TIM_Base_SetConfig+0x130>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d00b      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a25      	ldr	r2, [pc, #148]	; (8005aa8 <TIM_Base_SetConfig+0x134>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d007      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a24      	ldr	r2, [pc, #144]	; (8005aac <TIM_Base_SetConfig+0x138>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d003      	beq.n	8005a26 <TIM_Base_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a23      	ldr	r2, [pc, #140]	; (8005ab0 <TIM_Base_SetConfig+0x13c>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d108      	bne.n	8005a38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a0a      	ldr	r2, [pc, #40]	; (8005a88 <TIM_Base_SetConfig+0x114>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d003      	beq.n	8005a6c <TIM_Base_SetConfig+0xf8>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a0c      	ldr	r2, [pc, #48]	; (8005a98 <TIM_Base_SetConfig+0x124>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d103      	bne.n	8005a74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	691a      	ldr	r2, [r3, #16]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	615a      	str	r2, [r3, #20]
}
 8005a7a:	bf00      	nop
 8005a7c:	3714      	adds	r7, #20
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40010000 	.word	0x40010000
 8005a8c:	40000400 	.word	0x40000400
 8005a90:	40000800 	.word	0x40000800
 8005a94:	40000c00 	.word	0x40000c00
 8005a98:	40010400 	.word	0x40010400
 8005a9c:	40014000 	.word	0x40014000
 8005aa0:	40014400 	.word	0x40014400
 8005aa4:	40014800 	.word	0x40014800
 8005aa8:	40001800 	.word	0x40001800
 8005aac:	40001c00 	.word	0x40001c00
 8005ab0:	40002000 	.word	0x40002000

08005ab4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	f023 0201 	bic.w	r2, r3, #1
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a1b      	ldr	r3, [r3, #32]
 8005ace:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0303 	bic.w	r3, r3, #3
 8005aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f023 0302 	bic.w	r3, r3, #2
 8005afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	697a      	ldr	r2, [r7, #20]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a20      	ldr	r2, [pc, #128]	; (8005b8c <TIM_OC1_SetConfig+0xd8>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d003      	beq.n	8005b18 <TIM_OC1_SetConfig+0x64>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a1f      	ldr	r2, [pc, #124]	; (8005b90 <TIM_OC1_SetConfig+0xdc>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d10c      	bne.n	8005b32 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	f023 0308 	bic.w	r3, r3, #8
 8005b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f023 0304 	bic.w	r3, r3, #4
 8005b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a15      	ldr	r2, [pc, #84]	; (8005b8c <TIM_OC1_SetConfig+0xd8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d003      	beq.n	8005b42 <TIM_OC1_SetConfig+0x8e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a14      	ldr	r2, [pc, #80]	; (8005b90 <TIM_OC1_SetConfig+0xdc>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d111      	bne.n	8005b66 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	693a      	ldr	r2, [r7, #16]
 8005b6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685a      	ldr	r2, [r3, #4]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	697a      	ldr	r2, [r7, #20]
 8005b7e:	621a      	str	r2, [r3, #32]
}
 8005b80:	bf00      	nop
 8005b82:	371c      	adds	r7, #28
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	40010000 	.word	0x40010000
 8005b90:	40010400 	.word	0x40010400

08005b94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b087      	sub	sp, #28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	f023 0210 	bic.w	r2, r3, #16
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a1b      	ldr	r3, [r3, #32]
 8005bae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	021b      	lsls	r3, r3, #8
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f023 0320 	bic.w	r3, r3, #32
 8005bde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	011b      	lsls	r3, r3, #4
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a22      	ldr	r2, [pc, #136]	; (8005c78 <TIM_OC2_SetConfig+0xe4>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d003      	beq.n	8005bfc <TIM_OC2_SetConfig+0x68>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a21      	ldr	r2, [pc, #132]	; (8005c7c <TIM_OC2_SetConfig+0xe8>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d10d      	bne.n	8005c18 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	011b      	lsls	r3, r3, #4
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a17      	ldr	r2, [pc, #92]	; (8005c78 <TIM_OC2_SetConfig+0xe4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d003      	beq.n	8005c28 <TIM_OC2_SetConfig+0x94>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a16      	ldr	r2, [pc, #88]	; (8005c7c <TIM_OC2_SetConfig+0xe8>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d113      	bne.n	8005c50 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	697a      	ldr	r2, [r7, #20]
 8005c68:	621a      	str	r2, [r3, #32]
}
 8005c6a:	bf00      	nop
 8005c6c:	371c      	adds	r7, #28
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	40010000 	.word	0x40010000
 8005c7c:	40010400 	.word	0x40010400

08005c80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b087      	sub	sp, #28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f023 0303 	bic.w	r3, r3, #3
 8005cb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	021b      	lsls	r3, r3, #8
 8005cd0:	697a      	ldr	r2, [r7, #20]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a21      	ldr	r2, [pc, #132]	; (8005d60 <TIM_OC3_SetConfig+0xe0>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d003      	beq.n	8005ce6 <TIM_OC3_SetConfig+0x66>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a20      	ldr	r2, [pc, #128]	; (8005d64 <TIM_OC3_SetConfig+0xe4>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d10d      	bne.n	8005d02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005cec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	021b      	lsls	r3, r3, #8
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a16      	ldr	r2, [pc, #88]	; (8005d60 <TIM_OC3_SetConfig+0xe0>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d003      	beq.n	8005d12 <TIM_OC3_SetConfig+0x92>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a15      	ldr	r2, [pc, #84]	; (8005d64 <TIM_OC3_SetConfig+0xe4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d113      	bne.n	8005d3a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	011b      	lsls	r3, r3, #4
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	011b      	lsls	r3, r3, #4
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	693a      	ldr	r2, [r7, #16]
 8005d3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	621a      	str	r2, [r3, #32]
}
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	40010000 	.word	0x40010000
 8005d64:	40010400 	.word	0x40010400

08005d68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	021b      	lsls	r3, r3, #8
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005db2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	031b      	lsls	r3, r3, #12
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a12      	ldr	r2, [pc, #72]	; (8005e0c <TIM_OC4_SetConfig+0xa4>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d003      	beq.n	8005dd0 <TIM_OC4_SetConfig+0x68>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a11      	ldr	r2, [pc, #68]	; (8005e10 <TIM_OC4_SetConfig+0xa8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d109      	bne.n	8005de4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005dd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	019b      	lsls	r3, r3, #6
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	621a      	str	r2, [r3, #32]
}
 8005dfe:	bf00      	nop
 8005e00:	371c      	adds	r7, #28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	40010000 	.word	0x40010000
 8005e10:	40010400 	.word	0x40010400

08005e14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f023 0201 	bic.w	r2, r3, #1
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	011b      	lsls	r3, r3, #4
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	f023 030a 	bic.w	r3, r3, #10
 8005e50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b087      	sub	sp, #28
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	f023 0210 	bic.w	r2, r3, #16
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	031b      	lsls	r3, r3, #12
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005eae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	011b      	lsls	r3, r3, #4
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	697a      	ldr	r2, [r7, #20]
 8005ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	621a      	str	r2, [r3, #32]
}
 8005ec6:	bf00      	nop
 8005ec8:	371c      	adds	r7, #28
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b085      	sub	sp, #20
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
 8005eda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ee8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	f043 0307 	orr.w	r3, r3, #7
 8005ef4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	609a      	str	r2, [r3, #8]
}
 8005efc:	bf00      	nop
 8005efe:	3714      	adds	r7, #20
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b087      	sub	sp, #28
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
 8005f14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	021a      	lsls	r2, r3, #8
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	431a      	orrs	r2, r3
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	609a      	str	r2, [r3, #8]
}
 8005f3c:	bf00      	nop
 8005f3e:	371c      	adds	r7, #28
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f003 031f 	and.w	r3, r3, #31
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a1a      	ldr	r2, [r3, #32]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	401a      	ands	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6a1a      	ldr	r2, [r3, #32]
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f003 031f 	and.w	r3, r3, #31
 8005f7a:	6879      	ldr	r1, [r7, #4]
 8005f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f80:	431a      	orrs	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	621a      	str	r2, [r3, #32]
}
 8005f86:	bf00      	nop
 8005f88:	371c      	adds	r7, #28
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
	...

08005f94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e05a      	b.n	8006062 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2202      	movs	r2, #2
 8005fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a21      	ldr	r2, [pc, #132]	; (8006070 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d022      	beq.n	8006036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ff8:	d01d      	beq.n	8006036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a1d      	ldr	r2, [pc, #116]	; (8006074 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d018      	beq.n	8006036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a1b      	ldr	r2, [pc, #108]	; (8006078 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d013      	beq.n	8006036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1a      	ldr	r2, [pc, #104]	; (800607c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00e      	beq.n	8006036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a18      	ldr	r2, [pc, #96]	; (8006080 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d009      	beq.n	8006036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a17      	ldr	r2, [pc, #92]	; (8006084 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d004      	beq.n	8006036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a15      	ldr	r2, [pc, #84]	; (8006088 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d10c      	bne.n	8006050 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800603c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	4313      	orrs	r3, r2
 8006046:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68ba      	ldr	r2, [r7, #8]
 800604e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40010000 	.word	0x40010000
 8006074:	40000400 	.word	0x40000400
 8006078:	40000800 	.word	0x40000800
 800607c:	40000c00 	.word	0x40000c00
 8006080:	40010400 	.word	0x40010400
 8006084:	40014000 	.word	0x40014000
 8006088:	40001800 	.word	0x40001800

0800608c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <__errno>:
 80060b4:	4b01      	ldr	r3, [pc, #4]	; (80060bc <__errno+0x8>)
 80060b6:	6818      	ldr	r0, [r3, #0]
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	20000014 	.word	0x20000014

080060c0 <__libc_init_array>:
 80060c0:	b570      	push	{r4, r5, r6, lr}
 80060c2:	4e0d      	ldr	r6, [pc, #52]	; (80060f8 <__libc_init_array+0x38>)
 80060c4:	4c0d      	ldr	r4, [pc, #52]	; (80060fc <__libc_init_array+0x3c>)
 80060c6:	1ba4      	subs	r4, r4, r6
 80060c8:	10a4      	asrs	r4, r4, #2
 80060ca:	2500      	movs	r5, #0
 80060cc:	42a5      	cmp	r5, r4
 80060ce:	d109      	bne.n	80060e4 <__libc_init_array+0x24>
 80060d0:	4e0b      	ldr	r6, [pc, #44]	; (8006100 <__libc_init_array+0x40>)
 80060d2:	4c0c      	ldr	r4, [pc, #48]	; (8006104 <__libc_init_array+0x44>)
 80060d4:	f004 fdae 	bl	800ac34 <_init>
 80060d8:	1ba4      	subs	r4, r4, r6
 80060da:	10a4      	asrs	r4, r4, #2
 80060dc:	2500      	movs	r5, #0
 80060de:	42a5      	cmp	r5, r4
 80060e0:	d105      	bne.n	80060ee <__libc_init_array+0x2e>
 80060e2:	bd70      	pop	{r4, r5, r6, pc}
 80060e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060e8:	4798      	blx	r3
 80060ea:	3501      	adds	r5, #1
 80060ec:	e7ee      	b.n	80060cc <__libc_init_array+0xc>
 80060ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060f2:	4798      	blx	r3
 80060f4:	3501      	adds	r5, #1
 80060f6:	e7f2      	b.n	80060de <__libc_init_array+0x1e>
 80060f8:	0800bd28 	.word	0x0800bd28
 80060fc:	0800bd28 	.word	0x0800bd28
 8006100:	0800bd28 	.word	0x0800bd28
 8006104:	0800bd2c 	.word	0x0800bd2c

08006108 <memset>:
 8006108:	4402      	add	r2, r0
 800610a:	4603      	mov	r3, r0
 800610c:	4293      	cmp	r3, r2
 800610e:	d100      	bne.n	8006112 <memset+0xa>
 8006110:	4770      	bx	lr
 8006112:	f803 1b01 	strb.w	r1, [r3], #1
 8006116:	e7f9      	b.n	800610c <memset+0x4>

08006118 <__cvt>:
 8006118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800611c:	ec55 4b10 	vmov	r4, r5, d0
 8006120:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006122:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006126:	2d00      	cmp	r5, #0
 8006128:	460e      	mov	r6, r1
 800612a:	4691      	mov	r9, r2
 800612c:	4619      	mov	r1, r3
 800612e:	bfb8      	it	lt
 8006130:	4622      	movlt	r2, r4
 8006132:	462b      	mov	r3, r5
 8006134:	f027 0720 	bic.w	r7, r7, #32
 8006138:	bfbb      	ittet	lt
 800613a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800613e:	461d      	movlt	r5, r3
 8006140:	2300      	movge	r3, #0
 8006142:	232d      	movlt	r3, #45	; 0x2d
 8006144:	bfb8      	it	lt
 8006146:	4614      	movlt	r4, r2
 8006148:	2f46      	cmp	r7, #70	; 0x46
 800614a:	700b      	strb	r3, [r1, #0]
 800614c:	d004      	beq.n	8006158 <__cvt+0x40>
 800614e:	2f45      	cmp	r7, #69	; 0x45
 8006150:	d100      	bne.n	8006154 <__cvt+0x3c>
 8006152:	3601      	adds	r6, #1
 8006154:	2102      	movs	r1, #2
 8006156:	e000      	b.n	800615a <__cvt+0x42>
 8006158:	2103      	movs	r1, #3
 800615a:	ab03      	add	r3, sp, #12
 800615c:	9301      	str	r3, [sp, #4]
 800615e:	ab02      	add	r3, sp, #8
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	4632      	mov	r2, r6
 8006164:	4653      	mov	r3, sl
 8006166:	ec45 4b10 	vmov	d0, r4, r5
 800616a:	f001 fd75 	bl	8007c58 <_dtoa_r>
 800616e:	2f47      	cmp	r7, #71	; 0x47
 8006170:	4680      	mov	r8, r0
 8006172:	d102      	bne.n	800617a <__cvt+0x62>
 8006174:	f019 0f01 	tst.w	r9, #1
 8006178:	d026      	beq.n	80061c8 <__cvt+0xb0>
 800617a:	2f46      	cmp	r7, #70	; 0x46
 800617c:	eb08 0906 	add.w	r9, r8, r6
 8006180:	d111      	bne.n	80061a6 <__cvt+0x8e>
 8006182:	f898 3000 	ldrb.w	r3, [r8]
 8006186:	2b30      	cmp	r3, #48	; 0x30
 8006188:	d10a      	bne.n	80061a0 <__cvt+0x88>
 800618a:	2200      	movs	r2, #0
 800618c:	2300      	movs	r3, #0
 800618e:	4620      	mov	r0, r4
 8006190:	4629      	mov	r1, r5
 8006192:	f7fa fc99 	bl	8000ac8 <__aeabi_dcmpeq>
 8006196:	b918      	cbnz	r0, 80061a0 <__cvt+0x88>
 8006198:	f1c6 0601 	rsb	r6, r6, #1
 800619c:	f8ca 6000 	str.w	r6, [sl]
 80061a0:	f8da 3000 	ldr.w	r3, [sl]
 80061a4:	4499      	add	r9, r3
 80061a6:	2200      	movs	r2, #0
 80061a8:	2300      	movs	r3, #0
 80061aa:	4620      	mov	r0, r4
 80061ac:	4629      	mov	r1, r5
 80061ae:	f7fa fc8b 	bl	8000ac8 <__aeabi_dcmpeq>
 80061b2:	b938      	cbnz	r0, 80061c4 <__cvt+0xac>
 80061b4:	2230      	movs	r2, #48	; 0x30
 80061b6:	9b03      	ldr	r3, [sp, #12]
 80061b8:	454b      	cmp	r3, r9
 80061ba:	d205      	bcs.n	80061c8 <__cvt+0xb0>
 80061bc:	1c59      	adds	r1, r3, #1
 80061be:	9103      	str	r1, [sp, #12]
 80061c0:	701a      	strb	r2, [r3, #0]
 80061c2:	e7f8      	b.n	80061b6 <__cvt+0x9e>
 80061c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80061c8:	9b03      	ldr	r3, [sp, #12]
 80061ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061cc:	eba3 0308 	sub.w	r3, r3, r8
 80061d0:	4640      	mov	r0, r8
 80061d2:	6013      	str	r3, [r2, #0]
 80061d4:	b004      	add	sp, #16
 80061d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080061da <__exponent>:
 80061da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061dc:	2900      	cmp	r1, #0
 80061de:	4604      	mov	r4, r0
 80061e0:	bfba      	itte	lt
 80061e2:	4249      	neglt	r1, r1
 80061e4:	232d      	movlt	r3, #45	; 0x2d
 80061e6:	232b      	movge	r3, #43	; 0x2b
 80061e8:	2909      	cmp	r1, #9
 80061ea:	f804 2b02 	strb.w	r2, [r4], #2
 80061ee:	7043      	strb	r3, [r0, #1]
 80061f0:	dd20      	ble.n	8006234 <__exponent+0x5a>
 80061f2:	f10d 0307 	add.w	r3, sp, #7
 80061f6:	461f      	mov	r7, r3
 80061f8:	260a      	movs	r6, #10
 80061fa:	fb91 f5f6 	sdiv	r5, r1, r6
 80061fe:	fb06 1115 	mls	r1, r6, r5, r1
 8006202:	3130      	adds	r1, #48	; 0x30
 8006204:	2d09      	cmp	r5, #9
 8006206:	f803 1c01 	strb.w	r1, [r3, #-1]
 800620a:	f103 32ff 	add.w	r2, r3, #4294967295
 800620e:	4629      	mov	r1, r5
 8006210:	dc09      	bgt.n	8006226 <__exponent+0x4c>
 8006212:	3130      	adds	r1, #48	; 0x30
 8006214:	3b02      	subs	r3, #2
 8006216:	f802 1c01 	strb.w	r1, [r2, #-1]
 800621a:	42bb      	cmp	r3, r7
 800621c:	4622      	mov	r2, r4
 800621e:	d304      	bcc.n	800622a <__exponent+0x50>
 8006220:	1a10      	subs	r0, r2, r0
 8006222:	b003      	add	sp, #12
 8006224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006226:	4613      	mov	r3, r2
 8006228:	e7e7      	b.n	80061fa <__exponent+0x20>
 800622a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800622e:	f804 2b01 	strb.w	r2, [r4], #1
 8006232:	e7f2      	b.n	800621a <__exponent+0x40>
 8006234:	2330      	movs	r3, #48	; 0x30
 8006236:	4419      	add	r1, r3
 8006238:	7083      	strb	r3, [r0, #2]
 800623a:	1d02      	adds	r2, r0, #4
 800623c:	70c1      	strb	r1, [r0, #3]
 800623e:	e7ef      	b.n	8006220 <__exponent+0x46>

08006240 <_printf_float>:
 8006240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006244:	b08d      	sub	sp, #52	; 0x34
 8006246:	460c      	mov	r4, r1
 8006248:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800624c:	4616      	mov	r6, r2
 800624e:	461f      	mov	r7, r3
 8006250:	4605      	mov	r5, r0
 8006252:	f002 fde5 	bl	8008e20 <_localeconv_r>
 8006256:	6803      	ldr	r3, [r0, #0]
 8006258:	9304      	str	r3, [sp, #16]
 800625a:	4618      	mov	r0, r3
 800625c:	f7f9 ffb8 	bl	80001d0 <strlen>
 8006260:	2300      	movs	r3, #0
 8006262:	930a      	str	r3, [sp, #40]	; 0x28
 8006264:	f8d8 3000 	ldr.w	r3, [r8]
 8006268:	9005      	str	r0, [sp, #20]
 800626a:	3307      	adds	r3, #7
 800626c:	f023 0307 	bic.w	r3, r3, #7
 8006270:	f103 0208 	add.w	r2, r3, #8
 8006274:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006278:	f8d4 b000 	ldr.w	fp, [r4]
 800627c:	f8c8 2000 	str.w	r2, [r8]
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006288:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800628c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006290:	9307      	str	r3, [sp, #28]
 8006292:	f8cd 8018 	str.w	r8, [sp, #24]
 8006296:	f04f 32ff 	mov.w	r2, #4294967295
 800629a:	4ba7      	ldr	r3, [pc, #668]	; (8006538 <_printf_float+0x2f8>)
 800629c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062a0:	f7fa fc44 	bl	8000b2c <__aeabi_dcmpun>
 80062a4:	bb70      	cbnz	r0, 8006304 <_printf_float+0xc4>
 80062a6:	f04f 32ff 	mov.w	r2, #4294967295
 80062aa:	4ba3      	ldr	r3, [pc, #652]	; (8006538 <_printf_float+0x2f8>)
 80062ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062b0:	f7fa fc1e 	bl	8000af0 <__aeabi_dcmple>
 80062b4:	bb30      	cbnz	r0, 8006304 <_printf_float+0xc4>
 80062b6:	2200      	movs	r2, #0
 80062b8:	2300      	movs	r3, #0
 80062ba:	4640      	mov	r0, r8
 80062bc:	4649      	mov	r1, r9
 80062be:	f7fa fc0d 	bl	8000adc <__aeabi_dcmplt>
 80062c2:	b110      	cbz	r0, 80062ca <_printf_float+0x8a>
 80062c4:	232d      	movs	r3, #45	; 0x2d
 80062c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062ca:	4a9c      	ldr	r2, [pc, #624]	; (800653c <_printf_float+0x2fc>)
 80062cc:	4b9c      	ldr	r3, [pc, #624]	; (8006540 <_printf_float+0x300>)
 80062ce:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80062d2:	bf8c      	ite	hi
 80062d4:	4690      	movhi	r8, r2
 80062d6:	4698      	movls	r8, r3
 80062d8:	2303      	movs	r3, #3
 80062da:	f02b 0204 	bic.w	r2, fp, #4
 80062de:	6123      	str	r3, [r4, #16]
 80062e0:	6022      	str	r2, [r4, #0]
 80062e2:	f04f 0900 	mov.w	r9, #0
 80062e6:	9700      	str	r7, [sp, #0]
 80062e8:	4633      	mov	r3, r6
 80062ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80062ec:	4621      	mov	r1, r4
 80062ee:	4628      	mov	r0, r5
 80062f0:	f000 f9e6 	bl	80066c0 <_printf_common>
 80062f4:	3001      	adds	r0, #1
 80062f6:	f040 808d 	bne.w	8006414 <_printf_float+0x1d4>
 80062fa:	f04f 30ff 	mov.w	r0, #4294967295
 80062fe:	b00d      	add	sp, #52	; 0x34
 8006300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006304:	4642      	mov	r2, r8
 8006306:	464b      	mov	r3, r9
 8006308:	4640      	mov	r0, r8
 800630a:	4649      	mov	r1, r9
 800630c:	f7fa fc0e 	bl	8000b2c <__aeabi_dcmpun>
 8006310:	b110      	cbz	r0, 8006318 <_printf_float+0xd8>
 8006312:	4a8c      	ldr	r2, [pc, #560]	; (8006544 <_printf_float+0x304>)
 8006314:	4b8c      	ldr	r3, [pc, #560]	; (8006548 <_printf_float+0x308>)
 8006316:	e7da      	b.n	80062ce <_printf_float+0x8e>
 8006318:	6861      	ldr	r1, [r4, #4]
 800631a:	1c4b      	adds	r3, r1, #1
 800631c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006320:	a80a      	add	r0, sp, #40	; 0x28
 8006322:	d13e      	bne.n	80063a2 <_printf_float+0x162>
 8006324:	2306      	movs	r3, #6
 8006326:	6063      	str	r3, [r4, #4]
 8006328:	2300      	movs	r3, #0
 800632a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800632e:	ab09      	add	r3, sp, #36	; 0x24
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	ec49 8b10 	vmov	d0, r8, r9
 8006336:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800633a:	6022      	str	r2, [r4, #0]
 800633c:	f8cd a004 	str.w	sl, [sp, #4]
 8006340:	6861      	ldr	r1, [r4, #4]
 8006342:	4628      	mov	r0, r5
 8006344:	f7ff fee8 	bl	8006118 <__cvt>
 8006348:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800634c:	2b47      	cmp	r3, #71	; 0x47
 800634e:	4680      	mov	r8, r0
 8006350:	d109      	bne.n	8006366 <_printf_float+0x126>
 8006352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006354:	1cd8      	adds	r0, r3, #3
 8006356:	db02      	blt.n	800635e <_printf_float+0x11e>
 8006358:	6862      	ldr	r2, [r4, #4]
 800635a:	4293      	cmp	r3, r2
 800635c:	dd47      	ble.n	80063ee <_printf_float+0x1ae>
 800635e:	f1aa 0a02 	sub.w	sl, sl, #2
 8006362:	fa5f fa8a 	uxtb.w	sl, sl
 8006366:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800636a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800636c:	d824      	bhi.n	80063b8 <_printf_float+0x178>
 800636e:	3901      	subs	r1, #1
 8006370:	4652      	mov	r2, sl
 8006372:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006376:	9109      	str	r1, [sp, #36]	; 0x24
 8006378:	f7ff ff2f 	bl	80061da <__exponent>
 800637c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800637e:	1813      	adds	r3, r2, r0
 8006380:	2a01      	cmp	r2, #1
 8006382:	4681      	mov	r9, r0
 8006384:	6123      	str	r3, [r4, #16]
 8006386:	dc02      	bgt.n	800638e <_printf_float+0x14e>
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	07d1      	lsls	r1, r2, #31
 800638c:	d501      	bpl.n	8006392 <_printf_float+0x152>
 800638e:	3301      	adds	r3, #1
 8006390:	6123      	str	r3, [r4, #16]
 8006392:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006396:	2b00      	cmp	r3, #0
 8006398:	d0a5      	beq.n	80062e6 <_printf_float+0xa6>
 800639a:	232d      	movs	r3, #45	; 0x2d
 800639c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063a0:	e7a1      	b.n	80062e6 <_printf_float+0xa6>
 80063a2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80063a6:	f000 8177 	beq.w	8006698 <_printf_float+0x458>
 80063aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80063ae:	d1bb      	bne.n	8006328 <_printf_float+0xe8>
 80063b0:	2900      	cmp	r1, #0
 80063b2:	d1b9      	bne.n	8006328 <_printf_float+0xe8>
 80063b4:	2301      	movs	r3, #1
 80063b6:	e7b6      	b.n	8006326 <_printf_float+0xe6>
 80063b8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80063bc:	d119      	bne.n	80063f2 <_printf_float+0x1b2>
 80063be:	2900      	cmp	r1, #0
 80063c0:	6863      	ldr	r3, [r4, #4]
 80063c2:	dd0c      	ble.n	80063de <_printf_float+0x19e>
 80063c4:	6121      	str	r1, [r4, #16]
 80063c6:	b913      	cbnz	r3, 80063ce <_printf_float+0x18e>
 80063c8:	6822      	ldr	r2, [r4, #0]
 80063ca:	07d2      	lsls	r2, r2, #31
 80063cc:	d502      	bpl.n	80063d4 <_printf_float+0x194>
 80063ce:	3301      	adds	r3, #1
 80063d0:	440b      	add	r3, r1
 80063d2:	6123      	str	r3, [r4, #16]
 80063d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d6:	65a3      	str	r3, [r4, #88]	; 0x58
 80063d8:	f04f 0900 	mov.w	r9, #0
 80063dc:	e7d9      	b.n	8006392 <_printf_float+0x152>
 80063de:	b913      	cbnz	r3, 80063e6 <_printf_float+0x1a6>
 80063e0:	6822      	ldr	r2, [r4, #0]
 80063e2:	07d0      	lsls	r0, r2, #31
 80063e4:	d501      	bpl.n	80063ea <_printf_float+0x1aa>
 80063e6:	3302      	adds	r3, #2
 80063e8:	e7f3      	b.n	80063d2 <_printf_float+0x192>
 80063ea:	2301      	movs	r3, #1
 80063ec:	e7f1      	b.n	80063d2 <_printf_float+0x192>
 80063ee:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80063f2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80063f6:	4293      	cmp	r3, r2
 80063f8:	db05      	blt.n	8006406 <_printf_float+0x1c6>
 80063fa:	6822      	ldr	r2, [r4, #0]
 80063fc:	6123      	str	r3, [r4, #16]
 80063fe:	07d1      	lsls	r1, r2, #31
 8006400:	d5e8      	bpl.n	80063d4 <_printf_float+0x194>
 8006402:	3301      	adds	r3, #1
 8006404:	e7e5      	b.n	80063d2 <_printf_float+0x192>
 8006406:	2b00      	cmp	r3, #0
 8006408:	bfd4      	ite	le
 800640a:	f1c3 0302 	rsble	r3, r3, #2
 800640e:	2301      	movgt	r3, #1
 8006410:	4413      	add	r3, r2
 8006412:	e7de      	b.n	80063d2 <_printf_float+0x192>
 8006414:	6823      	ldr	r3, [r4, #0]
 8006416:	055a      	lsls	r2, r3, #21
 8006418:	d407      	bmi.n	800642a <_printf_float+0x1ea>
 800641a:	6923      	ldr	r3, [r4, #16]
 800641c:	4642      	mov	r2, r8
 800641e:	4631      	mov	r1, r6
 8006420:	4628      	mov	r0, r5
 8006422:	47b8      	blx	r7
 8006424:	3001      	adds	r0, #1
 8006426:	d12b      	bne.n	8006480 <_printf_float+0x240>
 8006428:	e767      	b.n	80062fa <_printf_float+0xba>
 800642a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800642e:	f240 80dc 	bls.w	80065ea <_printf_float+0x3aa>
 8006432:	2200      	movs	r2, #0
 8006434:	2300      	movs	r3, #0
 8006436:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800643a:	f7fa fb45 	bl	8000ac8 <__aeabi_dcmpeq>
 800643e:	2800      	cmp	r0, #0
 8006440:	d033      	beq.n	80064aa <_printf_float+0x26a>
 8006442:	2301      	movs	r3, #1
 8006444:	4a41      	ldr	r2, [pc, #260]	; (800654c <_printf_float+0x30c>)
 8006446:	4631      	mov	r1, r6
 8006448:	4628      	mov	r0, r5
 800644a:	47b8      	blx	r7
 800644c:	3001      	adds	r0, #1
 800644e:	f43f af54 	beq.w	80062fa <_printf_float+0xba>
 8006452:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006456:	429a      	cmp	r2, r3
 8006458:	db02      	blt.n	8006460 <_printf_float+0x220>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	07d8      	lsls	r0, r3, #31
 800645e:	d50f      	bpl.n	8006480 <_printf_float+0x240>
 8006460:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006464:	4631      	mov	r1, r6
 8006466:	4628      	mov	r0, r5
 8006468:	47b8      	blx	r7
 800646a:	3001      	adds	r0, #1
 800646c:	f43f af45 	beq.w	80062fa <_printf_float+0xba>
 8006470:	f04f 0800 	mov.w	r8, #0
 8006474:	f104 091a 	add.w	r9, r4, #26
 8006478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800647a:	3b01      	subs	r3, #1
 800647c:	4543      	cmp	r3, r8
 800647e:	dc09      	bgt.n	8006494 <_printf_float+0x254>
 8006480:	6823      	ldr	r3, [r4, #0]
 8006482:	079b      	lsls	r3, r3, #30
 8006484:	f100 8103 	bmi.w	800668e <_printf_float+0x44e>
 8006488:	68e0      	ldr	r0, [r4, #12]
 800648a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800648c:	4298      	cmp	r0, r3
 800648e:	bfb8      	it	lt
 8006490:	4618      	movlt	r0, r3
 8006492:	e734      	b.n	80062fe <_printf_float+0xbe>
 8006494:	2301      	movs	r3, #1
 8006496:	464a      	mov	r2, r9
 8006498:	4631      	mov	r1, r6
 800649a:	4628      	mov	r0, r5
 800649c:	47b8      	blx	r7
 800649e:	3001      	adds	r0, #1
 80064a0:	f43f af2b 	beq.w	80062fa <_printf_float+0xba>
 80064a4:	f108 0801 	add.w	r8, r8, #1
 80064a8:	e7e6      	b.n	8006478 <_printf_float+0x238>
 80064aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	dc2b      	bgt.n	8006508 <_printf_float+0x2c8>
 80064b0:	2301      	movs	r3, #1
 80064b2:	4a26      	ldr	r2, [pc, #152]	; (800654c <_printf_float+0x30c>)
 80064b4:	4631      	mov	r1, r6
 80064b6:	4628      	mov	r0, r5
 80064b8:	47b8      	blx	r7
 80064ba:	3001      	adds	r0, #1
 80064bc:	f43f af1d 	beq.w	80062fa <_printf_float+0xba>
 80064c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c2:	b923      	cbnz	r3, 80064ce <_printf_float+0x28e>
 80064c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064c6:	b913      	cbnz	r3, 80064ce <_printf_float+0x28e>
 80064c8:	6823      	ldr	r3, [r4, #0]
 80064ca:	07d9      	lsls	r1, r3, #31
 80064cc:	d5d8      	bpl.n	8006480 <_printf_float+0x240>
 80064ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064d2:	4631      	mov	r1, r6
 80064d4:	4628      	mov	r0, r5
 80064d6:	47b8      	blx	r7
 80064d8:	3001      	adds	r0, #1
 80064da:	f43f af0e 	beq.w	80062fa <_printf_float+0xba>
 80064de:	f04f 0900 	mov.w	r9, #0
 80064e2:	f104 0a1a 	add.w	sl, r4, #26
 80064e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064e8:	425b      	negs	r3, r3
 80064ea:	454b      	cmp	r3, r9
 80064ec:	dc01      	bgt.n	80064f2 <_printf_float+0x2b2>
 80064ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064f0:	e794      	b.n	800641c <_printf_float+0x1dc>
 80064f2:	2301      	movs	r3, #1
 80064f4:	4652      	mov	r2, sl
 80064f6:	4631      	mov	r1, r6
 80064f8:	4628      	mov	r0, r5
 80064fa:	47b8      	blx	r7
 80064fc:	3001      	adds	r0, #1
 80064fe:	f43f aefc 	beq.w	80062fa <_printf_float+0xba>
 8006502:	f109 0901 	add.w	r9, r9, #1
 8006506:	e7ee      	b.n	80064e6 <_printf_float+0x2a6>
 8006508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800650a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800650c:	429a      	cmp	r2, r3
 800650e:	bfa8      	it	ge
 8006510:	461a      	movge	r2, r3
 8006512:	2a00      	cmp	r2, #0
 8006514:	4691      	mov	r9, r2
 8006516:	dd07      	ble.n	8006528 <_printf_float+0x2e8>
 8006518:	4613      	mov	r3, r2
 800651a:	4631      	mov	r1, r6
 800651c:	4642      	mov	r2, r8
 800651e:	4628      	mov	r0, r5
 8006520:	47b8      	blx	r7
 8006522:	3001      	adds	r0, #1
 8006524:	f43f aee9 	beq.w	80062fa <_printf_float+0xba>
 8006528:	f104 031a 	add.w	r3, r4, #26
 800652c:	f04f 0b00 	mov.w	fp, #0
 8006530:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006534:	9306      	str	r3, [sp, #24]
 8006536:	e015      	b.n	8006564 <_printf_float+0x324>
 8006538:	7fefffff 	.word	0x7fefffff
 800653c:	0800ba28 	.word	0x0800ba28
 8006540:	0800ba24 	.word	0x0800ba24
 8006544:	0800ba30 	.word	0x0800ba30
 8006548:	0800ba2c 	.word	0x0800ba2c
 800654c:	0800ba34 	.word	0x0800ba34
 8006550:	2301      	movs	r3, #1
 8006552:	9a06      	ldr	r2, [sp, #24]
 8006554:	4631      	mov	r1, r6
 8006556:	4628      	mov	r0, r5
 8006558:	47b8      	blx	r7
 800655a:	3001      	adds	r0, #1
 800655c:	f43f aecd 	beq.w	80062fa <_printf_float+0xba>
 8006560:	f10b 0b01 	add.w	fp, fp, #1
 8006564:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006568:	ebaa 0309 	sub.w	r3, sl, r9
 800656c:	455b      	cmp	r3, fp
 800656e:	dcef      	bgt.n	8006550 <_printf_float+0x310>
 8006570:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006574:	429a      	cmp	r2, r3
 8006576:	44d0      	add	r8, sl
 8006578:	db15      	blt.n	80065a6 <_printf_float+0x366>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	07da      	lsls	r2, r3, #31
 800657e:	d412      	bmi.n	80065a6 <_printf_float+0x366>
 8006580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006582:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006584:	eba3 020a 	sub.w	r2, r3, sl
 8006588:	eba3 0a01 	sub.w	sl, r3, r1
 800658c:	4592      	cmp	sl, r2
 800658e:	bfa8      	it	ge
 8006590:	4692      	movge	sl, r2
 8006592:	f1ba 0f00 	cmp.w	sl, #0
 8006596:	dc0e      	bgt.n	80065b6 <_printf_float+0x376>
 8006598:	f04f 0800 	mov.w	r8, #0
 800659c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065a0:	f104 091a 	add.w	r9, r4, #26
 80065a4:	e019      	b.n	80065da <_printf_float+0x39a>
 80065a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065aa:	4631      	mov	r1, r6
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b8      	blx	r7
 80065b0:	3001      	adds	r0, #1
 80065b2:	d1e5      	bne.n	8006580 <_printf_float+0x340>
 80065b4:	e6a1      	b.n	80062fa <_printf_float+0xba>
 80065b6:	4653      	mov	r3, sl
 80065b8:	4642      	mov	r2, r8
 80065ba:	4631      	mov	r1, r6
 80065bc:	4628      	mov	r0, r5
 80065be:	47b8      	blx	r7
 80065c0:	3001      	adds	r0, #1
 80065c2:	d1e9      	bne.n	8006598 <_printf_float+0x358>
 80065c4:	e699      	b.n	80062fa <_printf_float+0xba>
 80065c6:	2301      	movs	r3, #1
 80065c8:	464a      	mov	r2, r9
 80065ca:	4631      	mov	r1, r6
 80065cc:	4628      	mov	r0, r5
 80065ce:	47b8      	blx	r7
 80065d0:	3001      	adds	r0, #1
 80065d2:	f43f ae92 	beq.w	80062fa <_printf_float+0xba>
 80065d6:	f108 0801 	add.w	r8, r8, #1
 80065da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065de:	1a9b      	subs	r3, r3, r2
 80065e0:	eba3 030a 	sub.w	r3, r3, sl
 80065e4:	4543      	cmp	r3, r8
 80065e6:	dcee      	bgt.n	80065c6 <_printf_float+0x386>
 80065e8:	e74a      	b.n	8006480 <_printf_float+0x240>
 80065ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065ec:	2a01      	cmp	r2, #1
 80065ee:	dc01      	bgt.n	80065f4 <_printf_float+0x3b4>
 80065f0:	07db      	lsls	r3, r3, #31
 80065f2:	d53a      	bpl.n	800666a <_printf_float+0x42a>
 80065f4:	2301      	movs	r3, #1
 80065f6:	4642      	mov	r2, r8
 80065f8:	4631      	mov	r1, r6
 80065fa:	4628      	mov	r0, r5
 80065fc:	47b8      	blx	r7
 80065fe:	3001      	adds	r0, #1
 8006600:	f43f ae7b 	beq.w	80062fa <_printf_float+0xba>
 8006604:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006608:	4631      	mov	r1, r6
 800660a:	4628      	mov	r0, r5
 800660c:	47b8      	blx	r7
 800660e:	3001      	adds	r0, #1
 8006610:	f108 0801 	add.w	r8, r8, #1
 8006614:	f43f ae71 	beq.w	80062fa <_printf_float+0xba>
 8006618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800661a:	2200      	movs	r2, #0
 800661c:	f103 3aff 	add.w	sl, r3, #4294967295
 8006620:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006624:	2300      	movs	r3, #0
 8006626:	f7fa fa4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800662a:	b9c8      	cbnz	r0, 8006660 <_printf_float+0x420>
 800662c:	4653      	mov	r3, sl
 800662e:	4642      	mov	r2, r8
 8006630:	4631      	mov	r1, r6
 8006632:	4628      	mov	r0, r5
 8006634:	47b8      	blx	r7
 8006636:	3001      	adds	r0, #1
 8006638:	d10e      	bne.n	8006658 <_printf_float+0x418>
 800663a:	e65e      	b.n	80062fa <_printf_float+0xba>
 800663c:	2301      	movs	r3, #1
 800663e:	4652      	mov	r2, sl
 8006640:	4631      	mov	r1, r6
 8006642:	4628      	mov	r0, r5
 8006644:	47b8      	blx	r7
 8006646:	3001      	adds	r0, #1
 8006648:	f43f ae57 	beq.w	80062fa <_printf_float+0xba>
 800664c:	f108 0801 	add.w	r8, r8, #1
 8006650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006652:	3b01      	subs	r3, #1
 8006654:	4543      	cmp	r3, r8
 8006656:	dcf1      	bgt.n	800663c <_printf_float+0x3fc>
 8006658:	464b      	mov	r3, r9
 800665a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800665e:	e6de      	b.n	800641e <_printf_float+0x1de>
 8006660:	f04f 0800 	mov.w	r8, #0
 8006664:	f104 0a1a 	add.w	sl, r4, #26
 8006668:	e7f2      	b.n	8006650 <_printf_float+0x410>
 800666a:	2301      	movs	r3, #1
 800666c:	e7df      	b.n	800662e <_printf_float+0x3ee>
 800666e:	2301      	movs	r3, #1
 8006670:	464a      	mov	r2, r9
 8006672:	4631      	mov	r1, r6
 8006674:	4628      	mov	r0, r5
 8006676:	47b8      	blx	r7
 8006678:	3001      	adds	r0, #1
 800667a:	f43f ae3e 	beq.w	80062fa <_printf_float+0xba>
 800667e:	f108 0801 	add.w	r8, r8, #1
 8006682:	68e3      	ldr	r3, [r4, #12]
 8006684:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006686:	1a9b      	subs	r3, r3, r2
 8006688:	4543      	cmp	r3, r8
 800668a:	dcf0      	bgt.n	800666e <_printf_float+0x42e>
 800668c:	e6fc      	b.n	8006488 <_printf_float+0x248>
 800668e:	f04f 0800 	mov.w	r8, #0
 8006692:	f104 0919 	add.w	r9, r4, #25
 8006696:	e7f4      	b.n	8006682 <_printf_float+0x442>
 8006698:	2900      	cmp	r1, #0
 800669a:	f43f ae8b 	beq.w	80063b4 <_printf_float+0x174>
 800669e:	2300      	movs	r3, #0
 80066a0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80066a4:	ab09      	add	r3, sp, #36	; 0x24
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	ec49 8b10 	vmov	d0, r8, r9
 80066ac:	6022      	str	r2, [r4, #0]
 80066ae:	f8cd a004 	str.w	sl, [sp, #4]
 80066b2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80066b6:	4628      	mov	r0, r5
 80066b8:	f7ff fd2e 	bl	8006118 <__cvt>
 80066bc:	4680      	mov	r8, r0
 80066be:	e648      	b.n	8006352 <_printf_float+0x112>

080066c0 <_printf_common>:
 80066c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066c4:	4691      	mov	r9, r2
 80066c6:	461f      	mov	r7, r3
 80066c8:	688a      	ldr	r2, [r1, #8]
 80066ca:	690b      	ldr	r3, [r1, #16]
 80066cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066d0:	4293      	cmp	r3, r2
 80066d2:	bfb8      	it	lt
 80066d4:	4613      	movlt	r3, r2
 80066d6:	f8c9 3000 	str.w	r3, [r9]
 80066da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066de:	4606      	mov	r6, r0
 80066e0:	460c      	mov	r4, r1
 80066e2:	b112      	cbz	r2, 80066ea <_printf_common+0x2a>
 80066e4:	3301      	adds	r3, #1
 80066e6:	f8c9 3000 	str.w	r3, [r9]
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	0699      	lsls	r1, r3, #26
 80066ee:	bf42      	ittt	mi
 80066f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80066f4:	3302      	addmi	r3, #2
 80066f6:	f8c9 3000 	strmi.w	r3, [r9]
 80066fa:	6825      	ldr	r5, [r4, #0]
 80066fc:	f015 0506 	ands.w	r5, r5, #6
 8006700:	d107      	bne.n	8006712 <_printf_common+0x52>
 8006702:	f104 0a19 	add.w	sl, r4, #25
 8006706:	68e3      	ldr	r3, [r4, #12]
 8006708:	f8d9 2000 	ldr.w	r2, [r9]
 800670c:	1a9b      	subs	r3, r3, r2
 800670e:	42ab      	cmp	r3, r5
 8006710:	dc28      	bgt.n	8006764 <_printf_common+0xa4>
 8006712:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006716:	6822      	ldr	r2, [r4, #0]
 8006718:	3300      	adds	r3, #0
 800671a:	bf18      	it	ne
 800671c:	2301      	movne	r3, #1
 800671e:	0692      	lsls	r2, r2, #26
 8006720:	d42d      	bmi.n	800677e <_printf_common+0xbe>
 8006722:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006726:	4639      	mov	r1, r7
 8006728:	4630      	mov	r0, r6
 800672a:	47c0      	blx	r8
 800672c:	3001      	adds	r0, #1
 800672e:	d020      	beq.n	8006772 <_printf_common+0xb2>
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	68e5      	ldr	r5, [r4, #12]
 8006734:	f8d9 2000 	ldr.w	r2, [r9]
 8006738:	f003 0306 	and.w	r3, r3, #6
 800673c:	2b04      	cmp	r3, #4
 800673e:	bf08      	it	eq
 8006740:	1aad      	subeq	r5, r5, r2
 8006742:	68a3      	ldr	r3, [r4, #8]
 8006744:	6922      	ldr	r2, [r4, #16]
 8006746:	bf0c      	ite	eq
 8006748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800674c:	2500      	movne	r5, #0
 800674e:	4293      	cmp	r3, r2
 8006750:	bfc4      	itt	gt
 8006752:	1a9b      	subgt	r3, r3, r2
 8006754:	18ed      	addgt	r5, r5, r3
 8006756:	f04f 0900 	mov.w	r9, #0
 800675a:	341a      	adds	r4, #26
 800675c:	454d      	cmp	r5, r9
 800675e:	d11a      	bne.n	8006796 <_printf_common+0xd6>
 8006760:	2000      	movs	r0, #0
 8006762:	e008      	b.n	8006776 <_printf_common+0xb6>
 8006764:	2301      	movs	r3, #1
 8006766:	4652      	mov	r2, sl
 8006768:	4639      	mov	r1, r7
 800676a:	4630      	mov	r0, r6
 800676c:	47c0      	blx	r8
 800676e:	3001      	adds	r0, #1
 8006770:	d103      	bne.n	800677a <_printf_common+0xba>
 8006772:	f04f 30ff 	mov.w	r0, #4294967295
 8006776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800677a:	3501      	adds	r5, #1
 800677c:	e7c3      	b.n	8006706 <_printf_common+0x46>
 800677e:	18e1      	adds	r1, r4, r3
 8006780:	1c5a      	adds	r2, r3, #1
 8006782:	2030      	movs	r0, #48	; 0x30
 8006784:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006788:	4422      	add	r2, r4
 800678a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800678e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006792:	3302      	adds	r3, #2
 8006794:	e7c5      	b.n	8006722 <_printf_common+0x62>
 8006796:	2301      	movs	r3, #1
 8006798:	4622      	mov	r2, r4
 800679a:	4639      	mov	r1, r7
 800679c:	4630      	mov	r0, r6
 800679e:	47c0      	blx	r8
 80067a0:	3001      	adds	r0, #1
 80067a2:	d0e6      	beq.n	8006772 <_printf_common+0xb2>
 80067a4:	f109 0901 	add.w	r9, r9, #1
 80067a8:	e7d8      	b.n	800675c <_printf_common+0x9c>
	...

080067ac <_printf_i>:
 80067ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80067b0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80067b4:	460c      	mov	r4, r1
 80067b6:	7e09      	ldrb	r1, [r1, #24]
 80067b8:	b085      	sub	sp, #20
 80067ba:	296e      	cmp	r1, #110	; 0x6e
 80067bc:	4617      	mov	r7, r2
 80067be:	4606      	mov	r6, r0
 80067c0:	4698      	mov	r8, r3
 80067c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067c4:	f000 80b3 	beq.w	800692e <_printf_i+0x182>
 80067c8:	d822      	bhi.n	8006810 <_printf_i+0x64>
 80067ca:	2963      	cmp	r1, #99	; 0x63
 80067cc:	d036      	beq.n	800683c <_printf_i+0x90>
 80067ce:	d80a      	bhi.n	80067e6 <_printf_i+0x3a>
 80067d0:	2900      	cmp	r1, #0
 80067d2:	f000 80b9 	beq.w	8006948 <_printf_i+0x19c>
 80067d6:	2958      	cmp	r1, #88	; 0x58
 80067d8:	f000 8083 	beq.w	80068e2 <_printf_i+0x136>
 80067dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067e0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80067e4:	e032      	b.n	800684c <_printf_i+0xa0>
 80067e6:	2964      	cmp	r1, #100	; 0x64
 80067e8:	d001      	beq.n	80067ee <_printf_i+0x42>
 80067ea:	2969      	cmp	r1, #105	; 0x69
 80067ec:	d1f6      	bne.n	80067dc <_printf_i+0x30>
 80067ee:	6820      	ldr	r0, [r4, #0]
 80067f0:	6813      	ldr	r3, [r2, #0]
 80067f2:	0605      	lsls	r5, r0, #24
 80067f4:	f103 0104 	add.w	r1, r3, #4
 80067f8:	d52a      	bpl.n	8006850 <_printf_i+0xa4>
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	6011      	str	r1, [r2, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	da03      	bge.n	800680a <_printf_i+0x5e>
 8006802:	222d      	movs	r2, #45	; 0x2d
 8006804:	425b      	negs	r3, r3
 8006806:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800680a:	486f      	ldr	r0, [pc, #444]	; (80069c8 <_printf_i+0x21c>)
 800680c:	220a      	movs	r2, #10
 800680e:	e039      	b.n	8006884 <_printf_i+0xd8>
 8006810:	2973      	cmp	r1, #115	; 0x73
 8006812:	f000 809d 	beq.w	8006950 <_printf_i+0x1a4>
 8006816:	d808      	bhi.n	800682a <_printf_i+0x7e>
 8006818:	296f      	cmp	r1, #111	; 0x6f
 800681a:	d020      	beq.n	800685e <_printf_i+0xb2>
 800681c:	2970      	cmp	r1, #112	; 0x70
 800681e:	d1dd      	bne.n	80067dc <_printf_i+0x30>
 8006820:	6823      	ldr	r3, [r4, #0]
 8006822:	f043 0320 	orr.w	r3, r3, #32
 8006826:	6023      	str	r3, [r4, #0]
 8006828:	e003      	b.n	8006832 <_printf_i+0x86>
 800682a:	2975      	cmp	r1, #117	; 0x75
 800682c:	d017      	beq.n	800685e <_printf_i+0xb2>
 800682e:	2978      	cmp	r1, #120	; 0x78
 8006830:	d1d4      	bne.n	80067dc <_printf_i+0x30>
 8006832:	2378      	movs	r3, #120	; 0x78
 8006834:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006838:	4864      	ldr	r0, [pc, #400]	; (80069cc <_printf_i+0x220>)
 800683a:	e055      	b.n	80068e8 <_printf_i+0x13c>
 800683c:	6813      	ldr	r3, [r2, #0]
 800683e:	1d19      	adds	r1, r3, #4
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	6011      	str	r1, [r2, #0]
 8006844:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006848:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800684c:	2301      	movs	r3, #1
 800684e:	e08c      	b.n	800696a <_printf_i+0x1be>
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6011      	str	r1, [r2, #0]
 8006854:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006858:	bf18      	it	ne
 800685a:	b21b      	sxthne	r3, r3
 800685c:	e7cf      	b.n	80067fe <_printf_i+0x52>
 800685e:	6813      	ldr	r3, [r2, #0]
 8006860:	6825      	ldr	r5, [r4, #0]
 8006862:	1d18      	adds	r0, r3, #4
 8006864:	6010      	str	r0, [r2, #0]
 8006866:	0628      	lsls	r0, r5, #24
 8006868:	d501      	bpl.n	800686e <_printf_i+0xc2>
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	e002      	b.n	8006874 <_printf_i+0xc8>
 800686e:	0668      	lsls	r0, r5, #25
 8006870:	d5fb      	bpl.n	800686a <_printf_i+0xbe>
 8006872:	881b      	ldrh	r3, [r3, #0]
 8006874:	4854      	ldr	r0, [pc, #336]	; (80069c8 <_printf_i+0x21c>)
 8006876:	296f      	cmp	r1, #111	; 0x6f
 8006878:	bf14      	ite	ne
 800687a:	220a      	movne	r2, #10
 800687c:	2208      	moveq	r2, #8
 800687e:	2100      	movs	r1, #0
 8006880:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006884:	6865      	ldr	r5, [r4, #4]
 8006886:	60a5      	str	r5, [r4, #8]
 8006888:	2d00      	cmp	r5, #0
 800688a:	f2c0 8095 	blt.w	80069b8 <_printf_i+0x20c>
 800688e:	6821      	ldr	r1, [r4, #0]
 8006890:	f021 0104 	bic.w	r1, r1, #4
 8006894:	6021      	str	r1, [r4, #0]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d13d      	bne.n	8006916 <_printf_i+0x16a>
 800689a:	2d00      	cmp	r5, #0
 800689c:	f040 808e 	bne.w	80069bc <_printf_i+0x210>
 80068a0:	4665      	mov	r5, ip
 80068a2:	2a08      	cmp	r2, #8
 80068a4:	d10b      	bne.n	80068be <_printf_i+0x112>
 80068a6:	6823      	ldr	r3, [r4, #0]
 80068a8:	07db      	lsls	r3, r3, #31
 80068aa:	d508      	bpl.n	80068be <_printf_i+0x112>
 80068ac:	6923      	ldr	r3, [r4, #16]
 80068ae:	6862      	ldr	r2, [r4, #4]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	bfde      	ittt	le
 80068b4:	2330      	movle	r3, #48	; 0x30
 80068b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068ba:	f105 35ff 	addle.w	r5, r5, #4294967295
 80068be:	ebac 0305 	sub.w	r3, ip, r5
 80068c2:	6123      	str	r3, [r4, #16]
 80068c4:	f8cd 8000 	str.w	r8, [sp]
 80068c8:	463b      	mov	r3, r7
 80068ca:	aa03      	add	r2, sp, #12
 80068cc:	4621      	mov	r1, r4
 80068ce:	4630      	mov	r0, r6
 80068d0:	f7ff fef6 	bl	80066c0 <_printf_common>
 80068d4:	3001      	adds	r0, #1
 80068d6:	d14d      	bne.n	8006974 <_printf_i+0x1c8>
 80068d8:	f04f 30ff 	mov.w	r0, #4294967295
 80068dc:	b005      	add	sp, #20
 80068de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068e2:	4839      	ldr	r0, [pc, #228]	; (80069c8 <_printf_i+0x21c>)
 80068e4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80068e8:	6813      	ldr	r3, [r2, #0]
 80068ea:	6821      	ldr	r1, [r4, #0]
 80068ec:	1d1d      	adds	r5, r3, #4
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	6015      	str	r5, [r2, #0]
 80068f2:	060a      	lsls	r2, r1, #24
 80068f4:	d50b      	bpl.n	800690e <_printf_i+0x162>
 80068f6:	07ca      	lsls	r2, r1, #31
 80068f8:	bf44      	itt	mi
 80068fa:	f041 0120 	orrmi.w	r1, r1, #32
 80068fe:	6021      	strmi	r1, [r4, #0]
 8006900:	b91b      	cbnz	r3, 800690a <_printf_i+0x15e>
 8006902:	6822      	ldr	r2, [r4, #0]
 8006904:	f022 0220 	bic.w	r2, r2, #32
 8006908:	6022      	str	r2, [r4, #0]
 800690a:	2210      	movs	r2, #16
 800690c:	e7b7      	b.n	800687e <_printf_i+0xd2>
 800690e:	064d      	lsls	r5, r1, #25
 8006910:	bf48      	it	mi
 8006912:	b29b      	uxthmi	r3, r3
 8006914:	e7ef      	b.n	80068f6 <_printf_i+0x14a>
 8006916:	4665      	mov	r5, ip
 8006918:	fbb3 f1f2 	udiv	r1, r3, r2
 800691c:	fb02 3311 	mls	r3, r2, r1, r3
 8006920:	5cc3      	ldrb	r3, [r0, r3]
 8006922:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006926:	460b      	mov	r3, r1
 8006928:	2900      	cmp	r1, #0
 800692a:	d1f5      	bne.n	8006918 <_printf_i+0x16c>
 800692c:	e7b9      	b.n	80068a2 <_printf_i+0xf6>
 800692e:	6813      	ldr	r3, [r2, #0]
 8006930:	6825      	ldr	r5, [r4, #0]
 8006932:	6961      	ldr	r1, [r4, #20]
 8006934:	1d18      	adds	r0, r3, #4
 8006936:	6010      	str	r0, [r2, #0]
 8006938:	0628      	lsls	r0, r5, #24
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	d501      	bpl.n	8006942 <_printf_i+0x196>
 800693e:	6019      	str	r1, [r3, #0]
 8006940:	e002      	b.n	8006948 <_printf_i+0x19c>
 8006942:	066a      	lsls	r2, r5, #25
 8006944:	d5fb      	bpl.n	800693e <_printf_i+0x192>
 8006946:	8019      	strh	r1, [r3, #0]
 8006948:	2300      	movs	r3, #0
 800694a:	6123      	str	r3, [r4, #16]
 800694c:	4665      	mov	r5, ip
 800694e:	e7b9      	b.n	80068c4 <_printf_i+0x118>
 8006950:	6813      	ldr	r3, [r2, #0]
 8006952:	1d19      	adds	r1, r3, #4
 8006954:	6011      	str	r1, [r2, #0]
 8006956:	681d      	ldr	r5, [r3, #0]
 8006958:	6862      	ldr	r2, [r4, #4]
 800695a:	2100      	movs	r1, #0
 800695c:	4628      	mov	r0, r5
 800695e:	f7f9 fc3f 	bl	80001e0 <memchr>
 8006962:	b108      	cbz	r0, 8006968 <_printf_i+0x1bc>
 8006964:	1b40      	subs	r0, r0, r5
 8006966:	6060      	str	r0, [r4, #4]
 8006968:	6863      	ldr	r3, [r4, #4]
 800696a:	6123      	str	r3, [r4, #16]
 800696c:	2300      	movs	r3, #0
 800696e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006972:	e7a7      	b.n	80068c4 <_printf_i+0x118>
 8006974:	6923      	ldr	r3, [r4, #16]
 8006976:	462a      	mov	r2, r5
 8006978:	4639      	mov	r1, r7
 800697a:	4630      	mov	r0, r6
 800697c:	47c0      	blx	r8
 800697e:	3001      	adds	r0, #1
 8006980:	d0aa      	beq.n	80068d8 <_printf_i+0x12c>
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	079b      	lsls	r3, r3, #30
 8006986:	d413      	bmi.n	80069b0 <_printf_i+0x204>
 8006988:	68e0      	ldr	r0, [r4, #12]
 800698a:	9b03      	ldr	r3, [sp, #12]
 800698c:	4298      	cmp	r0, r3
 800698e:	bfb8      	it	lt
 8006990:	4618      	movlt	r0, r3
 8006992:	e7a3      	b.n	80068dc <_printf_i+0x130>
 8006994:	2301      	movs	r3, #1
 8006996:	464a      	mov	r2, r9
 8006998:	4639      	mov	r1, r7
 800699a:	4630      	mov	r0, r6
 800699c:	47c0      	blx	r8
 800699e:	3001      	adds	r0, #1
 80069a0:	d09a      	beq.n	80068d8 <_printf_i+0x12c>
 80069a2:	3501      	adds	r5, #1
 80069a4:	68e3      	ldr	r3, [r4, #12]
 80069a6:	9a03      	ldr	r2, [sp, #12]
 80069a8:	1a9b      	subs	r3, r3, r2
 80069aa:	42ab      	cmp	r3, r5
 80069ac:	dcf2      	bgt.n	8006994 <_printf_i+0x1e8>
 80069ae:	e7eb      	b.n	8006988 <_printf_i+0x1dc>
 80069b0:	2500      	movs	r5, #0
 80069b2:	f104 0919 	add.w	r9, r4, #25
 80069b6:	e7f5      	b.n	80069a4 <_printf_i+0x1f8>
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1ac      	bne.n	8006916 <_printf_i+0x16a>
 80069bc:	7803      	ldrb	r3, [r0, #0]
 80069be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069c6:	e76c      	b.n	80068a2 <_printf_i+0xf6>
 80069c8:	0800ba36 	.word	0x0800ba36
 80069cc:	0800ba47 	.word	0x0800ba47

080069d0 <_scanf_float>:
 80069d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d4:	469a      	mov	sl, r3
 80069d6:	688b      	ldr	r3, [r1, #8]
 80069d8:	4616      	mov	r6, r2
 80069da:	1e5a      	subs	r2, r3, #1
 80069dc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80069e0:	b087      	sub	sp, #28
 80069e2:	bf83      	ittte	hi
 80069e4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80069e8:	189b      	addhi	r3, r3, r2
 80069ea:	9301      	strhi	r3, [sp, #4]
 80069ec:	2300      	movls	r3, #0
 80069ee:	bf86      	itte	hi
 80069f0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80069f4:	608b      	strhi	r3, [r1, #8]
 80069f6:	9301      	strls	r3, [sp, #4]
 80069f8:	680b      	ldr	r3, [r1, #0]
 80069fa:	4688      	mov	r8, r1
 80069fc:	f04f 0b00 	mov.w	fp, #0
 8006a00:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006a04:	f848 3b1c 	str.w	r3, [r8], #28
 8006a08:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006a0c:	4607      	mov	r7, r0
 8006a0e:	460c      	mov	r4, r1
 8006a10:	4645      	mov	r5, r8
 8006a12:	465a      	mov	r2, fp
 8006a14:	46d9      	mov	r9, fp
 8006a16:	f8cd b008 	str.w	fp, [sp, #8]
 8006a1a:	68a1      	ldr	r1, [r4, #8]
 8006a1c:	b181      	cbz	r1, 8006a40 <_scanf_float+0x70>
 8006a1e:	6833      	ldr	r3, [r6, #0]
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	2b49      	cmp	r3, #73	; 0x49
 8006a24:	d071      	beq.n	8006b0a <_scanf_float+0x13a>
 8006a26:	d84d      	bhi.n	8006ac4 <_scanf_float+0xf4>
 8006a28:	2b39      	cmp	r3, #57	; 0x39
 8006a2a:	d840      	bhi.n	8006aae <_scanf_float+0xde>
 8006a2c:	2b31      	cmp	r3, #49	; 0x31
 8006a2e:	f080 8088 	bcs.w	8006b42 <_scanf_float+0x172>
 8006a32:	2b2d      	cmp	r3, #45	; 0x2d
 8006a34:	f000 8090 	beq.w	8006b58 <_scanf_float+0x188>
 8006a38:	d815      	bhi.n	8006a66 <_scanf_float+0x96>
 8006a3a:	2b2b      	cmp	r3, #43	; 0x2b
 8006a3c:	f000 808c 	beq.w	8006b58 <_scanf_float+0x188>
 8006a40:	f1b9 0f00 	cmp.w	r9, #0
 8006a44:	d003      	beq.n	8006a4e <_scanf_float+0x7e>
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a4c:	6023      	str	r3, [r4, #0]
 8006a4e:	3a01      	subs	r2, #1
 8006a50:	2a01      	cmp	r2, #1
 8006a52:	f200 80ea 	bhi.w	8006c2a <_scanf_float+0x25a>
 8006a56:	4545      	cmp	r5, r8
 8006a58:	f200 80dc 	bhi.w	8006c14 <_scanf_float+0x244>
 8006a5c:	2601      	movs	r6, #1
 8006a5e:	4630      	mov	r0, r6
 8006a60:	b007      	add	sp, #28
 8006a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a66:	2b2e      	cmp	r3, #46	; 0x2e
 8006a68:	f000 809f 	beq.w	8006baa <_scanf_float+0x1da>
 8006a6c:	2b30      	cmp	r3, #48	; 0x30
 8006a6e:	d1e7      	bne.n	8006a40 <_scanf_float+0x70>
 8006a70:	6820      	ldr	r0, [r4, #0]
 8006a72:	f410 7f80 	tst.w	r0, #256	; 0x100
 8006a76:	d064      	beq.n	8006b42 <_scanf_float+0x172>
 8006a78:	9b01      	ldr	r3, [sp, #4]
 8006a7a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8006a7e:	6020      	str	r0, [r4, #0]
 8006a80:	f109 0901 	add.w	r9, r9, #1
 8006a84:	b11b      	cbz	r3, 8006a8e <_scanf_float+0xbe>
 8006a86:	3b01      	subs	r3, #1
 8006a88:	3101      	adds	r1, #1
 8006a8a:	9301      	str	r3, [sp, #4]
 8006a8c:	60a1      	str	r1, [r4, #8]
 8006a8e:	68a3      	ldr	r3, [r4, #8]
 8006a90:	3b01      	subs	r3, #1
 8006a92:	60a3      	str	r3, [r4, #8]
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	3301      	adds	r3, #1
 8006a98:	6123      	str	r3, [r4, #16]
 8006a9a:	6873      	ldr	r3, [r6, #4]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	6073      	str	r3, [r6, #4]
 8006aa2:	f340 80ac 	ble.w	8006bfe <_scanf_float+0x22e>
 8006aa6:	6833      	ldr	r3, [r6, #0]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	6033      	str	r3, [r6, #0]
 8006aac:	e7b5      	b.n	8006a1a <_scanf_float+0x4a>
 8006aae:	2b45      	cmp	r3, #69	; 0x45
 8006ab0:	f000 8085 	beq.w	8006bbe <_scanf_float+0x1ee>
 8006ab4:	2b46      	cmp	r3, #70	; 0x46
 8006ab6:	d06a      	beq.n	8006b8e <_scanf_float+0x1be>
 8006ab8:	2b41      	cmp	r3, #65	; 0x41
 8006aba:	d1c1      	bne.n	8006a40 <_scanf_float+0x70>
 8006abc:	2a01      	cmp	r2, #1
 8006abe:	d1bf      	bne.n	8006a40 <_scanf_float+0x70>
 8006ac0:	2202      	movs	r2, #2
 8006ac2:	e046      	b.n	8006b52 <_scanf_float+0x182>
 8006ac4:	2b65      	cmp	r3, #101	; 0x65
 8006ac6:	d07a      	beq.n	8006bbe <_scanf_float+0x1ee>
 8006ac8:	d818      	bhi.n	8006afc <_scanf_float+0x12c>
 8006aca:	2b54      	cmp	r3, #84	; 0x54
 8006acc:	d066      	beq.n	8006b9c <_scanf_float+0x1cc>
 8006ace:	d811      	bhi.n	8006af4 <_scanf_float+0x124>
 8006ad0:	2b4e      	cmp	r3, #78	; 0x4e
 8006ad2:	d1b5      	bne.n	8006a40 <_scanf_float+0x70>
 8006ad4:	2a00      	cmp	r2, #0
 8006ad6:	d146      	bne.n	8006b66 <_scanf_float+0x196>
 8006ad8:	f1b9 0f00 	cmp.w	r9, #0
 8006adc:	d145      	bne.n	8006b6a <_scanf_float+0x19a>
 8006ade:	6821      	ldr	r1, [r4, #0]
 8006ae0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006ae4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006ae8:	d13f      	bne.n	8006b6a <_scanf_float+0x19a>
 8006aea:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006aee:	6021      	str	r1, [r4, #0]
 8006af0:	2201      	movs	r2, #1
 8006af2:	e02e      	b.n	8006b52 <_scanf_float+0x182>
 8006af4:	2b59      	cmp	r3, #89	; 0x59
 8006af6:	d01e      	beq.n	8006b36 <_scanf_float+0x166>
 8006af8:	2b61      	cmp	r3, #97	; 0x61
 8006afa:	e7de      	b.n	8006aba <_scanf_float+0xea>
 8006afc:	2b6e      	cmp	r3, #110	; 0x6e
 8006afe:	d0e9      	beq.n	8006ad4 <_scanf_float+0x104>
 8006b00:	d815      	bhi.n	8006b2e <_scanf_float+0x15e>
 8006b02:	2b66      	cmp	r3, #102	; 0x66
 8006b04:	d043      	beq.n	8006b8e <_scanf_float+0x1be>
 8006b06:	2b69      	cmp	r3, #105	; 0x69
 8006b08:	d19a      	bne.n	8006a40 <_scanf_float+0x70>
 8006b0a:	f1bb 0f00 	cmp.w	fp, #0
 8006b0e:	d138      	bne.n	8006b82 <_scanf_float+0x1b2>
 8006b10:	f1b9 0f00 	cmp.w	r9, #0
 8006b14:	d197      	bne.n	8006a46 <_scanf_float+0x76>
 8006b16:	6821      	ldr	r1, [r4, #0]
 8006b18:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006b1c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006b20:	d195      	bne.n	8006a4e <_scanf_float+0x7e>
 8006b22:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006b26:	6021      	str	r1, [r4, #0]
 8006b28:	f04f 0b01 	mov.w	fp, #1
 8006b2c:	e011      	b.n	8006b52 <_scanf_float+0x182>
 8006b2e:	2b74      	cmp	r3, #116	; 0x74
 8006b30:	d034      	beq.n	8006b9c <_scanf_float+0x1cc>
 8006b32:	2b79      	cmp	r3, #121	; 0x79
 8006b34:	d184      	bne.n	8006a40 <_scanf_float+0x70>
 8006b36:	f1bb 0f07 	cmp.w	fp, #7
 8006b3a:	d181      	bne.n	8006a40 <_scanf_float+0x70>
 8006b3c:	f04f 0b08 	mov.w	fp, #8
 8006b40:	e007      	b.n	8006b52 <_scanf_float+0x182>
 8006b42:	eb12 0f0b 	cmn.w	r2, fp
 8006b46:	f47f af7b 	bne.w	8006a40 <_scanf_float+0x70>
 8006b4a:	6821      	ldr	r1, [r4, #0]
 8006b4c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006b50:	6021      	str	r1, [r4, #0]
 8006b52:	702b      	strb	r3, [r5, #0]
 8006b54:	3501      	adds	r5, #1
 8006b56:	e79a      	b.n	8006a8e <_scanf_float+0xbe>
 8006b58:	6821      	ldr	r1, [r4, #0]
 8006b5a:	0608      	lsls	r0, r1, #24
 8006b5c:	f57f af70 	bpl.w	8006a40 <_scanf_float+0x70>
 8006b60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006b64:	e7f4      	b.n	8006b50 <_scanf_float+0x180>
 8006b66:	2a02      	cmp	r2, #2
 8006b68:	d047      	beq.n	8006bfa <_scanf_float+0x22a>
 8006b6a:	f1bb 0f01 	cmp.w	fp, #1
 8006b6e:	d003      	beq.n	8006b78 <_scanf_float+0x1a8>
 8006b70:	f1bb 0f04 	cmp.w	fp, #4
 8006b74:	f47f af64 	bne.w	8006a40 <_scanf_float+0x70>
 8006b78:	f10b 0b01 	add.w	fp, fp, #1
 8006b7c:	fa5f fb8b 	uxtb.w	fp, fp
 8006b80:	e7e7      	b.n	8006b52 <_scanf_float+0x182>
 8006b82:	f1bb 0f03 	cmp.w	fp, #3
 8006b86:	d0f7      	beq.n	8006b78 <_scanf_float+0x1a8>
 8006b88:	f1bb 0f05 	cmp.w	fp, #5
 8006b8c:	e7f2      	b.n	8006b74 <_scanf_float+0x1a4>
 8006b8e:	f1bb 0f02 	cmp.w	fp, #2
 8006b92:	f47f af55 	bne.w	8006a40 <_scanf_float+0x70>
 8006b96:	f04f 0b03 	mov.w	fp, #3
 8006b9a:	e7da      	b.n	8006b52 <_scanf_float+0x182>
 8006b9c:	f1bb 0f06 	cmp.w	fp, #6
 8006ba0:	f47f af4e 	bne.w	8006a40 <_scanf_float+0x70>
 8006ba4:	f04f 0b07 	mov.w	fp, #7
 8006ba8:	e7d3      	b.n	8006b52 <_scanf_float+0x182>
 8006baa:	6821      	ldr	r1, [r4, #0]
 8006bac:	0588      	lsls	r0, r1, #22
 8006bae:	f57f af47 	bpl.w	8006a40 <_scanf_float+0x70>
 8006bb2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006bb6:	6021      	str	r1, [r4, #0]
 8006bb8:	f8cd 9008 	str.w	r9, [sp, #8]
 8006bbc:	e7c9      	b.n	8006b52 <_scanf_float+0x182>
 8006bbe:	6821      	ldr	r1, [r4, #0]
 8006bc0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006bc4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006bc8:	d006      	beq.n	8006bd8 <_scanf_float+0x208>
 8006bca:	0548      	lsls	r0, r1, #21
 8006bcc:	f57f af38 	bpl.w	8006a40 <_scanf_float+0x70>
 8006bd0:	f1b9 0f00 	cmp.w	r9, #0
 8006bd4:	f43f af3b 	beq.w	8006a4e <_scanf_float+0x7e>
 8006bd8:	0588      	lsls	r0, r1, #22
 8006bda:	bf58      	it	pl
 8006bdc:	9802      	ldrpl	r0, [sp, #8]
 8006bde:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006be2:	bf58      	it	pl
 8006be4:	eba9 0000 	subpl.w	r0, r9, r0
 8006be8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006bec:	bf58      	it	pl
 8006bee:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006bf2:	6021      	str	r1, [r4, #0]
 8006bf4:	f04f 0900 	mov.w	r9, #0
 8006bf8:	e7ab      	b.n	8006b52 <_scanf_float+0x182>
 8006bfa:	2203      	movs	r2, #3
 8006bfc:	e7a9      	b.n	8006b52 <_scanf_float+0x182>
 8006bfe:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c02:	9205      	str	r2, [sp, #20]
 8006c04:	4631      	mov	r1, r6
 8006c06:	4638      	mov	r0, r7
 8006c08:	4798      	blx	r3
 8006c0a:	9a05      	ldr	r2, [sp, #20]
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f43f af04 	beq.w	8006a1a <_scanf_float+0x4a>
 8006c12:	e715      	b.n	8006a40 <_scanf_float+0x70>
 8006c14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c18:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c1c:	4632      	mov	r2, r6
 8006c1e:	4638      	mov	r0, r7
 8006c20:	4798      	blx	r3
 8006c22:	6923      	ldr	r3, [r4, #16]
 8006c24:	3b01      	subs	r3, #1
 8006c26:	6123      	str	r3, [r4, #16]
 8006c28:	e715      	b.n	8006a56 <_scanf_float+0x86>
 8006c2a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006c2e:	2b06      	cmp	r3, #6
 8006c30:	d80a      	bhi.n	8006c48 <_scanf_float+0x278>
 8006c32:	f1bb 0f02 	cmp.w	fp, #2
 8006c36:	d968      	bls.n	8006d0a <_scanf_float+0x33a>
 8006c38:	f1ab 0b03 	sub.w	fp, fp, #3
 8006c3c:	fa5f fb8b 	uxtb.w	fp, fp
 8006c40:	eba5 0b0b 	sub.w	fp, r5, fp
 8006c44:	455d      	cmp	r5, fp
 8006c46:	d14b      	bne.n	8006ce0 <_scanf_float+0x310>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	05da      	lsls	r2, r3, #23
 8006c4c:	d51f      	bpl.n	8006c8e <_scanf_float+0x2be>
 8006c4e:	055b      	lsls	r3, r3, #21
 8006c50:	d468      	bmi.n	8006d24 <_scanf_float+0x354>
 8006c52:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006c56:	6923      	ldr	r3, [r4, #16]
 8006c58:	2965      	cmp	r1, #101	; 0x65
 8006c5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c5e:	f105 3bff 	add.w	fp, r5, #4294967295
 8006c62:	6123      	str	r3, [r4, #16]
 8006c64:	d00d      	beq.n	8006c82 <_scanf_float+0x2b2>
 8006c66:	2945      	cmp	r1, #69	; 0x45
 8006c68:	d00b      	beq.n	8006c82 <_scanf_float+0x2b2>
 8006c6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c6e:	4632      	mov	r2, r6
 8006c70:	4638      	mov	r0, r7
 8006c72:	4798      	blx	r3
 8006c74:	6923      	ldr	r3, [r4, #16]
 8006c76:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	f1a5 0b02 	sub.w	fp, r5, #2
 8006c80:	6123      	str	r3, [r4, #16]
 8006c82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c86:	4632      	mov	r2, r6
 8006c88:	4638      	mov	r0, r7
 8006c8a:	4798      	blx	r3
 8006c8c:	465d      	mov	r5, fp
 8006c8e:	6826      	ldr	r6, [r4, #0]
 8006c90:	f016 0610 	ands.w	r6, r6, #16
 8006c94:	d17a      	bne.n	8006d8c <_scanf_float+0x3bc>
 8006c96:	702e      	strb	r6, [r5, #0]
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ca2:	d142      	bne.n	8006d2a <_scanf_float+0x35a>
 8006ca4:	9b02      	ldr	r3, [sp, #8]
 8006ca6:	eba9 0303 	sub.w	r3, r9, r3
 8006caa:	425a      	negs	r2, r3
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d149      	bne.n	8006d44 <_scanf_float+0x374>
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	4641      	mov	r1, r8
 8006cb4:	4638      	mov	r0, r7
 8006cb6:	f000 fea3 	bl	8007a00 <_strtod_r>
 8006cba:	6825      	ldr	r5, [r4, #0]
 8006cbc:	f8da 3000 	ldr.w	r3, [sl]
 8006cc0:	f015 0f02 	tst.w	r5, #2
 8006cc4:	f103 0204 	add.w	r2, r3, #4
 8006cc8:	ec59 8b10 	vmov	r8, r9, d0
 8006ccc:	f8ca 2000 	str.w	r2, [sl]
 8006cd0:	d043      	beq.n	8006d5a <_scanf_float+0x38a>
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	e9c3 8900 	strd	r8, r9, [r3]
 8006cd8:	68e3      	ldr	r3, [r4, #12]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	60e3      	str	r3, [r4, #12]
 8006cde:	e6be      	b.n	8006a5e <_scanf_float+0x8e>
 8006ce0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ce4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006ce8:	4632      	mov	r2, r6
 8006cea:	4638      	mov	r0, r7
 8006cec:	4798      	blx	r3
 8006cee:	6923      	ldr	r3, [r4, #16]
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	6123      	str	r3, [r4, #16]
 8006cf4:	e7a6      	b.n	8006c44 <_scanf_float+0x274>
 8006cf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cfa:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006cfe:	4632      	mov	r2, r6
 8006d00:	4638      	mov	r0, r7
 8006d02:	4798      	blx	r3
 8006d04:	6923      	ldr	r3, [r4, #16]
 8006d06:	3b01      	subs	r3, #1
 8006d08:	6123      	str	r3, [r4, #16]
 8006d0a:	4545      	cmp	r5, r8
 8006d0c:	d8f3      	bhi.n	8006cf6 <_scanf_float+0x326>
 8006d0e:	e6a5      	b.n	8006a5c <_scanf_float+0x8c>
 8006d10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d14:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006d18:	4632      	mov	r2, r6
 8006d1a:	4638      	mov	r0, r7
 8006d1c:	4798      	blx	r3
 8006d1e:	6923      	ldr	r3, [r4, #16]
 8006d20:	3b01      	subs	r3, #1
 8006d22:	6123      	str	r3, [r4, #16]
 8006d24:	4545      	cmp	r5, r8
 8006d26:	d8f3      	bhi.n	8006d10 <_scanf_float+0x340>
 8006d28:	e698      	b.n	8006a5c <_scanf_float+0x8c>
 8006d2a:	9b03      	ldr	r3, [sp, #12]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d0bf      	beq.n	8006cb0 <_scanf_float+0x2e0>
 8006d30:	9904      	ldr	r1, [sp, #16]
 8006d32:	230a      	movs	r3, #10
 8006d34:	4632      	mov	r2, r6
 8006d36:	3101      	adds	r1, #1
 8006d38:	4638      	mov	r0, r7
 8006d3a:	f000 feed 	bl	8007b18 <_strtol_r>
 8006d3e:	9b03      	ldr	r3, [sp, #12]
 8006d40:	9d04      	ldr	r5, [sp, #16]
 8006d42:	1ac2      	subs	r2, r0, r3
 8006d44:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006d48:	429d      	cmp	r5, r3
 8006d4a:	bf28      	it	cs
 8006d4c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006d50:	490f      	ldr	r1, [pc, #60]	; (8006d90 <_scanf_float+0x3c0>)
 8006d52:	4628      	mov	r0, r5
 8006d54:	f000 f824 	bl	8006da0 <siprintf>
 8006d58:	e7aa      	b.n	8006cb0 <_scanf_float+0x2e0>
 8006d5a:	f015 0504 	ands.w	r5, r5, #4
 8006d5e:	d1b8      	bne.n	8006cd2 <_scanf_float+0x302>
 8006d60:	681f      	ldr	r7, [r3, #0]
 8006d62:	ee10 2a10 	vmov	r2, s0
 8006d66:	464b      	mov	r3, r9
 8006d68:	ee10 0a10 	vmov	r0, s0
 8006d6c:	4649      	mov	r1, r9
 8006d6e:	f7f9 fedd 	bl	8000b2c <__aeabi_dcmpun>
 8006d72:	b128      	cbz	r0, 8006d80 <_scanf_float+0x3b0>
 8006d74:	4628      	mov	r0, r5
 8006d76:	f000 f80d 	bl	8006d94 <nanf>
 8006d7a:	ed87 0a00 	vstr	s0, [r7]
 8006d7e:	e7ab      	b.n	8006cd8 <_scanf_float+0x308>
 8006d80:	4640      	mov	r0, r8
 8006d82:	4649      	mov	r1, r9
 8006d84:	f7f9 ff30 	bl	8000be8 <__aeabi_d2f>
 8006d88:	6038      	str	r0, [r7, #0]
 8006d8a:	e7a5      	b.n	8006cd8 <_scanf_float+0x308>
 8006d8c:	2600      	movs	r6, #0
 8006d8e:	e666      	b.n	8006a5e <_scanf_float+0x8e>
 8006d90:	0800ba58 	.word	0x0800ba58

08006d94 <nanf>:
 8006d94:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006d9c <nanf+0x8>
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	7fc00000 	.word	0x7fc00000

08006da0 <siprintf>:
 8006da0:	b40e      	push	{r1, r2, r3}
 8006da2:	b500      	push	{lr}
 8006da4:	b09c      	sub	sp, #112	; 0x70
 8006da6:	ab1d      	add	r3, sp, #116	; 0x74
 8006da8:	9002      	str	r0, [sp, #8]
 8006daa:	9006      	str	r0, [sp, #24]
 8006dac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006db0:	4809      	ldr	r0, [pc, #36]	; (8006dd8 <siprintf+0x38>)
 8006db2:	9107      	str	r1, [sp, #28]
 8006db4:	9104      	str	r1, [sp, #16]
 8006db6:	4909      	ldr	r1, [pc, #36]	; (8006ddc <siprintf+0x3c>)
 8006db8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dbc:	9105      	str	r1, [sp, #20]
 8006dbe:	6800      	ldr	r0, [r0, #0]
 8006dc0:	9301      	str	r3, [sp, #4]
 8006dc2:	a902      	add	r1, sp, #8
 8006dc4:	f002 fd6e 	bl	80098a4 <_svfiprintf_r>
 8006dc8:	9b02      	ldr	r3, [sp, #8]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	701a      	strb	r2, [r3, #0]
 8006dce:	b01c      	add	sp, #112	; 0x70
 8006dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dd4:	b003      	add	sp, #12
 8006dd6:	4770      	bx	lr
 8006dd8:	20000014 	.word	0x20000014
 8006ddc:	ffff0208 	.word	0xffff0208

08006de0 <sulp>:
 8006de0:	b570      	push	{r4, r5, r6, lr}
 8006de2:	4604      	mov	r4, r0
 8006de4:	460d      	mov	r5, r1
 8006de6:	ec45 4b10 	vmov	d0, r4, r5
 8006dea:	4616      	mov	r6, r2
 8006dec:	f002 fb16 	bl	800941c <__ulp>
 8006df0:	ec51 0b10 	vmov	r0, r1, d0
 8006df4:	b17e      	cbz	r6, 8006e16 <sulp+0x36>
 8006df6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006dfa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	dd09      	ble.n	8006e16 <sulp+0x36>
 8006e02:	051b      	lsls	r3, r3, #20
 8006e04:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006e08:	2400      	movs	r4, #0
 8006e0a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006e0e:	4622      	mov	r2, r4
 8006e10:	462b      	mov	r3, r5
 8006e12:	f7f9 fbf1 	bl	80005f8 <__aeabi_dmul>
 8006e16:	bd70      	pop	{r4, r5, r6, pc}

08006e18 <_strtod_l>:
 8006e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1c:	461f      	mov	r7, r3
 8006e1e:	b0a1      	sub	sp, #132	; 0x84
 8006e20:	2300      	movs	r3, #0
 8006e22:	4681      	mov	r9, r0
 8006e24:	4638      	mov	r0, r7
 8006e26:	460e      	mov	r6, r1
 8006e28:	9217      	str	r2, [sp, #92]	; 0x5c
 8006e2a:	931c      	str	r3, [sp, #112]	; 0x70
 8006e2c:	f001 fff5 	bl	8008e1a <__localeconv_l>
 8006e30:	4680      	mov	r8, r0
 8006e32:	6800      	ldr	r0, [r0, #0]
 8006e34:	f7f9 f9cc 	bl	80001d0 <strlen>
 8006e38:	f04f 0a00 	mov.w	sl, #0
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	f04f 0b00 	mov.w	fp, #0
 8006e42:	961b      	str	r6, [sp, #108]	; 0x6c
 8006e44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e46:	781a      	ldrb	r2, [r3, #0]
 8006e48:	2a0d      	cmp	r2, #13
 8006e4a:	d832      	bhi.n	8006eb2 <_strtod_l+0x9a>
 8006e4c:	2a09      	cmp	r2, #9
 8006e4e:	d236      	bcs.n	8006ebe <_strtod_l+0xa6>
 8006e50:	2a00      	cmp	r2, #0
 8006e52:	d03e      	beq.n	8006ed2 <_strtod_l+0xba>
 8006e54:	2300      	movs	r3, #0
 8006e56:	930d      	str	r3, [sp, #52]	; 0x34
 8006e58:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006e5a:	782b      	ldrb	r3, [r5, #0]
 8006e5c:	2b30      	cmp	r3, #48	; 0x30
 8006e5e:	f040 80ac 	bne.w	8006fba <_strtod_l+0x1a2>
 8006e62:	786b      	ldrb	r3, [r5, #1]
 8006e64:	2b58      	cmp	r3, #88	; 0x58
 8006e66:	d001      	beq.n	8006e6c <_strtod_l+0x54>
 8006e68:	2b78      	cmp	r3, #120	; 0x78
 8006e6a:	d167      	bne.n	8006f3c <_strtod_l+0x124>
 8006e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e6e:	9301      	str	r3, [sp, #4]
 8006e70:	ab1c      	add	r3, sp, #112	; 0x70
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	9702      	str	r7, [sp, #8]
 8006e76:	ab1d      	add	r3, sp, #116	; 0x74
 8006e78:	4a88      	ldr	r2, [pc, #544]	; (800709c <_strtod_l+0x284>)
 8006e7a:	a91b      	add	r1, sp, #108	; 0x6c
 8006e7c:	4648      	mov	r0, r9
 8006e7e:	f001 fcf2 	bl	8008866 <__gethex>
 8006e82:	f010 0407 	ands.w	r4, r0, #7
 8006e86:	4606      	mov	r6, r0
 8006e88:	d005      	beq.n	8006e96 <_strtod_l+0x7e>
 8006e8a:	2c06      	cmp	r4, #6
 8006e8c:	d12b      	bne.n	8006ee6 <_strtod_l+0xce>
 8006e8e:	3501      	adds	r5, #1
 8006e90:	2300      	movs	r3, #0
 8006e92:	951b      	str	r5, [sp, #108]	; 0x6c
 8006e94:	930d      	str	r3, [sp, #52]	; 0x34
 8006e96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f040 859a 	bne.w	80079d2 <_strtod_l+0xbba>
 8006e9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ea0:	b1e3      	cbz	r3, 8006edc <_strtod_l+0xc4>
 8006ea2:	4652      	mov	r2, sl
 8006ea4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006ea8:	ec43 2b10 	vmov	d0, r2, r3
 8006eac:	b021      	add	sp, #132	; 0x84
 8006eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb2:	2a2b      	cmp	r2, #43	; 0x2b
 8006eb4:	d015      	beq.n	8006ee2 <_strtod_l+0xca>
 8006eb6:	2a2d      	cmp	r2, #45	; 0x2d
 8006eb8:	d004      	beq.n	8006ec4 <_strtod_l+0xac>
 8006eba:	2a20      	cmp	r2, #32
 8006ebc:	d1ca      	bne.n	8006e54 <_strtod_l+0x3c>
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	931b      	str	r3, [sp, #108]	; 0x6c
 8006ec2:	e7bf      	b.n	8006e44 <_strtod_l+0x2c>
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	920d      	str	r2, [sp, #52]	; 0x34
 8006ec8:	1c5a      	adds	r2, r3, #1
 8006eca:	921b      	str	r2, [sp, #108]	; 0x6c
 8006ecc:	785b      	ldrb	r3, [r3, #1]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1c2      	bne.n	8006e58 <_strtod_l+0x40>
 8006ed2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ed4:	961b      	str	r6, [sp, #108]	; 0x6c
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f040 8579 	bne.w	80079ce <_strtod_l+0xbb6>
 8006edc:	4652      	mov	r2, sl
 8006ede:	465b      	mov	r3, fp
 8006ee0:	e7e2      	b.n	8006ea8 <_strtod_l+0x90>
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	e7ef      	b.n	8006ec6 <_strtod_l+0xae>
 8006ee6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006ee8:	b13a      	cbz	r2, 8006efa <_strtod_l+0xe2>
 8006eea:	2135      	movs	r1, #53	; 0x35
 8006eec:	a81e      	add	r0, sp, #120	; 0x78
 8006eee:	f002 fb8d 	bl	800960c <__copybits>
 8006ef2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006ef4:	4648      	mov	r0, r9
 8006ef6:	f001 fffa 	bl	8008eee <_Bfree>
 8006efa:	3c01      	subs	r4, #1
 8006efc:	2c04      	cmp	r4, #4
 8006efe:	d806      	bhi.n	8006f0e <_strtod_l+0xf6>
 8006f00:	e8df f004 	tbb	[pc, r4]
 8006f04:	1714030a 	.word	0x1714030a
 8006f08:	0a          	.byte	0x0a
 8006f09:	00          	.byte	0x00
 8006f0a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006f0e:	0730      	lsls	r0, r6, #28
 8006f10:	d5c1      	bpl.n	8006e96 <_strtod_l+0x7e>
 8006f12:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006f16:	e7be      	b.n	8006e96 <_strtod_l+0x7e>
 8006f18:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006f1c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006f1e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006f22:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006f26:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006f2a:	e7f0      	b.n	8006f0e <_strtod_l+0xf6>
 8006f2c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80070a0 <_strtod_l+0x288>
 8006f30:	e7ed      	b.n	8006f0e <_strtod_l+0xf6>
 8006f32:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006f36:	f04f 3aff 	mov.w	sl, #4294967295
 8006f3a:	e7e8      	b.n	8006f0e <_strtod_l+0xf6>
 8006f3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f3e:	1c5a      	adds	r2, r3, #1
 8006f40:	921b      	str	r2, [sp, #108]	; 0x6c
 8006f42:	785b      	ldrb	r3, [r3, #1]
 8006f44:	2b30      	cmp	r3, #48	; 0x30
 8006f46:	d0f9      	beq.n	8006f3c <_strtod_l+0x124>
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d0a4      	beq.n	8006e96 <_strtod_l+0x7e>
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	2500      	movs	r5, #0
 8006f50:	9306      	str	r3, [sp, #24]
 8006f52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f54:	9308      	str	r3, [sp, #32]
 8006f56:	9507      	str	r5, [sp, #28]
 8006f58:	9505      	str	r5, [sp, #20]
 8006f5a:	220a      	movs	r2, #10
 8006f5c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006f5e:	7807      	ldrb	r7, [r0, #0]
 8006f60:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006f64:	b2d9      	uxtb	r1, r3
 8006f66:	2909      	cmp	r1, #9
 8006f68:	d929      	bls.n	8006fbe <_strtod_l+0x1a6>
 8006f6a:	4622      	mov	r2, r4
 8006f6c:	f8d8 1000 	ldr.w	r1, [r8]
 8006f70:	f002 fda0 	bl	8009ab4 <strncmp>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	d031      	beq.n	8006fdc <_strtod_l+0x1c4>
 8006f78:	2000      	movs	r0, #0
 8006f7a:	9c05      	ldr	r4, [sp, #20]
 8006f7c:	9004      	str	r0, [sp, #16]
 8006f7e:	463b      	mov	r3, r7
 8006f80:	4602      	mov	r2, r0
 8006f82:	2b65      	cmp	r3, #101	; 0x65
 8006f84:	d001      	beq.n	8006f8a <_strtod_l+0x172>
 8006f86:	2b45      	cmp	r3, #69	; 0x45
 8006f88:	d114      	bne.n	8006fb4 <_strtod_l+0x19c>
 8006f8a:	b924      	cbnz	r4, 8006f96 <_strtod_l+0x17e>
 8006f8c:	b910      	cbnz	r0, 8006f94 <_strtod_l+0x17c>
 8006f8e:	9b06      	ldr	r3, [sp, #24]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d09e      	beq.n	8006ed2 <_strtod_l+0xba>
 8006f94:	2400      	movs	r4, #0
 8006f96:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006f98:	1c73      	adds	r3, r6, #1
 8006f9a:	931b      	str	r3, [sp, #108]	; 0x6c
 8006f9c:	7873      	ldrb	r3, [r6, #1]
 8006f9e:	2b2b      	cmp	r3, #43	; 0x2b
 8006fa0:	d078      	beq.n	8007094 <_strtod_l+0x27c>
 8006fa2:	2b2d      	cmp	r3, #45	; 0x2d
 8006fa4:	d070      	beq.n	8007088 <_strtod_l+0x270>
 8006fa6:	f04f 0c00 	mov.w	ip, #0
 8006faa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006fae:	2f09      	cmp	r7, #9
 8006fb0:	d97c      	bls.n	80070ac <_strtod_l+0x294>
 8006fb2:	961b      	str	r6, [sp, #108]	; 0x6c
 8006fb4:	f04f 0e00 	mov.w	lr, #0
 8006fb8:	e09a      	b.n	80070f0 <_strtod_l+0x2d8>
 8006fba:	2300      	movs	r3, #0
 8006fbc:	e7c7      	b.n	8006f4e <_strtod_l+0x136>
 8006fbe:	9905      	ldr	r1, [sp, #20]
 8006fc0:	2908      	cmp	r1, #8
 8006fc2:	bfdd      	ittte	le
 8006fc4:	9907      	ldrle	r1, [sp, #28]
 8006fc6:	fb02 3301 	mlale	r3, r2, r1, r3
 8006fca:	9307      	strle	r3, [sp, #28]
 8006fcc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006fd0:	9b05      	ldr	r3, [sp, #20]
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	9305      	str	r3, [sp, #20]
 8006fd8:	901b      	str	r0, [sp, #108]	; 0x6c
 8006fda:	e7bf      	b.n	8006f5c <_strtod_l+0x144>
 8006fdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006fde:	191a      	adds	r2, r3, r4
 8006fe0:	921b      	str	r2, [sp, #108]	; 0x6c
 8006fe2:	9a05      	ldr	r2, [sp, #20]
 8006fe4:	5d1b      	ldrb	r3, [r3, r4]
 8006fe6:	2a00      	cmp	r2, #0
 8006fe8:	d037      	beq.n	800705a <_strtod_l+0x242>
 8006fea:	9c05      	ldr	r4, [sp, #20]
 8006fec:	4602      	mov	r2, r0
 8006fee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006ff2:	2909      	cmp	r1, #9
 8006ff4:	d913      	bls.n	800701e <_strtod_l+0x206>
 8006ff6:	2101      	movs	r1, #1
 8006ff8:	9104      	str	r1, [sp, #16]
 8006ffa:	e7c2      	b.n	8006f82 <_strtod_l+0x16a>
 8006ffc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ffe:	1c5a      	adds	r2, r3, #1
 8007000:	921b      	str	r2, [sp, #108]	; 0x6c
 8007002:	785b      	ldrb	r3, [r3, #1]
 8007004:	3001      	adds	r0, #1
 8007006:	2b30      	cmp	r3, #48	; 0x30
 8007008:	d0f8      	beq.n	8006ffc <_strtod_l+0x1e4>
 800700a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800700e:	2a08      	cmp	r2, #8
 8007010:	f200 84e4 	bhi.w	80079dc <_strtod_l+0xbc4>
 8007014:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007016:	9208      	str	r2, [sp, #32]
 8007018:	4602      	mov	r2, r0
 800701a:	2000      	movs	r0, #0
 800701c:	4604      	mov	r4, r0
 800701e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8007022:	f100 0101 	add.w	r1, r0, #1
 8007026:	d012      	beq.n	800704e <_strtod_l+0x236>
 8007028:	440a      	add	r2, r1
 800702a:	eb00 0c04 	add.w	ip, r0, r4
 800702e:	4621      	mov	r1, r4
 8007030:	270a      	movs	r7, #10
 8007032:	458c      	cmp	ip, r1
 8007034:	d113      	bne.n	800705e <_strtod_l+0x246>
 8007036:	1821      	adds	r1, r4, r0
 8007038:	2908      	cmp	r1, #8
 800703a:	f104 0401 	add.w	r4, r4, #1
 800703e:	4404      	add	r4, r0
 8007040:	dc19      	bgt.n	8007076 <_strtod_l+0x25e>
 8007042:	9b07      	ldr	r3, [sp, #28]
 8007044:	210a      	movs	r1, #10
 8007046:	fb01 e303 	mla	r3, r1, r3, lr
 800704a:	9307      	str	r3, [sp, #28]
 800704c:	2100      	movs	r1, #0
 800704e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007050:	1c58      	adds	r0, r3, #1
 8007052:	901b      	str	r0, [sp, #108]	; 0x6c
 8007054:	785b      	ldrb	r3, [r3, #1]
 8007056:	4608      	mov	r0, r1
 8007058:	e7c9      	b.n	8006fee <_strtod_l+0x1d6>
 800705a:	9805      	ldr	r0, [sp, #20]
 800705c:	e7d3      	b.n	8007006 <_strtod_l+0x1ee>
 800705e:	2908      	cmp	r1, #8
 8007060:	f101 0101 	add.w	r1, r1, #1
 8007064:	dc03      	bgt.n	800706e <_strtod_l+0x256>
 8007066:	9b07      	ldr	r3, [sp, #28]
 8007068:	437b      	muls	r3, r7
 800706a:	9307      	str	r3, [sp, #28]
 800706c:	e7e1      	b.n	8007032 <_strtod_l+0x21a>
 800706e:	2910      	cmp	r1, #16
 8007070:	bfd8      	it	le
 8007072:	437d      	mulle	r5, r7
 8007074:	e7dd      	b.n	8007032 <_strtod_l+0x21a>
 8007076:	2c10      	cmp	r4, #16
 8007078:	bfdc      	itt	le
 800707a:	210a      	movle	r1, #10
 800707c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007080:	e7e4      	b.n	800704c <_strtod_l+0x234>
 8007082:	2301      	movs	r3, #1
 8007084:	9304      	str	r3, [sp, #16]
 8007086:	e781      	b.n	8006f8c <_strtod_l+0x174>
 8007088:	f04f 0c01 	mov.w	ip, #1
 800708c:	1cb3      	adds	r3, r6, #2
 800708e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007090:	78b3      	ldrb	r3, [r6, #2]
 8007092:	e78a      	b.n	8006faa <_strtod_l+0x192>
 8007094:	f04f 0c00 	mov.w	ip, #0
 8007098:	e7f8      	b.n	800708c <_strtod_l+0x274>
 800709a:	bf00      	nop
 800709c:	0800ba60 	.word	0x0800ba60
 80070a0:	7ff00000 	.word	0x7ff00000
 80070a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070a6:	1c5f      	adds	r7, r3, #1
 80070a8:	971b      	str	r7, [sp, #108]	; 0x6c
 80070aa:	785b      	ldrb	r3, [r3, #1]
 80070ac:	2b30      	cmp	r3, #48	; 0x30
 80070ae:	d0f9      	beq.n	80070a4 <_strtod_l+0x28c>
 80070b0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80070b4:	2f08      	cmp	r7, #8
 80070b6:	f63f af7d 	bhi.w	8006fb4 <_strtod_l+0x19c>
 80070ba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80070be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070c0:	930a      	str	r3, [sp, #40]	; 0x28
 80070c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070c4:	1c5f      	adds	r7, r3, #1
 80070c6:	971b      	str	r7, [sp, #108]	; 0x6c
 80070c8:	785b      	ldrb	r3, [r3, #1]
 80070ca:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80070ce:	f1b8 0f09 	cmp.w	r8, #9
 80070d2:	d937      	bls.n	8007144 <_strtod_l+0x32c>
 80070d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070d6:	1a7f      	subs	r7, r7, r1
 80070d8:	2f08      	cmp	r7, #8
 80070da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80070de:	dc37      	bgt.n	8007150 <_strtod_l+0x338>
 80070e0:	45be      	cmp	lr, r7
 80070e2:	bfa8      	it	ge
 80070e4:	46be      	movge	lr, r7
 80070e6:	f1bc 0f00 	cmp.w	ip, #0
 80070ea:	d001      	beq.n	80070f0 <_strtod_l+0x2d8>
 80070ec:	f1ce 0e00 	rsb	lr, lr, #0
 80070f0:	2c00      	cmp	r4, #0
 80070f2:	d151      	bne.n	8007198 <_strtod_l+0x380>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	f47f aece 	bne.w	8006e96 <_strtod_l+0x7e>
 80070fa:	9a06      	ldr	r2, [sp, #24]
 80070fc:	2a00      	cmp	r2, #0
 80070fe:	f47f aeca 	bne.w	8006e96 <_strtod_l+0x7e>
 8007102:	9a04      	ldr	r2, [sp, #16]
 8007104:	2a00      	cmp	r2, #0
 8007106:	f47f aee4 	bne.w	8006ed2 <_strtod_l+0xba>
 800710a:	2b4e      	cmp	r3, #78	; 0x4e
 800710c:	d027      	beq.n	800715e <_strtod_l+0x346>
 800710e:	dc21      	bgt.n	8007154 <_strtod_l+0x33c>
 8007110:	2b49      	cmp	r3, #73	; 0x49
 8007112:	f47f aede 	bne.w	8006ed2 <_strtod_l+0xba>
 8007116:	49a0      	ldr	r1, [pc, #640]	; (8007398 <_strtod_l+0x580>)
 8007118:	a81b      	add	r0, sp, #108	; 0x6c
 800711a:	f001 fdd7 	bl	8008ccc <__match>
 800711e:	2800      	cmp	r0, #0
 8007120:	f43f aed7 	beq.w	8006ed2 <_strtod_l+0xba>
 8007124:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007126:	499d      	ldr	r1, [pc, #628]	; (800739c <_strtod_l+0x584>)
 8007128:	3b01      	subs	r3, #1
 800712a:	a81b      	add	r0, sp, #108	; 0x6c
 800712c:	931b      	str	r3, [sp, #108]	; 0x6c
 800712e:	f001 fdcd 	bl	8008ccc <__match>
 8007132:	b910      	cbnz	r0, 800713a <_strtod_l+0x322>
 8007134:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007136:	3301      	adds	r3, #1
 8007138:	931b      	str	r3, [sp, #108]	; 0x6c
 800713a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80073b0 <_strtod_l+0x598>
 800713e:	f04f 0a00 	mov.w	sl, #0
 8007142:	e6a8      	b.n	8006e96 <_strtod_l+0x7e>
 8007144:	210a      	movs	r1, #10
 8007146:	fb01 3e0e 	mla	lr, r1, lr, r3
 800714a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800714e:	e7b8      	b.n	80070c2 <_strtod_l+0x2aa>
 8007150:	46be      	mov	lr, r7
 8007152:	e7c8      	b.n	80070e6 <_strtod_l+0x2ce>
 8007154:	2b69      	cmp	r3, #105	; 0x69
 8007156:	d0de      	beq.n	8007116 <_strtod_l+0x2fe>
 8007158:	2b6e      	cmp	r3, #110	; 0x6e
 800715a:	f47f aeba 	bne.w	8006ed2 <_strtod_l+0xba>
 800715e:	4990      	ldr	r1, [pc, #576]	; (80073a0 <_strtod_l+0x588>)
 8007160:	a81b      	add	r0, sp, #108	; 0x6c
 8007162:	f001 fdb3 	bl	8008ccc <__match>
 8007166:	2800      	cmp	r0, #0
 8007168:	f43f aeb3 	beq.w	8006ed2 <_strtod_l+0xba>
 800716c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	2b28      	cmp	r3, #40	; 0x28
 8007172:	d10e      	bne.n	8007192 <_strtod_l+0x37a>
 8007174:	aa1e      	add	r2, sp, #120	; 0x78
 8007176:	498b      	ldr	r1, [pc, #556]	; (80073a4 <_strtod_l+0x58c>)
 8007178:	a81b      	add	r0, sp, #108	; 0x6c
 800717a:	f001 fdbb 	bl	8008cf4 <__hexnan>
 800717e:	2805      	cmp	r0, #5
 8007180:	d107      	bne.n	8007192 <_strtod_l+0x37a>
 8007182:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007184:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007188:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800718c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007190:	e681      	b.n	8006e96 <_strtod_l+0x7e>
 8007192:	f8df b224 	ldr.w	fp, [pc, #548]	; 80073b8 <_strtod_l+0x5a0>
 8007196:	e7d2      	b.n	800713e <_strtod_l+0x326>
 8007198:	ebae 0302 	sub.w	r3, lr, r2
 800719c:	9306      	str	r3, [sp, #24]
 800719e:	9b05      	ldr	r3, [sp, #20]
 80071a0:	9807      	ldr	r0, [sp, #28]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	bf08      	it	eq
 80071a6:	4623      	moveq	r3, r4
 80071a8:	2c10      	cmp	r4, #16
 80071aa:	9305      	str	r3, [sp, #20]
 80071ac:	46a0      	mov	r8, r4
 80071ae:	bfa8      	it	ge
 80071b0:	f04f 0810 	movge.w	r8, #16
 80071b4:	f7f9 f9a6 	bl	8000504 <__aeabi_ui2d>
 80071b8:	2c09      	cmp	r4, #9
 80071ba:	4682      	mov	sl, r0
 80071bc:	468b      	mov	fp, r1
 80071be:	dc13      	bgt.n	80071e8 <_strtod_l+0x3d0>
 80071c0:	9b06      	ldr	r3, [sp, #24]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f43f ae67 	beq.w	8006e96 <_strtod_l+0x7e>
 80071c8:	9b06      	ldr	r3, [sp, #24]
 80071ca:	dd7a      	ble.n	80072c2 <_strtod_l+0x4aa>
 80071cc:	2b16      	cmp	r3, #22
 80071ce:	dc61      	bgt.n	8007294 <_strtod_l+0x47c>
 80071d0:	4a75      	ldr	r2, [pc, #468]	; (80073a8 <_strtod_l+0x590>)
 80071d2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80071d6:	e9de 0100 	ldrd	r0, r1, [lr]
 80071da:	4652      	mov	r2, sl
 80071dc:	465b      	mov	r3, fp
 80071de:	f7f9 fa0b 	bl	80005f8 <__aeabi_dmul>
 80071e2:	4682      	mov	sl, r0
 80071e4:	468b      	mov	fp, r1
 80071e6:	e656      	b.n	8006e96 <_strtod_l+0x7e>
 80071e8:	4b6f      	ldr	r3, [pc, #444]	; (80073a8 <_strtod_l+0x590>)
 80071ea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80071ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80071f2:	f7f9 fa01 	bl	80005f8 <__aeabi_dmul>
 80071f6:	4606      	mov	r6, r0
 80071f8:	4628      	mov	r0, r5
 80071fa:	460f      	mov	r7, r1
 80071fc:	f7f9 f982 	bl	8000504 <__aeabi_ui2d>
 8007200:	4602      	mov	r2, r0
 8007202:	460b      	mov	r3, r1
 8007204:	4630      	mov	r0, r6
 8007206:	4639      	mov	r1, r7
 8007208:	f7f9 f840 	bl	800028c <__adddf3>
 800720c:	2c0f      	cmp	r4, #15
 800720e:	4682      	mov	sl, r0
 8007210:	468b      	mov	fp, r1
 8007212:	ddd5      	ble.n	80071c0 <_strtod_l+0x3a8>
 8007214:	9b06      	ldr	r3, [sp, #24]
 8007216:	eba4 0808 	sub.w	r8, r4, r8
 800721a:	4498      	add	r8, r3
 800721c:	f1b8 0f00 	cmp.w	r8, #0
 8007220:	f340 8096 	ble.w	8007350 <_strtod_l+0x538>
 8007224:	f018 030f 	ands.w	r3, r8, #15
 8007228:	d00a      	beq.n	8007240 <_strtod_l+0x428>
 800722a:	495f      	ldr	r1, [pc, #380]	; (80073a8 <_strtod_l+0x590>)
 800722c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007230:	4652      	mov	r2, sl
 8007232:	465b      	mov	r3, fp
 8007234:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007238:	f7f9 f9de 	bl	80005f8 <__aeabi_dmul>
 800723c:	4682      	mov	sl, r0
 800723e:	468b      	mov	fp, r1
 8007240:	f038 080f 	bics.w	r8, r8, #15
 8007244:	d073      	beq.n	800732e <_strtod_l+0x516>
 8007246:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800724a:	dd47      	ble.n	80072dc <_strtod_l+0x4c4>
 800724c:	2400      	movs	r4, #0
 800724e:	46a0      	mov	r8, r4
 8007250:	9407      	str	r4, [sp, #28]
 8007252:	9405      	str	r4, [sp, #20]
 8007254:	2322      	movs	r3, #34	; 0x22
 8007256:	f8df b158 	ldr.w	fp, [pc, #344]	; 80073b0 <_strtod_l+0x598>
 800725a:	f8c9 3000 	str.w	r3, [r9]
 800725e:	f04f 0a00 	mov.w	sl, #0
 8007262:	9b07      	ldr	r3, [sp, #28]
 8007264:	2b00      	cmp	r3, #0
 8007266:	f43f ae16 	beq.w	8006e96 <_strtod_l+0x7e>
 800726a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800726c:	4648      	mov	r0, r9
 800726e:	f001 fe3e 	bl	8008eee <_Bfree>
 8007272:	9905      	ldr	r1, [sp, #20]
 8007274:	4648      	mov	r0, r9
 8007276:	f001 fe3a 	bl	8008eee <_Bfree>
 800727a:	4641      	mov	r1, r8
 800727c:	4648      	mov	r0, r9
 800727e:	f001 fe36 	bl	8008eee <_Bfree>
 8007282:	9907      	ldr	r1, [sp, #28]
 8007284:	4648      	mov	r0, r9
 8007286:	f001 fe32 	bl	8008eee <_Bfree>
 800728a:	4621      	mov	r1, r4
 800728c:	4648      	mov	r0, r9
 800728e:	f001 fe2e 	bl	8008eee <_Bfree>
 8007292:	e600      	b.n	8006e96 <_strtod_l+0x7e>
 8007294:	9a06      	ldr	r2, [sp, #24]
 8007296:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800729a:	4293      	cmp	r3, r2
 800729c:	dbba      	blt.n	8007214 <_strtod_l+0x3fc>
 800729e:	4d42      	ldr	r5, [pc, #264]	; (80073a8 <_strtod_l+0x590>)
 80072a0:	f1c4 040f 	rsb	r4, r4, #15
 80072a4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80072a8:	4652      	mov	r2, sl
 80072aa:	465b      	mov	r3, fp
 80072ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072b0:	f7f9 f9a2 	bl	80005f8 <__aeabi_dmul>
 80072b4:	9b06      	ldr	r3, [sp, #24]
 80072b6:	1b1c      	subs	r4, r3, r4
 80072b8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80072bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072c0:	e78d      	b.n	80071de <_strtod_l+0x3c6>
 80072c2:	f113 0f16 	cmn.w	r3, #22
 80072c6:	dba5      	blt.n	8007214 <_strtod_l+0x3fc>
 80072c8:	4a37      	ldr	r2, [pc, #220]	; (80073a8 <_strtod_l+0x590>)
 80072ca:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80072ce:	e9d2 2300 	ldrd	r2, r3, [r2]
 80072d2:	4650      	mov	r0, sl
 80072d4:	4659      	mov	r1, fp
 80072d6:	f7f9 fab9 	bl	800084c <__aeabi_ddiv>
 80072da:	e782      	b.n	80071e2 <_strtod_l+0x3ca>
 80072dc:	2300      	movs	r3, #0
 80072de:	4e33      	ldr	r6, [pc, #204]	; (80073ac <_strtod_l+0x594>)
 80072e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80072e4:	4650      	mov	r0, sl
 80072e6:	4659      	mov	r1, fp
 80072e8:	461d      	mov	r5, r3
 80072ea:	f1b8 0f01 	cmp.w	r8, #1
 80072ee:	dc21      	bgt.n	8007334 <_strtod_l+0x51c>
 80072f0:	b10b      	cbz	r3, 80072f6 <_strtod_l+0x4de>
 80072f2:	4682      	mov	sl, r0
 80072f4:	468b      	mov	fp, r1
 80072f6:	4b2d      	ldr	r3, [pc, #180]	; (80073ac <_strtod_l+0x594>)
 80072f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80072fc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007300:	4652      	mov	r2, sl
 8007302:	465b      	mov	r3, fp
 8007304:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007308:	f7f9 f976 	bl	80005f8 <__aeabi_dmul>
 800730c:	4b28      	ldr	r3, [pc, #160]	; (80073b0 <_strtod_l+0x598>)
 800730e:	460a      	mov	r2, r1
 8007310:	400b      	ands	r3, r1
 8007312:	4928      	ldr	r1, [pc, #160]	; (80073b4 <_strtod_l+0x59c>)
 8007314:	428b      	cmp	r3, r1
 8007316:	4682      	mov	sl, r0
 8007318:	d898      	bhi.n	800724c <_strtod_l+0x434>
 800731a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800731e:	428b      	cmp	r3, r1
 8007320:	bf86      	itte	hi
 8007322:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80073bc <_strtod_l+0x5a4>
 8007326:	f04f 3aff 	movhi.w	sl, #4294967295
 800732a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800732e:	2300      	movs	r3, #0
 8007330:	9304      	str	r3, [sp, #16]
 8007332:	e077      	b.n	8007424 <_strtod_l+0x60c>
 8007334:	f018 0f01 	tst.w	r8, #1
 8007338:	d006      	beq.n	8007348 <_strtod_l+0x530>
 800733a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800733e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007342:	f7f9 f959 	bl	80005f8 <__aeabi_dmul>
 8007346:	2301      	movs	r3, #1
 8007348:	3501      	adds	r5, #1
 800734a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800734e:	e7cc      	b.n	80072ea <_strtod_l+0x4d2>
 8007350:	d0ed      	beq.n	800732e <_strtod_l+0x516>
 8007352:	f1c8 0800 	rsb	r8, r8, #0
 8007356:	f018 020f 	ands.w	r2, r8, #15
 800735a:	d00a      	beq.n	8007372 <_strtod_l+0x55a>
 800735c:	4b12      	ldr	r3, [pc, #72]	; (80073a8 <_strtod_l+0x590>)
 800735e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007362:	4650      	mov	r0, sl
 8007364:	4659      	mov	r1, fp
 8007366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736a:	f7f9 fa6f 	bl	800084c <__aeabi_ddiv>
 800736e:	4682      	mov	sl, r0
 8007370:	468b      	mov	fp, r1
 8007372:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007376:	d0da      	beq.n	800732e <_strtod_l+0x516>
 8007378:	f1b8 0f1f 	cmp.w	r8, #31
 800737c:	dd20      	ble.n	80073c0 <_strtod_l+0x5a8>
 800737e:	2400      	movs	r4, #0
 8007380:	46a0      	mov	r8, r4
 8007382:	9407      	str	r4, [sp, #28]
 8007384:	9405      	str	r4, [sp, #20]
 8007386:	2322      	movs	r3, #34	; 0x22
 8007388:	f04f 0a00 	mov.w	sl, #0
 800738c:	f04f 0b00 	mov.w	fp, #0
 8007390:	f8c9 3000 	str.w	r3, [r9]
 8007394:	e765      	b.n	8007262 <_strtod_l+0x44a>
 8007396:	bf00      	nop
 8007398:	0800ba29 	.word	0x0800ba29
 800739c:	0800bab3 	.word	0x0800bab3
 80073a0:	0800ba31 	.word	0x0800ba31
 80073a4:	0800ba74 	.word	0x0800ba74
 80073a8:	0800baf0 	.word	0x0800baf0
 80073ac:	0800bac8 	.word	0x0800bac8
 80073b0:	7ff00000 	.word	0x7ff00000
 80073b4:	7ca00000 	.word	0x7ca00000
 80073b8:	fff80000 	.word	0xfff80000
 80073bc:	7fefffff 	.word	0x7fefffff
 80073c0:	f018 0310 	ands.w	r3, r8, #16
 80073c4:	bf18      	it	ne
 80073c6:	236a      	movne	r3, #106	; 0x6a
 80073c8:	4da0      	ldr	r5, [pc, #640]	; (800764c <_strtod_l+0x834>)
 80073ca:	9304      	str	r3, [sp, #16]
 80073cc:	4650      	mov	r0, sl
 80073ce:	4659      	mov	r1, fp
 80073d0:	2300      	movs	r3, #0
 80073d2:	f1b8 0f00 	cmp.w	r8, #0
 80073d6:	f300 810a 	bgt.w	80075ee <_strtod_l+0x7d6>
 80073da:	b10b      	cbz	r3, 80073e0 <_strtod_l+0x5c8>
 80073dc:	4682      	mov	sl, r0
 80073de:	468b      	mov	fp, r1
 80073e0:	9b04      	ldr	r3, [sp, #16]
 80073e2:	b1bb      	cbz	r3, 8007414 <_strtod_l+0x5fc>
 80073e4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80073e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	4659      	mov	r1, fp
 80073f0:	dd10      	ble.n	8007414 <_strtod_l+0x5fc>
 80073f2:	2b1f      	cmp	r3, #31
 80073f4:	f340 8107 	ble.w	8007606 <_strtod_l+0x7ee>
 80073f8:	2b34      	cmp	r3, #52	; 0x34
 80073fa:	bfde      	ittt	le
 80073fc:	3b20      	suble	r3, #32
 80073fe:	f04f 32ff 	movle.w	r2, #4294967295
 8007402:	fa02 f303 	lslle.w	r3, r2, r3
 8007406:	f04f 0a00 	mov.w	sl, #0
 800740a:	bfcc      	ite	gt
 800740c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007410:	ea03 0b01 	andle.w	fp, r3, r1
 8007414:	2200      	movs	r2, #0
 8007416:	2300      	movs	r3, #0
 8007418:	4650      	mov	r0, sl
 800741a:	4659      	mov	r1, fp
 800741c:	f7f9 fb54 	bl	8000ac8 <__aeabi_dcmpeq>
 8007420:	2800      	cmp	r0, #0
 8007422:	d1ac      	bne.n	800737e <_strtod_l+0x566>
 8007424:	9b07      	ldr	r3, [sp, #28]
 8007426:	9300      	str	r3, [sp, #0]
 8007428:	9a05      	ldr	r2, [sp, #20]
 800742a:	9908      	ldr	r1, [sp, #32]
 800742c:	4623      	mov	r3, r4
 800742e:	4648      	mov	r0, r9
 8007430:	f001 fdaf 	bl	8008f92 <__s2b>
 8007434:	9007      	str	r0, [sp, #28]
 8007436:	2800      	cmp	r0, #0
 8007438:	f43f af08 	beq.w	800724c <_strtod_l+0x434>
 800743c:	9a06      	ldr	r2, [sp, #24]
 800743e:	9b06      	ldr	r3, [sp, #24]
 8007440:	2a00      	cmp	r2, #0
 8007442:	f1c3 0300 	rsb	r3, r3, #0
 8007446:	bfa8      	it	ge
 8007448:	2300      	movge	r3, #0
 800744a:	930e      	str	r3, [sp, #56]	; 0x38
 800744c:	2400      	movs	r4, #0
 800744e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007452:	9316      	str	r3, [sp, #88]	; 0x58
 8007454:	46a0      	mov	r8, r4
 8007456:	9b07      	ldr	r3, [sp, #28]
 8007458:	4648      	mov	r0, r9
 800745a:	6859      	ldr	r1, [r3, #4]
 800745c:	f001 fd13 	bl	8008e86 <_Balloc>
 8007460:	9005      	str	r0, [sp, #20]
 8007462:	2800      	cmp	r0, #0
 8007464:	f43f aef6 	beq.w	8007254 <_strtod_l+0x43c>
 8007468:	9b07      	ldr	r3, [sp, #28]
 800746a:	691a      	ldr	r2, [r3, #16]
 800746c:	3202      	adds	r2, #2
 800746e:	f103 010c 	add.w	r1, r3, #12
 8007472:	0092      	lsls	r2, r2, #2
 8007474:	300c      	adds	r0, #12
 8007476:	f001 fcfb 	bl	8008e70 <memcpy>
 800747a:	aa1e      	add	r2, sp, #120	; 0x78
 800747c:	a91d      	add	r1, sp, #116	; 0x74
 800747e:	ec4b ab10 	vmov	d0, sl, fp
 8007482:	4648      	mov	r0, r9
 8007484:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007488:	f002 f83e 	bl	8009508 <__d2b>
 800748c:	901c      	str	r0, [sp, #112]	; 0x70
 800748e:	2800      	cmp	r0, #0
 8007490:	f43f aee0 	beq.w	8007254 <_strtod_l+0x43c>
 8007494:	2101      	movs	r1, #1
 8007496:	4648      	mov	r0, r9
 8007498:	f001 fe07 	bl	80090aa <__i2b>
 800749c:	4680      	mov	r8, r0
 800749e:	2800      	cmp	r0, #0
 80074a0:	f43f aed8 	beq.w	8007254 <_strtod_l+0x43c>
 80074a4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80074a6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80074a8:	2e00      	cmp	r6, #0
 80074aa:	bfab      	itete	ge
 80074ac:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80074ae:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80074b0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80074b2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80074b4:	bfac      	ite	ge
 80074b6:	18f7      	addge	r7, r6, r3
 80074b8:	1b9d      	sublt	r5, r3, r6
 80074ba:	9b04      	ldr	r3, [sp, #16]
 80074bc:	1af6      	subs	r6, r6, r3
 80074be:	4416      	add	r6, r2
 80074c0:	4b63      	ldr	r3, [pc, #396]	; (8007650 <_strtod_l+0x838>)
 80074c2:	3e01      	subs	r6, #1
 80074c4:	429e      	cmp	r6, r3
 80074c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80074ca:	f280 80af 	bge.w	800762c <_strtod_l+0x814>
 80074ce:	1b9b      	subs	r3, r3, r6
 80074d0:	2b1f      	cmp	r3, #31
 80074d2:	eba2 0203 	sub.w	r2, r2, r3
 80074d6:	f04f 0101 	mov.w	r1, #1
 80074da:	f300 809b 	bgt.w	8007614 <_strtod_l+0x7fc>
 80074de:	fa01 f303 	lsl.w	r3, r1, r3
 80074e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80074e4:	2300      	movs	r3, #0
 80074e6:	930a      	str	r3, [sp, #40]	; 0x28
 80074e8:	18be      	adds	r6, r7, r2
 80074ea:	9b04      	ldr	r3, [sp, #16]
 80074ec:	42b7      	cmp	r7, r6
 80074ee:	4415      	add	r5, r2
 80074f0:	441d      	add	r5, r3
 80074f2:	463b      	mov	r3, r7
 80074f4:	bfa8      	it	ge
 80074f6:	4633      	movge	r3, r6
 80074f8:	42ab      	cmp	r3, r5
 80074fa:	bfa8      	it	ge
 80074fc:	462b      	movge	r3, r5
 80074fe:	2b00      	cmp	r3, #0
 8007500:	bfc2      	ittt	gt
 8007502:	1af6      	subgt	r6, r6, r3
 8007504:	1aed      	subgt	r5, r5, r3
 8007506:	1aff      	subgt	r7, r7, r3
 8007508:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800750a:	b1bb      	cbz	r3, 800753c <_strtod_l+0x724>
 800750c:	4641      	mov	r1, r8
 800750e:	461a      	mov	r2, r3
 8007510:	4648      	mov	r0, r9
 8007512:	f001 fe69 	bl	80091e8 <__pow5mult>
 8007516:	4680      	mov	r8, r0
 8007518:	2800      	cmp	r0, #0
 800751a:	f43f ae9b 	beq.w	8007254 <_strtod_l+0x43c>
 800751e:	4601      	mov	r1, r0
 8007520:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007522:	4648      	mov	r0, r9
 8007524:	f001 fdca 	bl	80090bc <__multiply>
 8007528:	900c      	str	r0, [sp, #48]	; 0x30
 800752a:	2800      	cmp	r0, #0
 800752c:	f43f ae92 	beq.w	8007254 <_strtod_l+0x43c>
 8007530:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007532:	4648      	mov	r0, r9
 8007534:	f001 fcdb 	bl	8008eee <_Bfree>
 8007538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800753a:	931c      	str	r3, [sp, #112]	; 0x70
 800753c:	2e00      	cmp	r6, #0
 800753e:	dc7a      	bgt.n	8007636 <_strtod_l+0x81e>
 8007540:	9b06      	ldr	r3, [sp, #24]
 8007542:	2b00      	cmp	r3, #0
 8007544:	dd08      	ble.n	8007558 <_strtod_l+0x740>
 8007546:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007548:	9905      	ldr	r1, [sp, #20]
 800754a:	4648      	mov	r0, r9
 800754c:	f001 fe4c 	bl	80091e8 <__pow5mult>
 8007550:	9005      	str	r0, [sp, #20]
 8007552:	2800      	cmp	r0, #0
 8007554:	f43f ae7e 	beq.w	8007254 <_strtod_l+0x43c>
 8007558:	2d00      	cmp	r5, #0
 800755a:	dd08      	ble.n	800756e <_strtod_l+0x756>
 800755c:	462a      	mov	r2, r5
 800755e:	9905      	ldr	r1, [sp, #20]
 8007560:	4648      	mov	r0, r9
 8007562:	f001 fe8f 	bl	8009284 <__lshift>
 8007566:	9005      	str	r0, [sp, #20]
 8007568:	2800      	cmp	r0, #0
 800756a:	f43f ae73 	beq.w	8007254 <_strtod_l+0x43c>
 800756e:	2f00      	cmp	r7, #0
 8007570:	dd08      	ble.n	8007584 <_strtod_l+0x76c>
 8007572:	4641      	mov	r1, r8
 8007574:	463a      	mov	r2, r7
 8007576:	4648      	mov	r0, r9
 8007578:	f001 fe84 	bl	8009284 <__lshift>
 800757c:	4680      	mov	r8, r0
 800757e:	2800      	cmp	r0, #0
 8007580:	f43f ae68 	beq.w	8007254 <_strtod_l+0x43c>
 8007584:	9a05      	ldr	r2, [sp, #20]
 8007586:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007588:	4648      	mov	r0, r9
 800758a:	f001 fee9 	bl	8009360 <__mdiff>
 800758e:	4604      	mov	r4, r0
 8007590:	2800      	cmp	r0, #0
 8007592:	f43f ae5f 	beq.w	8007254 <_strtod_l+0x43c>
 8007596:	68c3      	ldr	r3, [r0, #12]
 8007598:	930c      	str	r3, [sp, #48]	; 0x30
 800759a:	2300      	movs	r3, #0
 800759c:	60c3      	str	r3, [r0, #12]
 800759e:	4641      	mov	r1, r8
 80075a0:	f001 fec4 	bl	800932c <__mcmp>
 80075a4:	2800      	cmp	r0, #0
 80075a6:	da55      	bge.n	8007654 <_strtod_l+0x83c>
 80075a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075aa:	b9e3      	cbnz	r3, 80075e6 <_strtod_l+0x7ce>
 80075ac:	f1ba 0f00 	cmp.w	sl, #0
 80075b0:	d119      	bne.n	80075e6 <_strtod_l+0x7ce>
 80075b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075b6:	b9b3      	cbnz	r3, 80075e6 <_strtod_l+0x7ce>
 80075b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80075bc:	0d1b      	lsrs	r3, r3, #20
 80075be:	051b      	lsls	r3, r3, #20
 80075c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80075c4:	d90f      	bls.n	80075e6 <_strtod_l+0x7ce>
 80075c6:	6963      	ldr	r3, [r4, #20]
 80075c8:	b913      	cbnz	r3, 80075d0 <_strtod_l+0x7b8>
 80075ca:	6923      	ldr	r3, [r4, #16]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	dd0a      	ble.n	80075e6 <_strtod_l+0x7ce>
 80075d0:	4621      	mov	r1, r4
 80075d2:	2201      	movs	r2, #1
 80075d4:	4648      	mov	r0, r9
 80075d6:	f001 fe55 	bl	8009284 <__lshift>
 80075da:	4641      	mov	r1, r8
 80075dc:	4604      	mov	r4, r0
 80075de:	f001 fea5 	bl	800932c <__mcmp>
 80075e2:	2800      	cmp	r0, #0
 80075e4:	dc67      	bgt.n	80076b6 <_strtod_l+0x89e>
 80075e6:	9b04      	ldr	r3, [sp, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d171      	bne.n	80076d0 <_strtod_l+0x8b8>
 80075ec:	e63d      	b.n	800726a <_strtod_l+0x452>
 80075ee:	f018 0f01 	tst.w	r8, #1
 80075f2:	d004      	beq.n	80075fe <_strtod_l+0x7e6>
 80075f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075f8:	f7f8 fffe 	bl	80005f8 <__aeabi_dmul>
 80075fc:	2301      	movs	r3, #1
 80075fe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007602:	3508      	adds	r5, #8
 8007604:	e6e5      	b.n	80073d2 <_strtod_l+0x5ba>
 8007606:	f04f 32ff 	mov.w	r2, #4294967295
 800760a:	fa02 f303 	lsl.w	r3, r2, r3
 800760e:	ea03 0a0a 	and.w	sl, r3, sl
 8007612:	e6ff      	b.n	8007414 <_strtod_l+0x5fc>
 8007614:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007618:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800761c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007620:	36e2      	adds	r6, #226	; 0xe2
 8007622:	fa01 f306 	lsl.w	r3, r1, r6
 8007626:	930a      	str	r3, [sp, #40]	; 0x28
 8007628:	910f      	str	r1, [sp, #60]	; 0x3c
 800762a:	e75d      	b.n	80074e8 <_strtod_l+0x6d0>
 800762c:	2300      	movs	r3, #0
 800762e:	930a      	str	r3, [sp, #40]	; 0x28
 8007630:	2301      	movs	r3, #1
 8007632:	930f      	str	r3, [sp, #60]	; 0x3c
 8007634:	e758      	b.n	80074e8 <_strtod_l+0x6d0>
 8007636:	4632      	mov	r2, r6
 8007638:	991c      	ldr	r1, [sp, #112]	; 0x70
 800763a:	4648      	mov	r0, r9
 800763c:	f001 fe22 	bl	8009284 <__lshift>
 8007640:	901c      	str	r0, [sp, #112]	; 0x70
 8007642:	2800      	cmp	r0, #0
 8007644:	f47f af7c 	bne.w	8007540 <_strtod_l+0x728>
 8007648:	e604      	b.n	8007254 <_strtod_l+0x43c>
 800764a:	bf00      	nop
 800764c:	0800ba88 	.word	0x0800ba88
 8007650:	fffffc02 	.word	0xfffffc02
 8007654:	465d      	mov	r5, fp
 8007656:	f040 8086 	bne.w	8007766 <_strtod_l+0x94e>
 800765a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800765c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007660:	b32a      	cbz	r2, 80076ae <_strtod_l+0x896>
 8007662:	4aaf      	ldr	r2, [pc, #700]	; (8007920 <_strtod_l+0xb08>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d153      	bne.n	8007710 <_strtod_l+0x8f8>
 8007668:	9b04      	ldr	r3, [sp, #16]
 800766a:	4650      	mov	r0, sl
 800766c:	b1d3      	cbz	r3, 80076a4 <_strtod_l+0x88c>
 800766e:	4aad      	ldr	r2, [pc, #692]	; (8007924 <_strtod_l+0xb0c>)
 8007670:	402a      	ands	r2, r5
 8007672:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007676:	f04f 31ff 	mov.w	r1, #4294967295
 800767a:	d816      	bhi.n	80076aa <_strtod_l+0x892>
 800767c:	0d12      	lsrs	r2, r2, #20
 800767e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007682:	fa01 f303 	lsl.w	r3, r1, r3
 8007686:	4298      	cmp	r0, r3
 8007688:	d142      	bne.n	8007710 <_strtod_l+0x8f8>
 800768a:	4ba7      	ldr	r3, [pc, #668]	; (8007928 <_strtod_l+0xb10>)
 800768c:	429d      	cmp	r5, r3
 800768e:	d102      	bne.n	8007696 <_strtod_l+0x87e>
 8007690:	3001      	adds	r0, #1
 8007692:	f43f addf 	beq.w	8007254 <_strtod_l+0x43c>
 8007696:	4ba3      	ldr	r3, [pc, #652]	; (8007924 <_strtod_l+0xb0c>)
 8007698:	402b      	ands	r3, r5
 800769a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800769e:	f04f 0a00 	mov.w	sl, #0
 80076a2:	e7a0      	b.n	80075e6 <_strtod_l+0x7ce>
 80076a4:	f04f 33ff 	mov.w	r3, #4294967295
 80076a8:	e7ed      	b.n	8007686 <_strtod_l+0x86e>
 80076aa:	460b      	mov	r3, r1
 80076ac:	e7eb      	b.n	8007686 <_strtod_l+0x86e>
 80076ae:	bb7b      	cbnz	r3, 8007710 <_strtod_l+0x8f8>
 80076b0:	f1ba 0f00 	cmp.w	sl, #0
 80076b4:	d12c      	bne.n	8007710 <_strtod_l+0x8f8>
 80076b6:	9904      	ldr	r1, [sp, #16]
 80076b8:	4a9a      	ldr	r2, [pc, #616]	; (8007924 <_strtod_l+0xb0c>)
 80076ba:	465b      	mov	r3, fp
 80076bc:	b1f1      	cbz	r1, 80076fc <_strtod_l+0x8e4>
 80076be:	ea02 010b 	and.w	r1, r2, fp
 80076c2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80076c6:	dc19      	bgt.n	80076fc <_strtod_l+0x8e4>
 80076c8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80076cc:	f77f ae5b 	ble.w	8007386 <_strtod_l+0x56e>
 80076d0:	4a96      	ldr	r2, [pc, #600]	; (800792c <_strtod_l+0xb14>)
 80076d2:	2300      	movs	r3, #0
 80076d4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80076d8:	4650      	mov	r0, sl
 80076da:	4659      	mov	r1, fp
 80076dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80076e0:	f7f8 ff8a 	bl	80005f8 <__aeabi_dmul>
 80076e4:	4682      	mov	sl, r0
 80076e6:	468b      	mov	fp, r1
 80076e8:	2900      	cmp	r1, #0
 80076ea:	f47f adbe 	bne.w	800726a <_strtod_l+0x452>
 80076ee:	2800      	cmp	r0, #0
 80076f0:	f47f adbb 	bne.w	800726a <_strtod_l+0x452>
 80076f4:	2322      	movs	r3, #34	; 0x22
 80076f6:	f8c9 3000 	str.w	r3, [r9]
 80076fa:	e5b6      	b.n	800726a <_strtod_l+0x452>
 80076fc:	4013      	ands	r3, r2
 80076fe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007702:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007706:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800770a:	f04f 3aff 	mov.w	sl, #4294967295
 800770e:	e76a      	b.n	80075e6 <_strtod_l+0x7ce>
 8007710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007712:	b193      	cbz	r3, 800773a <_strtod_l+0x922>
 8007714:	422b      	tst	r3, r5
 8007716:	f43f af66 	beq.w	80075e6 <_strtod_l+0x7ce>
 800771a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800771c:	9a04      	ldr	r2, [sp, #16]
 800771e:	4650      	mov	r0, sl
 8007720:	4659      	mov	r1, fp
 8007722:	b173      	cbz	r3, 8007742 <_strtod_l+0x92a>
 8007724:	f7ff fb5c 	bl	8006de0 <sulp>
 8007728:	4602      	mov	r2, r0
 800772a:	460b      	mov	r3, r1
 800772c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007730:	f7f8 fdac 	bl	800028c <__adddf3>
 8007734:	4682      	mov	sl, r0
 8007736:	468b      	mov	fp, r1
 8007738:	e755      	b.n	80075e6 <_strtod_l+0x7ce>
 800773a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800773c:	ea13 0f0a 	tst.w	r3, sl
 8007740:	e7e9      	b.n	8007716 <_strtod_l+0x8fe>
 8007742:	f7ff fb4d 	bl	8006de0 <sulp>
 8007746:	4602      	mov	r2, r0
 8007748:	460b      	mov	r3, r1
 800774a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800774e:	f7f8 fd9b 	bl	8000288 <__aeabi_dsub>
 8007752:	2200      	movs	r2, #0
 8007754:	2300      	movs	r3, #0
 8007756:	4682      	mov	sl, r0
 8007758:	468b      	mov	fp, r1
 800775a:	f7f9 f9b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800775e:	2800      	cmp	r0, #0
 8007760:	f47f ae11 	bne.w	8007386 <_strtod_l+0x56e>
 8007764:	e73f      	b.n	80075e6 <_strtod_l+0x7ce>
 8007766:	4641      	mov	r1, r8
 8007768:	4620      	mov	r0, r4
 800776a:	f001 ff1c 	bl	80095a6 <__ratio>
 800776e:	ec57 6b10 	vmov	r6, r7, d0
 8007772:	2200      	movs	r2, #0
 8007774:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007778:	ee10 0a10 	vmov	r0, s0
 800777c:	4639      	mov	r1, r7
 800777e:	f7f9 f9b7 	bl	8000af0 <__aeabi_dcmple>
 8007782:	2800      	cmp	r0, #0
 8007784:	d077      	beq.n	8007876 <_strtod_l+0xa5e>
 8007786:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007788:	2b00      	cmp	r3, #0
 800778a:	d04a      	beq.n	8007822 <_strtod_l+0xa0a>
 800778c:	4b68      	ldr	r3, [pc, #416]	; (8007930 <_strtod_l+0xb18>)
 800778e:	2200      	movs	r2, #0
 8007790:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007794:	4f66      	ldr	r7, [pc, #408]	; (8007930 <_strtod_l+0xb18>)
 8007796:	2600      	movs	r6, #0
 8007798:	4b62      	ldr	r3, [pc, #392]	; (8007924 <_strtod_l+0xb0c>)
 800779a:	402b      	ands	r3, r5
 800779c:	930f      	str	r3, [sp, #60]	; 0x3c
 800779e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80077a0:	4b64      	ldr	r3, [pc, #400]	; (8007934 <_strtod_l+0xb1c>)
 80077a2:	429a      	cmp	r2, r3
 80077a4:	f040 80ce 	bne.w	8007944 <_strtod_l+0xb2c>
 80077a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80077ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80077b0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80077b4:	ec4b ab10 	vmov	d0, sl, fp
 80077b8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80077bc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80077c0:	f001 fe2c 	bl	800941c <__ulp>
 80077c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80077c8:	ec53 2b10 	vmov	r2, r3, d0
 80077cc:	f7f8 ff14 	bl	80005f8 <__aeabi_dmul>
 80077d0:	4652      	mov	r2, sl
 80077d2:	465b      	mov	r3, fp
 80077d4:	f7f8 fd5a 	bl	800028c <__adddf3>
 80077d8:	460b      	mov	r3, r1
 80077da:	4952      	ldr	r1, [pc, #328]	; (8007924 <_strtod_l+0xb0c>)
 80077dc:	4a56      	ldr	r2, [pc, #344]	; (8007938 <_strtod_l+0xb20>)
 80077de:	4019      	ands	r1, r3
 80077e0:	4291      	cmp	r1, r2
 80077e2:	4682      	mov	sl, r0
 80077e4:	d95b      	bls.n	800789e <_strtod_l+0xa86>
 80077e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077e8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d103      	bne.n	80077f8 <_strtod_l+0x9e0>
 80077f0:	9b08      	ldr	r3, [sp, #32]
 80077f2:	3301      	adds	r3, #1
 80077f4:	f43f ad2e 	beq.w	8007254 <_strtod_l+0x43c>
 80077f8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007928 <_strtod_l+0xb10>
 80077fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007800:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007802:	4648      	mov	r0, r9
 8007804:	f001 fb73 	bl	8008eee <_Bfree>
 8007808:	9905      	ldr	r1, [sp, #20]
 800780a:	4648      	mov	r0, r9
 800780c:	f001 fb6f 	bl	8008eee <_Bfree>
 8007810:	4641      	mov	r1, r8
 8007812:	4648      	mov	r0, r9
 8007814:	f001 fb6b 	bl	8008eee <_Bfree>
 8007818:	4621      	mov	r1, r4
 800781a:	4648      	mov	r0, r9
 800781c:	f001 fb67 	bl	8008eee <_Bfree>
 8007820:	e619      	b.n	8007456 <_strtod_l+0x63e>
 8007822:	f1ba 0f00 	cmp.w	sl, #0
 8007826:	d11a      	bne.n	800785e <_strtod_l+0xa46>
 8007828:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800782c:	b9eb      	cbnz	r3, 800786a <_strtod_l+0xa52>
 800782e:	2200      	movs	r2, #0
 8007830:	4b3f      	ldr	r3, [pc, #252]	; (8007930 <_strtod_l+0xb18>)
 8007832:	4630      	mov	r0, r6
 8007834:	4639      	mov	r1, r7
 8007836:	f7f9 f951 	bl	8000adc <__aeabi_dcmplt>
 800783a:	b9c8      	cbnz	r0, 8007870 <_strtod_l+0xa58>
 800783c:	4630      	mov	r0, r6
 800783e:	4639      	mov	r1, r7
 8007840:	2200      	movs	r2, #0
 8007842:	4b3e      	ldr	r3, [pc, #248]	; (800793c <_strtod_l+0xb24>)
 8007844:	f7f8 fed8 	bl	80005f8 <__aeabi_dmul>
 8007848:	4606      	mov	r6, r0
 800784a:	460f      	mov	r7, r1
 800784c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007850:	9618      	str	r6, [sp, #96]	; 0x60
 8007852:	9319      	str	r3, [sp, #100]	; 0x64
 8007854:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007858:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800785c:	e79c      	b.n	8007798 <_strtod_l+0x980>
 800785e:	f1ba 0f01 	cmp.w	sl, #1
 8007862:	d102      	bne.n	800786a <_strtod_l+0xa52>
 8007864:	2d00      	cmp	r5, #0
 8007866:	f43f ad8e 	beq.w	8007386 <_strtod_l+0x56e>
 800786a:	2200      	movs	r2, #0
 800786c:	4b34      	ldr	r3, [pc, #208]	; (8007940 <_strtod_l+0xb28>)
 800786e:	e78f      	b.n	8007790 <_strtod_l+0x978>
 8007870:	2600      	movs	r6, #0
 8007872:	4f32      	ldr	r7, [pc, #200]	; (800793c <_strtod_l+0xb24>)
 8007874:	e7ea      	b.n	800784c <_strtod_l+0xa34>
 8007876:	4b31      	ldr	r3, [pc, #196]	; (800793c <_strtod_l+0xb24>)
 8007878:	4630      	mov	r0, r6
 800787a:	4639      	mov	r1, r7
 800787c:	2200      	movs	r2, #0
 800787e:	f7f8 febb 	bl	80005f8 <__aeabi_dmul>
 8007882:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007884:	4606      	mov	r6, r0
 8007886:	460f      	mov	r7, r1
 8007888:	b933      	cbnz	r3, 8007898 <_strtod_l+0xa80>
 800788a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800788e:	9010      	str	r0, [sp, #64]	; 0x40
 8007890:	9311      	str	r3, [sp, #68]	; 0x44
 8007892:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007896:	e7df      	b.n	8007858 <_strtod_l+0xa40>
 8007898:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800789c:	e7f9      	b.n	8007892 <_strtod_l+0xa7a>
 800789e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80078a2:	9b04      	ldr	r3, [sp, #16]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1ab      	bne.n	8007800 <_strtod_l+0x9e8>
 80078a8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078ac:	0d1b      	lsrs	r3, r3, #20
 80078ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078b0:	051b      	lsls	r3, r3, #20
 80078b2:	429a      	cmp	r2, r3
 80078b4:	465d      	mov	r5, fp
 80078b6:	d1a3      	bne.n	8007800 <_strtod_l+0x9e8>
 80078b8:	4639      	mov	r1, r7
 80078ba:	4630      	mov	r0, r6
 80078bc:	f7f9 f94c 	bl	8000b58 <__aeabi_d2iz>
 80078c0:	f7f8 fe30 	bl	8000524 <__aeabi_i2d>
 80078c4:	460b      	mov	r3, r1
 80078c6:	4602      	mov	r2, r0
 80078c8:	4639      	mov	r1, r7
 80078ca:	4630      	mov	r0, r6
 80078cc:	f7f8 fcdc 	bl	8000288 <__aeabi_dsub>
 80078d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078d2:	4606      	mov	r6, r0
 80078d4:	460f      	mov	r7, r1
 80078d6:	b933      	cbnz	r3, 80078e6 <_strtod_l+0xace>
 80078d8:	f1ba 0f00 	cmp.w	sl, #0
 80078dc:	d103      	bne.n	80078e6 <_strtod_l+0xace>
 80078de:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80078e2:	2d00      	cmp	r5, #0
 80078e4:	d06d      	beq.n	80079c2 <_strtod_l+0xbaa>
 80078e6:	a30a      	add	r3, pc, #40	; (adr r3, 8007910 <_strtod_l+0xaf8>)
 80078e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ec:	4630      	mov	r0, r6
 80078ee:	4639      	mov	r1, r7
 80078f0:	f7f9 f8f4 	bl	8000adc <__aeabi_dcmplt>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	f47f acb8 	bne.w	800726a <_strtod_l+0x452>
 80078fa:	a307      	add	r3, pc, #28	; (adr r3, 8007918 <_strtod_l+0xb00>)
 80078fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007900:	4630      	mov	r0, r6
 8007902:	4639      	mov	r1, r7
 8007904:	f7f9 f908 	bl	8000b18 <__aeabi_dcmpgt>
 8007908:	2800      	cmp	r0, #0
 800790a:	f43f af79 	beq.w	8007800 <_strtod_l+0x9e8>
 800790e:	e4ac      	b.n	800726a <_strtod_l+0x452>
 8007910:	94a03595 	.word	0x94a03595
 8007914:	3fdfffff 	.word	0x3fdfffff
 8007918:	35afe535 	.word	0x35afe535
 800791c:	3fe00000 	.word	0x3fe00000
 8007920:	000fffff 	.word	0x000fffff
 8007924:	7ff00000 	.word	0x7ff00000
 8007928:	7fefffff 	.word	0x7fefffff
 800792c:	39500000 	.word	0x39500000
 8007930:	3ff00000 	.word	0x3ff00000
 8007934:	7fe00000 	.word	0x7fe00000
 8007938:	7c9fffff 	.word	0x7c9fffff
 800793c:	3fe00000 	.word	0x3fe00000
 8007940:	bff00000 	.word	0xbff00000
 8007944:	9b04      	ldr	r3, [sp, #16]
 8007946:	b333      	cbz	r3, 8007996 <_strtod_l+0xb7e>
 8007948:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800794a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800794e:	d822      	bhi.n	8007996 <_strtod_l+0xb7e>
 8007950:	a327      	add	r3, pc, #156	; (adr r3, 80079f0 <_strtod_l+0xbd8>)
 8007952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007956:	4630      	mov	r0, r6
 8007958:	4639      	mov	r1, r7
 800795a:	f7f9 f8c9 	bl	8000af0 <__aeabi_dcmple>
 800795e:	b1a0      	cbz	r0, 800798a <_strtod_l+0xb72>
 8007960:	4639      	mov	r1, r7
 8007962:	4630      	mov	r0, r6
 8007964:	f7f9 f920 	bl	8000ba8 <__aeabi_d2uiz>
 8007968:	2800      	cmp	r0, #0
 800796a:	bf08      	it	eq
 800796c:	2001      	moveq	r0, #1
 800796e:	f7f8 fdc9 	bl	8000504 <__aeabi_ui2d>
 8007972:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007974:	4606      	mov	r6, r0
 8007976:	460f      	mov	r7, r1
 8007978:	bb03      	cbnz	r3, 80079bc <_strtod_l+0xba4>
 800797a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800797e:	9012      	str	r0, [sp, #72]	; 0x48
 8007980:	9313      	str	r3, [sp, #76]	; 0x4c
 8007982:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007986:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800798a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800798c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800798e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007992:	1a9b      	subs	r3, r3, r2
 8007994:	930b      	str	r3, [sp, #44]	; 0x2c
 8007996:	ed9d 0b08 	vldr	d0, [sp, #32]
 800799a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800799e:	f001 fd3d 	bl	800941c <__ulp>
 80079a2:	4650      	mov	r0, sl
 80079a4:	ec53 2b10 	vmov	r2, r3, d0
 80079a8:	4659      	mov	r1, fp
 80079aa:	f7f8 fe25 	bl	80005f8 <__aeabi_dmul>
 80079ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80079b2:	f7f8 fc6b 	bl	800028c <__adddf3>
 80079b6:	4682      	mov	sl, r0
 80079b8:	468b      	mov	fp, r1
 80079ba:	e772      	b.n	80078a2 <_strtod_l+0xa8a>
 80079bc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80079c0:	e7df      	b.n	8007982 <_strtod_l+0xb6a>
 80079c2:	a30d      	add	r3, pc, #52	; (adr r3, 80079f8 <_strtod_l+0xbe0>)
 80079c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c8:	f7f9 f888 	bl	8000adc <__aeabi_dcmplt>
 80079cc:	e79c      	b.n	8007908 <_strtod_l+0xaf0>
 80079ce:	2300      	movs	r3, #0
 80079d0:	930d      	str	r3, [sp, #52]	; 0x34
 80079d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80079d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079d6:	6013      	str	r3, [r2, #0]
 80079d8:	f7ff ba61 	b.w	8006e9e <_strtod_l+0x86>
 80079dc:	2b65      	cmp	r3, #101	; 0x65
 80079de:	f04f 0200 	mov.w	r2, #0
 80079e2:	f43f ab4e 	beq.w	8007082 <_strtod_l+0x26a>
 80079e6:	2101      	movs	r1, #1
 80079e8:	4614      	mov	r4, r2
 80079ea:	9104      	str	r1, [sp, #16]
 80079ec:	f7ff bacb 	b.w	8006f86 <_strtod_l+0x16e>
 80079f0:	ffc00000 	.word	0xffc00000
 80079f4:	41dfffff 	.word	0x41dfffff
 80079f8:	94a03595 	.word	0x94a03595
 80079fc:	3fcfffff 	.word	0x3fcfffff

08007a00 <_strtod_r>:
 8007a00:	4b05      	ldr	r3, [pc, #20]	; (8007a18 <_strtod_r+0x18>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	b410      	push	{r4}
 8007a06:	6a1b      	ldr	r3, [r3, #32]
 8007a08:	4c04      	ldr	r4, [pc, #16]	; (8007a1c <_strtod_r+0x1c>)
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	bf08      	it	eq
 8007a0e:	4623      	moveq	r3, r4
 8007a10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a14:	f7ff ba00 	b.w	8006e18 <_strtod_l>
 8007a18:	20000014 	.word	0x20000014
 8007a1c:	20000078 	.word	0x20000078

08007a20 <_strtol_l.isra.0>:
 8007a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a24:	4680      	mov	r8, r0
 8007a26:	4689      	mov	r9, r1
 8007a28:	4692      	mov	sl, r2
 8007a2a:	461e      	mov	r6, r3
 8007a2c:	460f      	mov	r7, r1
 8007a2e:	463d      	mov	r5, r7
 8007a30:	9808      	ldr	r0, [sp, #32]
 8007a32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a36:	f001 f9ed 	bl	8008e14 <__locale_ctype_ptr_l>
 8007a3a:	4420      	add	r0, r4
 8007a3c:	7843      	ldrb	r3, [r0, #1]
 8007a3e:	f013 0308 	ands.w	r3, r3, #8
 8007a42:	d132      	bne.n	8007aaa <_strtol_l.isra.0+0x8a>
 8007a44:	2c2d      	cmp	r4, #45	; 0x2d
 8007a46:	d132      	bne.n	8007aae <_strtol_l.isra.0+0x8e>
 8007a48:	787c      	ldrb	r4, [r7, #1]
 8007a4a:	1cbd      	adds	r5, r7, #2
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	2e00      	cmp	r6, #0
 8007a50:	d05d      	beq.n	8007b0e <_strtol_l.isra.0+0xee>
 8007a52:	2e10      	cmp	r6, #16
 8007a54:	d109      	bne.n	8007a6a <_strtol_l.isra.0+0x4a>
 8007a56:	2c30      	cmp	r4, #48	; 0x30
 8007a58:	d107      	bne.n	8007a6a <_strtol_l.isra.0+0x4a>
 8007a5a:	782b      	ldrb	r3, [r5, #0]
 8007a5c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a60:	2b58      	cmp	r3, #88	; 0x58
 8007a62:	d14f      	bne.n	8007b04 <_strtol_l.isra.0+0xe4>
 8007a64:	786c      	ldrb	r4, [r5, #1]
 8007a66:	2610      	movs	r6, #16
 8007a68:	3502      	adds	r5, #2
 8007a6a:	2a00      	cmp	r2, #0
 8007a6c:	bf14      	ite	ne
 8007a6e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007a72:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007a76:	2700      	movs	r7, #0
 8007a78:	fbb1 fcf6 	udiv	ip, r1, r6
 8007a7c:	4638      	mov	r0, r7
 8007a7e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007a82:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007a86:	2b09      	cmp	r3, #9
 8007a88:	d817      	bhi.n	8007aba <_strtol_l.isra.0+0x9a>
 8007a8a:	461c      	mov	r4, r3
 8007a8c:	42a6      	cmp	r6, r4
 8007a8e:	dd23      	ble.n	8007ad8 <_strtol_l.isra.0+0xb8>
 8007a90:	1c7b      	adds	r3, r7, #1
 8007a92:	d007      	beq.n	8007aa4 <_strtol_l.isra.0+0x84>
 8007a94:	4584      	cmp	ip, r0
 8007a96:	d31c      	bcc.n	8007ad2 <_strtol_l.isra.0+0xb2>
 8007a98:	d101      	bne.n	8007a9e <_strtol_l.isra.0+0x7e>
 8007a9a:	45a6      	cmp	lr, r4
 8007a9c:	db19      	blt.n	8007ad2 <_strtol_l.isra.0+0xb2>
 8007a9e:	fb00 4006 	mla	r0, r0, r6, r4
 8007aa2:	2701      	movs	r7, #1
 8007aa4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007aa8:	e7eb      	b.n	8007a82 <_strtol_l.isra.0+0x62>
 8007aaa:	462f      	mov	r7, r5
 8007aac:	e7bf      	b.n	8007a2e <_strtol_l.isra.0+0xe>
 8007aae:	2c2b      	cmp	r4, #43	; 0x2b
 8007ab0:	bf04      	itt	eq
 8007ab2:	1cbd      	addeq	r5, r7, #2
 8007ab4:	787c      	ldrbeq	r4, [r7, #1]
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	e7c9      	b.n	8007a4e <_strtol_l.isra.0+0x2e>
 8007aba:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007abe:	2b19      	cmp	r3, #25
 8007ac0:	d801      	bhi.n	8007ac6 <_strtol_l.isra.0+0xa6>
 8007ac2:	3c37      	subs	r4, #55	; 0x37
 8007ac4:	e7e2      	b.n	8007a8c <_strtol_l.isra.0+0x6c>
 8007ac6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007aca:	2b19      	cmp	r3, #25
 8007acc:	d804      	bhi.n	8007ad8 <_strtol_l.isra.0+0xb8>
 8007ace:	3c57      	subs	r4, #87	; 0x57
 8007ad0:	e7dc      	b.n	8007a8c <_strtol_l.isra.0+0x6c>
 8007ad2:	f04f 37ff 	mov.w	r7, #4294967295
 8007ad6:	e7e5      	b.n	8007aa4 <_strtol_l.isra.0+0x84>
 8007ad8:	1c7b      	adds	r3, r7, #1
 8007ada:	d108      	bne.n	8007aee <_strtol_l.isra.0+0xce>
 8007adc:	2322      	movs	r3, #34	; 0x22
 8007ade:	f8c8 3000 	str.w	r3, [r8]
 8007ae2:	4608      	mov	r0, r1
 8007ae4:	f1ba 0f00 	cmp.w	sl, #0
 8007ae8:	d107      	bne.n	8007afa <_strtol_l.isra.0+0xda>
 8007aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aee:	b102      	cbz	r2, 8007af2 <_strtol_l.isra.0+0xd2>
 8007af0:	4240      	negs	r0, r0
 8007af2:	f1ba 0f00 	cmp.w	sl, #0
 8007af6:	d0f8      	beq.n	8007aea <_strtol_l.isra.0+0xca>
 8007af8:	b10f      	cbz	r7, 8007afe <_strtol_l.isra.0+0xde>
 8007afa:	f105 39ff 	add.w	r9, r5, #4294967295
 8007afe:	f8ca 9000 	str.w	r9, [sl]
 8007b02:	e7f2      	b.n	8007aea <_strtol_l.isra.0+0xca>
 8007b04:	2430      	movs	r4, #48	; 0x30
 8007b06:	2e00      	cmp	r6, #0
 8007b08:	d1af      	bne.n	8007a6a <_strtol_l.isra.0+0x4a>
 8007b0a:	2608      	movs	r6, #8
 8007b0c:	e7ad      	b.n	8007a6a <_strtol_l.isra.0+0x4a>
 8007b0e:	2c30      	cmp	r4, #48	; 0x30
 8007b10:	d0a3      	beq.n	8007a5a <_strtol_l.isra.0+0x3a>
 8007b12:	260a      	movs	r6, #10
 8007b14:	e7a9      	b.n	8007a6a <_strtol_l.isra.0+0x4a>
	...

08007b18 <_strtol_r>:
 8007b18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b1a:	4c06      	ldr	r4, [pc, #24]	; (8007b34 <_strtol_r+0x1c>)
 8007b1c:	4d06      	ldr	r5, [pc, #24]	; (8007b38 <_strtol_r+0x20>)
 8007b1e:	6824      	ldr	r4, [r4, #0]
 8007b20:	6a24      	ldr	r4, [r4, #32]
 8007b22:	2c00      	cmp	r4, #0
 8007b24:	bf08      	it	eq
 8007b26:	462c      	moveq	r4, r5
 8007b28:	9400      	str	r4, [sp, #0]
 8007b2a:	f7ff ff79 	bl	8007a20 <_strtol_l.isra.0>
 8007b2e:	b003      	add	sp, #12
 8007b30:	bd30      	pop	{r4, r5, pc}
 8007b32:	bf00      	nop
 8007b34:	20000014 	.word	0x20000014
 8007b38:	20000078 	.word	0x20000078

08007b3c <quorem>:
 8007b3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b40:	6903      	ldr	r3, [r0, #16]
 8007b42:	690c      	ldr	r4, [r1, #16]
 8007b44:	42a3      	cmp	r3, r4
 8007b46:	4680      	mov	r8, r0
 8007b48:	f2c0 8082 	blt.w	8007c50 <quorem+0x114>
 8007b4c:	3c01      	subs	r4, #1
 8007b4e:	f101 0714 	add.w	r7, r1, #20
 8007b52:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007b56:	f100 0614 	add.w	r6, r0, #20
 8007b5a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007b5e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007b62:	eb06 030c 	add.w	r3, r6, ip
 8007b66:	3501      	adds	r5, #1
 8007b68:	eb07 090c 	add.w	r9, r7, ip
 8007b6c:	9301      	str	r3, [sp, #4]
 8007b6e:	fbb0 f5f5 	udiv	r5, r0, r5
 8007b72:	b395      	cbz	r5, 8007bda <quorem+0x9e>
 8007b74:	f04f 0a00 	mov.w	sl, #0
 8007b78:	4638      	mov	r0, r7
 8007b7a:	46b6      	mov	lr, r6
 8007b7c:	46d3      	mov	fp, sl
 8007b7e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b82:	b293      	uxth	r3, r2
 8007b84:	fb05 a303 	mla	r3, r5, r3, sl
 8007b88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	ebab 0303 	sub.w	r3, fp, r3
 8007b92:	0c12      	lsrs	r2, r2, #16
 8007b94:	f8de b000 	ldr.w	fp, [lr]
 8007b98:	fb05 a202 	mla	r2, r5, r2, sl
 8007b9c:	fa13 f38b 	uxtah	r3, r3, fp
 8007ba0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007ba4:	fa1f fb82 	uxth.w	fp, r2
 8007ba8:	f8de 2000 	ldr.w	r2, [lr]
 8007bac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007bb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bba:	4581      	cmp	r9, r0
 8007bbc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007bc0:	f84e 3b04 	str.w	r3, [lr], #4
 8007bc4:	d2db      	bcs.n	8007b7e <quorem+0x42>
 8007bc6:	f856 300c 	ldr.w	r3, [r6, ip]
 8007bca:	b933      	cbnz	r3, 8007bda <quorem+0x9e>
 8007bcc:	9b01      	ldr	r3, [sp, #4]
 8007bce:	3b04      	subs	r3, #4
 8007bd0:	429e      	cmp	r6, r3
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	d330      	bcc.n	8007c38 <quorem+0xfc>
 8007bd6:	f8c8 4010 	str.w	r4, [r8, #16]
 8007bda:	4640      	mov	r0, r8
 8007bdc:	f001 fba6 	bl	800932c <__mcmp>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	db25      	blt.n	8007c30 <quorem+0xf4>
 8007be4:	3501      	adds	r5, #1
 8007be6:	4630      	mov	r0, r6
 8007be8:	f04f 0c00 	mov.w	ip, #0
 8007bec:	f857 2b04 	ldr.w	r2, [r7], #4
 8007bf0:	f8d0 e000 	ldr.w	lr, [r0]
 8007bf4:	b293      	uxth	r3, r2
 8007bf6:	ebac 0303 	sub.w	r3, ip, r3
 8007bfa:	0c12      	lsrs	r2, r2, #16
 8007bfc:	fa13 f38e 	uxtah	r3, r3, lr
 8007c00:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007c04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c0e:	45b9      	cmp	r9, r7
 8007c10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007c14:	f840 3b04 	str.w	r3, [r0], #4
 8007c18:	d2e8      	bcs.n	8007bec <quorem+0xb0>
 8007c1a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007c1e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007c22:	b92a      	cbnz	r2, 8007c30 <quorem+0xf4>
 8007c24:	3b04      	subs	r3, #4
 8007c26:	429e      	cmp	r6, r3
 8007c28:	461a      	mov	r2, r3
 8007c2a:	d30b      	bcc.n	8007c44 <quorem+0x108>
 8007c2c:	f8c8 4010 	str.w	r4, [r8, #16]
 8007c30:	4628      	mov	r0, r5
 8007c32:	b003      	add	sp, #12
 8007c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c38:	6812      	ldr	r2, [r2, #0]
 8007c3a:	3b04      	subs	r3, #4
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	d1ca      	bne.n	8007bd6 <quorem+0x9a>
 8007c40:	3c01      	subs	r4, #1
 8007c42:	e7c5      	b.n	8007bd0 <quorem+0x94>
 8007c44:	6812      	ldr	r2, [r2, #0]
 8007c46:	3b04      	subs	r3, #4
 8007c48:	2a00      	cmp	r2, #0
 8007c4a:	d1ef      	bne.n	8007c2c <quorem+0xf0>
 8007c4c:	3c01      	subs	r4, #1
 8007c4e:	e7ea      	b.n	8007c26 <quorem+0xea>
 8007c50:	2000      	movs	r0, #0
 8007c52:	e7ee      	b.n	8007c32 <quorem+0xf6>
 8007c54:	0000      	movs	r0, r0
	...

08007c58 <_dtoa_r>:
 8007c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c5c:	ec57 6b10 	vmov	r6, r7, d0
 8007c60:	b097      	sub	sp, #92	; 0x5c
 8007c62:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c64:	9106      	str	r1, [sp, #24]
 8007c66:	4604      	mov	r4, r0
 8007c68:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c6a:	9312      	str	r3, [sp, #72]	; 0x48
 8007c6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007c70:	e9cd 6700 	strd	r6, r7, [sp]
 8007c74:	b93d      	cbnz	r5, 8007c86 <_dtoa_r+0x2e>
 8007c76:	2010      	movs	r0, #16
 8007c78:	f001 f8e0 	bl	8008e3c <malloc>
 8007c7c:	6260      	str	r0, [r4, #36]	; 0x24
 8007c7e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c82:	6005      	str	r5, [r0, #0]
 8007c84:	60c5      	str	r5, [r0, #12]
 8007c86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c88:	6819      	ldr	r1, [r3, #0]
 8007c8a:	b151      	cbz	r1, 8007ca2 <_dtoa_r+0x4a>
 8007c8c:	685a      	ldr	r2, [r3, #4]
 8007c8e:	604a      	str	r2, [r1, #4]
 8007c90:	2301      	movs	r3, #1
 8007c92:	4093      	lsls	r3, r2
 8007c94:	608b      	str	r3, [r1, #8]
 8007c96:	4620      	mov	r0, r4
 8007c98:	f001 f929 	bl	8008eee <_Bfree>
 8007c9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	601a      	str	r2, [r3, #0]
 8007ca2:	1e3b      	subs	r3, r7, #0
 8007ca4:	bfbb      	ittet	lt
 8007ca6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007caa:	9301      	strlt	r3, [sp, #4]
 8007cac:	2300      	movge	r3, #0
 8007cae:	2201      	movlt	r2, #1
 8007cb0:	bfac      	ite	ge
 8007cb2:	f8c8 3000 	strge.w	r3, [r8]
 8007cb6:	f8c8 2000 	strlt.w	r2, [r8]
 8007cba:	4baf      	ldr	r3, [pc, #700]	; (8007f78 <_dtoa_r+0x320>)
 8007cbc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007cc0:	ea33 0308 	bics.w	r3, r3, r8
 8007cc4:	d114      	bne.n	8007cf0 <_dtoa_r+0x98>
 8007cc6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007cc8:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ccc:	6013      	str	r3, [r2, #0]
 8007cce:	9b00      	ldr	r3, [sp, #0]
 8007cd0:	b923      	cbnz	r3, 8007cdc <_dtoa_r+0x84>
 8007cd2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	f000 8542 	beq.w	8008760 <_dtoa_r+0xb08>
 8007cdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cde:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007f8c <_dtoa_r+0x334>
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f000 8544 	beq.w	8008770 <_dtoa_r+0xb18>
 8007ce8:	f10b 0303 	add.w	r3, fp, #3
 8007cec:	f000 bd3e 	b.w	800876c <_dtoa_r+0xb14>
 8007cf0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	f7f8 fee4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d00:	4681      	mov	r9, r0
 8007d02:	b168      	cbz	r0, 8007d20 <_dtoa_r+0xc8>
 8007d04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d06:	2301      	movs	r3, #1
 8007d08:	6013      	str	r3, [r2, #0]
 8007d0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 8524 	beq.w	800875a <_dtoa_r+0xb02>
 8007d12:	4b9a      	ldr	r3, [pc, #616]	; (8007f7c <_dtoa_r+0x324>)
 8007d14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007d16:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d1a:	6013      	str	r3, [r2, #0]
 8007d1c:	f000 bd28 	b.w	8008770 <_dtoa_r+0xb18>
 8007d20:	aa14      	add	r2, sp, #80	; 0x50
 8007d22:	a915      	add	r1, sp, #84	; 0x54
 8007d24:	ec47 6b10 	vmov	d0, r6, r7
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f001 fbed 	bl	8009508 <__d2b>
 8007d2e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007d32:	9004      	str	r0, [sp, #16]
 8007d34:	2d00      	cmp	r5, #0
 8007d36:	d07c      	beq.n	8007e32 <_dtoa_r+0x1da>
 8007d38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d3c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007d40:	46b2      	mov	sl, r6
 8007d42:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007d46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007d4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007d4e:	2200      	movs	r2, #0
 8007d50:	4b8b      	ldr	r3, [pc, #556]	; (8007f80 <_dtoa_r+0x328>)
 8007d52:	4650      	mov	r0, sl
 8007d54:	4659      	mov	r1, fp
 8007d56:	f7f8 fa97 	bl	8000288 <__aeabi_dsub>
 8007d5a:	a381      	add	r3, pc, #516	; (adr r3, 8007f60 <_dtoa_r+0x308>)
 8007d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d60:	f7f8 fc4a 	bl	80005f8 <__aeabi_dmul>
 8007d64:	a380      	add	r3, pc, #512	; (adr r3, 8007f68 <_dtoa_r+0x310>)
 8007d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6a:	f7f8 fa8f 	bl	800028c <__adddf3>
 8007d6e:	4606      	mov	r6, r0
 8007d70:	4628      	mov	r0, r5
 8007d72:	460f      	mov	r7, r1
 8007d74:	f7f8 fbd6 	bl	8000524 <__aeabi_i2d>
 8007d78:	a37d      	add	r3, pc, #500	; (adr r3, 8007f70 <_dtoa_r+0x318>)
 8007d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d7e:	f7f8 fc3b 	bl	80005f8 <__aeabi_dmul>
 8007d82:	4602      	mov	r2, r0
 8007d84:	460b      	mov	r3, r1
 8007d86:	4630      	mov	r0, r6
 8007d88:	4639      	mov	r1, r7
 8007d8a:	f7f8 fa7f 	bl	800028c <__adddf3>
 8007d8e:	4606      	mov	r6, r0
 8007d90:	460f      	mov	r7, r1
 8007d92:	f7f8 fee1 	bl	8000b58 <__aeabi_d2iz>
 8007d96:	2200      	movs	r2, #0
 8007d98:	4682      	mov	sl, r0
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	4639      	mov	r1, r7
 8007da0:	f7f8 fe9c 	bl	8000adc <__aeabi_dcmplt>
 8007da4:	b148      	cbz	r0, 8007dba <_dtoa_r+0x162>
 8007da6:	4650      	mov	r0, sl
 8007da8:	f7f8 fbbc 	bl	8000524 <__aeabi_i2d>
 8007dac:	4632      	mov	r2, r6
 8007dae:	463b      	mov	r3, r7
 8007db0:	f7f8 fe8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007db4:	b908      	cbnz	r0, 8007dba <_dtoa_r+0x162>
 8007db6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dba:	f1ba 0f16 	cmp.w	sl, #22
 8007dbe:	d859      	bhi.n	8007e74 <_dtoa_r+0x21c>
 8007dc0:	4970      	ldr	r1, [pc, #448]	; (8007f84 <_dtoa_r+0x32c>)
 8007dc2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007dc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dce:	f7f8 fea3 	bl	8000b18 <__aeabi_dcmpgt>
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	d050      	beq.n	8007e78 <_dtoa_r+0x220>
 8007dd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dda:	2300      	movs	r3, #0
 8007ddc:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007de0:	1b5d      	subs	r5, r3, r5
 8007de2:	f1b5 0801 	subs.w	r8, r5, #1
 8007de6:	bf49      	itett	mi
 8007de8:	f1c5 0301 	rsbmi	r3, r5, #1
 8007dec:	2300      	movpl	r3, #0
 8007dee:	9305      	strmi	r3, [sp, #20]
 8007df0:	f04f 0800 	movmi.w	r8, #0
 8007df4:	bf58      	it	pl
 8007df6:	9305      	strpl	r3, [sp, #20]
 8007df8:	f1ba 0f00 	cmp.w	sl, #0
 8007dfc:	db3e      	blt.n	8007e7c <_dtoa_r+0x224>
 8007dfe:	2300      	movs	r3, #0
 8007e00:	44d0      	add	r8, sl
 8007e02:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007e06:	9307      	str	r3, [sp, #28]
 8007e08:	9b06      	ldr	r3, [sp, #24]
 8007e0a:	2b09      	cmp	r3, #9
 8007e0c:	f200 8090 	bhi.w	8007f30 <_dtoa_r+0x2d8>
 8007e10:	2b05      	cmp	r3, #5
 8007e12:	bfc4      	itt	gt
 8007e14:	3b04      	subgt	r3, #4
 8007e16:	9306      	strgt	r3, [sp, #24]
 8007e18:	9b06      	ldr	r3, [sp, #24]
 8007e1a:	f1a3 0302 	sub.w	r3, r3, #2
 8007e1e:	bfcc      	ite	gt
 8007e20:	2500      	movgt	r5, #0
 8007e22:	2501      	movle	r5, #1
 8007e24:	2b03      	cmp	r3, #3
 8007e26:	f200 808f 	bhi.w	8007f48 <_dtoa_r+0x2f0>
 8007e2a:	e8df f003 	tbb	[pc, r3]
 8007e2e:	7f7d      	.short	0x7f7d
 8007e30:	7131      	.short	0x7131
 8007e32:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007e36:	441d      	add	r5, r3
 8007e38:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007e3c:	2820      	cmp	r0, #32
 8007e3e:	dd13      	ble.n	8007e68 <_dtoa_r+0x210>
 8007e40:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007e44:	9b00      	ldr	r3, [sp, #0]
 8007e46:	fa08 f800 	lsl.w	r8, r8, r0
 8007e4a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007e4e:	fa23 f000 	lsr.w	r0, r3, r0
 8007e52:	ea48 0000 	orr.w	r0, r8, r0
 8007e56:	f7f8 fb55 	bl	8000504 <__aeabi_ui2d>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	4682      	mov	sl, r0
 8007e5e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007e62:	3d01      	subs	r5, #1
 8007e64:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e66:	e772      	b.n	8007d4e <_dtoa_r+0xf6>
 8007e68:	9b00      	ldr	r3, [sp, #0]
 8007e6a:	f1c0 0020 	rsb	r0, r0, #32
 8007e6e:	fa03 f000 	lsl.w	r0, r3, r0
 8007e72:	e7f0      	b.n	8007e56 <_dtoa_r+0x1fe>
 8007e74:	2301      	movs	r3, #1
 8007e76:	e7b1      	b.n	8007ddc <_dtoa_r+0x184>
 8007e78:	900f      	str	r0, [sp, #60]	; 0x3c
 8007e7a:	e7b0      	b.n	8007dde <_dtoa_r+0x186>
 8007e7c:	9b05      	ldr	r3, [sp, #20]
 8007e7e:	eba3 030a 	sub.w	r3, r3, sl
 8007e82:	9305      	str	r3, [sp, #20]
 8007e84:	f1ca 0300 	rsb	r3, sl, #0
 8007e88:	9307      	str	r3, [sp, #28]
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	930e      	str	r3, [sp, #56]	; 0x38
 8007e8e:	e7bb      	b.n	8007e08 <_dtoa_r+0x1b0>
 8007e90:	2301      	movs	r3, #1
 8007e92:	930a      	str	r3, [sp, #40]	; 0x28
 8007e94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	dd59      	ble.n	8007f4e <_dtoa_r+0x2f6>
 8007e9a:	9302      	str	r3, [sp, #8]
 8007e9c:	4699      	mov	r9, r3
 8007e9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	6072      	str	r2, [r6, #4]
 8007ea4:	2204      	movs	r2, #4
 8007ea6:	f102 0014 	add.w	r0, r2, #20
 8007eaa:	4298      	cmp	r0, r3
 8007eac:	6871      	ldr	r1, [r6, #4]
 8007eae:	d953      	bls.n	8007f58 <_dtoa_r+0x300>
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f000 ffe8 	bl	8008e86 <_Balloc>
 8007eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007eb8:	6030      	str	r0, [r6, #0]
 8007eba:	f1b9 0f0e 	cmp.w	r9, #14
 8007ebe:	f8d3 b000 	ldr.w	fp, [r3]
 8007ec2:	f200 80e6 	bhi.w	8008092 <_dtoa_r+0x43a>
 8007ec6:	2d00      	cmp	r5, #0
 8007ec8:	f000 80e3 	beq.w	8008092 <_dtoa_r+0x43a>
 8007ecc:	ed9d 7b00 	vldr	d7, [sp]
 8007ed0:	f1ba 0f00 	cmp.w	sl, #0
 8007ed4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007ed8:	dd74      	ble.n	8007fc4 <_dtoa_r+0x36c>
 8007eda:	4a2a      	ldr	r2, [pc, #168]	; (8007f84 <_dtoa_r+0x32c>)
 8007edc:	f00a 030f 	and.w	r3, sl, #15
 8007ee0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ee4:	ed93 7b00 	vldr	d7, [r3]
 8007ee8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007eec:	06f0      	lsls	r0, r6, #27
 8007eee:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007ef2:	d565      	bpl.n	8007fc0 <_dtoa_r+0x368>
 8007ef4:	4b24      	ldr	r3, [pc, #144]	; (8007f88 <_dtoa_r+0x330>)
 8007ef6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007efa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007efe:	f7f8 fca5 	bl	800084c <__aeabi_ddiv>
 8007f02:	e9cd 0100 	strd	r0, r1, [sp]
 8007f06:	f006 060f 	and.w	r6, r6, #15
 8007f0a:	2503      	movs	r5, #3
 8007f0c:	4f1e      	ldr	r7, [pc, #120]	; (8007f88 <_dtoa_r+0x330>)
 8007f0e:	e04c      	b.n	8007faa <_dtoa_r+0x352>
 8007f10:	2301      	movs	r3, #1
 8007f12:	930a      	str	r3, [sp, #40]	; 0x28
 8007f14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f16:	4453      	add	r3, sl
 8007f18:	f103 0901 	add.w	r9, r3, #1
 8007f1c:	9302      	str	r3, [sp, #8]
 8007f1e:	464b      	mov	r3, r9
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	bfb8      	it	lt
 8007f24:	2301      	movlt	r3, #1
 8007f26:	e7ba      	b.n	8007e9e <_dtoa_r+0x246>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	e7b2      	b.n	8007e92 <_dtoa_r+0x23a>
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	e7f0      	b.n	8007f12 <_dtoa_r+0x2ba>
 8007f30:	2501      	movs	r5, #1
 8007f32:	2300      	movs	r3, #0
 8007f34:	9306      	str	r3, [sp, #24]
 8007f36:	950a      	str	r5, [sp, #40]	; 0x28
 8007f38:	f04f 33ff 	mov.w	r3, #4294967295
 8007f3c:	9302      	str	r3, [sp, #8]
 8007f3e:	4699      	mov	r9, r3
 8007f40:	2200      	movs	r2, #0
 8007f42:	2312      	movs	r3, #18
 8007f44:	920b      	str	r2, [sp, #44]	; 0x2c
 8007f46:	e7aa      	b.n	8007e9e <_dtoa_r+0x246>
 8007f48:	2301      	movs	r3, #1
 8007f4a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f4c:	e7f4      	b.n	8007f38 <_dtoa_r+0x2e0>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	9302      	str	r3, [sp, #8]
 8007f52:	4699      	mov	r9, r3
 8007f54:	461a      	mov	r2, r3
 8007f56:	e7f5      	b.n	8007f44 <_dtoa_r+0x2ec>
 8007f58:	3101      	adds	r1, #1
 8007f5a:	6071      	str	r1, [r6, #4]
 8007f5c:	0052      	lsls	r2, r2, #1
 8007f5e:	e7a2      	b.n	8007ea6 <_dtoa_r+0x24e>
 8007f60:	636f4361 	.word	0x636f4361
 8007f64:	3fd287a7 	.word	0x3fd287a7
 8007f68:	8b60c8b3 	.word	0x8b60c8b3
 8007f6c:	3fc68a28 	.word	0x3fc68a28
 8007f70:	509f79fb 	.word	0x509f79fb
 8007f74:	3fd34413 	.word	0x3fd34413
 8007f78:	7ff00000 	.word	0x7ff00000
 8007f7c:	0800ba35 	.word	0x0800ba35
 8007f80:	3ff80000 	.word	0x3ff80000
 8007f84:	0800baf0 	.word	0x0800baf0
 8007f88:	0800bac8 	.word	0x0800bac8
 8007f8c:	0800bab9 	.word	0x0800bab9
 8007f90:	07f1      	lsls	r1, r6, #31
 8007f92:	d508      	bpl.n	8007fa6 <_dtoa_r+0x34e>
 8007f94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007f98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f9c:	f7f8 fb2c 	bl	80005f8 <__aeabi_dmul>
 8007fa0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007fa4:	3501      	adds	r5, #1
 8007fa6:	1076      	asrs	r6, r6, #1
 8007fa8:	3708      	adds	r7, #8
 8007faa:	2e00      	cmp	r6, #0
 8007fac:	d1f0      	bne.n	8007f90 <_dtoa_r+0x338>
 8007fae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007fb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fb6:	f7f8 fc49 	bl	800084c <__aeabi_ddiv>
 8007fba:	e9cd 0100 	strd	r0, r1, [sp]
 8007fbe:	e01a      	b.n	8007ff6 <_dtoa_r+0x39e>
 8007fc0:	2502      	movs	r5, #2
 8007fc2:	e7a3      	b.n	8007f0c <_dtoa_r+0x2b4>
 8007fc4:	f000 80a0 	beq.w	8008108 <_dtoa_r+0x4b0>
 8007fc8:	f1ca 0600 	rsb	r6, sl, #0
 8007fcc:	4b9f      	ldr	r3, [pc, #636]	; (800824c <_dtoa_r+0x5f4>)
 8007fce:	4fa0      	ldr	r7, [pc, #640]	; (8008250 <_dtoa_r+0x5f8>)
 8007fd0:	f006 020f 	and.w	r2, r6, #15
 8007fd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fdc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007fe0:	f7f8 fb0a 	bl	80005f8 <__aeabi_dmul>
 8007fe4:	e9cd 0100 	strd	r0, r1, [sp]
 8007fe8:	1136      	asrs	r6, r6, #4
 8007fea:	2300      	movs	r3, #0
 8007fec:	2502      	movs	r5, #2
 8007fee:	2e00      	cmp	r6, #0
 8007ff0:	d17f      	bne.n	80080f2 <_dtoa_r+0x49a>
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1e1      	bne.n	8007fba <_dtoa_r+0x362>
 8007ff6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f000 8087 	beq.w	800810c <_dtoa_r+0x4b4>
 8007ffe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008002:	2200      	movs	r2, #0
 8008004:	4b93      	ldr	r3, [pc, #588]	; (8008254 <_dtoa_r+0x5fc>)
 8008006:	4630      	mov	r0, r6
 8008008:	4639      	mov	r1, r7
 800800a:	f7f8 fd67 	bl	8000adc <__aeabi_dcmplt>
 800800e:	2800      	cmp	r0, #0
 8008010:	d07c      	beq.n	800810c <_dtoa_r+0x4b4>
 8008012:	f1b9 0f00 	cmp.w	r9, #0
 8008016:	d079      	beq.n	800810c <_dtoa_r+0x4b4>
 8008018:	9b02      	ldr	r3, [sp, #8]
 800801a:	2b00      	cmp	r3, #0
 800801c:	dd35      	ble.n	800808a <_dtoa_r+0x432>
 800801e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008022:	9308      	str	r3, [sp, #32]
 8008024:	4639      	mov	r1, r7
 8008026:	2200      	movs	r2, #0
 8008028:	4b8b      	ldr	r3, [pc, #556]	; (8008258 <_dtoa_r+0x600>)
 800802a:	4630      	mov	r0, r6
 800802c:	f7f8 fae4 	bl	80005f8 <__aeabi_dmul>
 8008030:	e9cd 0100 	strd	r0, r1, [sp]
 8008034:	9f02      	ldr	r7, [sp, #8]
 8008036:	3501      	adds	r5, #1
 8008038:	4628      	mov	r0, r5
 800803a:	f7f8 fa73 	bl	8000524 <__aeabi_i2d>
 800803e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008042:	f7f8 fad9 	bl	80005f8 <__aeabi_dmul>
 8008046:	2200      	movs	r2, #0
 8008048:	4b84      	ldr	r3, [pc, #528]	; (800825c <_dtoa_r+0x604>)
 800804a:	f7f8 f91f 	bl	800028c <__adddf3>
 800804e:	4605      	mov	r5, r0
 8008050:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008054:	2f00      	cmp	r7, #0
 8008056:	d15d      	bne.n	8008114 <_dtoa_r+0x4bc>
 8008058:	2200      	movs	r2, #0
 800805a:	4b81      	ldr	r3, [pc, #516]	; (8008260 <_dtoa_r+0x608>)
 800805c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008060:	f7f8 f912 	bl	8000288 <__aeabi_dsub>
 8008064:	462a      	mov	r2, r5
 8008066:	4633      	mov	r3, r6
 8008068:	e9cd 0100 	strd	r0, r1, [sp]
 800806c:	f7f8 fd54 	bl	8000b18 <__aeabi_dcmpgt>
 8008070:	2800      	cmp	r0, #0
 8008072:	f040 8288 	bne.w	8008586 <_dtoa_r+0x92e>
 8008076:	462a      	mov	r2, r5
 8008078:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800807c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008080:	f7f8 fd2c 	bl	8000adc <__aeabi_dcmplt>
 8008084:	2800      	cmp	r0, #0
 8008086:	f040 827c 	bne.w	8008582 <_dtoa_r+0x92a>
 800808a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800808e:	e9cd 2300 	strd	r2, r3, [sp]
 8008092:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008094:	2b00      	cmp	r3, #0
 8008096:	f2c0 8150 	blt.w	800833a <_dtoa_r+0x6e2>
 800809a:	f1ba 0f0e 	cmp.w	sl, #14
 800809e:	f300 814c 	bgt.w	800833a <_dtoa_r+0x6e2>
 80080a2:	4b6a      	ldr	r3, [pc, #424]	; (800824c <_dtoa_r+0x5f4>)
 80080a4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80080a8:	ed93 7b00 	vldr	d7, [r3]
 80080ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80080b4:	f280 80d8 	bge.w	8008268 <_dtoa_r+0x610>
 80080b8:	f1b9 0f00 	cmp.w	r9, #0
 80080bc:	f300 80d4 	bgt.w	8008268 <_dtoa_r+0x610>
 80080c0:	f040 825e 	bne.w	8008580 <_dtoa_r+0x928>
 80080c4:	2200      	movs	r2, #0
 80080c6:	4b66      	ldr	r3, [pc, #408]	; (8008260 <_dtoa_r+0x608>)
 80080c8:	ec51 0b17 	vmov	r0, r1, d7
 80080cc:	f7f8 fa94 	bl	80005f8 <__aeabi_dmul>
 80080d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d4:	f7f8 fd16 	bl	8000b04 <__aeabi_dcmpge>
 80080d8:	464f      	mov	r7, r9
 80080da:	464e      	mov	r6, r9
 80080dc:	2800      	cmp	r0, #0
 80080de:	f040 8234 	bne.w	800854a <_dtoa_r+0x8f2>
 80080e2:	2331      	movs	r3, #49	; 0x31
 80080e4:	f10b 0501 	add.w	r5, fp, #1
 80080e8:	f88b 3000 	strb.w	r3, [fp]
 80080ec:	f10a 0a01 	add.w	sl, sl, #1
 80080f0:	e22f      	b.n	8008552 <_dtoa_r+0x8fa>
 80080f2:	07f2      	lsls	r2, r6, #31
 80080f4:	d505      	bpl.n	8008102 <_dtoa_r+0x4aa>
 80080f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080fa:	f7f8 fa7d 	bl	80005f8 <__aeabi_dmul>
 80080fe:	3501      	adds	r5, #1
 8008100:	2301      	movs	r3, #1
 8008102:	1076      	asrs	r6, r6, #1
 8008104:	3708      	adds	r7, #8
 8008106:	e772      	b.n	8007fee <_dtoa_r+0x396>
 8008108:	2502      	movs	r5, #2
 800810a:	e774      	b.n	8007ff6 <_dtoa_r+0x39e>
 800810c:	f8cd a020 	str.w	sl, [sp, #32]
 8008110:	464f      	mov	r7, r9
 8008112:	e791      	b.n	8008038 <_dtoa_r+0x3e0>
 8008114:	4b4d      	ldr	r3, [pc, #308]	; (800824c <_dtoa_r+0x5f4>)
 8008116:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800811a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800811e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008120:	2b00      	cmp	r3, #0
 8008122:	d047      	beq.n	80081b4 <_dtoa_r+0x55c>
 8008124:	4602      	mov	r2, r0
 8008126:	460b      	mov	r3, r1
 8008128:	2000      	movs	r0, #0
 800812a:	494e      	ldr	r1, [pc, #312]	; (8008264 <_dtoa_r+0x60c>)
 800812c:	f7f8 fb8e 	bl	800084c <__aeabi_ddiv>
 8008130:	462a      	mov	r2, r5
 8008132:	4633      	mov	r3, r6
 8008134:	f7f8 f8a8 	bl	8000288 <__aeabi_dsub>
 8008138:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800813c:	465d      	mov	r5, fp
 800813e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008142:	f7f8 fd09 	bl	8000b58 <__aeabi_d2iz>
 8008146:	4606      	mov	r6, r0
 8008148:	f7f8 f9ec 	bl	8000524 <__aeabi_i2d>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008154:	f7f8 f898 	bl	8000288 <__aeabi_dsub>
 8008158:	3630      	adds	r6, #48	; 0x30
 800815a:	f805 6b01 	strb.w	r6, [r5], #1
 800815e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008162:	e9cd 0100 	strd	r0, r1, [sp]
 8008166:	f7f8 fcb9 	bl	8000adc <__aeabi_dcmplt>
 800816a:	2800      	cmp	r0, #0
 800816c:	d163      	bne.n	8008236 <_dtoa_r+0x5de>
 800816e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008172:	2000      	movs	r0, #0
 8008174:	4937      	ldr	r1, [pc, #220]	; (8008254 <_dtoa_r+0x5fc>)
 8008176:	f7f8 f887 	bl	8000288 <__aeabi_dsub>
 800817a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800817e:	f7f8 fcad 	bl	8000adc <__aeabi_dcmplt>
 8008182:	2800      	cmp	r0, #0
 8008184:	f040 80b7 	bne.w	80082f6 <_dtoa_r+0x69e>
 8008188:	eba5 030b 	sub.w	r3, r5, fp
 800818c:	429f      	cmp	r7, r3
 800818e:	f77f af7c 	ble.w	800808a <_dtoa_r+0x432>
 8008192:	2200      	movs	r2, #0
 8008194:	4b30      	ldr	r3, [pc, #192]	; (8008258 <_dtoa_r+0x600>)
 8008196:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800819a:	f7f8 fa2d 	bl	80005f8 <__aeabi_dmul>
 800819e:	2200      	movs	r2, #0
 80081a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80081a4:	4b2c      	ldr	r3, [pc, #176]	; (8008258 <_dtoa_r+0x600>)
 80081a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081aa:	f7f8 fa25 	bl	80005f8 <__aeabi_dmul>
 80081ae:	e9cd 0100 	strd	r0, r1, [sp]
 80081b2:	e7c4      	b.n	800813e <_dtoa_r+0x4e6>
 80081b4:	462a      	mov	r2, r5
 80081b6:	4633      	mov	r3, r6
 80081b8:	f7f8 fa1e 	bl	80005f8 <__aeabi_dmul>
 80081bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80081c0:	eb0b 0507 	add.w	r5, fp, r7
 80081c4:	465e      	mov	r6, fp
 80081c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081ca:	f7f8 fcc5 	bl	8000b58 <__aeabi_d2iz>
 80081ce:	4607      	mov	r7, r0
 80081d0:	f7f8 f9a8 	bl	8000524 <__aeabi_i2d>
 80081d4:	3730      	adds	r7, #48	; 0x30
 80081d6:	4602      	mov	r2, r0
 80081d8:	460b      	mov	r3, r1
 80081da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081de:	f7f8 f853 	bl	8000288 <__aeabi_dsub>
 80081e2:	f806 7b01 	strb.w	r7, [r6], #1
 80081e6:	42ae      	cmp	r6, r5
 80081e8:	e9cd 0100 	strd	r0, r1, [sp]
 80081ec:	f04f 0200 	mov.w	r2, #0
 80081f0:	d126      	bne.n	8008240 <_dtoa_r+0x5e8>
 80081f2:	4b1c      	ldr	r3, [pc, #112]	; (8008264 <_dtoa_r+0x60c>)
 80081f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081f8:	f7f8 f848 	bl	800028c <__adddf3>
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008204:	f7f8 fc88 	bl	8000b18 <__aeabi_dcmpgt>
 8008208:	2800      	cmp	r0, #0
 800820a:	d174      	bne.n	80082f6 <_dtoa_r+0x69e>
 800820c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008210:	2000      	movs	r0, #0
 8008212:	4914      	ldr	r1, [pc, #80]	; (8008264 <_dtoa_r+0x60c>)
 8008214:	f7f8 f838 	bl	8000288 <__aeabi_dsub>
 8008218:	4602      	mov	r2, r0
 800821a:	460b      	mov	r3, r1
 800821c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008220:	f7f8 fc5c 	bl	8000adc <__aeabi_dcmplt>
 8008224:	2800      	cmp	r0, #0
 8008226:	f43f af30 	beq.w	800808a <_dtoa_r+0x432>
 800822a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800822e:	2b30      	cmp	r3, #48	; 0x30
 8008230:	f105 32ff 	add.w	r2, r5, #4294967295
 8008234:	d002      	beq.n	800823c <_dtoa_r+0x5e4>
 8008236:	f8dd a020 	ldr.w	sl, [sp, #32]
 800823a:	e04a      	b.n	80082d2 <_dtoa_r+0x67a>
 800823c:	4615      	mov	r5, r2
 800823e:	e7f4      	b.n	800822a <_dtoa_r+0x5d2>
 8008240:	4b05      	ldr	r3, [pc, #20]	; (8008258 <_dtoa_r+0x600>)
 8008242:	f7f8 f9d9 	bl	80005f8 <__aeabi_dmul>
 8008246:	e9cd 0100 	strd	r0, r1, [sp]
 800824a:	e7bc      	b.n	80081c6 <_dtoa_r+0x56e>
 800824c:	0800baf0 	.word	0x0800baf0
 8008250:	0800bac8 	.word	0x0800bac8
 8008254:	3ff00000 	.word	0x3ff00000
 8008258:	40240000 	.word	0x40240000
 800825c:	401c0000 	.word	0x401c0000
 8008260:	40140000 	.word	0x40140000
 8008264:	3fe00000 	.word	0x3fe00000
 8008268:	e9dd 6700 	ldrd	r6, r7, [sp]
 800826c:	465d      	mov	r5, fp
 800826e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008272:	4630      	mov	r0, r6
 8008274:	4639      	mov	r1, r7
 8008276:	f7f8 fae9 	bl	800084c <__aeabi_ddiv>
 800827a:	f7f8 fc6d 	bl	8000b58 <__aeabi_d2iz>
 800827e:	4680      	mov	r8, r0
 8008280:	f7f8 f950 	bl	8000524 <__aeabi_i2d>
 8008284:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008288:	f7f8 f9b6 	bl	80005f8 <__aeabi_dmul>
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	4630      	mov	r0, r6
 8008292:	4639      	mov	r1, r7
 8008294:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008298:	f7f7 fff6 	bl	8000288 <__aeabi_dsub>
 800829c:	f805 6b01 	strb.w	r6, [r5], #1
 80082a0:	eba5 060b 	sub.w	r6, r5, fp
 80082a4:	45b1      	cmp	r9, r6
 80082a6:	4602      	mov	r2, r0
 80082a8:	460b      	mov	r3, r1
 80082aa:	d139      	bne.n	8008320 <_dtoa_r+0x6c8>
 80082ac:	f7f7 ffee 	bl	800028c <__adddf3>
 80082b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082b4:	4606      	mov	r6, r0
 80082b6:	460f      	mov	r7, r1
 80082b8:	f7f8 fc2e 	bl	8000b18 <__aeabi_dcmpgt>
 80082bc:	b9c8      	cbnz	r0, 80082f2 <_dtoa_r+0x69a>
 80082be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082c2:	4630      	mov	r0, r6
 80082c4:	4639      	mov	r1, r7
 80082c6:	f7f8 fbff 	bl	8000ac8 <__aeabi_dcmpeq>
 80082ca:	b110      	cbz	r0, 80082d2 <_dtoa_r+0x67a>
 80082cc:	f018 0f01 	tst.w	r8, #1
 80082d0:	d10f      	bne.n	80082f2 <_dtoa_r+0x69a>
 80082d2:	9904      	ldr	r1, [sp, #16]
 80082d4:	4620      	mov	r0, r4
 80082d6:	f000 fe0a 	bl	8008eee <_Bfree>
 80082da:	2300      	movs	r3, #0
 80082dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082de:	702b      	strb	r3, [r5, #0]
 80082e0:	f10a 0301 	add.w	r3, sl, #1
 80082e4:	6013      	str	r3, [r2, #0]
 80082e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	f000 8241 	beq.w	8008770 <_dtoa_r+0xb18>
 80082ee:	601d      	str	r5, [r3, #0]
 80082f0:	e23e      	b.n	8008770 <_dtoa_r+0xb18>
 80082f2:	f8cd a020 	str.w	sl, [sp, #32]
 80082f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80082fa:	2a39      	cmp	r2, #57	; 0x39
 80082fc:	f105 33ff 	add.w	r3, r5, #4294967295
 8008300:	d108      	bne.n	8008314 <_dtoa_r+0x6bc>
 8008302:	459b      	cmp	fp, r3
 8008304:	d10a      	bne.n	800831c <_dtoa_r+0x6c4>
 8008306:	9b08      	ldr	r3, [sp, #32]
 8008308:	3301      	adds	r3, #1
 800830a:	9308      	str	r3, [sp, #32]
 800830c:	2330      	movs	r3, #48	; 0x30
 800830e:	f88b 3000 	strb.w	r3, [fp]
 8008312:	465b      	mov	r3, fp
 8008314:	781a      	ldrb	r2, [r3, #0]
 8008316:	3201      	adds	r2, #1
 8008318:	701a      	strb	r2, [r3, #0]
 800831a:	e78c      	b.n	8008236 <_dtoa_r+0x5de>
 800831c:	461d      	mov	r5, r3
 800831e:	e7ea      	b.n	80082f6 <_dtoa_r+0x69e>
 8008320:	2200      	movs	r2, #0
 8008322:	4b9b      	ldr	r3, [pc, #620]	; (8008590 <_dtoa_r+0x938>)
 8008324:	f7f8 f968 	bl	80005f8 <__aeabi_dmul>
 8008328:	2200      	movs	r2, #0
 800832a:	2300      	movs	r3, #0
 800832c:	4606      	mov	r6, r0
 800832e:	460f      	mov	r7, r1
 8008330:	f7f8 fbca 	bl	8000ac8 <__aeabi_dcmpeq>
 8008334:	2800      	cmp	r0, #0
 8008336:	d09a      	beq.n	800826e <_dtoa_r+0x616>
 8008338:	e7cb      	b.n	80082d2 <_dtoa_r+0x67a>
 800833a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800833c:	2a00      	cmp	r2, #0
 800833e:	f000 808b 	beq.w	8008458 <_dtoa_r+0x800>
 8008342:	9a06      	ldr	r2, [sp, #24]
 8008344:	2a01      	cmp	r2, #1
 8008346:	dc6e      	bgt.n	8008426 <_dtoa_r+0x7ce>
 8008348:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800834a:	2a00      	cmp	r2, #0
 800834c:	d067      	beq.n	800841e <_dtoa_r+0x7c6>
 800834e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008352:	9f07      	ldr	r7, [sp, #28]
 8008354:	9d05      	ldr	r5, [sp, #20]
 8008356:	9a05      	ldr	r2, [sp, #20]
 8008358:	2101      	movs	r1, #1
 800835a:	441a      	add	r2, r3
 800835c:	4620      	mov	r0, r4
 800835e:	9205      	str	r2, [sp, #20]
 8008360:	4498      	add	r8, r3
 8008362:	f000 fea2 	bl	80090aa <__i2b>
 8008366:	4606      	mov	r6, r0
 8008368:	2d00      	cmp	r5, #0
 800836a:	dd0c      	ble.n	8008386 <_dtoa_r+0x72e>
 800836c:	f1b8 0f00 	cmp.w	r8, #0
 8008370:	dd09      	ble.n	8008386 <_dtoa_r+0x72e>
 8008372:	4545      	cmp	r5, r8
 8008374:	9a05      	ldr	r2, [sp, #20]
 8008376:	462b      	mov	r3, r5
 8008378:	bfa8      	it	ge
 800837a:	4643      	movge	r3, r8
 800837c:	1ad2      	subs	r2, r2, r3
 800837e:	9205      	str	r2, [sp, #20]
 8008380:	1aed      	subs	r5, r5, r3
 8008382:	eba8 0803 	sub.w	r8, r8, r3
 8008386:	9b07      	ldr	r3, [sp, #28]
 8008388:	b1eb      	cbz	r3, 80083c6 <_dtoa_r+0x76e>
 800838a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800838c:	2b00      	cmp	r3, #0
 800838e:	d067      	beq.n	8008460 <_dtoa_r+0x808>
 8008390:	b18f      	cbz	r7, 80083b6 <_dtoa_r+0x75e>
 8008392:	4631      	mov	r1, r6
 8008394:	463a      	mov	r2, r7
 8008396:	4620      	mov	r0, r4
 8008398:	f000 ff26 	bl	80091e8 <__pow5mult>
 800839c:	9a04      	ldr	r2, [sp, #16]
 800839e:	4601      	mov	r1, r0
 80083a0:	4606      	mov	r6, r0
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 fe8a 	bl	80090bc <__multiply>
 80083a8:	9904      	ldr	r1, [sp, #16]
 80083aa:	9008      	str	r0, [sp, #32]
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 fd9e 	bl	8008eee <_Bfree>
 80083b2:	9b08      	ldr	r3, [sp, #32]
 80083b4:	9304      	str	r3, [sp, #16]
 80083b6:	9b07      	ldr	r3, [sp, #28]
 80083b8:	1bda      	subs	r2, r3, r7
 80083ba:	d004      	beq.n	80083c6 <_dtoa_r+0x76e>
 80083bc:	9904      	ldr	r1, [sp, #16]
 80083be:	4620      	mov	r0, r4
 80083c0:	f000 ff12 	bl	80091e8 <__pow5mult>
 80083c4:	9004      	str	r0, [sp, #16]
 80083c6:	2101      	movs	r1, #1
 80083c8:	4620      	mov	r0, r4
 80083ca:	f000 fe6e 	bl	80090aa <__i2b>
 80083ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083d0:	4607      	mov	r7, r0
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 81d0 	beq.w	8008778 <_dtoa_r+0xb20>
 80083d8:	461a      	mov	r2, r3
 80083da:	4601      	mov	r1, r0
 80083dc:	4620      	mov	r0, r4
 80083de:	f000 ff03 	bl	80091e8 <__pow5mult>
 80083e2:	9b06      	ldr	r3, [sp, #24]
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	4607      	mov	r7, r0
 80083e8:	dc40      	bgt.n	800846c <_dtoa_r+0x814>
 80083ea:	9b00      	ldr	r3, [sp, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d139      	bne.n	8008464 <_dtoa_r+0x80c>
 80083f0:	9b01      	ldr	r3, [sp, #4]
 80083f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d136      	bne.n	8008468 <_dtoa_r+0x810>
 80083fa:	9b01      	ldr	r3, [sp, #4]
 80083fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008400:	0d1b      	lsrs	r3, r3, #20
 8008402:	051b      	lsls	r3, r3, #20
 8008404:	b12b      	cbz	r3, 8008412 <_dtoa_r+0x7ba>
 8008406:	9b05      	ldr	r3, [sp, #20]
 8008408:	3301      	adds	r3, #1
 800840a:	9305      	str	r3, [sp, #20]
 800840c:	f108 0801 	add.w	r8, r8, #1
 8008410:	2301      	movs	r3, #1
 8008412:	9307      	str	r3, [sp, #28]
 8008414:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008416:	2b00      	cmp	r3, #0
 8008418:	d12a      	bne.n	8008470 <_dtoa_r+0x818>
 800841a:	2001      	movs	r0, #1
 800841c:	e030      	b.n	8008480 <_dtoa_r+0x828>
 800841e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008420:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008424:	e795      	b.n	8008352 <_dtoa_r+0x6fa>
 8008426:	9b07      	ldr	r3, [sp, #28]
 8008428:	f109 37ff 	add.w	r7, r9, #4294967295
 800842c:	42bb      	cmp	r3, r7
 800842e:	bfbf      	itttt	lt
 8008430:	9b07      	ldrlt	r3, [sp, #28]
 8008432:	9707      	strlt	r7, [sp, #28]
 8008434:	1afa      	sublt	r2, r7, r3
 8008436:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008438:	bfbb      	ittet	lt
 800843a:	189b      	addlt	r3, r3, r2
 800843c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800843e:	1bdf      	subge	r7, r3, r7
 8008440:	2700      	movlt	r7, #0
 8008442:	f1b9 0f00 	cmp.w	r9, #0
 8008446:	bfb5      	itete	lt
 8008448:	9b05      	ldrlt	r3, [sp, #20]
 800844a:	9d05      	ldrge	r5, [sp, #20]
 800844c:	eba3 0509 	sublt.w	r5, r3, r9
 8008450:	464b      	movge	r3, r9
 8008452:	bfb8      	it	lt
 8008454:	2300      	movlt	r3, #0
 8008456:	e77e      	b.n	8008356 <_dtoa_r+0x6fe>
 8008458:	9f07      	ldr	r7, [sp, #28]
 800845a:	9d05      	ldr	r5, [sp, #20]
 800845c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800845e:	e783      	b.n	8008368 <_dtoa_r+0x710>
 8008460:	9a07      	ldr	r2, [sp, #28]
 8008462:	e7ab      	b.n	80083bc <_dtoa_r+0x764>
 8008464:	2300      	movs	r3, #0
 8008466:	e7d4      	b.n	8008412 <_dtoa_r+0x7ba>
 8008468:	9b00      	ldr	r3, [sp, #0]
 800846a:	e7d2      	b.n	8008412 <_dtoa_r+0x7ba>
 800846c:	2300      	movs	r3, #0
 800846e:	9307      	str	r3, [sp, #28]
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008476:	6918      	ldr	r0, [r3, #16]
 8008478:	f000 fdc9 	bl	800900e <__hi0bits>
 800847c:	f1c0 0020 	rsb	r0, r0, #32
 8008480:	4440      	add	r0, r8
 8008482:	f010 001f 	ands.w	r0, r0, #31
 8008486:	d047      	beq.n	8008518 <_dtoa_r+0x8c0>
 8008488:	f1c0 0320 	rsb	r3, r0, #32
 800848c:	2b04      	cmp	r3, #4
 800848e:	dd3b      	ble.n	8008508 <_dtoa_r+0x8b0>
 8008490:	9b05      	ldr	r3, [sp, #20]
 8008492:	f1c0 001c 	rsb	r0, r0, #28
 8008496:	4403      	add	r3, r0
 8008498:	9305      	str	r3, [sp, #20]
 800849a:	4405      	add	r5, r0
 800849c:	4480      	add	r8, r0
 800849e:	9b05      	ldr	r3, [sp, #20]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	dd05      	ble.n	80084b0 <_dtoa_r+0x858>
 80084a4:	461a      	mov	r2, r3
 80084a6:	9904      	ldr	r1, [sp, #16]
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 feeb 	bl	8009284 <__lshift>
 80084ae:	9004      	str	r0, [sp, #16]
 80084b0:	f1b8 0f00 	cmp.w	r8, #0
 80084b4:	dd05      	ble.n	80084c2 <_dtoa_r+0x86a>
 80084b6:	4639      	mov	r1, r7
 80084b8:	4642      	mov	r2, r8
 80084ba:	4620      	mov	r0, r4
 80084bc:	f000 fee2 	bl	8009284 <__lshift>
 80084c0:	4607      	mov	r7, r0
 80084c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084c4:	b353      	cbz	r3, 800851c <_dtoa_r+0x8c4>
 80084c6:	4639      	mov	r1, r7
 80084c8:	9804      	ldr	r0, [sp, #16]
 80084ca:	f000 ff2f 	bl	800932c <__mcmp>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	da24      	bge.n	800851c <_dtoa_r+0x8c4>
 80084d2:	2300      	movs	r3, #0
 80084d4:	220a      	movs	r2, #10
 80084d6:	9904      	ldr	r1, [sp, #16]
 80084d8:	4620      	mov	r0, r4
 80084da:	f000 fd1f 	bl	8008f1c <__multadd>
 80084de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084e0:	9004      	str	r0, [sp, #16]
 80084e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f000 814d 	beq.w	8008786 <_dtoa_r+0xb2e>
 80084ec:	2300      	movs	r3, #0
 80084ee:	4631      	mov	r1, r6
 80084f0:	220a      	movs	r2, #10
 80084f2:	4620      	mov	r0, r4
 80084f4:	f000 fd12 	bl	8008f1c <__multadd>
 80084f8:	9b02      	ldr	r3, [sp, #8]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	4606      	mov	r6, r0
 80084fe:	dc4f      	bgt.n	80085a0 <_dtoa_r+0x948>
 8008500:	9b06      	ldr	r3, [sp, #24]
 8008502:	2b02      	cmp	r3, #2
 8008504:	dd4c      	ble.n	80085a0 <_dtoa_r+0x948>
 8008506:	e011      	b.n	800852c <_dtoa_r+0x8d4>
 8008508:	d0c9      	beq.n	800849e <_dtoa_r+0x846>
 800850a:	9a05      	ldr	r2, [sp, #20]
 800850c:	331c      	adds	r3, #28
 800850e:	441a      	add	r2, r3
 8008510:	9205      	str	r2, [sp, #20]
 8008512:	441d      	add	r5, r3
 8008514:	4498      	add	r8, r3
 8008516:	e7c2      	b.n	800849e <_dtoa_r+0x846>
 8008518:	4603      	mov	r3, r0
 800851a:	e7f6      	b.n	800850a <_dtoa_r+0x8b2>
 800851c:	f1b9 0f00 	cmp.w	r9, #0
 8008520:	dc38      	bgt.n	8008594 <_dtoa_r+0x93c>
 8008522:	9b06      	ldr	r3, [sp, #24]
 8008524:	2b02      	cmp	r3, #2
 8008526:	dd35      	ble.n	8008594 <_dtoa_r+0x93c>
 8008528:	f8cd 9008 	str.w	r9, [sp, #8]
 800852c:	9b02      	ldr	r3, [sp, #8]
 800852e:	b963      	cbnz	r3, 800854a <_dtoa_r+0x8f2>
 8008530:	4639      	mov	r1, r7
 8008532:	2205      	movs	r2, #5
 8008534:	4620      	mov	r0, r4
 8008536:	f000 fcf1 	bl	8008f1c <__multadd>
 800853a:	4601      	mov	r1, r0
 800853c:	4607      	mov	r7, r0
 800853e:	9804      	ldr	r0, [sp, #16]
 8008540:	f000 fef4 	bl	800932c <__mcmp>
 8008544:	2800      	cmp	r0, #0
 8008546:	f73f adcc 	bgt.w	80080e2 <_dtoa_r+0x48a>
 800854a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800854c:	465d      	mov	r5, fp
 800854e:	ea6f 0a03 	mvn.w	sl, r3
 8008552:	f04f 0900 	mov.w	r9, #0
 8008556:	4639      	mov	r1, r7
 8008558:	4620      	mov	r0, r4
 800855a:	f000 fcc8 	bl	8008eee <_Bfree>
 800855e:	2e00      	cmp	r6, #0
 8008560:	f43f aeb7 	beq.w	80082d2 <_dtoa_r+0x67a>
 8008564:	f1b9 0f00 	cmp.w	r9, #0
 8008568:	d005      	beq.n	8008576 <_dtoa_r+0x91e>
 800856a:	45b1      	cmp	r9, r6
 800856c:	d003      	beq.n	8008576 <_dtoa_r+0x91e>
 800856e:	4649      	mov	r1, r9
 8008570:	4620      	mov	r0, r4
 8008572:	f000 fcbc 	bl	8008eee <_Bfree>
 8008576:	4631      	mov	r1, r6
 8008578:	4620      	mov	r0, r4
 800857a:	f000 fcb8 	bl	8008eee <_Bfree>
 800857e:	e6a8      	b.n	80082d2 <_dtoa_r+0x67a>
 8008580:	2700      	movs	r7, #0
 8008582:	463e      	mov	r6, r7
 8008584:	e7e1      	b.n	800854a <_dtoa_r+0x8f2>
 8008586:	f8dd a020 	ldr.w	sl, [sp, #32]
 800858a:	463e      	mov	r6, r7
 800858c:	e5a9      	b.n	80080e2 <_dtoa_r+0x48a>
 800858e:	bf00      	nop
 8008590:	40240000 	.word	0x40240000
 8008594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008596:	f8cd 9008 	str.w	r9, [sp, #8]
 800859a:	2b00      	cmp	r3, #0
 800859c:	f000 80fa 	beq.w	8008794 <_dtoa_r+0xb3c>
 80085a0:	2d00      	cmp	r5, #0
 80085a2:	dd05      	ble.n	80085b0 <_dtoa_r+0x958>
 80085a4:	4631      	mov	r1, r6
 80085a6:	462a      	mov	r2, r5
 80085a8:	4620      	mov	r0, r4
 80085aa:	f000 fe6b 	bl	8009284 <__lshift>
 80085ae:	4606      	mov	r6, r0
 80085b0:	9b07      	ldr	r3, [sp, #28]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d04c      	beq.n	8008650 <_dtoa_r+0x9f8>
 80085b6:	6871      	ldr	r1, [r6, #4]
 80085b8:	4620      	mov	r0, r4
 80085ba:	f000 fc64 	bl	8008e86 <_Balloc>
 80085be:	6932      	ldr	r2, [r6, #16]
 80085c0:	3202      	adds	r2, #2
 80085c2:	4605      	mov	r5, r0
 80085c4:	0092      	lsls	r2, r2, #2
 80085c6:	f106 010c 	add.w	r1, r6, #12
 80085ca:	300c      	adds	r0, #12
 80085cc:	f000 fc50 	bl	8008e70 <memcpy>
 80085d0:	2201      	movs	r2, #1
 80085d2:	4629      	mov	r1, r5
 80085d4:	4620      	mov	r0, r4
 80085d6:	f000 fe55 	bl	8009284 <__lshift>
 80085da:	9b00      	ldr	r3, [sp, #0]
 80085dc:	f8cd b014 	str.w	fp, [sp, #20]
 80085e0:	f003 0301 	and.w	r3, r3, #1
 80085e4:	46b1      	mov	r9, r6
 80085e6:	9307      	str	r3, [sp, #28]
 80085e8:	4606      	mov	r6, r0
 80085ea:	4639      	mov	r1, r7
 80085ec:	9804      	ldr	r0, [sp, #16]
 80085ee:	f7ff faa5 	bl	8007b3c <quorem>
 80085f2:	4649      	mov	r1, r9
 80085f4:	4605      	mov	r5, r0
 80085f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80085fa:	9804      	ldr	r0, [sp, #16]
 80085fc:	f000 fe96 	bl	800932c <__mcmp>
 8008600:	4632      	mov	r2, r6
 8008602:	9000      	str	r0, [sp, #0]
 8008604:	4639      	mov	r1, r7
 8008606:	4620      	mov	r0, r4
 8008608:	f000 feaa 	bl	8009360 <__mdiff>
 800860c:	68c3      	ldr	r3, [r0, #12]
 800860e:	4602      	mov	r2, r0
 8008610:	bb03      	cbnz	r3, 8008654 <_dtoa_r+0x9fc>
 8008612:	4601      	mov	r1, r0
 8008614:	9008      	str	r0, [sp, #32]
 8008616:	9804      	ldr	r0, [sp, #16]
 8008618:	f000 fe88 	bl	800932c <__mcmp>
 800861c:	9a08      	ldr	r2, [sp, #32]
 800861e:	4603      	mov	r3, r0
 8008620:	4611      	mov	r1, r2
 8008622:	4620      	mov	r0, r4
 8008624:	9308      	str	r3, [sp, #32]
 8008626:	f000 fc62 	bl	8008eee <_Bfree>
 800862a:	9b08      	ldr	r3, [sp, #32]
 800862c:	b9a3      	cbnz	r3, 8008658 <_dtoa_r+0xa00>
 800862e:	9a06      	ldr	r2, [sp, #24]
 8008630:	b992      	cbnz	r2, 8008658 <_dtoa_r+0xa00>
 8008632:	9a07      	ldr	r2, [sp, #28]
 8008634:	b982      	cbnz	r2, 8008658 <_dtoa_r+0xa00>
 8008636:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800863a:	d029      	beq.n	8008690 <_dtoa_r+0xa38>
 800863c:	9b00      	ldr	r3, [sp, #0]
 800863e:	2b00      	cmp	r3, #0
 8008640:	dd01      	ble.n	8008646 <_dtoa_r+0x9ee>
 8008642:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008646:	9b05      	ldr	r3, [sp, #20]
 8008648:	1c5d      	adds	r5, r3, #1
 800864a:	f883 8000 	strb.w	r8, [r3]
 800864e:	e782      	b.n	8008556 <_dtoa_r+0x8fe>
 8008650:	4630      	mov	r0, r6
 8008652:	e7c2      	b.n	80085da <_dtoa_r+0x982>
 8008654:	2301      	movs	r3, #1
 8008656:	e7e3      	b.n	8008620 <_dtoa_r+0x9c8>
 8008658:	9a00      	ldr	r2, [sp, #0]
 800865a:	2a00      	cmp	r2, #0
 800865c:	db04      	blt.n	8008668 <_dtoa_r+0xa10>
 800865e:	d125      	bne.n	80086ac <_dtoa_r+0xa54>
 8008660:	9a06      	ldr	r2, [sp, #24]
 8008662:	bb1a      	cbnz	r2, 80086ac <_dtoa_r+0xa54>
 8008664:	9a07      	ldr	r2, [sp, #28]
 8008666:	bb0a      	cbnz	r2, 80086ac <_dtoa_r+0xa54>
 8008668:	2b00      	cmp	r3, #0
 800866a:	ddec      	ble.n	8008646 <_dtoa_r+0x9ee>
 800866c:	2201      	movs	r2, #1
 800866e:	9904      	ldr	r1, [sp, #16]
 8008670:	4620      	mov	r0, r4
 8008672:	f000 fe07 	bl	8009284 <__lshift>
 8008676:	4639      	mov	r1, r7
 8008678:	9004      	str	r0, [sp, #16]
 800867a:	f000 fe57 	bl	800932c <__mcmp>
 800867e:	2800      	cmp	r0, #0
 8008680:	dc03      	bgt.n	800868a <_dtoa_r+0xa32>
 8008682:	d1e0      	bne.n	8008646 <_dtoa_r+0x9ee>
 8008684:	f018 0f01 	tst.w	r8, #1
 8008688:	d0dd      	beq.n	8008646 <_dtoa_r+0x9ee>
 800868a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800868e:	d1d8      	bne.n	8008642 <_dtoa_r+0x9ea>
 8008690:	9b05      	ldr	r3, [sp, #20]
 8008692:	9a05      	ldr	r2, [sp, #20]
 8008694:	1c5d      	adds	r5, r3, #1
 8008696:	2339      	movs	r3, #57	; 0x39
 8008698:	7013      	strb	r3, [r2, #0]
 800869a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800869e:	2b39      	cmp	r3, #57	; 0x39
 80086a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80086a4:	d04f      	beq.n	8008746 <_dtoa_r+0xaee>
 80086a6:	3301      	adds	r3, #1
 80086a8:	7013      	strb	r3, [r2, #0]
 80086aa:	e754      	b.n	8008556 <_dtoa_r+0x8fe>
 80086ac:	9a05      	ldr	r2, [sp, #20]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	f102 0501 	add.w	r5, r2, #1
 80086b4:	dd06      	ble.n	80086c4 <_dtoa_r+0xa6c>
 80086b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80086ba:	d0e9      	beq.n	8008690 <_dtoa_r+0xa38>
 80086bc:	f108 0801 	add.w	r8, r8, #1
 80086c0:	9b05      	ldr	r3, [sp, #20]
 80086c2:	e7c2      	b.n	800864a <_dtoa_r+0x9f2>
 80086c4:	9a02      	ldr	r2, [sp, #8]
 80086c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80086ca:	eba5 030b 	sub.w	r3, r5, fp
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d021      	beq.n	8008716 <_dtoa_r+0xabe>
 80086d2:	2300      	movs	r3, #0
 80086d4:	220a      	movs	r2, #10
 80086d6:	9904      	ldr	r1, [sp, #16]
 80086d8:	4620      	mov	r0, r4
 80086da:	f000 fc1f 	bl	8008f1c <__multadd>
 80086de:	45b1      	cmp	r9, r6
 80086e0:	9004      	str	r0, [sp, #16]
 80086e2:	f04f 0300 	mov.w	r3, #0
 80086e6:	f04f 020a 	mov.w	r2, #10
 80086ea:	4649      	mov	r1, r9
 80086ec:	4620      	mov	r0, r4
 80086ee:	d105      	bne.n	80086fc <_dtoa_r+0xaa4>
 80086f0:	f000 fc14 	bl	8008f1c <__multadd>
 80086f4:	4681      	mov	r9, r0
 80086f6:	4606      	mov	r6, r0
 80086f8:	9505      	str	r5, [sp, #20]
 80086fa:	e776      	b.n	80085ea <_dtoa_r+0x992>
 80086fc:	f000 fc0e 	bl	8008f1c <__multadd>
 8008700:	4631      	mov	r1, r6
 8008702:	4681      	mov	r9, r0
 8008704:	2300      	movs	r3, #0
 8008706:	220a      	movs	r2, #10
 8008708:	4620      	mov	r0, r4
 800870a:	f000 fc07 	bl	8008f1c <__multadd>
 800870e:	4606      	mov	r6, r0
 8008710:	e7f2      	b.n	80086f8 <_dtoa_r+0xaa0>
 8008712:	f04f 0900 	mov.w	r9, #0
 8008716:	2201      	movs	r2, #1
 8008718:	9904      	ldr	r1, [sp, #16]
 800871a:	4620      	mov	r0, r4
 800871c:	f000 fdb2 	bl	8009284 <__lshift>
 8008720:	4639      	mov	r1, r7
 8008722:	9004      	str	r0, [sp, #16]
 8008724:	f000 fe02 	bl	800932c <__mcmp>
 8008728:	2800      	cmp	r0, #0
 800872a:	dcb6      	bgt.n	800869a <_dtoa_r+0xa42>
 800872c:	d102      	bne.n	8008734 <_dtoa_r+0xadc>
 800872e:	f018 0f01 	tst.w	r8, #1
 8008732:	d1b2      	bne.n	800869a <_dtoa_r+0xa42>
 8008734:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008738:	2b30      	cmp	r3, #48	; 0x30
 800873a:	f105 32ff 	add.w	r2, r5, #4294967295
 800873e:	f47f af0a 	bne.w	8008556 <_dtoa_r+0x8fe>
 8008742:	4615      	mov	r5, r2
 8008744:	e7f6      	b.n	8008734 <_dtoa_r+0xadc>
 8008746:	4593      	cmp	fp, r2
 8008748:	d105      	bne.n	8008756 <_dtoa_r+0xafe>
 800874a:	2331      	movs	r3, #49	; 0x31
 800874c:	f10a 0a01 	add.w	sl, sl, #1
 8008750:	f88b 3000 	strb.w	r3, [fp]
 8008754:	e6ff      	b.n	8008556 <_dtoa_r+0x8fe>
 8008756:	4615      	mov	r5, r2
 8008758:	e79f      	b.n	800869a <_dtoa_r+0xa42>
 800875a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80087c0 <_dtoa_r+0xb68>
 800875e:	e007      	b.n	8008770 <_dtoa_r+0xb18>
 8008760:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008762:	f8df b060 	ldr.w	fp, [pc, #96]	; 80087c4 <_dtoa_r+0xb6c>
 8008766:	b11b      	cbz	r3, 8008770 <_dtoa_r+0xb18>
 8008768:	f10b 0308 	add.w	r3, fp, #8
 800876c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800876e:	6013      	str	r3, [r2, #0]
 8008770:	4658      	mov	r0, fp
 8008772:	b017      	add	sp, #92	; 0x5c
 8008774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008778:	9b06      	ldr	r3, [sp, #24]
 800877a:	2b01      	cmp	r3, #1
 800877c:	f77f ae35 	ble.w	80083ea <_dtoa_r+0x792>
 8008780:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008782:	9307      	str	r3, [sp, #28]
 8008784:	e649      	b.n	800841a <_dtoa_r+0x7c2>
 8008786:	9b02      	ldr	r3, [sp, #8]
 8008788:	2b00      	cmp	r3, #0
 800878a:	dc03      	bgt.n	8008794 <_dtoa_r+0xb3c>
 800878c:	9b06      	ldr	r3, [sp, #24]
 800878e:	2b02      	cmp	r3, #2
 8008790:	f73f aecc 	bgt.w	800852c <_dtoa_r+0x8d4>
 8008794:	465d      	mov	r5, fp
 8008796:	4639      	mov	r1, r7
 8008798:	9804      	ldr	r0, [sp, #16]
 800879a:	f7ff f9cf 	bl	8007b3c <quorem>
 800879e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80087a2:	f805 8b01 	strb.w	r8, [r5], #1
 80087a6:	9a02      	ldr	r2, [sp, #8]
 80087a8:	eba5 030b 	sub.w	r3, r5, fp
 80087ac:	429a      	cmp	r2, r3
 80087ae:	ddb0      	ble.n	8008712 <_dtoa_r+0xaba>
 80087b0:	2300      	movs	r3, #0
 80087b2:	220a      	movs	r2, #10
 80087b4:	9904      	ldr	r1, [sp, #16]
 80087b6:	4620      	mov	r0, r4
 80087b8:	f000 fbb0 	bl	8008f1c <__multadd>
 80087bc:	9004      	str	r0, [sp, #16]
 80087be:	e7ea      	b.n	8008796 <_dtoa_r+0xb3e>
 80087c0:	0800ba34 	.word	0x0800ba34
 80087c4:	0800bab0 	.word	0x0800bab0

080087c8 <rshift>:
 80087c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087ca:	6906      	ldr	r6, [r0, #16]
 80087cc:	114b      	asrs	r3, r1, #5
 80087ce:	429e      	cmp	r6, r3
 80087d0:	f100 0414 	add.w	r4, r0, #20
 80087d4:	dd30      	ble.n	8008838 <rshift+0x70>
 80087d6:	f011 011f 	ands.w	r1, r1, #31
 80087da:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80087de:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80087e2:	d108      	bne.n	80087f6 <rshift+0x2e>
 80087e4:	4621      	mov	r1, r4
 80087e6:	42b2      	cmp	r2, r6
 80087e8:	460b      	mov	r3, r1
 80087ea:	d211      	bcs.n	8008810 <rshift+0x48>
 80087ec:	f852 3b04 	ldr.w	r3, [r2], #4
 80087f0:	f841 3b04 	str.w	r3, [r1], #4
 80087f4:	e7f7      	b.n	80087e6 <rshift+0x1e>
 80087f6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80087fa:	f1c1 0c20 	rsb	ip, r1, #32
 80087fe:	40cd      	lsrs	r5, r1
 8008800:	3204      	adds	r2, #4
 8008802:	4623      	mov	r3, r4
 8008804:	42b2      	cmp	r2, r6
 8008806:	4617      	mov	r7, r2
 8008808:	d30c      	bcc.n	8008824 <rshift+0x5c>
 800880a:	601d      	str	r5, [r3, #0]
 800880c:	b105      	cbz	r5, 8008810 <rshift+0x48>
 800880e:	3304      	adds	r3, #4
 8008810:	1b1a      	subs	r2, r3, r4
 8008812:	42a3      	cmp	r3, r4
 8008814:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008818:	bf08      	it	eq
 800881a:	2300      	moveq	r3, #0
 800881c:	6102      	str	r2, [r0, #16]
 800881e:	bf08      	it	eq
 8008820:	6143      	streq	r3, [r0, #20]
 8008822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008824:	683f      	ldr	r7, [r7, #0]
 8008826:	fa07 f70c 	lsl.w	r7, r7, ip
 800882a:	433d      	orrs	r5, r7
 800882c:	f843 5b04 	str.w	r5, [r3], #4
 8008830:	f852 5b04 	ldr.w	r5, [r2], #4
 8008834:	40cd      	lsrs	r5, r1
 8008836:	e7e5      	b.n	8008804 <rshift+0x3c>
 8008838:	4623      	mov	r3, r4
 800883a:	e7e9      	b.n	8008810 <rshift+0x48>

0800883c <__hexdig_fun>:
 800883c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008840:	2b09      	cmp	r3, #9
 8008842:	d802      	bhi.n	800884a <__hexdig_fun+0xe>
 8008844:	3820      	subs	r0, #32
 8008846:	b2c0      	uxtb	r0, r0
 8008848:	4770      	bx	lr
 800884a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800884e:	2b05      	cmp	r3, #5
 8008850:	d801      	bhi.n	8008856 <__hexdig_fun+0x1a>
 8008852:	3847      	subs	r0, #71	; 0x47
 8008854:	e7f7      	b.n	8008846 <__hexdig_fun+0xa>
 8008856:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800885a:	2b05      	cmp	r3, #5
 800885c:	d801      	bhi.n	8008862 <__hexdig_fun+0x26>
 800885e:	3827      	subs	r0, #39	; 0x27
 8008860:	e7f1      	b.n	8008846 <__hexdig_fun+0xa>
 8008862:	2000      	movs	r0, #0
 8008864:	4770      	bx	lr

08008866 <__gethex>:
 8008866:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800886a:	b08b      	sub	sp, #44	; 0x2c
 800886c:	468a      	mov	sl, r1
 800886e:	9002      	str	r0, [sp, #8]
 8008870:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008872:	9306      	str	r3, [sp, #24]
 8008874:	4690      	mov	r8, r2
 8008876:	f000 fad0 	bl	8008e1a <__localeconv_l>
 800887a:	6803      	ldr	r3, [r0, #0]
 800887c:	9303      	str	r3, [sp, #12]
 800887e:	4618      	mov	r0, r3
 8008880:	f7f7 fca6 	bl	80001d0 <strlen>
 8008884:	9b03      	ldr	r3, [sp, #12]
 8008886:	9001      	str	r0, [sp, #4]
 8008888:	4403      	add	r3, r0
 800888a:	f04f 0b00 	mov.w	fp, #0
 800888e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008892:	9307      	str	r3, [sp, #28]
 8008894:	f8da 3000 	ldr.w	r3, [sl]
 8008898:	3302      	adds	r3, #2
 800889a:	461f      	mov	r7, r3
 800889c:	f813 0b01 	ldrb.w	r0, [r3], #1
 80088a0:	2830      	cmp	r0, #48	; 0x30
 80088a2:	d06c      	beq.n	800897e <__gethex+0x118>
 80088a4:	f7ff ffca 	bl	800883c <__hexdig_fun>
 80088a8:	4604      	mov	r4, r0
 80088aa:	2800      	cmp	r0, #0
 80088ac:	d16a      	bne.n	8008984 <__gethex+0x11e>
 80088ae:	9a01      	ldr	r2, [sp, #4]
 80088b0:	9903      	ldr	r1, [sp, #12]
 80088b2:	4638      	mov	r0, r7
 80088b4:	f001 f8fe 	bl	8009ab4 <strncmp>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	d166      	bne.n	800898a <__gethex+0x124>
 80088bc:	9b01      	ldr	r3, [sp, #4]
 80088be:	5cf8      	ldrb	r0, [r7, r3]
 80088c0:	18fe      	adds	r6, r7, r3
 80088c2:	f7ff ffbb 	bl	800883c <__hexdig_fun>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d062      	beq.n	8008990 <__gethex+0x12a>
 80088ca:	4633      	mov	r3, r6
 80088cc:	7818      	ldrb	r0, [r3, #0]
 80088ce:	2830      	cmp	r0, #48	; 0x30
 80088d0:	461f      	mov	r7, r3
 80088d2:	f103 0301 	add.w	r3, r3, #1
 80088d6:	d0f9      	beq.n	80088cc <__gethex+0x66>
 80088d8:	f7ff ffb0 	bl	800883c <__hexdig_fun>
 80088dc:	fab0 f580 	clz	r5, r0
 80088e0:	096d      	lsrs	r5, r5, #5
 80088e2:	4634      	mov	r4, r6
 80088e4:	f04f 0b01 	mov.w	fp, #1
 80088e8:	463a      	mov	r2, r7
 80088ea:	4616      	mov	r6, r2
 80088ec:	3201      	adds	r2, #1
 80088ee:	7830      	ldrb	r0, [r6, #0]
 80088f0:	f7ff ffa4 	bl	800883c <__hexdig_fun>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d1f8      	bne.n	80088ea <__gethex+0x84>
 80088f8:	9a01      	ldr	r2, [sp, #4]
 80088fa:	9903      	ldr	r1, [sp, #12]
 80088fc:	4630      	mov	r0, r6
 80088fe:	f001 f8d9 	bl	8009ab4 <strncmp>
 8008902:	b950      	cbnz	r0, 800891a <__gethex+0xb4>
 8008904:	b954      	cbnz	r4, 800891c <__gethex+0xb6>
 8008906:	9b01      	ldr	r3, [sp, #4]
 8008908:	18f4      	adds	r4, r6, r3
 800890a:	4622      	mov	r2, r4
 800890c:	4616      	mov	r6, r2
 800890e:	3201      	adds	r2, #1
 8008910:	7830      	ldrb	r0, [r6, #0]
 8008912:	f7ff ff93 	bl	800883c <__hexdig_fun>
 8008916:	2800      	cmp	r0, #0
 8008918:	d1f8      	bne.n	800890c <__gethex+0xa6>
 800891a:	b10c      	cbz	r4, 8008920 <__gethex+0xba>
 800891c:	1ba4      	subs	r4, r4, r6
 800891e:	00a4      	lsls	r4, r4, #2
 8008920:	7833      	ldrb	r3, [r6, #0]
 8008922:	2b50      	cmp	r3, #80	; 0x50
 8008924:	d001      	beq.n	800892a <__gethex+0xc4>
 8008926:	2b70      	cmp	r3, #112	; 0x70
 8008928:	d140      	bne.n	80089ac <__gethex+0x146>
 800892a:	7873      	ldrb	r3, [r6, #1]
 800892c:	2b2b      	cmp	r3, #43	; 0x2b
 800892e:	d031      	beq.n	8008994 <__gethex+0x12e>
 8008930:	2b2d      	cmp	r3, #45	; 0x2d
 8008932:	d033      	beq.n	800899c <__gethex+0x136>
 8008934:	1c71      	adds	r1, r6, #1
 8008936:	f04f 0900 	mov.w	r9, #0
 800893a:	7808      	ldrb	r0, [r1, #0]
 800893c:	f7ff ff7e 	bl	800883c <__hexdig_fun>
 8008940:	1e43      	subs	r3, r0, #1
 8008942:	b2db      	uxtb	r3, r3
 8008944:	2b18      	cmp	r3, #24
 8008946:	d831      	bhi.n	80089ac <__gethex+0x146>
 8008948:	f1a0 0210 	sub.w	r2, r0, #16
 800894c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008950:	f7ff ff74 	bl	800883c <__hexdig_fun>
 8008954:	1e43      	subs	r3, r0, #1
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b18      	cmp	r3, #24
 800895a:	d922      	bls.n	80089a2 <__gethex+0x13c>
 800895c:	f1b9 0f00 	cmp.w	r9, #0
 8008960:	d000      	beq.n	8008964 <__gethex+0xfe>
 8008962:	4252      	negs	r2, r2
 8008964:	4414      	add	r4, r2
 8008966:	f8ca 1000 	str.w	r1, [sl]
 800896a:	b30d      	cbz	r5, 80089b0 <__gethex+0x14a>
 800896c:	f1bb 0f00 	cmp.w	fp, #0
 8008970:	bf0c      	ite	eq
 8008972:	2706      	moveq	r7, #6
 8008974:	2700      	movne	r7, #0
 8008976:	4638      	mov	r0, r7
 8008978:	b00b      	add	sp, #44	; 0x2c
 800897a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897e:	f10b 0b01 	add.w	fp, fp, #1
 8008982:	e78a      	b.n	800889a <__gethex+0x34>
 8008984:	2500      	movs	r5, #0
 8008986:	462c      	mov	r4, r5
 8008988:	e7ae      	b.n	80088e8 <__gethex+0x82>
 800898a:	463e      	mov	r6, r7
 800898c:	2501      	movs	r5, #1
 800898e:	e7c7      	b.n	8008920 <__gethex+0xba>
 8008990:	4604      	mov	r4, r0
 8008992:	e7fb      	b.n	800898c <__gethex+0x126>
 8008994:	f04f 0900 	mov.w	r9, #0
 8008998:	1cb1      	adds	r1, r6, #2
 800899a:	e7ce      	b.n	800893a <__gethex+0xd4>
 800899c:	f04f 0901 	mov.w	r9, #1
 80089a0:	e7fa      	b.n	8008998 <__gethex+0x132>
 80089a2:	230a      	movs	r3, #10
 80089a4:	fb03 0202 	mla	r2, r3, r2, r0
 80089a8:	3a10      	subs	r2, #16
 80089aa:	e7cf      	b.n	800894c <__gethex+0xe6>
 80089ac:	4631      	mov	r1, r6
 80089ae:	e7da      	b.n	8008966 <__gethex+0x100>
 80089b0:	1bf3      	subs	r3, r6, r7
 80089b2:	3b01      	subs	r3, #1
 80089b4:	4629      	mov	r1, r5
 80089b6:	2b07      	cmp	r3, #7
 80089b8:	dc49      	bgt.n	8008a4e <__gethex+0x1e8>
 80089ba:	9802      	ldr	r0, [sp, #8]
 80089bc:	f000 fa63 	bl	8008e86 <_Balloc>
 80089c0:	9b01      	ldr	r3, [sp, #4]
 80089c2:	f100 0914 	add.w	r9, r0, #20
 80089c6:	f04f 0b00 	mov.w	fp, #0
 80089ca:	f1c3 0301 	rsb	r3, r3, #1
 80089ce:	4605      	mov	r5, r0
 80089d0:	f8cd 9010 	str.w	r9, [sp, #16]
 80089d4:	46da      	mov	sl, fp
 80089d6:	9308      	str	r3, [sp, #32]
 80089d8:	42b7      	cmp	r7, r6
 80089da:	d33b      	bcc.n	8008a54 <__gethex+0x1ee>
 80089dc:	9804      	ldr	r0, [sp, #16]
 80089de:	f840 ab04 	str.w	sl, [r0], #4
 80089e2:	eba0 0009 	sub.w	r0, r0, r9
 80089e6:	1080      	asrs	r0, r0, #2
 80089e8:	6128      	str	r0, [r5, #16]
 80089ea:	0147      	lsls	r7, r0, #5
 80089ec:	4650      	mov	r0, sl
 80089ee:	f000 fb0e 	bl	800900e <__hi0bits>
 80089f2:	f8d8 6000 	ldr.w	r6, [r8]
 80089f6:	1a3f      	subs	r7, r7, r0
 80089f8:	42b7      	cmp	r7, r6
 80089fa:	dd64      	ble.n	8008ac6 <__gethex+0x260>
 80089fc:	1bbf      	subs	r7, r7, r6
 80089fe:	4639      	mov	r1, r7
 8008a00:	4628      	mov	r0, r5
 8008a02:	f000 fe1d 	bl	8009640 <__any_on>
 8008a06:	4682      	mov	sl, r0
 8008a08:	b178      	cbz	r0, 8008a2a <__gethex+0x1c4>
 8008a0a:	1e7b      	subs	r3, r7, #1
 8008a0c:	1159      	asrs	r1, r3, #5
 8008a0e:	f003 021f 	and.w	r2, r3, #31
 8008a12:	f04f 0a01 	mov.w	sl, #1
 8008a16:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008a1a:	fa0a f202 	lsl.w	r2, sl, r2
 8008a1e:	420a      	tst	r2, r1
 8008a20:	d003      	beq.n	8008a2a <__gethex+0x1c4>
 8008a22:	4553      	cmp	r3, sl
 8008a24:	dc46      	bgt.n	8008ab4 <__gethex+0x24e>
 8008a26:	f04f 0a02 	mov.w	sl, #2
 8008a2a:	4639      	mov	r1, r7
 8008a2c:	4628      	mov	r0, r5
 8008a2e:	f7ff fecb 	bl	80087c8 <rshift>
 8008a32:	443c      	add	r4, r7
 8008a34:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a38:	42a3      	cmp	r3, r4
 8008a3a:	da52      	bge.n	8008ae2 <__gethex+0x27c>
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	9802      	ldr	r0, [sp, #8]
 8008a40:	f000 fa55 	bl	8008eee <_Bfree>
 8008a44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a46:	2300      	movs	r3, #0
 8008a48:	6013      	str	r3, [r2, #0]
 8008a4a:	27a3      	movs	r7, #163	; 0xa3
 8008a4c:	e793      	b.n	8008976 <__gethex+0x110>
 8008a4e:	3101      	adds	r1, #1
 8008a50:	105b      	asrs	r3, r3, #1
 8008a52:	e7b0      	b.n	80089b6 <__gethex+0x150>
 8008a54:	1e73      	subs	r3, r6, #1
 8008a56:	9305      	str	r3, [sp, #20]
 8008a58:	9a07      	ldr	r2, [sp, #28]
 8008a5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d018      	beq.n	8008a94 <__gethex+0x22e>
 8008a62:	f1bb 0f20 	cmp.w	fp, #32
 8008a66:	d107      	bne.n	8008a78 <__gethex+0x212>
 8008a68:	9b04      	ldr	r3, [sp, #16]
 8008a6a:	f8c3 a000 	str.w	sl, [r3]
 8008a6e:	3304      	adds	r3, #4
 8008a70:	f04f 0a00 	mov.w	sl, #0
 8008a74:	9304      	str	r3, [sp, #16]
 8008a76:	46d3      	mov	fp, sl
 8008a78:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008a7c:	f7ff fede 	bl	800883c <__hexdig_fun>
 8008a80:	f000 000f 	and.w	r0, r0, #15
 8008a84:	fa00 f00b 	lsl.w	r0, r0, fp
 8008a88:	ea4a 0a00 	orr.w	sl, sl, r0
 8008a8c:	f10b 0b04 	add.w	fp, fp, #4
 8008a90:	9b05      	ldr	r3, [sp, #20]
 8008a92:	e00d      	b.n	8008ab0 <__gethex+0x24a>
 8008a94:	9b05      	ldr	r3, [sp, #20]
 8008a96:	9a08      	ldr	r2, [sp, #32]
 8008a98:	4413      	add	r3, r2
 8008a9a:	42bb      	cmp	r3, r7
 8008a9c:	d3e1      	bcc.n	8008a62 <__gethex+0x1fc>
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	9a01      	ldr	r2, [sp, #4]
 8008aa2:	9903      	ldr	r1, [sp, #12]
 8008aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa6:	f001 f805 	bl	8009ab4 <strncmp>
 8008aaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aac:	2800      	cmp	r0, #0
 8008aae:	d1d8      	bne.n	8008a62 <__gethex+0x1fc>
 8008ab0:	461e      	mov	r6, r3
 8008ab2:	e791      	b.n	80089d8 <__gethex+0x172>
 8008ab4:	1eb9      	subs	r1, r7, #2
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	f000 fdc2 	bl	8009640 <__any_on>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	d0b2      	beq.n	8008a26 <__gethex+0x1c0>
 8008ac0:	f04f 0a03 	mov.w	sl, #3
 8008ac4:	e7b1      	b.n	8008a2a <__gethex+0x1c4>
 8008ac6:	da09      	bge.n	8008adc <__gethex+0x276>
 8008ac8:	1bf7      	subs	r7, r6, r7
 8008aca:	4629      	mov	r1, r5
 8008acc:	463a      	mov	r2, r7
 8008ace:	9802      	ldr	r0, [sp, #8]
 8008ad0:	f000 fbd8 	bl	8009284 <__lshift>
 8008ad4:	1be4      	subs	r4, r4, r7
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	f100 0914 	add.w	r9, r0, #20
 8008adc:	f04f 0a00 	mov.w	sl, #0
 8008ae0:	e7a8      	b.n	8008a34 <__gethex+0x1ce>
 8008ae2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ae6:	42a0      	cmp	r0, r4
 8008ae8:	dd6a      	ble.n	8008bc0 <__gethex+0x35a>
 8008aea:	1b04      	subs	r4, r0, r4
 8008aec:	42a6      	cmp	r6, r4
 8008aee:	dc2e      	bgt.n	8008b4e <__gethex+0x2e8>
 8008af0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008af4:	2b02      	cmp	r3, #2
 8008af6:	d022      	beq.n	8008b3e <__gethex+0x2d8>
 8008af8:	2b03      	cmp	r3, #3
 8008afa:	d024      	beq.n	8008b46 <__gethex+0x2e0>
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d115      	bne.n	8008b2c <__gethex+0x2c6>
 8008b00:	42a6      	cmp	r6, r4
 8008b02:	d113      	bne.n	8008b2c <__gethex+0x2c6>
 8008b04:	2e01      	cmp	r6, #1
 8008b06:	dc0b      	bgt.n	8008b20 <__gethex+0x2ba>
 8008b08:	9a06      	ldr	r2, [sp, #24]
 8008b0a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008b0e:	6013      	str	r3, [r2, #0]
 8008b10:	2301      	movs	r3, #1
 8008b12:	612b      	str	r3, [r5, #16]
 8008b14:	f8c9 3000 	str.w	r3, [r9]
 8008b18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b1a:	2762      	movs	r7, #98	; 0x62
 8008b1c:	601d      	str	r5, [r3, #0]
 8008b1e:	e72a      	b.n	8008976 <__gethex+0x110>
 8008b20:	1e71      	subs	r1, r6, #1
 8008b22:	4628      	mov	r0, r5
 8008b24:	f000 fd8c 	bl	8009640 <__any_on>
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	d1ed      	bne.n	8008b08 <__gethex+0x2a2>
 8008b2c:	4629      	mov	r1, r5
 8008b2e:	9802      	ldr	r0, [sp, #8]
 8008b30:	f000 f9dd 	bl	8008eee <_Bfree>
 8008b34:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008b36:	2300      	movs	r3, #0
 8008b38:	6013      	str	r3, [r2, #0]
 8008b3a:	2750      	movs	r7, #80	; 0x50
 8008b3c:	e71b      	b.n	8008976 <__gethex+0x110>
 8008b3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0e1      	beq.n	8008b08 <__gethex+0x2a2>
 8008b44:	e7f2      	b.n	8008b2c <__gethex+0x2c6>
 8008b46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d1dd      	bne.n	8008b08 <__gethex+0x2a2>
 8008b4c:	e7ee      	b.n	8008b2c <__gethex+0x2c6>
 8008b4e:	1e67      	subs	r7, r4, #1
 8008b50:	f1ba 0f00 	cmp.w	sl, #0
 8008b54:	d131      	bne.n	8008bba <__gethex+0x354>
 8008b56:	b127      	cbz	r7, 8008b62 <__gethex+0x2fc>
 8008b58:	4639      	mov	r1, r7
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	f000 fd70 	bl	8009640 <__any_on>
 8008b60:	4682      	mov	sl, r0
 8008b62:	117a      	asrs	r2, r7, #5
 8008b64:	2301      	movs	r3, #1
 8008b66:	f007 071f 	and.w	r7, r7, #31
 8008b6a:	fa03 f707 	lsl.w	r7, r3, r7
 8008b6e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008b72:	4621      	mov	r1, r4
 8008b74:	421f      	tst	r7, r3
 8008b76:	4628      	mov	r0, r5
 8008b78:	bf18      	it	ne
 8008b7a:	f04a 0a02 	orrne.w	sl, sl, #2
 8008b7e:	1b36      	subs	r6, r6, r4
 8008b80:	f7ff fe22 	bl	80087c8 <rshift>
 8008b84:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008b88:	2702      	movs	r7, #2
 8008b8a:	f1ba 0f00 	cmp.w	sl, #0
 8008b8e:	d048      	beq.n	8008c22 <__gethex+0x3bc>
 8008b90:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d015      	beq.n	8008bc4 <__gethex+0x35e>
 8008b98:	2b03      	cmp	r3, #3
 8008b9a:	d017      	beq.n	8008bcc <__gethex+0x366>
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d109      	bne.n	8008bb4 <__gethex+0x34e>
 8008ba0:	f01a 0f02 	tst.w	sl, #2
 8008ba4:	d006      	beq.n	8008bb4 <__gethex+0x34e>
 8008ba6:	f8d9 3000 	ldr.w	r3, [r9]
 8008baa:	ea4a 0a03 	orr.w	sl, sl, r3
 8008bae:	f01a 0f01 	tst.w	sl, #1
 8008bb2:	d10e      	bne.n	8008bd2 <__gethex+0x36c>
 8008bb4:	f047 0710 	orr.w	r7, r7, #16
 8008bb8:	e033      	b.n	8008c22 <__gethex+0x3bc>
 8008bba:	f04f 0a01 	mov.w	sl, #1
 8008bbe:	e7d0      	b.n	8008b62 <__gethex+0x2fc>
 8008bc0:	2701      	movs	r7, #1
 8008bc2:	e7e2      	b.n	8008b8a <__gethex+0x324>
 8008bc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bc6:	f1c3 0301 	rsb	r3, r3, #1
 8008bca:	9315      	str	r3, [sp, #84]	; 0x54
 8008bcc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d0f0      	beq.n	8008bb4 <__gethex+0x34e>
 8008bd2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008bd6:	f105 0314 	add.w	r3, r5, #20
 8008bda:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008bde:	eb03 010a 	add.w	r1, r3, sl
 8008be2:	f04f 0c00 	mov.w	ip, #0
 8008be6:	4618      	mov	r0, r3
 8008be8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bec:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008bf0:	d01c      	beq.n	8008c2c <__gethex+0x3c6>
 8008bf2:	3201      	adds	r2, #1
 8008bf4:	6002      	str	r2, [r0, #0]
 8008bf6:	2f02      	cmp	r7, #2
 8008bf8:	f105 0314 	add.w	r3, r5, #20
 8008bfc:	d138      	bne.n	8008c70 <__gethex+0x40a>
 8008bfe:	f8d8 2000 	ldr.w	r2, [r8]
 8008c02:	3a01      	subs	r2, #1
 8008c04:	42b2      	cmp	r2, r6
 8008c06:	d10a      	bne.n	8008c1e <__gethex+0x3b8>
 8008c08:	1171      	asrs	r1, r6, #5
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f006 061f 	and.w	r6, r6, #31
 8008c10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008c14:	fa02 f606 	lsl.w	r6, r2, r6
 8008c18:	421e      	tst	r6, r3
 8008c1a:	bf18      	it	ne
 8008c1c:	4617      	movne	r7, r2
 8008c1e:	f047 0720 	orr.w	r7, r7, #32
 8008c22:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c24:	601d      	str	r5, [r3, #0]
 8008c26:	9b06      	ldr	r3, [sp, #24]
 8008c28:	601c      	str	r4, [r3, #0]
 8008c2a:	e6a4      	b.n	8008976 <__gethex+0x110>
 8008c2c:	4299      	cmp	r1, r3
 8008c2e:	f843 cc04 	str.w	ip, [r3, #-4]
 8008c32:	d8d8      	bhi.n	8008be6 <__gethex+0x380>
 8008c34:	68ab      	ldr	r3, [r5, #8]
 8008c36:	4599      	cmp	r9, r3
 8008c38:	db12      	blt.n	8008c60 <__gethex+0x3fa>
 8008c3a:	6869      	ldr	r1, [r5, #4]
 8008c3c:	9802      	ldr	r0, [sp, #8]
 8008c3e:	3101      	adds	r1, #1
 8008c40:	f000 f921 	bl	8008e86 <_Balloc>
 8008c44:	692a      	ldr	r2, [r5, #16]
 8008c46:	3202      	adds	r2, #2
 8008c48:	f105 010c 	add.w	r1, r5, #12
 8008c4c:	4683      	mov	fp, r0
 8008c4e:	0092      	lsls	r2, r2, #2
 8008c50:	300c      	adds	r0, #12
 8008c52:	f000 f90d 	bl	8008e70 <memcpy>
 8008c56:	4629      	mov	r1, r5
 8008c58:	9802      	ldr	r0, [sp, #8]
 8008c5a:	f000 f948 	bl	8008eee <_Bfree>
 8008c5e:	465d      	mov	r5, fp
 8008c60:	692b      	ldr	r3, [r5, #16]
 8008c62:	1c5a      	adds	r2, r3, #1
 8008c64:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008c68:	612a      	str	r2, [r5, #16]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	615a      	str	r2, [r3, #20]
 8008c6e:	e7c2      	b.n	8008bf6 <__gethex+0x390>
 8008c70:	692a      	ldr	r2, [r5, #16]
 8008c72:	454a      	cmp	r2, r9
 8008c74:	dd0b      	ble.n	8008c8e <__gethex+0x428>
 8008c76:	2101      	movs	r1, #1
 8008c78:	4628      	mov	r0, r5
 8008c7a:	f7ff fda5 	bl	80087c8 <rshift>
 8008c7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c82:	3401      	adds	r4, #1
 8008c84:	42a3      	cmp	r3, r4
 8008c86:	f6ff aed9 	blt.w	8008a3c <__gethex+0x1d6>
 8008c8a:	2701      	movs	r7, #1
 8008c8c:	e7c7      	b.n	8008c1e <__gethex+0x3b8>
 8008c8e:	f016 061f 	ands.w	r6, r6, #31
 8008c92:	d0fa      	beq.n	8008c8a <__gethex+0x424>
 8008c94:	449a      	add	sl, r3
 8008c96:	f1c6 0620 	rsb	r6, r6, #32
 8008c9a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008c9e:	f000 f9b6 	bl	800900e <__hi0bits>
 8008ca2:	42b0      	cmp	r0, r6
 8008ca4:	dbe7      	blt.n	8008c76 <__gethex+0x410>
 8008ca6:	e7f0      	b.n	8008c8a <__gethex+0x424>

08008ca8 <L_shift>:
 8008ca8:	f1c2 0208 	rsb	r2, r2, #8
 8008cac:	0092      	lsls	r2, r2, #2
 8008cae:	b570      	push	{r4, r5, r6, lr}
 8008cb0:	f1c2 0620 	rsb	r6, r2, #32
 8008cb4:	6843      	ldr	r3, [r0, #4]
 8008cb6:	6804      	ldr	r4, [r0, #0]
 8008cb8:	fa03 f506 	lsl.w	r5, r3, r6
 8008cbc:	432c      	orrs	r4, r5
 8008cbe:	40d3      	lsrs	r3, r2
 8008cc0:	6004      	str	r4, [r0, #0]
 8008cc2:	f840 3f04 	str.w	r3, [r0, #4]!
 8008cc6:	4288      	cmp	r0, r1
 8008cc8:	d3f4      	bcc.n	8008cb4 <L_shift+0xc>
 8008cca:	bd70      	pop	{r4, r5, r6, pc}

08008ccc <__match>:
 8008ccc:	b530      	push	{r4, r5, lr}
 8008cce:	6803      	ldr	r3, [r0, #0]
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cd6:	b914      	cbnz	r4, 8008cde <__match+0x12>
 8008cd8:	6003      	str	r3, [r0, #0]
 8008cda:	2001      	movs	r0, #1
 8008cdc:	bd30      	pop	{r4, r5, pc}
 8008cde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ce2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008ce6:	2d19      	cmp	r5, #25
 8008ce8:	bf98      	it	ls
 8008cea:	3220      	addls	r2, #32
 8008cec:	42a2      	cmp	r2, r4
 8008cee:	d0f0      	beq.n	8008cd2 <__match+0x6>
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	e7f3      	b.n	8008cdc <__match+0x10>

08008cf4 <__hexnan>:
 8008cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf8:	680b      	ldr	r3, [r1, #0]
 8008cfa:	6801      	ldr	r1, [r0, #0]
 8008cfc:	115f      	asrs	r7, r3, #5
 8008cfe:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008d02:	f013 031f 	ands.w	r3, r3, #31
 8008d06:	b087      	sub	sp, #28
 8008d08:	bf18      	it	ne
 8008d0a:	3704      	addne	r7, #4
 8008d0c:	2500      	movs	r5, #0
 8008d0e:	1f3e      	subs	r6, r7, #4
 8008d10:	4682      	mov	sl, r0
 8008d12:	4690      	mov	r8, r2
 8008d14:	9301      	str	r3, [sp, #4]
 8008d16:	f847 5c04 	str.w	r5, [r7, #-4]
 8008d1a:	46b1      	mov	r9, r6
 8008d1c:	4634      	mov	r4, r6
 8008d1e:	9502      	str	r5, [sp, #8]
 8008d20:	46ab      	mov	fp, r5
 8008d22:	784a      	ldrb	r2, [r1, #1]
 8008d24:	1c4b      	adds	r3, r1, #1
 8008d26:	9303      	str	r3, [sp, #12]
 8008d28:	b342      	cbz	r2, 8008d7c <__hexnan+0x88>
 8008d2a:	4610      	mov	r0, r2
 8008d2c:	9105      	str	r1, [sp, #20]
 8008d2e:	9204      	str	r2, [sp, #16]
 8008d30:	f7ff fd84 	bl	800883c <__hexdig_fun>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	d143      	bne.n	8008dc0 <__hexnan+0xcc>
 8008d38:	9a04      	ldr	r2, [sp, #16]
 8008d3a:	9905      	ldr	r1, [sp, #20]
 8008d3c:	2a20      	cmp	r2, #32
 8008d3e:	d818      	bhi.n	8008d72 <__hexnan+0x7e>
 8008d40:	9b02      	ldr	r3, [sp, #8]
 8008d42:	459b      	cmp	fp, r3
 8008d44:	dd13      	ble.n	8008d6e <__hexnan+0x7a>
 8008d46:	454c      	cmp	r4, r9
 8008d48:	d206      	bcs.n	8008d58 <__hexnan+0x64>
 8008d4a:	2d07      	cmp	r5, #7
 8008d4c:	dc04      	bgt.n	8008d58 <__hexnan+0x64>
 8008d4e:	462a      	mov	r2, r5
 8008d50:	4649      	mov	r1, r9
 8008d52:	4620      	mov	r0, r4
 8008d54:	f7ff ffa8 	bl	8008ca8 <L_shift>
 8008d58:	4544      	cmp	r4, r8
 8008d5a:	d944      	bls.n	8008de6 <__hexnan+0xf2>
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	f1a4 0904 	sub.w	r9, r4, #4
 8008d62:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d66:	f8cd b008 	str.w	fp, [sp, #8]
 8008d6a:	464c      	mov	r4, r9
 8008d6c:	461d      	mov	r5, r3
 8008d6e:	9903      	ldr	r1, [sp, #12]
 8008d70:	e7d7      	b.n	8008d22 <__hexnan+0x2e>
 8008d72:	2a29      	cmp	r2, #41	; 0x29
 8008d74:	d14a      	bne.n	8008e0c <__hexnan+0x118>
 8008d76:	3102      	adds	r1, #2
 8008d78:	f8ca 1000 	str.w	r1, [sl]
 8008d7c:	f1bb 0f00 	cmp.w	fp, #0
 8008d80:	d044      	beq.n	8008e0c <__hexnan+0x118>
 8008d82:	454c      	cmp	r4, r9
 8008d84:	d206      	bcs.n	8008d94 <__hexnan+0xa0>
 8008d86:	2d07      	cmp	r5, #7
 8008d88:	dc04      	bgt.n	8008d94 <__hexnan+0xa0>
 8008d8a:	462a      	mov	r2, r5
 8008d8c:	4649      	mov	r1, r9
 8008d8e:	4620      	mov	r0, r4
 8008d90:	f7ff ff8a 	bl	8008ca8 <L_shift>
 8008d94:	4544      	cmp	r4, r8
 8008d96:	d928      	bls.n	8008dea <__hexnan+0xf6>
 8008d98:	4643      	mov	r3, r8
 8008d9a:	f854 2b04 	ldr.w	r2, [r4], #4
 8008d9e:	f843 2b04 	str.w	r2, [r3], #4
 8008da2:	42a6      	cmp	r6, r4
 8008da4:	d2f9      	bcs.n	8008d9a <__hexnan+0xa6>
 8008da6:	2200      	movs	r2, #0
 8008da8:	f843 2b04 	str.w	r2, [r3], #4
 8008dac:	429e      	cmp	r6, r3
 8008dae:	d2fb      	bcs.n	8008da8 <__hexnan+0xb4>
 8008db0:	6833      	ldr	r3, [r6, #0]
 8008db2:	b91b      	cbnz	r3, 8008dbc <__hexnan+0xc8>
 8008db4:	4546      	cmp	r6, r8
 8008db6:	d127      	bne.n	8008e08 <__hexnan+0x114>
 8008db8:	2301      	movs	r3, #1
 8008dba:	6033      	str	r3, [r6, #0]
 8008dbc:	2005      	movs	r0, #5
 8008dbe:	e026      	b.n	8008e0e <__hexnan+0x11a>
 8008dc0:	3501      	adds	r5, #1
 8008dc2:	2d08      	cmp	r5, #8
 8008dc4:	f10b 0b01 	add.w	fp, fp, #1
 8008dc8:	dd06      	ble.n	8008dd8 <__hexnan+0xe4>
 8008dca:	4544      	cmp	r4, r8
 8008dcc:	d9cf      	bls.n	8008d6e <__hexnan+0x7a>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	f844 3c04 	str.w	r3, [r4, #-4]
 8008dd4:	2501      	movs	r5, #1
 8008dd6:	3c04      	subs	r4, #4
 8008dd8:	6822      	ldr	r2, [r4, #0]
 8008dda:	f000 000f 	and.w	r0, r0, #15
 8008dde:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008de2:	6020      	str	r0, [r4, #0]
 8008de4:	e7c3      	b.n	8008d6e <__hexnan+0x7a>
 8008de6:	2508      	movs	r5, #8
 8008de8:	e7c1      	b.n	8008d6e <__hexnan+0x7a>
 8008dea:	9b01      	ldr	r3, [sp, #4]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d0df      	beq.n	8008db0 <__hexnan+0xbc>
 8008df0:	f04f 32ff 	mov.w	r2, #4294967295
 8008df4:	f1c3 0320 	rsb	r3, r3, #32
 8008df8:	fa22 f303 	lsr.w	r3, r2, r3
 8008dfc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008e00:	401a      	ands	r2, r3
 8008e02:	f847 2c04 	str.w	r2, [r7, #-4]
 8008e06:	e7d3      	b.n	8008db0 <__hexnan+0xbc>
 8008e08:	3e04      	subs	r6, #4
 8008e0a:	e7d1      	b.n	8008db0 <__hexnan+0xbc>
 8008e0c:	2004      	movs	r0, #4
 8008e0e:	b007      	add	sp, #28
 8008e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008e14 <__locale_ctype_ptr_l>:
 8008e14:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008e18:	4770      	bx	lr

08008e1a <__localeconv_l>:
 8008e1a:	30f0      	adds	r0, #240	; 0xf0
 8008e1c:	4770      	bx	lr
	...

08008e20 <_localeconv_r>:
 8008e20:	4b04      	ldr	r3, [pc, #16]	; (8008e34 <_localeconv_r+0x14>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	6a18      	ldr	r0, [r3, #32]
 8008e26:	4b04      	ldr	r3, [pc, #16]	; (8008e38 <_localeconv_r+0x18>)
 8008e28:	2800      	cmp	r0, #0
 8008e2a:	bf08      	it	eq
 8008e2c:	4618      	moveq	r0, r3
 8008e2e:	30f0      	adds	r0, #240	; 0xf0
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	20000014 	.word	0x20000014
 8008e38:	20000078 	.word	0x20000078

08008e3c <malloc>:
 8008e3c:	4b02      	ldr	r3, [pc, #8]	; (8008e48 <malloc+0xc>)
 8008e3e:	4601      	mov	r1, r0
 8008e40:	6818      	ldr	r0, [r3, #0]
 8008e42:	f000 bc7b 	b.w	800973c <_malloc_r>
 8008e46:	bf00      	nop
 8008e48:	20000014 	.word	0x20000014

08008e4c <__ascii_mbtowc>:
 8008e4c:	b082      	sub	sp, #8
 8008e4e:	b901      	cbnz	r1, 8008e52 <__ascii_mbtowc+0x6>
 8008e50:	a901      	add	r1, sp, #4
 8008e52:	b142      	cbz	r2, 8008e66 <__ascii_mbtowc+0x1a>
 8008e54:	b14b      	cbz	r3, 8008e6a <__ascii_mbtowc+0x1e>
 8008e56:	7813      	ldrb	r3, [r2, #0]
 8008e58:	600b      	str	r3, [r1, #0]
 8008e5a:	7812      	ldrb	r2, [r2, #0]
 8008e5c:	1c10      	adds	r0, r2, #0
 8008e5e:	bf18      	it	ne
 8008e60:	2001      	movne	r0, #1
 8008e62:	b002      	add	sp, #8
 8008e64:	4770      	bx	lr
 8008e66:	4610      	mov	r0, r2
 8008e68:	e7fb      	b.n	8008e62 <__ascii_mbtowc+0x16>
 8008e6a:	f06f 0001 	mvn.w	r0, #1
 8008e6e:	e7f8      	b.n	8008e62 <__ascii_mbtowc+0x16>

08008e70 <memcpy>:
 8008e70:	b510      	push	{r4, lr}
 8008e72:	1e43      	subs	r3, r0, #1
 8008e74:	440a      	add	r2, r1
 8008e76:	4291      	cmp	r1, r2
 8008e78:	d100      	bne.n	8008e7c <memcpy+0xc>
 8008e7a:	bd10      	pop	{r4, pc}
 8008e7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e84:	e7f7      	b.n	8008e76 <memcpy+0x6>

08008e86 <_Balloc>:
 8008e86:	b570      	push	{r4, r5, r6, lr}
 8008e88:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008e8a:	4604      	mov	r4, r0
 8008e8c:	460e      	mov	r6, r1
 8008e8e:	b93d      	cbnz	r5, 8008ea0 <_Balloc+0x1a>
 8008e90:	2010      	movs	r0, #16
 8008e92:	f7ff ffd3 	bl	8008e3c <malloc>
 8008e96:	6260      	str	r0, [r4, #36]	; 0x24
 8008e98:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e9c:	6005      	str	r5, [r0, #0]
 8008e9e:	60c5      	str	r5, [r0, #12]
 8008ea0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008ea2:	68eb      	ldr	r3, [r5, #12]
 8008ea4:	b183      	cbz	r3, 8008ec8 <_Balloc+0x42>
 8008ea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008eae:	b9b8      	cbnz	r0, 8008ee0 <_Balloc+0x5a>
 8008eb0:	2101      	movs	r1, #1
 8008eb2:	fa01 f506 	lsl.w	r5, r1, r6
 8008eb6:	1d6a      	adds	r2, r5, #5
 8008eb8:	0092      	lsls	r2, r2, #2
 8008eba:	4620      	mov	r0, r4
 8008ebc:	f000 fbe1 	bl	8009682 <_calloc_r>
 8008ec0:	b160      	cbz	r0, 8008edc <_Balloc+0x56>
 8008ec2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008ec6:	e00e      	b.n	8008ee6 <_Balloc+0x60>
 8008ec8:	2221      	movs	r2, #33	; 0x21
 8008eca:	2104      	movs	r1, #4
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f000 fbd8 	bl	8009682 <_calloc_r>
 8008ed2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ed4:	60e8      	str	r0, [r5, #12]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d1e4      	bne.n	8008ea6 <_Balloc+0x20>
 8008edc:	2000      	movs	r0, #0
 8008ede:	bd70      	pop	{r4, r5, r6, pc}
 8008ee0:	6802      	ldr	r2, [r0, #0]
 8008ee2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008eec:	e7f7      	b.n	8008ede <_Balloc+0x58>

08008eee <_Bfree>:
 8008eee:	b570      	push	{r4, r5, r6, lr}
 8008ef0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008ef2:	4606      	mov	r6, r0
 8008ef4:	460d      	mov	r5, r1
 8008ef6:	b93c      	cbnz	r4, 8008f08 <_Bfree+0x1a>
 8008ef8:	2010      	movs	r0, #16
 8008efa:	f7ff ff9f 	bl	8008e3c <malloc>
 8008efe:	6270      	str	r0, [r6, #36]	; 0x24
 8008f00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f04:	6004      	str	r4, [r0, #0]
 8008f06:	60c4      	str	r4, [r0, #12]
 8008f08:	b13d      	cbz	r5, 8008f1a <_Bfree+0x2c>
 8008f0a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008f0c:	686a      	ldr	r2, [r5, #4]
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f14:	6029      	str	r1, [r5, #0]
 8008f16:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008f1a:	bd70      	pop	{r4, r5, r6, pc}

08008f1c <__multadd>:
 8008f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f20:	690d      	ldr	r5, [r1, #16]
 8008f22:	461f      	mov	r7, r3
 8008f24:	4606      	mov	r6, r0
 8008f26:	460c      	mov	r4, r1
 8008f28:	f101 0c14 	add.w	ip, r1, #20
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f8dc 0000 	ldr.w	r0, [ip]
 8008f32:	b281      	uxth	r1, r0
 8008f34:	fb02 7101 	mla	r1, r2, r1, r7
 8008f38:	0c0f      	lsrs	r7, r1, #16
 8008f3a:	0c00      	lsrs	r0, r0, #16
 8008f3c:	fb02 7000 	mla	r0, r2, r0, r7
 8008f40:	b289      	uxth	r1, r1
 8008f42:	3301      	adds	r3, #1
 8008f44:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008f48:	429d      	cmp	r5, r3
 8008f4a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008f4e:	f84c 1b04 	str.w	r1, [ip], #4
 8008f52:	dcec      	bgt.n	8008f2e <__multadd+0x12>
 8008f54:	b1d7      	cbz	r7, 8008f8c <__multadd+0x70>
 8008f56:	68a3      	ldr	r3, [r4, #8]
 8008f58:	42ab      	cmp	r3, r5
 8008f5a:	dc12      	bgt.n	8008f82 <__multadd+0x66>
 8008f5c:	6861      	ldr	r1, [r4, #4]
 8008f5e:	4630      	mov	r0, r6
 8008f60:	3101      	adds	r1, #1
 8008f62:	f7ff ff90 	bl	8008e86 <_Balloc>
 8008f66:	6922      	ldr	r2, [r4, #16]
 8008f68:	3202      	adds	r2, #2
 8008f6a:	f104 010c 	add.w	r1, r4, #12
 8008f6e:	4680      	mov	r8, r0
 8008f70:	0092      	lsls	r2, r2, #2
 8008f72:	300c      	adds	r0, #12
 8008f74:	f7ff ff7c 	bl	8008e70 <memcpy>
 8008f78:	4621      	mov	r1, r4
 8008f7a:	4630      	mov	r0, r6
 8008f7c:	f7ff ffb7 	bl	8008eee <_Bfree>
 8008f80:	4644      	mov	r4, r8
 8008f82:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f86:	3501      	adds	r5, #1
 8008f88:	615f      	str	r7, [r3, #20]
 8008f8a:	6125      	str	r5, [r4, #16]
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008f92 <__s2b>:
 8008f92:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f96:	460c      	mov	r4, r1
 8008f98:	4615      	mov	r5, r2
 8008f9a:	461f      	mov	r7, r3
 8008f9c:	2209      	movs	r2, #9
 8008f9e:	3308      	adds	r3, #8
 8008fa0:	4606      	mov	r6, r0
 8008fa2:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fa6:	2100      	movs	r1, #0
 8008fa8:	2201      	movs	r2, #1
 8008faa:	429a      	cmp	r2, r3
 8008fac:	db20      	blt.n	8008ff0 <__s2b+0x5e>
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f7ff ff69 	bl	8008e86 <_Balloc>
 8008fb4:	9b08      	ldr	r3, [sp, #32]
 8008fb6:	6143      	str	r3, [r0, #20]
 8008fb8:	2d09      	cmp	r5, #9
 8008fba:	f04f 0301 	mov.w	r3, #1
 8008fbe:	6103      	str	r3, [r0, #16]
 8008fc0:	dd19      	ble.n	8008ff6 <__s2b+0x64>
 8008fc2:	f104 0809 	add.w	r8, r4, #9
 8008fc6:	46c1      	mov	r9, r8
 8008fc8:	442c      	add	r4, r5
 8008fca:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008fce:	4601      	mov	r1, r0
 8008fd0:	3b30      	subs	r3, #48	; 0x30
 8008fd2:	220a      	movs	r2, #10
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f7ff ffa1 	bl	8008f1c <__multadd>
 8008fda:	45a1      	cmp	r9, r4
 8008fdc:	d1f5      	bne.n	8008fca <__s2b+0x38>
 8008fde:	eb08 0405 	add.w	r4, r8, r5
 8008fe2:	3c08      	subs	r4, #8
 8008fe4:	1b2d      	subs	r5, r5, r4
 8008fe6:	1963      	adds	r3, r4, r5
 8008fe8:	42bb      	cmp	r3, r7
 8008fea:	db07      	blt.n	8008ffc <__s2b+0x6a>
 8008fec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ff0:	0052      	lsls	r2, r2, #1
 8008ff2:	3101      	adds	r1, #1
 8008ff4:	e7d9      	b.n	8008faa <__s2b+0x18>
 8008ff6:	340a      	adds	r4, #10
 8008ff8:	2509      	movs	r5, #9
 8008ffa:	e7f3      	b.n	8008fe4 <__s2b+0x52>
 8008ffc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009000:	4601      	mov	r1, r0
 8009002:	3b30      	subs	r3, #48	; 0x30
 8009004:	220a      	movs	r2, #10
 8009006:	4630      	mov	r0, r6
 8009008:	f7ff ff88 	bl	8008f1c <__multadd>
 800900c:	e7eb      	b.n	8008fe6 <__s2b+0x54>

0800900e <__hi0bits>:
 800900e:	0c02      	lsrs	r2, r0, #16
 8009010:	0412      	lsls	r2, r2, #16
 8009012:	4603      	mov	r3, r0
 8009014:	b9b2      	cbnz	r2, 8009044 <__hi0bits+0x36>
 8009016:	0403      	lsls	r3, r0, #16
 8009018:	2010      	movs	r0, #16
 800901a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800901e:	bf04      	itt	eq
 8009020:	021b      	lsleq	r3, r3, #8
 8009022:	3008      	addeq	r0, #8
 8009024:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009028:	bf04      	itt	eq
 800902a:	011b      	lsleq	r3, r3, #4
 800902c:	3004      	addeq	r0, #4
 800902e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009032:	bf04      	itt	eq
 8009034:	009b      	lsleq	r3, r3, #2
 8009036:	3002      	addeq	r0, #2
 8009038:	2b00      	cmp	r3, #0
 800903a:	db06      	blt.n	800904a <__hi0bits+0x3c>
 800903c:	005b      	lsls	r3, r3, #1
 800903e:	d503      	bpl.n	8009048 <__hi0bits+0x3a>
 8009040:	3001      	adds	r0, #1
 8009042:	4770      	bx	lr
 8009044:	2000      	movs	r0, #0
 8009046:	e7e8      	b.n	800901a <__hi0bits+0xc>
 8009048:	2020      	movs	r0, #32
 800904a:	4770      	bx	lr

0800904c <__lo0bits>:
 800904c:	6803      	ldr	r3, [r0, #0]
 800904e:	f013 0207 	ands.w	r2, r3, #7
 8009052:	4601      	mov	r1, r0
 8009054:	d00b      	beq.n	800906e <__lo0bits+0x22>
 8009056:	07da      	lsls	r2, r3, #31
 8009058:	d423      	bmi.n	80090a2 <__lo0bits+0x56>
 800905a:	0798      	lsls	r0, r3, #30
 800905c:	bf49      	itett	mi
 800905e:	085b      	lsrmi	r3, r3, #1
 8009060:	089b      	lsrpl	r3, r3, #2
 8009062:	2001      	movmi	r0, #1
 8009064:	600b      	strmi	r3, [r1, #0]
 8009066:	bf5c      	itt	pl
 8009068:	600b      	strpl	r3, [r1, #0]
 800906a:	2002      	movpl	r0, #2
 800906c:	4770      	bx	lr
 800906e:	b298      	uxth	r0, r3
 8009070:	b9a8      	cbnz	r0, 800909e <__lo0bits+0x52>
 8009072:	0c1b      	lsrs	r3, r3, #16
 8009074:	2010      	movs	r0, #16
 8009076:	f013 0fff 	tst.w	r3, #255	; 0xff
 800907a:	bf04      	itt	eq
 800907c:	0a1b      	lsreq	r3, r3, #8
 800907e:	3008      	addeq	r0, #8
 8009080:	071a      	lsls	r2, r3, #28
 8009082:	bf04      	itt	eq
 8009084:	091b      	lsreq	r3, r3, #4
 8009086:	3004      	addeq	r0, #4
 8009088:	079a      	lsls	r2, r3, #30
 800908a:	bf04      	itt	eq
 800908c:	089b      	lsreq	r3, r3, #2
 800908e:	3002      	addeq	r0, #2
 8009090:	07da      	lsls	r2, r3, #31
 8009092:	d402      	bmi.n	800909a <__lo0bits+0x4e>
 8009094:	085b      	lsrs	r3, r3, #1
 8009096:	d006      	beq.n	80090a6 <__lo0bits+0x5a>
 8009098:	3001      	adds	r0, #1
 800909a:	600b      	str	r3, [r1, #0]
 800909c:	4770      	bx	lr
 800909e:	4610      	mov	r0, r2
 80090a0:	e7e9      	b.n	8009076 <__lo0bits+0x2a>
 80090a2:	2000      	movs	r0, #0
 80090a4:	4770      	bx	lr
 80090a6:	2020      	movs	r0, #32
 80090a8:	4770      	bx	lr

080090aa <__i2b>:
 80090aa:	b510      	push	{r4, lr}
 80090ac:	460c      	mov	r4, r1
 80090ae:	2101      	movs	r1, #1
 80090b0:	f7ff fee9 	bl	8008e86 <_Balloc>
 80090b4:	2201      	movs	r2, #1
 80090b6:	6144      	str	r4, [r0, #20]
 80090b8:	6102      	str	r2, [r0, #16]
 80090ba:	bd10      	pop	{r4, pc}

080090bc <__multiply>:
 80090bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c0:	4614      	mov	r4, r2
 80090c2:	690a      	ldr	r2, [r1, #16]
 80090c4:	6923      	ldr	r3, [r4, #16]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	bfb8      	it	lt
 80090ca:	460b      	movlt	r3, r1
 80090cc:	4688      	mov	r8, r1
 80090ce:	bfbc      	itt	lt
 80090d0:	46a0      	movlt	r8, r4
 80090d2:	461c      	movlt	r4, r3
 80090d4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80090d8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80090dc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80090e0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80090e4:	eb07 0609 	add.w	r6, r7, r9
 80090e8:	42b3      	cmp	r3, r6
 80090ea:	bfb8      	it	lt
 80090ec:	3101      	addlt	r1, #1
 80090ee:	f7ff feca 	bl	8008e86 <_Balloc>
 80090f2:	f100 0514 	add.w	r5, r0, #20
 80090f6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80090fa:	462b      	mov	r3, r5
 80090fc:	2200      	movs	r2, #0
 80090fe:	4573      	cmp	r3, lr
 8009100:	d316      	bcc.n	8009130 <__multiply+0x74>
 8009102:	f104 0214 	add.w	r2, r4, #20
 8009106:	f108 0114 	add.w	r1, r8, #20
 800910a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800910e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	9b00      	ldr	r3, [sp, #0]
 8009116:	9201      	str	r2, [sp, #4]
 8009118:	4293      	cmp	r3, r2
 800911a:	d80c      	bhi.n	8009136 <__multiply+0x7a>
 800911c:	2e00      	cmp	r6, #0
 800911e:	dd03      	ble.n	8009128 <__multiply+0x6c>
 8009120:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009124:	2b00      	cmp	r3, #0
 8009126:	d05d      	beq.n	80091e4 <__multiply+0x128>
 8009128:	6106      	str	r6, [r0, #16]
 800912a:	b003      	add	sp, #12
 800912c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009130:	f843 2b04 	str.w	r2, [r3], #4
 8009134:	e7e3      	b.n	80090fe <__multiply+0x42>
 8009136:	f8b2 b000 	ldrh.w	fp, [r2]
 800913a:	f1bb 0f00 	cmp.w	fp, #0
 800913e:	d023      	beq.n	8009188 <__multiply+0xcc>
 8009140:	4689      	mov	r9, r1
 8009142:	46ac      	mov	ip, r5
 8009144:	f04f 0800 	mov.w	r8, #0
 8009148:	f859 4b04 	ldr.w	r4, [r9], #4
 800914c:	f8dc a000 	ldr.w	sl, [ip]
 8009150:	b2a3      	uxth	r3, r4
 8009152:	fa1f fa8a 	uxth.w	sl, sl
 8009156:	fb0b a303 	mla	r3, fp, r3, sl
 800915a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800915e:	f8dc 4000 	ldr.w	r4, [ip]
 8009162:	4443      	add	r3, r8
 8009164:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009168:	fb0b 840a 	mla	r4, fp, sl, r8
 800916c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009170:	46e2      	mov	sl, ip
 8009172:	b29b      	uxth	r3, r3
 8009174:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009178:	454f      	cmp	r7, r9
 800917a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800917e:	f84a 3b04 	str.w	r3, [sl], #4
 8009182:	d82b      	bhi.n	80091dc <__multiply+0x120>
 8009184:	f8cc 8004 	str.w	r8, [ip, #4]
 8009188:	9b01      	ldr	r3, [sp, #4]
 800918a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800918e:	3204      	adds	r2, #4
 8009190:	f1ba 0f00 	cmp.w	sl, #0
 8009194:	d020      	beq.n	80091d8 <__multiply+0x11c>
 8009196:	682b      	ldr	r3, [r5, #0]
 8009198:	4689      	mov	r9, r1
 800919a:	46a8      	mov	r8, r5
 800919c:	f04f 0b00 	mov.w	fp, #0
 80091a0:	f8b9 c000 	ldrh.w	ip, [r9]
 80091a4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80091a8:	fb0a 440c 	mla	r4, sl, ip, r4
 80091ac:	445c      	add	r4, fp
 80091ae:	46c4      	mov	ip, r8
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80091b6:	f84c 3b04 	str.w	r3, [ip], #4
 80091ba:	f859 3b04 	ldr.w	r3, [r9], #4
 80091be:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80091c2:	0c1b      	lsrs	r3, r3, #16
 80091c4:	fb0a b303 	mla	r3, sl, r3, fp
 80091c8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80091cc:	454f      	cmp	r7, r9
 80091ce:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80091d2:	d805      	bhi.n	80091e0 <__multiply+0x124>
 80091d4:	f8c8 3004 	str.w	r3, [r8, #4]
 80091d8:	3504      	adds	r5, #4
 80091da:	e79b      	b.n	8009114 <__multiply+0x58>
 80091dc:	46d4      	mov	ip, sl
 80091de:	e7b3      	b.n	8009148 <__multiply+0x8c>
 80091e0:	46e0      	mov	r8, ip
 80091e2:	e7dd      	b.n	80091a0 <__multiply+0xe4>
 80091e4:	3e01      	subs	r6, #1
 80091e6:	e799      	b.n	800911c <__multiply+0x60>

080091e8 <__pow5mult>:
 80091e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091ec:	4615      	mov	r5, r2
 80091ee:	f012 0203 	ands.w	r2, r2, #3
 80091f2:	4606      	mov	r6, r0
 80091f4:	460f      	mov	r7, r1
 80091f6:	d007      	beq.n	8009208 <__pow5mult+0x20>
 80091f8:	3a01      	subs	r2, #1
 80091fa:	4c21      	ldr	r4, [pc, #132]	; (8009280 <__pow5mult+0x98>)
 80091fc:	2300      	movs	r3, #0
 80091fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009202:	f7ff fe8b 	bl	8008f1c <__multadd>
 8009206:	4607      	mov	r7, r0
 8009208:	10ad      	asrs	r5, r5, #2
 800920a:	d035      	beq.n	8009278 <__pow5mult+0x90>
 800920c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800920e:	b93c      	cbnz	r4, 8009220 <__pow5mult+0x38>
 8009210:	2010      	movs	r0, #16
 8009212:	f7ff fe13 	bl	8008e3c <malloc>
 8009216:	6270      	str	r0, [r6, #36]	; 0x24
 8009218:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800921c:	6004      	str	r4, [r0, #0]
 800921e:	60c4      	str	r4, [r0, #12]
 8009220:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009224:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009228:	b94c      	cbnz	r4, 800923e <__pow5mult+0x56>
 800922a:	f240 2171 	movw	r1, #625	; 0x271
 800922e:	4630      	mov	r0, r6
 8009230:	f7ff ff3b 	bl	80090aa <__i2b>
 8009234:	2300      	movs	r3, #0
 8009236:	f8c8 0008 	str.w	r0, [r8, #8]
 800923a:	4604      	mov	r4, r0
 800923c:	6003      	str	r3, [r0, #0]
 800923e:	f04f 0800 	mov.w	r8, #0
 8009242:	07eb      	lsls	r3, r5, #31
 8009244:	d50a      	bpl.n	800925c <__pow5mult+0x74>
 8009246:	4639      	mov	r1, r7
 8009248:	4622      	mov	r2, r4
 800924a:	4630      	mov	r0, r6
 800924c:	f7ff ff36 	bl	80090bc <__multiply>
 8009250:	4639      	mov	r1, r7
 8009252:	4681      	mov	r9, r0
 8009254:	4630      	mov	r0, r6
 8009256:	f7ff fe4a 	bl	8008eee <_Bfree>
 800925a:	464f      	mov	r7, r9
 800925c:	106d      	asrs	r5, r5, #1
 800925e:	d00b      	beq.n	8009278 <__pow5mult+0x90>
 8009260:	6820      	ldr	r0, [r4, #0]
 8009262:	b938      	cbnz	r0, 8009274 <__pow5mult+0x8c>
 8009264:	4622      	mov	r2, r4
 8009266:	4621      	mov	r1, r4
 8009268:	4630      	mov	r0, r6
 800926a:	f7ff ff27 	bl	80090bc <__multiply>
 800926e:	6020      	str	r0, [r4, #0]
 8009270:	f8c0 8000 	str.w	r8, [r0]
 8009274:	4604      	mov	r4, r0
 8009276:	e7e4      	b.n	8009242 <__pow5mult+0x5a>
 8009278:	4638      	mov	r0, r7
 800927a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800927e:	bf00      	nop
 8009280:	0800bbb8 	.word	0x0800bbb8

08009284 <__lshift>:
 8009284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009288:	460c      	mov	r4, r1
 800928a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800928e:	6923      	ldr	r3, [r4, #16]
 8009290:	6849      	ldr	r1, [r1, #4]
 8009292:	eb0a 0903 	add.w	r9, sl, r3
 8009296:	68a3      	ldr	r3, [r4, #8]
 8009298:	4607      	mov	r7, r0
 800929a:	4616      	mov	r6, r2
 800929c:	f109 0501 	add.w	r5, r9, #1
 80092a0:	42ab      	cmp	r3, r5
 80092a2:	db32      	blt.n	800930a <__lshift+0x86>
 80092a4:	4638      	mov	r0, r7
 80092a6:	f7ff fdee 	bl	8008e86 <_Balloc>
 80092aa:	2300      	movs	r3, #0
 80092ac:	4680      	mov	r8, r0
 80092ae:	f100 0114 	add.w	r1, r0, #20
 80092b2:	461a      	mov	r2, r3
 80092b4:	4553      	cmp	r3, sl
 80092b6:	db2b      	blt.n	8009310 <__lshift+0x8c>
 80092b8:	6920      	ldr	r0, [r4, #16]
 80092ba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092be:	f104 0314 	add.w	r3, r4, #20
 80092c2:	f016 021f 	ands.w	r2, r6, #31
 80092c6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092ca:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80092ce:	d025      	beq.n	800931c <__lshift+0x98>
 80092d0:	f1c2 0e20 	rsb	lr, r2, #32
 80092d4:	2000      	movs	r0, #0
 80092d6:	681e      	ldr	r6, [r3, #0]
 80092d8:	468a      	mov	sl, r1
 80092da:	4096      	lsls	r6, r2
 80092dc:	4330      	orrs	r0, r6
 80092de:	f84a 0b04 	str.w	r0, [sl], #4
 80092e2:	f853 0b04 	ldr.w	r0, [r3], #4
 80092e6:	459c      	cmp	ip, r3
 80092e8:	fa20 f00e 	lsr.w	r0, r0, lr
 80092ec:	d814      	bhi.n	8009318 <__lshift+0x94>
 80092ee:	6048      	str	r0, [r1, #4]
 80092f0:	b108      	cbz	r0, 80092f6 <__lshift+0x72>
 80092f2:	f109 0502 	add.w	r5, r9, #2
 80092f6:	3d01      	subs	r5, #1
 80092f8:	4638      	mov	r0, r7
 80092fa:	f8c8 5010 	str.w	r5, [r8, #16]
 80092fe:	4621      	mov	r1, r4
 8009300:	f7ff fdf5 	bl	8008eee <_Bfree>
 8009304:	4640      	mov	r0, r8
 8009306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800930a:	3101      	adds	r1, #1
 800930c:	005b      	lsls	r3, r3, #1
 800930e:	e7c7      	b.n	80092a0 <__lshift+0x1c>
 8009310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009314:	3301      	adds	r3, #1
 8009316:	e7cd      	b.n	80092b4 <__lshift+0x30>
 8009318:	4651      	mov	r1, sl
 800931a:	e7dc      	b.n	80092d6 <__lshift+0x52>
 800931c:	3904      	subs	r1, #4
 800931e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009322:	f841 2f04 	str.w	r2, [r1, #4]!
 8009326:	459c      	cmp	ip, r3
 8009328:	d8f9      	bhi.n	800931e <__lshift+0x9a>
 800932a:	e7e4      	b.n	80092f6 <__lshift+0x72>

0800932c <__mcmp>:
 800932c:	6903      	ldr	r3, [r0, #16]
 800932e:	690a      	ldr	r2, [r1, #16]
 8009330:	1a9b      	subs	r3, r3, r2
 8009332:	b530      	push	{r4, r5, lr}
 8009334:	d10c      	bne.n	8009350 <__mcmp+0x24>
 8009336:	0092      	lsls	r2, r2, #2
 8009338:	3014      	adds	r0, #20
 800933a:	3114      	adds	r1, #20
 800933c:	1884      	adds	r4, r0, r2
 800933e:	4411      	add	r1, r2
 8009340:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009344:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009348:	4295      	cmp	r5, r2
 800934a:	d003      	beq.n	8009354 <__mcmp+0x28>
 800934c:	d305      	bcc.n	800935a <__mcmp+0x2e>
 800934e:	2301      	movs	r3, #1
 8009350:	4618      	mov	r0, r3
 8009352:	bd30      	pop	{r4, r5, pc}
 8009354:	42a0      	cmp	r0, r4
 8009356:	d3f3      	bcc.n	8009340 <__mcmp+0x14>
 8009358:	e7fa      	b.n	8009350 <__mcmp+0x24>
 800935a:	f04f 33ff 	mov.w	r3, #4294967295
 800935e:	e7f7      	b.n	8009350 <__mcmp+0x24>

08009360 <__mdiff>:
 8009360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009364:	460d      	mov	r5, r1
 8009366:	4607      	mov	r7, r0
 8009368:	4611      	mov	r1, r2
 800936a:	4628      	mov	r0, r5
 800936c:	4614      	mov	r4, r2
 800936e:	f7ff ffdd 	bl	800932c <__mcmp>
 8009372:	1e06      	subs	r6, r0, #0
 8009374:	d108      	bne.n	8009388 <__mdiff+0x28>
 8009376:	4631      	mov	r1, r6
 8009378:	4638      	mov	r0, r7
 800937a:	f7ff fd84 	bl	8008e86 <_Balloc>
 800937e:	2301      	movs	r3, #1
 8009380:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009388:	bfa4      	itt	ge
 800938a:	4623      	movge	r3, r4
 800938c:	462c      	movge	r4, r5
 800938e:	4638      	mov	r0, r7
 8009390:	6861      	ldr	r1, [r4, #4]
 8009392:	bfa6      	itte	ge
 8009394:	461d      	movge	r5, r3
 8009396:	2600      	movge	r6, #0
 8009398:	2601      	movlt	r6, #1
 800939a:	f7ff fd74 	bl	8008e86 <_Balloc>
 800939e:	692b      	ldr	r3, [r5, #16]
 80093a0:	60c6      	str	r6, [r0, #12]
 80093a2:	6926      	ldr	r6, [r4, #16]
 80093a4:	f105 0914 	add.w	r9, r5, #20
 80093a8:	f104 0214 	add.w	r2, r4, #20
 80093ac:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80093b0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80093b4:	f100 0514 	add.w	r5, r0, #20
 80093b8:	f04f 0e00 	mov.w	lr, #0
 80093bc:	f852 ab04 	ldr.w	sl, [r2], #4
 80093c0:	f859 4b04 	ldr.w	r4, [r9], #4
 80093c4:	fa1e f18a 	uxtah	r1, lr, sl
 80093c8:	b2a3      	uxth	r3, r4
 80093ca:	1ac9      	subs	r1, r1, r3
 80093cc:	0c23      	lsrs	r3, r4, #16
 80093ce:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80093d2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80093d6:	b289      	uxth	r1, r1
 80093d8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80093dc:	45c8      	cmp	r8, r9
 80093de:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80093e2:	4694      	mov	ip, r2
 80093e4:	f845 3b04 	str.w	r3, [r5], #4
 80093e8:	d8e8      	bhi.n	80093bc <__mdiff+0x5c>
 80093ea:	45bc      	cmp	ip, r7
 80093ec:	d304      	bcc.n	80093f8 <__mdiff+0x98>
 80093ee:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80093f2:	b183      	cbz	r3, 8009416 <__mdiff+0xb6>
 80093f4:	6106      	str	r6, [r0, #16]
 80093f6:	e7c5      	b.n	8009384 <__mdiff+0x24>
 80093f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80093fc:	fa1e f381 	uxtah	r3, lr, r1
 8009400:	141a      	asrs	r2, r3, #16
 8009402:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009406:	b29b      	uxth	r3, r3
 8009408:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800940c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009410:	f845 3b04 	str.w	r3, [r5], #4
 8009414:	e7e9      	b.n	80093ea <__mdiff+0x8a>
 8009416:	3e01      	subs	r6, #1
 8009418:	e7e9      	b.n	80093ee <__mdiff+0x8e>
	...

0800941c <__ulp>:
 800941c:	4b12      	ldr	r3, [pc, #72]	; (8009468 <__ulp+0x4c>)
 800941e:	ee10 2a90 	vmov	r2, s1
 8009422:	401a      	ands	r2, r3
 8009424:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009428:	2b00      	cmp	r3, #0
 800942a:	dd04      	ble.n	8009436 <__ulp+0x1a>
 800942c:	2000      	movs	r0, #0
 800942e:	4619      	mov	r1, r3
 8009430:	ec41 0b10 	vmov	d0, r0, r1
 8009434:	4770      	bx	lr
 8009436:	425b      	negs	r3, r3
 8009438:	151b      	asrs	r3, r3, #20
 800943a:	2b13      	cmp	r3, #19
 800943c:	f04f 0000 	mov.w	r0, #0
 8009440:	f04f 0100 	mov.w	r1, #0
 8009444:	dc04      	bgt.n	8009450 <__ulp+0x34>
 8009446:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800944a:	fa42 f103 	asr.w	r1, r2, r3
 800944e:	e7ef      	b.n	8009430 <__ulp+0x14>
 8009450:	3b14      	subs	r3, #20
 8009452:	2b1e      	cmp	r3, #30
 8009454:	f04f 0201 	mov.w	r2, #1
 8009458:	bfda      	itte	le
 800945a:	f1c3 031f 	rsble	r3, r3, #31
 800945e:	fa02 f303 	lslle.w	r3, r2, r3
 8009462:	4613      	movgt	r3, r2
 8009464:	4618      	mov	r0, r3
 8009466:	e7e3      	b.n	8009430 <__ulp+0x14>
 8009468:	7ff00000 	.word	0x7ff00000

0800946c <__b2d>:
 800946c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946e:	6905      	ldr	r5, [r0, #16]
 8009470:	f100 0714 	add.w	r7, r0, #20
 8009474:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009478:	1f2e      	subs	r6, r5, #4
 800947a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800947e:	4620      	mov	r0, r4
 8009480:	f7ff fdc5 	bl	800900e <__hi0bits>
 8009484:	f1c0 0320 	rsb	r3, r0, #32
 8009488:	280a      	cmp	r0, #10
 800948a:	600b      	str	r3, [r1, #0]
 800948c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009504 <__b2d+0x98>
 8009490:	dc14      	bgt.n	80094bc <__b2d+0x50>
 8009492:	f1c0 0e0b 	rsb	lr, r0, #11
 8009496:	fa24 f10e 	lsr.w	r1, r4, lr
 800949a:	42b7      	cmp	r7, r6
 800949c:	ea41 030c 	orr.w	r3, r1, ip
 80094a0:	bf34      	ite	cc
 80094a2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80094a6:	2100      	movcs	r1, #0
 80094a8:	3015      	adds	r0, #21
 80094aa:	fa04 f000 	lsl.w	r0, r4, r0
 80094ae:	fa21 f10e 	lsr.w	r1, r1, lr
 80094b2:	ea40 0201 	orr.w	r2, r0, r1
 80094b6:	ec43 2b10 	vmov	d0, r2, r3
 80094ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094bc:	42b7      	cmp	r7, r6
 80094be:	bf3a      	itte	cc
 80094c0:	f1a5 0608 	subcc.w	r6, r5, #8
 80094c4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80094c8:	2100      	movcs	r1, #0
 80094ca:	380b      	subs	r0, #11
 80094cc:	d015      	beq.n	80094fa <__b2d+0x8e>
 80094ce:	4084      	lsls	r4, r0
 80094d0:	f1c0 0520 	rsb	r5, r0, #32
 80094d4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80094d8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80094dc:	42be      	cmp	r6, r7
 80094de:	fa21 fc05 	lsr.w	ip, r1, r5
 80094e2:	ea44 030c 	orr.w	r3, r4, ip
 80094e6:	bf8c      	ite	hi
 80094e8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80094ec:	2400      	movls	r4, #0
 80094ee:	fa01 f000 	lsl.w	r0, r1, r0
 80094f2:	40ec      	lsrs	r4, r5
 80094f4:	ea40 0204 	orr.w	r2, r0, r4
 80094f8:	e7dd      	b.n	80094b6 <__b2d+0x4a>
 80094fa:	ea44 030c 	orr.w	r3, r4, ip
 80094fe:	460a      	mov	r2, r1
 8009500:	e7d9      	b.n	80094b6 <__b2d+0x4a>
 8009502:	bf00      	nop
 8009504:	3ff00000 	.word	0x3ff00000

08009508 <__d2b>:
 8009508:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800950c:	460e      	mov	r6, r1
 800950e:	2101      	movs	r1, #1
 8009510:	ec59 8b10 	vmov	r8, r9, d0
 8009514:	4615      	mov	r5, r2
 8009516:	f7ff fcb6 	bl	8008e86 <_Balloc>
 800951a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800951e:	4607      	mov	r7, r0
 8009520:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009524:	bb34      	cbnz	r4, 8009574 <__d2b+0x6c>
 8009526:	9301      	str	r3, [sp, #4]
 8009528:	f1b8 0300 	subs.w	r3, r8, #0
 800952c:	d027      	beq.n	800957e <__d2b+0x76>
 800952e:	a802      	add	r0, sp, #8
 8009530:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009534:	f7ff fd8a 	bl	800904c <__lo0bits>
 8009538:	9900      	ldr	r1, [sp, #0]
 800953a:	b1f0      	cbz	r0, 800957a <__d2b+0x72>
 800953c:	9a01      	ldr	r2, [sp, #4]
 800953e:	f1c0 0320 	rsb	r3, r0, #32
 8009542:	fa02 f303 	lsl.w	r3, r2, r3
 8009546:	430b      	orrs	r3, r1
 8009548:	40c2      	lsrs	r2, r0
 800954a:	617b      	str	r3, [r7, #20]
 800954c:	9201      	str	r2, [sp, #4]
 800954e:	9b01      	ldr	r3, [sp, #4]
 8009550:	61bb      	str	r3, [r7, #24]
 8009552:	2b00      	cmp	r3, #0
 8009554:	bf14      	ite	ne
 8009556:	2102      	movne	r1, #2
 8009558:	2101      	moveq	r1, #1
 800955a:	6139      	str	r1, [r7, #16]
 800955c:	b1c4      	cbz	r4, 8009590 <__d2b+0x88>
 800955e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009562:	4404      	add	r4, r0
 8009564:	6034      	str	r4, [r6, #0]
 8009566:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800956a:	6028      	str	r0, [r5, #0]
 800956c:	4638      	mov	r0, r7
 800956e:	b003      	add	sp, #12
 8009570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009578:	e7d5      	b.n	8009526 <__d2b+0x1e>
 800957a:	6179      	str	r1, [r7, #20]
 800957c:	e7e7      	b.n	800954e <__d2b+0x46>
 800957e:	a801      	add	r0, sp, #4
 8009580:	f7ff fd64 	bl	800904c <__lo0bits>
 8009584:	9b01      	ldr	r3, [sp, #4]
 8009586:	617b      	str	r3, [r7, #20]
 8009588:	2101      	movs	r1, #1
 800958a:	6139      	str	r1, [r7, #16]
 800958c:	3020      	adds	r0, #32
 800958e:	e7e5      	b.n	800955c <__d2b+0x54>
 8009590:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009594:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009598:	6030      	str	r0, [r6, #0]
 800959a:	6918      	ldr	r0, [r3, #16]
 800959c:	f7ff fd37 	bl	800900e <__hi0bits>
 80095a0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80095a4:	e7e1      	b.n	800956a <__d2b+0x62>

080095a6 <__ratio>:
 80095a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095aa:	4688      	mov	r8, r1
 80095ac:	4669      	mov	r1, sp
 80095ae:	4681      	mov	r9, r0
 80095b0:	f7ff ff5c 	bl	800946c <__b2d>
 80095b4:	a901      	add	r1, sp, #4
 80095b6:	4640      	mov	r0, r8
 80095b8:	ec57 6b10 	vmov	r6, r7, d0
 80095bc:	f7ff ff56 	bl	800946c <__b2d>
 80095c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80095c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80095c8:	eba3 0c02 	sub.w	ip, r3, r2
 80095cc:	e9dd 3200 	ldrd	r3, r2, [sp]
 80095d0:	1a9b      	subs	r3, r3, r2
 80095d2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80095d6:	ec5b ab10 	vmov	sl, fp, d0
 80095da:	2b00      	cmp	r3, #0
 80095dc:	bfce      	itee	gt
 80095de:	463a      	movgt	r2, r7
 80095e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80095e4:	465a      	movle	r2, fp
 80095e6:	4659      	mov	r1, fp
 80095e8:	463d      	mov	r5, r7
 80095ea:	bfd4      	ite	le
 80095ec:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80095f0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80095f4:	4630      	mov	r0, r6
 80095f6:	ee10 2a10 	vmov	r2, s0
 80095fa:	460b      	mov	r3, r1
 80095fc:	4629      	mov	r1, r5
 80095fe:	f7f7 f925 	bl	800084c <__aeabi_ddiv>
 8009602:	ec41 0b10 	vmov	d0, r0, r1
 8009606:	b003      	add	sp, #12
 8009608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800960c <__copybits>:
 800960c:	3901      	subs	r1, #1
 800960e:	b510      	push	{r4, lr}
 8009610:	1149      	asrs	r1, r1, #5
 8009612:	6914      	ldr	r4, [r2, #16]
 8009614:	3101      	adds	r1, #1
 8009616:	f102 0314 	add.w	r3, r2, #20
 800961a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800961e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009622:	42a3      	cmp	r3, r4
 8009624:	4602      	mov	r2, r0
 8009626:	d303      	bcc.n	8009630 <__copybits+0x24>
 8009628:	2300      	movs	r3, #0
 800962a:	428a      	cmp	r2, r1
 800962c:	d305      	bcc.n	800963a <__copybits+0x2e>
 800962e:	bd10      	pop	{r4, pc}
 8009630:	f853 2b04 	ldr.w	r2, [r3], #4
 8009634:	f840 2b04 	str.w	r2, [r0], #4
 8009638:	e7f3      	b.n	8009622 <__copybits+0x16>
 800963a:	f842 3b04 	str.w	r3, [r2], #4
 800963e:	e7f4      	b.n	800962a <__copybits+0x1e>

08009640 <__any_on>:
 8009640:	f100 0214 	add.w	r2, r0, #20
 8009644:	6900      	ldr	r0, [r0, #16]
 8009646:	114b      	asrs	r3, r1, #5
 8009648:	4298      	cmp	r0, r3
 800964a:	b510      	push	{r4, lr}
 800964c:	db11      	blt.n	8009672 <__any_on+0x32>
 800964e:	dd0a      	ble.n	8009666 <__any_on+0x26>
 8009650:	f011 011f 	ands.w	r1, r1, #31
 8009654:	d007      	beq.n	8009666 <__any_on+0x26>
 8009656:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800965a:	fa24 f001 	lsr.w	r0, r4, r1
 800965e:	fa00 f101 	lsl.w	r1, r0, r1
 8009662:	428c      	cmp	r4, r1
 8009664:	d10b      	bne.n	800967e <__any_on+0x3e>
 8009666:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800966a:	4293      	cmp	r3, r2
 800966c:	d803      	bhi.n	8009676 <__any_on+0x36>
 800966e:	2000      	movs	r0, #0
 8009670:	bd10      	pop	{r4, pc}
 8009672:	4603      	mov	r3, r0
 8009674:	e7f7      	b.n	8009666 <__any_on+0x26>
 8009676:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800967a:	2900      	cmp	r1, #0
 800967c:	d0f5      	beq.n	800966a <__any_on+0x2a>
 800967e:	2001      	movs	r0, #1
 8009680:	e7f6      	b.n	8009670 <__any_on+0x30>

08009682 <_calloc_r>:
 8009682:	b538      	push	{r3, r4, r5, lr}
 8009684:	fb02 f401 	mul.w	r4, r2, r1
 8009688:	4621      	mov	r1, r4
 800968a:	f000 f857 	bl	800973c <_malloc_r>
 800968e:	4605      	mov	r5, r0
 8009690:	b118      	cbz	r0, 800969a <_calloc_r+0x18>
 8009692:	4622      	mov	r2, r4
 8009694:	2100      	movs	r1, #0
 8009696:	f7fc fd37 	bl	8006108 <memset>
 800969a:	4628      	mov	r0, r5
 800969c:	bd38      	pop	{r3, r4, r5, pc}
	...

080096a0 <_free_r>:
 80096a0:	b538      	push	{r3, r4, r5, lr}
 80096a2:	4605      	mov	r5, r0
 80096a4:	2900      	cmp	r1, #0
 80096a6:	d045      	beq.n	8009734 <_free_r+0x94>
 80096a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ac:	1f0c      	subs	r4, r1, #4
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	bfb8      	it	lt
 80096b2:	18e4      	addlt	r4, r4, r3
 80096b4:	f000 fa36 	bl	8009b24 <__malloc_lock>
 80096b8:	4a1f      	ldr	r2, [pc, #124]	; (8009738 <_free_r+0x98>)
 80096ba:	6813      	ldr	r3, [r2, #0]
 80096bc:	4610      	mov	r0, r2
 80096be:	b933      	cbnz	r3, 80096ce <_free_r+0x2e>
 80096c0:	6063      	str	r3, [r4, #4]
 80096c2:	6014      	str	r4, [r2, #0]
 80096c4:	4628      	mov	r0, r5
 80096c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096ca:	f000 ba2c 	b.w	8009b26 <__malloc_unlock>
 80096ce:	42a3      	cmp	r3, r4
 80096d0:	d90c      	bls.n	80096ec <_free_r+0x4c>
 80096d2:	6821      	ldr	r1, [r4, #0]
 80096d4:	1862      	adds	r2, r4, r1
 80096d6:	4293      	cmp	r3, r2
 80096d8:	bf04      	itt	eq
 80096da:	681a      	ldreq	r2, [r3, #0]
 80096dc:	685b      	ldreq	r3, [r3, #4]
 80096de:	6063      	str	r3, [r4, #4]
 80096e0:	bf04      	itt	eq
 80096e2:	1852      	addeq	r2, r2, r1
 80096e4:	6022      	streq	r2, [r4, #0]
 80096e6:	6004      	str	r4, [r0, #0]
 80096e8:	e7ec      	b.n	80096c4 <_free_r+0x24>
 80096ea:	4613      	mov	r3, r2
 80096ec:	685a      	ldr	r2, [r3, #4]
 80096ee:	b10a      	cbz	r2, 80096f4 <_free_r+0x54>
 80096f0:	42a2      	cmp	r2, r4
 80096f2:	d9fa      	bls.n	80096ea <_free_r+0x4a>
 80096f4:	6819      	ldr	r1, [r3, #0]
 80096f6:	1858      	adds	r0, r3, r1
 80096f8:	42a0      	cmp	r0, r4
 80096fa:	d10b      	bne.n	8009714 <_free_r+0x74>
 80096fc:	6820      	ldr	r0, [r4, #0]
 80096fe:	4401      	add	r1, r0
 8009700:	1858      	adds	r0, r3, r1
 8009702:	4282      	cmp	r2, r0
 8009704:	6019      	str	r1, [r3, #0]
 8009706:	d1dd      	bne.n	80096c4 <_free_r+0x24>
 8009708:	6810      	ldr	r0, [r2, #0]
 800970a:	6852      	ldr	r2, [r2, #4]
 800970c:	605a      	str	r2, [r3, #4]
 800970e:	4401      	add	r1, r0
 8009710:	6019      	str	r1, [r3, #0]
 8009712:	e7d7      	b.n	80096c4 <_free_r+0x24>
 8009714:	d902      	bls.n	800971c <_free_r+0x7c>
 8009716:	230c      	movs	r3, #12
 8009718:	602b      	str	r3, [r5, #0]
 800971a:	e7d3      	b.n	80096c4 <_free_r+0x24>
 800971c:	6820      	ldr	r0, [r4, #0]
 800971e:	1821      	adds	r1, r4, r0
 8009720:	428a      	cmp	r2, r1
 8009722:	bf04      	itt	eq
 8009724:	6811      	ldreq	r1, [r2, #0]
 8009726:	6852      	ldreq	r2, [r2, #4]
 8009728:	6062      	str	r2, [r4, #4]
 800972a:	bf04      	itt	eq
 800972c:	1809      	addeq	r1, r1, r0
 800972e:	6021      	streq	r1, [r4, #0]
 8009730:	605c      	str	r4, [r3, #4]
 8009732:	e7c7      	b.n	80096c4 <_free_r+0x24>
 8009734:	bd38      	pop	{r3, r4, r5, pc}
 8009736:	bf00      	nop
 8009738:	20000678 	.word	0x20000678

0800973c <_malloc_r>:
 800973c:	b570      	push	{r4, r5, r6, lr}
 800973e:	1ccd      	adds	r5, r1, #3
 8009740:	f025 0503 	bic.w	r5, r5, #3
 8009744:	3508      	adds	r5, #8
 8009746:	2d0c      	cmp	r5, #12
 8009748:	bf38      	it	cc
 800974a:	250c      	movcc	r5, #12
 800974c:	2d00      	cmp	r5, #0
 800974e:	4606      	mov	r6, r0
 8009750:	db01      	blt.n	8009756 <_malloc_r+0x1a>
 8009752:	42a9      	cmp	r1, r5
 8009754:	d903      	bls.n	800975e <_malloc_r+0x22>
 8009756:	230c      	movs	r3, #12
 8009758:	6033      	str	r3, [r6, #0]
 800975a:	2000      	movs	r0, #0
 800975c:	bd70      	pop	{r4, r5, r6, pc}
 800975e:	f000 f9e1 	bl	8009b24 <__malloc_lock>
 8009762:	4a21      	ldr	r2, [pc, #132]	; (80097e8 <_malloc_r+0xac>)
 8009764:	6814      	ldr	r4, [r2, #0]
 8009766:	4621      	mov	r1, r4
 8009768:	b991      	cbnz	r1, 8009790 <_malloc_r+0x54>
 800976a:	4c20      	ldr	r4, [pc, #128]	; (80097ec <_malloc_r+0xb0>)
 800976c:	6823      	ldr	r3, [r4, #0]
 800976e:	b91b      	cbnz	r3, 8009778 <_malloc_r+0x3c>
 8009770:	4630      	mov	r0, r6
 8009772:	f000 f98f 	bl	8009a94 <_sbrk_r>
 8009776:	6020      	str	r0, [r4, #0]
 8009778:	4629      	mov	r1, r5
 800977a:	4630      	mov	r0, r6
 800977c:	f000 f98a 	bl	8009a94 <_sbrk_r>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d124      	bne.n	80097ce <_malloc_r+0x92>
 8009784:	230c      	movs	r3, #12
 8009786:	6033      	str	r3, [r6, #0]
 8009788:	4630      	mov	r0, r6
 800978a:	f000 f9cc 	bl	8009b26 <__malloc_unlock>
 800978e:	e7e4      	b.n	800975a <_malloc_r+0x1e>
 8009790:	680b      	ldr	r3, [r1, #0]
 8009792:	1b5b      	subs	r3, r3, r5
 8009794:	d418      	bmi.n	80097c8 <_malloc_r+0x8c>
 8009796:	2b0b      	cmp	r3, #11
 8009798:	d90f      	bls.n	80097ba <_malloc_r+0x7e>
 800979a:	600b      	str	r3, [r1, #0]
 800979c:	50cd      	str	r5, [r1, r3]
 800979e:	18cc      	adds	r4, r1, r3
 80097a0:	4630      	mov	r0, r6
 80097a2:	f000 f9c0 	bl	8009b26 <__malloc_unlock>
 80097a6:	f104 000b 	add.w	r0, r4, #11
 80097aa:	1d23      	adds	r3, r4, #4
 80097ac:	f020 0007 	bic.w	r0, r0, #7
 80097b0:	1ac3      	subs	r3, r0, r3
 80097b2:	d0d3      	beq.n	800975c <_malloc_r+0x20>
 80097b4:	425a      	negs	r2, r3
 80097b6:	50e2      	str	r2, [r4, r3]
 80097b8:	e7d0      	b.n	800975c <_malloc_r+0x20>
 80097ba:	428c      	cmp	r4, r1
 80097bc:	684b      	ldr	r3, [r1, #4]
 80097be:	bf16      	itet	ne
 80097c0:	6063      	strne	r3, [r4, #4]
 80097c2:	6013      	streq	r3, [r2, #0]
 80097c4:	460c      	movne	r4, r1
 80097c6:	e7eb      	b.n	80097a0 <_malloc_r+0x64>
 80097c8:	460c      	mov	r4, r1
 80097ca:	6849      	ldr	r1, [r1, #4]
 80097cc:	e7cc      	b.n	8009768 <_malloc_r+0x2c>
 80097ce:	1cc4      	adds	r4, r0, #3
 80097d0:	f024 0403 	bic.w	r4, r4, #3
 80097d4:	42a0      	cmp	r0, r4
 80097d6:	d005      	beq.n	80097e4 <_malloc_r+0xa8>
 80097d8:	1a21      	subs	r1, r4, r0
 80097da:	4630      	mov	r0, r6
 80097dc:	f000 f95a 	bl	8009a94 <_sbrk_r>
 80097e0:	3001      	adds	r0, #1
 80097e2:	d0cf      	beq.n	8009784 <_malloc_r+0x48>
 80097e4:	6025      	str	r5, [r4, #0]
 80097e6:	e7db      	b.n	80097a0 <_malloc_r+0x64>
 80097e8:	20000678 	.word	0x20000678
 80097ec:	2000067c 	.word	0x2000067c

080097f0 <__ssputs_r>:
 80097f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097f4:	688e      	ldr	r6, [r1, #8]
 80097f6:	429e      	cmp	r6, r3
 80097f8:	4682      	mov	sl, r0
 80097fa:	460c      	mov	r4, r1
 80097fc:	4690      	mov	r8, r2
 80097fe:	4699      	mov	r9, r3
 8009800:	d837      	bhi.n	8009872 <__ssputs_r+0x82>
 8009802:	898a      	ldrh	r2, [r1, #12]
 8009804:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009808:	d031      	beq.n	800986e <__ssputs_r+0x7e>
 800980a:	6825      	ldr	r5, [r4, #0]
 800980c:	6909      	ldr	r1, [r1, #16]
 800980e:	1a6f      	subs	r7, r5, r1
 8009810:	6965      	ldr	r5, [r4, #20]
 8009812:	2302      	movs	r3, #2
 8009814:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009818:	fb95 f5f3 	sdiv	r5, r5, r3
 800981c:	f109 0301 	add.w	r3, r9, #1
 8009820:	443b      	add	r3, r7
 8009822:	429d      	cmp	r5, r3
 8009824:	bf38      	it	cc
 8009826:	461d      	movcc	r5, r3
 8009828:	0553      	lsls	r3, r2, #21
 800982a:	d530      	bpl.n	800988e <__ssputs_r+0x9e>
 800982c:	4629      	mov	r1, r5
 800982e:	f7ff ff85 	bl	800973c <_malloc_r>
 8009832:	4606      	mov	r6, r0
 8009834:	b950      	cbnz	r0, 800984c <__ssputs_r+0x5c>
 8009836:	230c      	movs	r3, #12
 8009838:	f8ca 3000 	str.w	r3, [sl]
 800983c:	89a3      	ldrh	r3, [r4, #12]
 800983e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009842:	81a3      	strh	r3, [r4, #12]
 8009844:	f04f 30ff 	mov.w	r0, #4294967295
 8009848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800984c:	463a      	mov	r2, r7
 800984e:	6921      	ldr	r1, [r4, #16]
 8009850:	f7ff fb0e 	bl	8008e70 <memcpy>
 8009854:	89a3      	ldrh	r3, [r4, #12]
 8009856:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800985a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800985e:	81a3      	strh	r3, [r4, #12]
 8009860:	6126      	str	r6, [r4, #16]
 8009862:	6165      	str	r5, [r4, #20]
 8009864:	443e      	add	r6, r7
 8009866:	1bed      	subs	r5, r5, r7
 8009868:	6026      	str	r6, [r4, #0]
 800986a:	60a5      	str	r5, [r4, #8]
 800986c:	464e      	mov	r6, r9
 800986e:	454e      	cmp	r6, r9
 8009870:	d900      	bls.n	8009874 <__ssputs_r+0x84>
 8009872:	464e      	mov	r6, r9
 8009874:	4632      	mov	r2, r6
 8009876:	4641      	mov	r1, r8
 8009878:	6820      	ldr	r0, [r4, #0]
 800987a:	f000 f93a 	bl	8009af2 <memmove>
 800987e:	68a3      	ldr	r3, [r4, #8]
 8009880:	1b9b      	subs	r3, r3, r6
 8009882:	60a3      	str	r3, [r4, #8]
 8009884:	6823      	ldr	r3, [r4, #0]
 8009886:	441e      	add	r6, r3
 8009888:	6026      	str	r6, [r4, #0]
 800988a:	2000      	movs	r0, #0
 800988c:	e7dc      	b.n	8009848 <__ssputs_r+0x58>
 800988e:	462a      	mov	r2, r5
 8009890:	f000 f94a 	bl	8009b28 <_realloc_r>
 8009894:	4606      	mov	r6, r0
 8009896:	2800      	cmp	r0, #0
 8009898:	d1e2      	bne.n	8009860 <__ssputs_r+0x70>
 800989a:	6921      	ldr	r1, [r4, #16]
 800989c:	4650      	mov	r0, sl
 800989e:	f7ff feff 	bl	80096a0 <_free_r>
 80098a2:	e7c8      	b.n	8009836 <__ssputs_r+0x46>

080098a4 <_svfiprintf_r>:
 80098a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a8:	461d      	mov	r5, r3
 80098aa:	898b      	ldrh	r3, [r1, #12]
 80098ac:	061f      	lsls	r7, r3, #24
 80098ae:	b09d      	sub	sp, #116	; 0x74
 80098b0:	4680      	mov	r8, r0
 80098b2:	460c      	mov	r4, r1
 80098b4:	4616      	mov	r6, r2
 80098b6:	d50f      	bpl.n	80098d8 <_svfiprintf_r+0x34>
 80098b8:	690b      	ldr	r3, [r1, #16]
 80098ba:	b96b      	cbnz	r3, 80098d8 <_svfiprintf_r+0x34>
 80098bc:	2140      	movs	r1, #64	; 0x40
 80098be:	f7ff ff3d 	bl	800973c <_malloc_r>
 80098c2:	6020      	str	r0, [r4, #0]
 80098c4:	6120      	str	r0, [r4, #16]
 80098c6:	b928      	cbnz	r0, 80098d4 <_svfiprintf_r+0x30>
 80098c8:	230c      	movs	r3, #12
 80098ca:	f8c8 3000 	str.w	r3, [r8]
 80098ce:	f04f 30ff 	mov.w	r0, #4294967295
 80098d2:	e0c8      	b.n	8009a66 <_svfiprintf_r+0x1c2>
 80098d4:	2340      	movs	r3, #64	; 0x40
 80098d6:	6163      	str	r3, [r4, #20]
 80098d8:	2300      	movs	r3, #0
 80098da:	9309      	str	r3, [sp, #36]	; 0x24
 80098dc:	2320      	movs	r3, #32
 80098de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098e2:	2330      	movs	r3, #48	; 0x30
 80098e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098e8:	9503      	str	r5, [sp, #12]
 80098ea:	f04f 0b01 	mov.w	fp, #1
 80098ee:	4637      	mov	r7, r6
 80098f0:	463d      	mov	r5, r7
 80098f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80098f6:	b10b      	cbz	r3, 80098fc <_svfiprintf_r+0x58>
 80098f8:	2b25      	cmp	r3, #37	; 0x25
 80098fa:	d13e      	bne.n	800997a <_svfiprintf_r+0xd6>
 80098fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8009900:	d00b      	beq.n	800991a <_svfiprintf_r+0x76>
 8009902:	4653      	mov	r3, sl
 8009904:	4632      	mov	r2, r6
 8009906:	4621      	mov	r1, r4
 8009908:	4640      	mov	r0, r8
 800990a:	f7ff ff71 	bl	80097f0 <__ssputs_r>
 800990e:	3001      	adds	r0, #1
 8009910:	f000 80a4 	beq.w	8009a5c <_svfiprintf_r+0x1b8>
 8009914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009916:	4453      	add	r3, sl
 8009918:	9309      	str	r3, [sp, #36]	; 0x24
 800991a:	783b      	ldrb	r3, [r7, #0]
 800991c:	2b00      	cmp	r3, #0
 800991e:	f000 809d 	beq.w	8009a5c <_svfiprintf_r+0x1b8>
 8009922:	2300      	movs	r3, #0
 8009924:	f04f 32ff 	mov.w	r2, #4294967295
 8009928:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800992c:	9304      	str	r3, [sp, #16]
 800992e:	9307      	str	r3, [sp, #28]
 8009930:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009934:	931a      	str	r3, [sp, #104]	; 0x68
 8009936:	462f      	mov	r7, r5
 8009938:	2205      	movs	r2, #5
 800993a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800993e:	4850      	ldr	r0, [pc, #320]	; (8009a80 <_svfiprintf_r+0x1dc>)
 8009940:	f7f6 fc4e 	bl	80001e0 <memchr>
 8009944:	9b04      	ldr	r3, [sp, #16]
 8009946:	b9d0      	cbnz	r0, 800997e <_svfiprintf_r+0xda>
 8009948:	06d9      	lsls	r1, r3, #27
 800994a:	bf44      	itt	mi
 800994c:	2220      	movmi	r2, #32
 800994e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009952:	071a      	lsls	r2, r3, #28
 8009954:	bf44      	itt	mi
 8009956:	222b      	movmi	r2, #43	; 0x2b
 8009958:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800995c:	782a      	ldrb	r2, [r5, #0]
 800995e:	2a2a      	cmp	r2, #42	; 0x2a
 8009960:	d015      	beq.n	800998e <_svfiprintf_r+0xea>
 8009962:	9a07      	ldr	r2, [sp, #28]
 8009964:	462f      	mov	r7, r5
 8009966:	2000      	movs	r0, #0
 8009968:	250a      	movs	r5, #10
 800996a:	4639      	mov	r1, r7
 800996c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009970:	3b30      	subs	r3, #48	; 0x30
 8009972:	2b09      	cmp	r3, #9
 8009974:	d94d      	bls.n	8009a12 <_svfiprintf_r+0x16e>
 8009976:	b1b8      	cbz	r0, 80099a8 <_svfiprintf_r+0x104>
 8009978:	e00f      	b.n	800999a <_svfiprintf_r+0xf6>
 800997a:	462f      	mov	r7, r5
 800997c:	e7b8      	b.n	80098f0 <_svfiprintf_r+0x4c>
 800997e:	4a40      	ldr	r2, [pc, #256]	; (8009a80 <_svfiprintf_r+0x1dc>)
 8009980:	1a80      	subs	r0, r0, r2
 8009982:	fa0b f000 	lsl.w	r0, fp, r0
 8009986:	4318      	orrs	r0, r3
 8009988:	9004      	str	r0, [sp, #16]
 800998a:	463d      	mov	r5, r7
 800998c:	e7d3      	b.n	8009936 <_svfiprintf_r+0x92>
 800998e:	9a03      	ldr	r2, [sp, #12]
 8009990:	1d11      	adds	r1, r2, #4
 8009992:	6812      	ldr	r2, [r2, #0]
 8009994:	9103      	str	r1, [sp, #12]
 8009996:	2a00      	cmp	r2, #0
 8009998:	db01      	blt.n	800999e <_svfiprintf_r+0xfa>
 800999a:	9207      	str	r2, [sp, #28]
 800999c:	e004      	b.n	80099a8 <_svfiprintf_r+0x104>
 800999e:	4252      	negs	r2, r2
 80099a0:	f043 0302 	orr.w	r3, r3, #2
 80099a4:	9207      	str	r2, [sp, #28]
 80099a6:	9304      	str	r3, [sp, #16]
 80099a8:	783b      	ldrb	r3, [r7, #0]
 80099aa:	2b2e      	cmp	r3, #46	; 0x2e
 80099ac:	d10c      	bne.n	80099c8 <_svfiprintf_r+0x124>
 80099ae:	787b      	ldrb	r3, [r7, #1]
 80099b0:	2b2a      	cmp	r3, #42	; 0x2a
 80099b2:	d133      	bne.n	8009a1c <_svfiprintf_r+0x178>
 80099b4:	9b03      	ldr	r3, [sp, #12]
 80099b6:	1d1a      	adds	r2, r3, #4
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	9203      	str	r2, [sp, #12]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	bfb8      	it	lt
 80099c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80099c4:	3702      	adds	r7, #2
 80099c6:	9305      	str	r3, [sp, #20]
 80099c8:	4d2e      	ldr	r5, [pc, #184]	; (8009a84 <_svfiprintf_r+0x1e0>)
 80099ca:	7839      	ldrb	r1, [r7, #0]
 80099cc:	2203      	movs	r2, #3
 80099ce:	4628      	mov	r0, r5
 80099d0:	f7f6 fc06 	bl	80001e0 <memchr>
 80099d4:	b138      	cbz	r0, 80099e6 <_svfiprintf_r+0x142>
 80099d6:	2340      	movs	r3, #64	; 0x40
 80099d8:	1b40      	subs	r0, r0, r5
 80099da:	fa03 f000 	lsl.w	r0, r3, r0
 80099de:	9b04      	ldr	r3, [sp, #16]
 80099e0:	4303      	orrs	r3, r0
 80099e2:	3701      	adds	r7, #1
 80099e4:	9304      	str	r3, [sp, #16]
 80099e6:	7839      	ldrb	r1, [r7, #0]
 80099e8:	4827      	ldr	r0, [pc, #156]	; (8009a88 <_svfiprintf_r+0x1e4>)
 80099ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099ee:	2206      	movs	r2, #6
 80099f0:	1c7e      	adds	r6, r7, #1
 80099f2:	f7f6 fbf5 	bl	80001e0 <memchr>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	d038      	beq.n	8009a6c <_svfiprintf_r+0x1c8>
 80099fa:	4b24      	ldr	r3, [pc, #144]	; (8009a8c <_svfiprintf_r+0x1e8>)
 80099fc:	bb13      	cbnz	r3, 8009a44 <_svfiprintf_r+0x1a0>
 80099fe:	9b03      	ldr	r3, [sp, #12]
 8009a00:	3307      	adds	r3, #7
 8009a02:	f023 0307 	bic.w	r3, r3, #7
 8009a06:	3308      	adds	r3, #8
 8009a08:	9303      	str	r3, [sp, #12]
 8009a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a0c:	444b      	add	r3, r9
 8009a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a10:	e76d      	b.n	80098ee <_svfiprintf_r+0x4a>
 8009a12:	fb05 3202 	mla	r2, r5, r2, r3
 8009a16:	2001      	movs	r0, #1
 8009a18:	460f      	mov	r7, r1
 8009a1a:	e7a6      	b.n	800996a <_svfiprintf_r+0xc6>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	3701      	adds	r7, #1
 8009a20:	9305      	str	r3, [sp, #20]
 8009a22:	4619      	mov	r1, r3
 8009a24:	250a      	movs	r5, #10
 8009a26:	4638      	mov	r0, r7
 8009a28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a2c:	3a30      	subs	r2, #48	; 0x30
 8009a2e:	2a09      	cmp	r2, #9
 8009a30:	d903      	bls.n	8009a3a <_svfiprintf_r+0x196>
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d0c8      	beq.n	80099c8 <_svfiprintf_r+0x124>
 8009a36:	9105      	str	r1, [sp, #20]
 8009a38:	e7c6      	b.n	80099c8 <_svfiprintf_r+0x124>
 8009a3a:	fb05 2101 	mla	r1, r5, r1, r2
 8009a3e:	2301      	movs	r3, #1
 8009a40:	4607      	mov	r7, r0
 8009a42:	e7f0      	b.n	8009a26 <_svfiprintf_r+0x182>
 8009a44:	ab03      	add	r3, sp, #12
 8009a46:	9300      	str	r3, [sp, #0]
 8009a48:	4622      	mov	r2, r4
 8009a4a:	4b11      	ldr	r3, [pc, #68]	; (8009a90 <_svfiprintf_r+0x1ec>)
 8009a4c:	a904      	add	r1, sp, #16
 8009a4e:	4640      	mov	r0, r8
 8009a50:	f7fc fbf6 	bl	8006240 <_printf_float>
 8009a54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009a58:	4681      	mov	r9, r0
 8009a5a:	d1d6      	bne.n	8009a0a <_svfiprintf_r+0x166>
 8009a5c:	89a3      	ldrh	r3, [r4, #12]
 8009a5e:	065b      	lsls	r3, r3, #25
 8009a60:	f53f af35 	bmi.w	80098ce <_svfiprintf_r+0x2a>
 8009a64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a66:	b01d      	add	sp, #116	; 0x74
 8009a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a6c:	ab03      	add	r3, sp, #12
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	4622      	mov	r2, r4
 8009a72:	4b07      	ldr	r3, [pc, #28]	; (8009a90 <_svfiprintf_r+0x1ec>)
 8009a74:	a904      	add	r1, sp, #16
 8009a76:	4640      	mov	r0, r8
 8009a78:	f7fc fe98 	bl	80067ac <_printf_i>
 8009a7c:	e7ea      	b.n	8009a54 <_svfiprintf_r+0x1b0>
 8009a7e:	bf00      	nop
 8009a80:	0800bbc4 	.word	0x0800bbc4
 8009a84:	0800bbca 	.word	0x0800bbca
 8009a88:	0800bbce 	.word	0x0800bbce
 8009a8c:	08006241 	.word	0x08006241
 8009a90:	080097f1 	.word	0x080097f1

08009a94 <_sbrk_r>:
 8009a94:	b538      	push	{r3, r4, r5, lr}
 8009a96:	4c06      	ldr	r4, [pc, #24]	; (8009ab0 <_sbrk_r+0x1c>)
 8009a98:	2300      	movs	r3, #0
 8009a9a:	4605      	mov	r5, r0
 8009a9c:	4608      	mov	r0, r1
 8009a9e:	6023      	str	r3, [r4, #0]
 8009aa0:	f7f9 f91c 	bl	8002cdc <_sbrk>
 8009aa4:	1c43      	adds	r3, r0, #1
 8009aa6:	d102      	bne.n	8009aae <_sbrk_r+0x1a>
 8009aa8:	6823      	ldr	r3, [r4, #0]
 8009aaa:	b103      	cbz	r3, 8009aae <_sbrk_r+0x1a>
 8009aac:	602b      	str	r3, [r5, #0]
 8009aae:	bd38      	pop	{r3, r4, r5, pc}
 8009ab0:	2000077c 	.word	0x2000077c

08009ab4 <strncmp>:
 8009ab4:	b510      	push	{r4, lr}
 8009ab6:	b16a      	cbz	r2, 8009ad4 <strncmp+0x20>
 8009ab8:	3901      	subs	r1, #1
 8009aba:	1884      	adds	r4, r0, r2
 8009abc:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009ac0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d103      	bne.n	8009ad0 <strncmp+0x1c>
 8009ac8:	42a0      	cmp	r0, r4
 8009aca:	d001      	beq.n	8009ad0 <strncmp+0x1c>
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d1f5      	bne.n	8009abc <strncmp+0x8>
 8009ad0:	1a98      	subs	r0, r3, r2
 8009ad2:	bd10      	pop	{r4, pc}
 8009ad4:	4610      	mov	r0, r2
 8009ad6:	e7fc      	b.n	8009ad2 <strncmp+0x1e>

08009ad8 <__ascii_wctomb>:
 8009ad8:	b149      	cbz	r1, 8009aee <__ascii_wctomb+0x16>
 8009ada:	2aff      	cmp	r2, #255	; 0xff
 8009adc:	bf85      	ittet	hi
 8009ade:	238a      	movhi	r3, #138	; 0x8a
 8009ae0:	6003      	strhi	r3, [r0, #0]
 8009ae2:	700a      	strbls	r2, [r1, #0]
 8009ae4:	f04f 30ff 	movhi.w	r0, #4294967295
 8009ae8:	bf98      	it	ls
 8009aea:	2001      	movls	r0, #1
 8009aec:	4770      	bx	lr
 8009aee:	4608      	mov	r0, r1
 8009af0:	4770      	bx	lr

08009af2 <memmove>:
 8009af2:	4288      	cmp	r0, r1
 8009af4:	b510      	push	{r4, lr}
 8009af6:	eb01 0302 	add.w	r3, r1, r2
 8009afa:	d807      	bhi.n	8009b0c <memmove+0x1a>
 8009afc:	1e42      	subs	r2, r0, #1
 8009afe:	4299      	cmp	r1, r3
 8009b00:	d00a      	beq.n	8009b18 <memmove+0x26>
 8009b02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b06:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009b0a:	e7f8      	b.n	8009afe <memmove+0xc>
 8009b0c:	4283      	cmp	r3, r0
 8009b0e:	d9f5      	bls.n	8009afc <memmove+0xa>
 8009b10:	1881      	adds	r1, r0, r2
 8009b12:	1ad2      	subs	r2, r2, r3
 8009b14:	42d3      	cmn	r3, r2
 8009b16:	d100      	bne.n	8009b1a <memmove+0x28>
 8009b18:	bd10      	pop	{r4, pc}
 8009b1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b1e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009b22:	e7f7      	b.n	8009b14 <memmove+0x22>

08009b24 <__malloc_lock>:
 8009b24:	4770      	bx	lr

08009b26 <__malloc_unlock>:
 8009b26:	4770      	bx	lr

08009b28 <_realloc_r>:
 8009b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b2a:	4607      	mov	r7, r0
 8009b2c:	4614      	mov	r4, r2
 8009b2e:	460e      	mov	r6, r1
 8009b30:	b921      	cbnz	r1, 8009b3c <_realloc_r+0x14>
 8009b32:	4611      	mov	r1, r2
 8009b34:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009b38:	f7ff be00 	b.w	800973c <_malloc_r>
 8009b3c:	b922      	cbnz	r2, 8009b48 <_realloc_r+0x20>
 8009b3e:	f7ff fdaf 	bl	80096a0 <_free_r>
 8009b42:	4625      	mov	r5, r4
 8009b44:	4628      	mov	r0, r5
 8009b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b48:	f000 f814 	bl	8009b74 <_malloc_usable_size_r>
 8009b4c:	42a0      	cmp	r0, r4
 8009b4e:	d20f      	bcs.n	8009b70 <_realloc_r+0x48>
 8009b50:	4621      	mov	r1, r4
 8009b52:	4638      	mov	r0, r7
 8009b54:	f7ff fdf2 	bl	800973c <_malloc_r>
 8009b58:	4605      	mov	r5, r0
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	d0f2      	beq.n	8009b44 <_realloc_r+0x1c>
 8009b5e:	4631      	mov	r1, r6
 8009b60:	4622      	mov	r2, r4
 8009b62:	f7ff f985 	bl	8008e70 <memcpy>
 8009b66:	4631      	mov	r1, r6
 8009b68:	4638      	mov	r0, r7
 8009b6a:	f7ff fd99 	bl	80096a0 <_free_r>
 8009b6e:	e7e9      	b.n	8009b44 <_realloc_r+0x1c>
 8009b70:	4635      	mov	r5, r6
 8009b72:	e7e7      	b.n	8009b44 <_realloc_r+0x1c>

08009b74 <_malloc_usable_size_r>:
 8009b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b78:	1f18      	subs	r0, r3, #4
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bfbc      	itt	lt
 8009b7e:	580b      	ldrlt	r3, [r1, r0]
 8009b80:	18c0      	addlt	r0, r0, r3
 8009b82:	4770      	bx	lr

08009b84 <pow>:
 8009b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b88:	ed2d 8b04 	vpush	{d8-d9}
 8009b8c:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8009e60 <pow+0x2dc>
 8009b90:	b08d      	sub	sp, #52	; 0x34
 8009b92:	ec57 6b10 	vmov	r6, r7, d0
 8009b96:	ec55 4b11 	vmov	r4, r5, d1
 8009b9a:	f000 f965 	bl	8009e68 <__ieee754_pow>
 8009b9e:	f999 3000 	ldrsb.w	r3, [r9]
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	eeb0 8a40 	vmov.f32	s16, s0
 8009baa:	eef0 8a60 	vmov.f32	s17, s1
 8009bae:	46c8      	mov	r8, r9
 8009bb0:	d05f      	beq.n	8009c72 <pow+0xee>
 8009bb2:	4622      	mov	r2, r4
 8009bb4:	462b      	mov	r3, r5
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	4629      	mov	r1, r5
 8009bba:	f7f6 ffb7 	bl	8000b2c <__aeabi_dcmpun>
 8009bbe:	4683      	mov	fp, r0
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	d156      	bne.n	8009c72 <pow+0xee>
 8009bc4:	4632      	mov	r2, r6
 8009bc6:	463b      	mov	r3, r7
 8009bc8:	4630      	mov	r0, r6
 8009bca:	4639      	mov	r1, r7
 8009bcc:	f7f6 ffae 	bl	8000b2c <__aeabi_dcmpun>
 8009bd0:	9001      	str	r0, [sp, #4]
 8009bd2:	b1e8      	cbz	r0, 8009c10 <pow+0x8c>
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	4620      	mov	r0, r4
 8009bda:	4629      	mov	r1, r5
 8009bdc:	f7f6 ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d046      	beq.n	8009c72 <pow+0xee>
 8009be4:	2301      	movs	r3, #1
 8009be6:	9302      	str	r3, [sp, #8]
 8009be8:	4b96      	ldr	r3, [pc, #600]	; (8009e44 <pow+0x2c0>)
 8009bea:	9303      	str	r3, [sp, #12]
 8009bec:	4b96      	ldr	r3, [pc, #600]	; (8009e48 <pow+0x2c4>)
 8009bee:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009bf8:	9b00      	ldr	r3, [sp, #0]
 8009bfa:	2b02      	cmp	r3, #2
 8009bfc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009c00:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009c04:	d033      	beq.n	8009c6e <pow+0xea>
 8009c06:	a802      	add	r0, sp, #8
 8009c08:	f000 fefd 	bl	800aa06 <matherr>
 8009c0c:	bb48      	cbnz	r0, 8009c62 <pow+0xde>
 8009c0e:	e05d      	b.n	8009ccc <pow+0x148>
 8009c10:	f04f 0a00 	mov.w	sl, #0
 8009c14:	f04f 0b00 	mov.w	fp, #0
 8009c18:	4652      	mov	r2, sl
 8009c1a:	465b      	mov	r3, fp
 8009c1c:	4630      	mov	r0, r6
 8009c1e:	4639      	mov	r1, r7
 8009c20:	f7f6 ff52 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c24:	ec4b ab19 	vmov	d9, sl, fp
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d054      	beq.n	8009cd6 <pow+0x152>
 8009c2c:	4652      	mov	r2, sl
 8009c2e:	465b      	mov	r3, fp
 8009c30:	4620      	mov	r0, r4
 8009c32:	4629      	mov	r1, r5
 8009c34:	f7f6 ff48 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c38:	4680      	mov	r8, r0
 8009c3a:	b318      	cbz	r0, 8009c84 <pow+0x100>
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	9302      	str	r3, [sp, #8]
 8009c40:	4b80      	ldr	r3, [pc, #512]	; (8009e44 <pow+0x2c0>)
 8009c42:	9303      	str	r3, [sp, #12]
 8009c44:	9b01      	ldr	r3, [sp, #4]
 8009c46:	930a      	str	r3, [sp, #40]	; 0x28
 8009c48:	9b00      	ldr	r3, [sp, #0]
 8009c4a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009c4e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009c52:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d0d5      	beq.n	8009c06 <pow+0x82>
 8009c5a:	4b7b      	ldr	r3, [pc, #492]	; (8009e48 <pow+0x2c4>)
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c64:	b11b      	cbz	r3, 8009c6e <pow+0xea>
 8009c66:	f7fc fa25 	bl	80060b4 <__errno>
 8009c6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c6c:	6003      	str	r3, [r0, #0]
 8009c6e:	ed9d 8b08 	vldr	d8, [sp, #32]
 8009c72:	eeb0 0a48 	vmov.f32	s0, s16
 8009c76:	eef0 0a68 	vmov.f32	s1, s17
 8009c7a:	b00d      	add	sp, #52	; 0x34
 8009c7c:	ecbd 8b04 	vpop	{d8-d9}
 8009c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c84:	ec45 4b10 	vmov	d0, r4, r5
 8009c88:	f000 feb5 	bl	800a9f6 <finite>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d0f0      	beq.n	8009c72 <pow+0xee>
 8009c90:	4652      	mov	r2, sl
 8009c92:	465b      	mov	r3, fp
 8009c94:	4620      	mov	r0, r4
 8009c96:	4629      	mov	r1, r5
 8009c98:	f7f6 ff20 	bl	8000adc <__aeabi_dcmplt>
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	d0e8      	beq.n	8009c72 <pow+0xee>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	9302      	str	r3, [sp, #8]
 8009ca4:	4b67      	ldr	r3, [pc, #412]	; (8009e44 <pow+0x2c0>)
 8009ca6:	9303      	str	r3, [sp, #12]
 8009ca8:	f999 3000 	ldrsb.w	r3, [r9]
 8009cac:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009cb0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009cb4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009cb8:	b913      	cbnz	r3, 8009cc0 <pow+0x13c>
 8009cba:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009cbe:	e7a2      	b.n	8009c06 <pow+0x82>
 8009cc0:	4962      	ldr	r1, [pc, #392]	; (8009e4c <pow+0x2c8>)
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009cc8:	2b02      	cmp	r3, #2
 8009cca:	d19c      	bne.n	8009c06 <pow+0x82>
 8009ccc:	f7fc f9f2 	bl	80060b4 <__errno>
 8009cd0:	2321      	movs	r3, #33	; 0x21
 8009cd2:	6003      	str	r3, [r0, #0]
 8009cd4:	e7c5      	b.n	8009c62 <pow+0xde>
 8009cd6:	eeb0 0a48 	vmov.f32	s0, s16
 8009cda:	eef0 0a68 	vmov.f32	s1, s17
 8009cde:	f000 fe8a 	bl	800a9f6 <finite>
 8009ce2:	9000      	str	r0, [sp, #0]
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	f040 8081 	bne.w	8009dec <pow+0x268>
 8009cea:	ec47 6b10 	vmov	d0, r6, r7
 8009cee:	f000 fe82 	bl	800a9f6 <finite>
 8009cf2:	2800      	cmp	r0, #0
 8009cf4:	d07a      	beq.n	8009dec <pow+0x268>
 8009cf6:	ec45 4b10 	vmov	d0, r4, r5
 8009cfa:	f000 fe7c 	bl	800a9f6 <finite>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d074      	beq.n	8009dec <pow+0x268>
 8009d02:	ec53 2b18 	vmov	r2, r3, d8
 8009d06:	ee18 0a10 	vmov	r0, s16
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	f7f6 ff0e 	bl	8000b2c <__aeabi_dcmpun>
 8009d10:	f999 9000 	ldrsb.w	r9, [r9]
 8009d14:	4b4b      	ldr	r3, [pc, #300]	; (8009e44 <pow+0x2c0>)
 8009d16:	b1b0      	cbz	r0, 8009d46 <pow+0x1c2>
 8009d18:	2201      	movs	r2, #1
 8009d1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d1e:	9b00      	ldr	r3, [sp, #0]
 8009d20:	930a      	str	r3, [sp, #40]	; 0x28
 8009d22:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009d26:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009d2a:	f1b9 0f00 	cmp.w	r9, #0
 8009d2e:	d0c4      	beq.n	8009cba <pow+0x136>
 8009d30:	4652      	mov	r2, sl
 8009d32:	465b      	mov	r3, fp
 8009d34:	4650      	mov	r0, sl
 8009d36:	4659      	mov	r1, fp
 8009d38:	f7f6 fd88 	bl	800084c <__aeabi_ddiv>
 8009d3c:	f1b9 0f02 	cmp.w	r9, #2
 8009d40:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009d44:	e7c1      	b.n	8009cca <pow+0x146>
 8009d46:	2203      	movs	r2, #3
 8009d48:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d4c:	900a      	str	r0, [sp, #40]	; 0x28
 8009d4e:	4629      	mov	r1, r5
 8009d50:	4620      	mov	r0, r4
 8009d52:	2200      	movs	r2, #0
 8009d54:	4b3e      	ldr	r3, [pc, #248]	; (8009e50 <pow+0x2cc>)
 8009d56:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009d5a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009d5e:	f7f6 fc4b 	bl	80005f8 <__aeabi_dmul>
 8009d62:	4604      	mov	r4, r0
 8009d64:	460d      	mov	r5, r1
 8009d66:	f1b9 0f00 	cmp.w	r9, #0
 8009d6a:	d124      	bne.n	8009db6 <pow+0x232>
 8009d6c:	4b39      	ldr	r3, [pc, #228]	; (8009e54 <pow+0x2d0>)
 8009d6e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009d72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d76:	4630      	mov	r0, r6
 8009d78:	4652      	mov	r2, sl
 8009d7a:	465b      	mov	r3, fp
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	f7f6 fead 	bl	8000adc <__aeabi_dcmplt>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	d056      	beq.n	8009e34 <pow+0x2b0>
 8009d86:	ec45 4b10 	vmov	d0, r4, r5
 8009d8a:	f000 fe49 	bl	800aa20 <rint>
 8009d8e:	4622      	mov	r2, r4
 8009d90:	462b      	mov	r3, r5
 8009d92:	ec51 0b10 	vmov	r0, r1, d0
 8009d96:	f7f6 fe97 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d9a:	b920      	cbnz	r0, 8009da6 <pow+0x222>
 8009d9c:	4b2e      	ldr	r3, [pc, #184]	; (8009e58 <pow+0x2d4>)
 8009d9e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009da2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009da6:	f998 3000 	ldrsb.w	r3, [r8]
 8009daa:	2b02      	cmp	r3, #2
 8009dac:	d142      	bne.n	8009e34 <pow+0x2b0>
 8009dae:	f7fc f981 	bl	80060b4 <__errno>
 8009db2:	2322      	movs	r3, #34	; 0x22
 8009db4:	e78d      	b.n	8009cd2 <pow+0x14e>
 8009db6:	4b29      	ldr	r3, [pc, #164]	; (8009e5c <pow+0x2d8>)
 8009db8:	2200      	movs	r2, #0
 8009dba:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009dbe:	4630      	mov	r0, r6
 8009dc0:	4652      	mov	r2, sl
 8009dc2:	465b      	mov	r3, fp
 8009dc4:	4639      	mov	r1, r7
 8009dc6:	f7f6 fe89 	bl	8000adc <__aeabi_dcmplt>
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	d0eb      	beq.n	8009da6 <pow+0x222>
 8009dce:	ec45 4b10 	vmov	d0, r4, r5
 8009dd2:	f000 fe25 	bl	800aa20 <rint>
 8009dd6:	4622      	mov	r2, r4
 8009dd8:	462b      	mov	r3, r5
 8009dda:	ec51 0b10 	vmov	r0, r1, d0
 8009dde:	f7f6 fe73 	bl	8000ac8 <__aeabi_dcmpeq>
 8009de2:	2800      	cmp	r0, #0
 8009de4:	d1df      	bne.n	8009da6 <pow+0x222>
 8009de6:	2200      	movs	r2, #0
 8009de8:	4b18      	ldr	r3, [pc, #96]	; (8009e4c <pow+0x2c8>)
 8009dea:	e7da      	b.n	8009da2 <pow+0x21e>
 8009dec:	2200      	movs	r2, #0
 8009dee:	2300      	movs	r3, #0
 8009df0:	ec51 0b18 	vmov	r0, r1, d8
 8009df4:	f7f6 fe68 	bl	8000ac8 <__aeabi_dcmpeq>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	f43f af3a 	beq.w	8009c72 <pow+0xee>
 8009dfe:	ec47 6b10 	vmov	d0, r6, r7
 8009e02:	f000 fdf8 	bl	800a9f6 <finite>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	f43f af33 	beq.w	8009c72 <pow+0xee>
 8009e0c:	ec45 4b10 	vmov	d0, r4, r5
 8009e10:	f000 fdf1 	bl	800a9f6 <finite>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	f43f af2c 	beq.w	8009c72 <pow+0xee>
 8009e1a:	2304      	movs	r3, #4
 8009e1c:	9302      	str	r3, [sp, #8]
 8009e1e:	4b09      	ldr	r3, [pc, #36]	; (8009e44 <pow+0x2c0>)
 8009e20:	9303      	str	r3, [sp, #12]
 8009e22:	2300      	movs	r3, #0
 8009e24:	930a      	str	r3, [sp, #40]	; 0x28
 8009e26:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009e2a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009e2e:	ed8d 9b08 	vstr	d9, [sp, #32]
 8009e32:	e7b8      	b.n	8009da6 <pow+0x222>
 8009e34:	a802      	add	r0, sp, #8
 8009e36:	f000 fde6 	bl	800aa06 <matherr>
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	f47f af11 	bne.w	8009c62 <pow+0xde>
 8009e40:	e7b5      	b.n	8009dae <pow+0x22a>
 8009e42:	bf00      	nop
 8009e44:	0800bcd6 	.word	0x0800bcd6
 8009e48:	3ff00000 	.word	0x3ff00000
 8009e4c:	fff00000 	.word	0xfff00000
 8009e50:	3fe00000 	.word	0x3fe00000
 8009e54:	47efffff 	.word	0x47efffff
 8009e58:	c7efffff 	.word	0xc7efffff
 8009e5c:	7ff00000 	.word	0x7ff00000
 8009e60:	200001e4 	.word	0x200001e4
 8009e64:	00000000 	.word	0x00000000

08009e68 <__ieee754_pow>:
 8009e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e6c:	b091      	sub	sp, #68	; 0x44
 8009e6e:	ed8d 1b00 	vstr	d1, [sp]
 8009e72:	e9dd 2900 	ldrd	r2, r9, [sp]
 8009e76:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009e7a:	ea58 0302 	orrs.w	r3, r8, r2
 8009e7e:	ec57 6b10 	vmov	r6, r7, d0
 8009e82:	f000 84be 	beq.w	800a802 <__ieee754_pow+0x99a>
 8009e86:	4b7a      	ldr	r3, [pc, #488]	; (800a070 <__ieee754_pow+0x208>)
 8009e88:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009e8c:	429c      	cmp	r4, r3
 8009e8e:	463d      	mov	r5, r7
 8009e90:	ee10 aa10 	vmov	sl, s0
 8009e94:	dc09      	bgt.n	8009eaa <__ieee754_pow+0x42>
 8009e96:	d103      	bne.n	8009ea0 <__ieee754_pow+0x38>
 8009e98:	b93e      	cbnz	r6, 8009eaa <__ieee754_pow+0x42>
 8009e9a:	45a0      	cmp	r8, r4
 8009e9c:	dc0d      	bgt.n	8009eba <__ieee754_pow+0x52>
 8009e9e:	e001      	b.n	8009ea4 <__ieee754_pow+0x3c>
 8009ea0:	4598      	cmp	r8, r3
 8009ea2:	dc02      	bgt.n	8009eaa <__ieee754_pow+0x42>
 8009ea4:	4598      	cmp	r8, r3
 8009ea6:	d10e      	bne.n	8009ec6 <__ieee754_pow+0x5e>
 8009ea8:	b16a      	cbz	r2, 8009ec6 <__ieee754_pow+0x5e>
 8009eaa:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009eae:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009eb2:	ea54 030a 	orrs.w	r3, r4, sl
 8009eb6:	f000 84a4 	beq.w	800a802 <__ieee754_pow+0x99a>
 8009eba:	486e      	ldr	r0, [pc, #440]	; (800a074 <__ieee754_pow+0x20c>)
 8009ebc:	b011      	add	sp, #68	; 0x44
 8009ebe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec2:	f000 bda5 	b.w	800aa10 <nan>
 8009ec6:	2d00      	cmp	r5, #0
 8009ec8:	da53      	bge.n	8009f72 <__ieee754_pow+0x10a>
 8009eca:	4b6b      	ldr	r3, [pc, #428]	; (800a078 <__ieee754_pow+0x210>)
 8009ecc:	4598      	cmp	r8, r3
 8009ece:	dc4d      	bgt.n	8009f6c <__ieee754_pow+0x104>
 8009ed0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009ed4:	4598      	cmp	r8, r3
 8009ed6:	dd4c      	ble.n	8009f72 <__ieee754_pow+0x10a>
 8009ed8:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009edc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009ee0:	2b14      	cmp	r3, #20
 8009ee2:	dd26      	ble.n	8009f32 <__ieee754_pow+0xca>
 8009ee4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009ee8:	fa22 f103 	lsr.w	r1, r2, r3
 8009eec:	fa01 f303 	lsl.w	r3, r1, r3
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d13e      	bne.n	8009f72 <__ieee754_pow+0x10a>
 8009ef4:	f001 0101 	and.w	r1, r1, #1
 8009ef8:	f1c1 0b02 	rsb	fp, r1, #2
 8009efc:	2a00      	cmp	r2, #0
 8009efe:	d15b      	bne.n	8009fb8 <__ieee754_pow+0x150>
 8009f00:	4b5b      	ldr	r3, [pc, #364]	; (800a070 <__ieee754_pow+0x208>)
 8009f02:	4598      	cmp	r8, r3
 8009f04:	d124      	bne.n	8009f50 <__ieee754_pow+0xe8>
 8009f06:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009f0a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009f0e:	ea53 030a 	orrs.w	r3, r3, sl
 8009f12:	f000 8476 	beq.w	800a802 <__ieee754_pow+0x99a>
 8009f16:	4b59      	ldr	r3, [pc, #356]	; (800a07c <__ieee754_pow+0x214>)
 8009f18:	429c      	cmp	r4, r3
 8009f1a:	dd2d      	ble.n	8009f78 <__ieee754_pow+0x110>
 8009f1c:	f1b9 0f00 	cmp.w	r9, #0
 8009f20:	f280 8473 	bge.w	800a80a <__ieee754_pow+0x9a2>
 8009f24:	2000      	movs	r0, #0
 8009f26:	2100      	movs	r1, #0
 8009f28:	ec41 0b10 	vmov	d0, r0, r1
 8009f2c:	b011      	add	sp, #68	; 0x44
 8009f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f32:	2a00      	cmp	r2, #0
 8009f34:	d13e      	bne.n	8009fb4 <__ieee754_pow+0x14c>
 8009f36:	f1c3 0314 	rsb	r3, r3, #20
 8009f3a:	fa48 f103 	asr.w	r1, r8, r3
 8009f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8009f42:	4543      	cmp	r3, r8
 8009f44:	f040 8469 	bne.w	800a81a <__ieee754_pow+0x9b2>
 8009f48:	f001 0101 	and.w	r1, r1, #1
 8009f4c:	f1c1 0b02 	rsb	fp, r1, #2
 8009f50:	4b4b      	ldr	r3, [pc, #300]	; (800a080 <__ieee754_pow+0x218>)
 8009f52:	4598      	cmp	r8, r3
 8009f54:	d118      	bne.n	8009f88 <__ieee754_pow+0x120>
 8009f56:	f1b9 0f00 	cmp.w	r9, #0
 8009f5a:	f280 845a 	bge.w	800a812 <__ieee754_pow+0x9aa>
 8009f5e:	4948      	ldr	r1, [pc, #288]	; (800a080 <__ieee754_pow+0x218>)
 8009f60:	4632      	mov	r2, r6
 8009f62:	463b      	mov	r3, r7
 8009f64:	2000      	movs	r0, #0
 8009f66:	f7f6 fc71 	bl	800084c <__aeabi_ddiv>
 8009f6a:	e7dd      	b.n	8009f28 <__ieee754_pow+0xc0>
 8009f6c:	f04f 0b02 	mov.w	fp, #2
 8009f70:	e7c4      	b.n	8009efc <__ieee754_pow+0x94>
 8009f72:	f04f 0b00 	mov.w	fp, #0
 8009f76:	e7c1      	b.n	8009efc <__ieee754_pow+0x94>
 8009f78:	f1b9 0f00 	cmp.w	r9, #0
 8009f7c:	dad2      	bge.n	8009f24 <__ieee754_pow+0xbc>
 8009f7e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009f82:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009f86:	e7cf      	b.n	8009f28 <__ieee754_pow+0xc0>
 8009f88:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009f8c:	d106      	bne.n	8009f9c <__ieee754_pow+0x134>
 8009f8e:	4632      	mov	r2, r6
 8009f90:	463b      	mov	r3, r7
 8009f92:	4610      	mov	r0, r2
 8009f94:	4619      	mov	r1, r3
 8009f96:	f7f6 fb2f 	bl	80005f8 <__aeabi_dmul>
 8009f9a:	e7c5      	b.n	8009f28 <__ieee754_pow+0xc0>
 8009f9c:	4b39      	ldr	r3, [pc, #228]	; (800a084 <__ieee754_pow+0x21c>)
 8009f9e:	4599      	cmp	r9, r3
 8009fa0:	d10a      	bne.n	8009fb8 <__ieee754_pow+0x150>
 8009fa2:	2d00      	cmp	r5, #0
 8009fa4:	db08      	blt.n	8009fb8 <__ieee754_pow+0x150>
 8009fa6:	ec47 6b10 	vmov	d0, r6, r7
 8009faa:	b011      	add	sp, #68	; 0x44
 8009fac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fb0:	f000 bc68 	b.w	800a884 <__ieee754_sqrt>
 8009fb4:	f04f 0b00 	mov.w	fp, #0
 8009fb8:	ec47 6b10 	vmov	d0, r6, r7
 8009fbc:	f000 fd12 	bl	800a9e4 <fabs>
 8009fc0:	ec51 0b10 	vmov	r0, r1, d0
 8009fc4:	f1ba 0f00 	cmp.w	sl, #0
 8009fc8:	d127      	bne.n	800a01a <__ieee754_pow+0x1b2>
 8009fca:	b124      	cbz	r4, 8009fd6 <__ieee754_pow+0x16e>
 8009fcc:	4b2c      	ldr	r3, [pc, #176]	; (800a080 <__ieee754_pow+0x218>)
 8009fce:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d121      	bne.n	800a01a <__ieee754_pow+0x1b2>
 8009fd6:	f1b9 0f00 	cmp.w	r9, #0
 8009fda:	da05      	bge.n	8009fe8 <__ieee754_pow+0x180>
 8009fdc:	4602      	mov	r2, r0
 8009fde:	460b      	mov	r3, r1
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	4927      	ldr	r1, [pc, #156]	; (800a080 <__ieee754_pow+0x218>)
 8009fe4:	f7f6 fc32 	bl	800084c <__aeabi_ddiv>
 8009fe8:	2d00      	cmp	r5, #0
 8009fea:	da9d      	bge.n	8009f28 <__ieee754_pow+0xc0>
 8009fec:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009ff0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009ff4:	ea54 030b 	orrs.w	r3, r4, fp
 8009ff8:	d108      	bne.n	800a00c <__ieee754_pow+0x1a4>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	4610      	mov	r0, r2
 800a000:	4619      	mov	r1, r3
 800a002:	f7f6 f941 	bl	8000288 <__aeabi_dsub>
 800a006:	4602      	mov	r2, r0
 800a008:	460b      	mov	r3, r1
 800a00a:	e7ac      	b.n	8009f66 <__ieee754_pow+0xfe>
 800a00c:	f1bb 0f01 	cmp.w	fp, #1
 800a010:	d18a      	bne.n	8009f28 <__ieee754_pow+0xc0>
 800a012:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a016:	4619      	mov	r1, r3
 800a018:	e786      	b.n	8009f28 <__ieee754_pow+0xc0>
 800a01a:	0fed      	lsrs	r5, r5, #31
 800a01c:	1e6b      	subs	r3, r5, #1
 800a01e:	930d      	str	r3, [sp, #52]	; 0x34
 800a020:	ea5b 0303 	orrs.w	r3, fp, r3
 800a024:	d102      	bne.n	800a02c <__ieee754_pow+0x1c4>
 800a026:	4632      	mov	r2, r6
 800a028:	463b      	mov	r3, r7
 800a02a:	e7e8      	b.n	8009ffe <__ieee754_pow+0x196>
 800a02c:	4b16      	ldr	r3, [pc, #88]	; (800a088 <__ieee754_pow+0x220>)
 800a02e:	4598      	cmp	r8, r3
 800a030:	f340 80fe 	ble.w	800a230 <__ieee754_pow+0x3c8>
 800a034:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a038:	4598      	cmp	r8, r3
 800a03a:	dd0a      	ble.n	800a052 <__ieee754_pow+0x1ea>
 800a03c:	4b0f      	ldr	r3, [pc, #60]	; (800a07c <__ieee754_pow+0x214>)
 800a03e:	429c      	cmp	r4, r3
 800a040:	dc0d      	bgt.n	800a05e <__ieee754_pow+0x1f6>
 800a042:	f1b9 0f00 	cmp.w	r9, #0
 800a046:	f6bf af6d 	bge.w	8009f24 <__ieee754_pow+0xbc>
 800a04a:	a307      	add	r3, pc, #28	; (adr r3, 800a068 <__ieee754_pow+0x200>)
 800a04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a050:	e79f      	b.n	8009f92 <__ieee754_pow+0x12a>
 800a052:	4b0e      	ldr	r3, [pc, #56]	; (800a08c <__ieee754_pow+0x224>)
 800a054:	429c      	cmp	r4, r3
 800a056:	ddf4      	ble.n	800a042 <__ieee754_pow+0x1da>
 800a058:	4b09      	ldr	r3, [pc, #36]	; (800a080 <__ieee754_pow+0x218>)
 800a05a:	429c      	cmp	r4, r3
 800a05c:	dd18      	ble.n	800a090 <__ieee754_pow+0x228>
 800a05e:	f1b9 0f00 	cmp.w	r9, #0
 800a062:	dcf2      	bgt.n	800a04a <__ieee754_pow+0x1e2>
 800a064:	e75e      	b.n	8009f24 <__ieee754_pow+0xbc>
 800a066:	bf00      	nop
 800a068:	8800759c 	.word	0x8800759c
 800a06c:	7e37e43c 	.word	0x7e37e43c
 800a070:	7ff00000 	.word	0x7ff00000
 800a074:	0800bbc9 	.word	0x0800bbc9
 800a078:	433fffff 	.word	0x433fffff
 800a07c:	3fefffff 	.word	0x3fefffff
 800a080:	3ff00000 	.word	0x3ff00000
 800a084:	3fe00000 	.word	0x3fe00000
 800a088:	41e00000 	.word	0x41e00000
 800a08c:	3feffffe 	.word	0x3feffffe
 800a090:	2200      	movs	r2, #0
 800a092:	4b63      	ldr	r3, [pc, #396]	; (800a220 <__ieee754_pow+0x3b8>)
 800a094:	f7f6 f8f8 	bl	8000288 <__aeabi_dsub>
 800a098:	a355      	add	r3, pc, #340	; (adr r3, 800a1f0 <__ieee754_pow+0x388>)
 800a09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09e:	4604      	mov	r4, r0
 800a0a0:	460d      	mov	r5, r1
 800a0a2:	f7f6 faa9 	bl	80005f8 <__aeabi_dmul>
 800a0a6:	a354      	add	r3, pc, #336	; (adr r3, 800a1f8 <__ieee754_pow+0x390>)
 800a0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ac:	4606      	mov	r6, r0
 800a0ae:	460f      	mov	r7, r1
 800a0b0:	4620      	mov	r0, r4
 800a0b2:	4629      	mov	r1, r5
 800a0b4:	f7f6 faa0 	bl	80005f8 <__aeabi_dmul>
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0be:	4b59      	ldr	r3, [pc, #356]	; (800a224 <__ieee754_pow+0x3bc>)
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	4629      	mov	r1, r5
 800a0c4:	f7f6 fa98 	bl	80005f8 <__aeabi_dmul>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	a14c      	add	r1, pc, #304	; (adr r1, 800a200 <__ieee754_pow+0x398>)
 800a0ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0d2:	f7f6 f8d9 	bl	8000288 <__aeabi_dsub>
 800a0d6:	4622      	mov	r2, r4
 800a0d8:	462b      	mov	r3, r5
 800a0da:	f7f6 fa8d 	bl	80005f8 <__aeabi_dmul>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	460b      	mov	r3, r1
 800a0e2:	2000      	movs	r0, #0
 800a0e4:	4950      	ldr	r1, [pc, #320]	; (800a228 <__ieee754_pow+0x3c0>)
 800a0e6:	f7f6 f8cf 	bl	8000288 <__aeabi_dsub>
 800a0ea:	4622      	mov	r2, r4
 800a0ec:	462b      	mov	r3, r5
 800a0ee:	4680      	mov	r8, r0
 800a0f0:	4689      	mov	r9, r1
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	4629      	mov	r1, r5
 800a0f6:	f7f6 fa7f 	bl	80005f8 <__aeabi_dmul>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	4640      	mov	r0, r8
 800a100:	4649      	mov	r1, r9
 800a102:	f7f6 fa79 	bl	80005f8 <__aeabi_dmul>
 800a106:	a340      	add	r3, pc, #256	; (adr r3, 800a208 <__ieee754_pow+0x3a0>)
 800a108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a10c:	f7f6 fa74 	bl	80005f8 <__aeabi_dmul>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a118:	f7f6 f8b6 	bl	8000288 <__aeabi_dsub>
 800a11c:	4602      	mov	r2, r0
 800a11e:	460b      	mov	r3, r1
 800a120:	4604      	mov	r4, r0
 800a122:	460d      	mov	r5, r1
 800a124:	4630      	mov	r0, r6
 800a126:	4639      	mov	r1, r7
 800a128:	f7f6 f8b0 	bl	800028c <__adddf3>
 800a12c:	2000      	movs	r0, #0
 800a12e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a132:	4632      	mov	r2, r6
 800a134:	463b      	mov	r3, r7
 800a136:	f7f6 f8a7 	bl	8000288 <__aeabi_dsub>
 800a13a:	4602      	mov	r2, r0
 800a13c:	460b      	mov	r3, r1
 800a13e:	4620      	mov	r0, r4
 800a140:	4629      	mov	r1, r5
 800a142:	f7f6 f8a1 	bl	8000288 <__aeabi_dsub>
 800a146:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a148:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a14c:	4313      	orrs	r3, r2
 800a14e:	4606      	mov	r6, r0
 800a150:	460f      	mov	r7, r1
 800a152:	f040 81eb 	bne.w	800a52c <__ieee754_pow+0x6c4>
 800a156:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800a210 <__ieee754_pow+0x3a8>
 800a15a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800a15e:	2400      	movs	r4, #0
 800a160:	4622      	mov	r2, r4
 800a162:	462b      	mov	r3, r5
 800a164:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a168:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a16c:	f7f6 f88c 	bl	8000288 <__aeabi_dsub>
 800a170:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a174:	f7f6 fa40 	bl	80005f8 <__aeabi_dmul>
 800a178:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a17c:	4680      	mov	r8, r0
 800a17e:	4689      	mov	r9, r1
 800a180:	4630      	mov	r0, r6
 800a182:	4639      	mov	r1, r7
 800a184:	f7f6 fa38 	bl	80005f8 <__aeabi_dmul>
 800a188:	4602      	mov	r2, r0
 800a18a:	460b      	mov	r3, r1
 800a18c:	4640      	mov	r0, r8
 800a18e:	4649      	mov	r1, r9
 800a190:	f7f6 f87c 	bl	800028c <__adddf3>
 800a194:	4622      	mov	r2, r4
 800a196:	462b      	mov	r3, r5
 800a198:	4680      	mov	r8, r0
 800a19a:	4689      	mov	r9, r1
 800a19c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1a0:	f7f6 fa2a 	bl	80005f8 <__aeabi_dmul>
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	460d      	mov	r5, r1
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	4649      	mov	r1, r9
 800a1ae:	4640      	mov	r0, r8
 800a1b0:	e9cd 4500 	strd	r4, r5, [sp]
 800a1b4:	f7f6 f86a 	bl	800028c <__adddf3>
 800a1b8:	4b1c      	ldr	r3, [pc, #112]	; (800a22c <__ieee754_pow+0x3c4>)
 800a1ba:	4299      	cmp	r1, r3
 800a1bc:	4606      	mov	r6, r0
 800a1be:	460f      	mov	r7, r1
 800a1c0:	468b      	mov	fp, r1
 800a1c2:	f340 82f7 	ble.w	800a7b4 <__ieee754_pow+0x94c>
 800a1c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a1ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a1ce:	4303      	orrs	r3, r0
 800a1d0:	f000 81ea 	beq.w	800a5a8 <__ieee754_pow+0x740>
 800a1d4:	a310      	add	r3, pc, #64	; (adr r3, 800a218 <__ieee754_pow+0x3b0>)
 800a1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1de:	f7f6 fa0b 	bl	80005f8 <__aeabi_dmul>
 800a1e2:	a30d      	add	r3, pc, #52	; (adr r3, 800a218 <__ieee754_pow+0x3b0>)
 800a1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e8:	e6d5      	b.n	8009f96 <__ieee754_pow+0x12e>
 800a1ea:	bf00      	nop
 800a1ec:	f3af 8000 	nop.w
 800a1f0:	60000000 	.word	0x60000000
 800a1f4:	3ff71547 	.word	0x3ff71547
 800a1f8:	f85ddf44 	.word	0xf85ddf44
 800a1fc:	3e54ae0b 	.word	0x3e54ae0b
 800a200:	55555555 	.word	0x55555555
 800a204:	3fd55555 	.word	0x3fd55555
 800a208:	652b82fe 	.word	0x652b82fe
 800a20c:	3ff71547 	.word	0x3ff71547
 800a210:	00000000 	.word	0x00000000
 800a214:	bff00000 	.word	0xbff00000
 800a218:	8800759c 	.word	0x8800759c
 800a21c:	7e37e43c 	.word	0x7e37e43c
 800a220:	3ff00000 	.word	0x3ff00000
 800a224:	3fd00000 	.word	0x3fd00000
 800a228:	3fe00000 	.word	0x3fe00000
 800a22c:	408fffff 	.word	0x408fffff
 800a230:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a234:	f04f 0200 	mov.w	r2, #0
 800a238:	da05      	bge.n	800a246 <__ieee754_pow+0x3de>
 800a23a:	4bd3      	ldr	r3, [pc, #844]	; (800a588 <__ieee754_pow+0x720>)
 800a23c:	f7f6 f9dc 	bl	80005f8 <__aeabi_dmul>
 800a240:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a244:	460c      	mov	r4, r1
 800a246:	1523      	asrs	r3, r4, #20
 800a248:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a24c:	4413      	add	r3, r2
 800a24e:	9309      	str	r3, [sp, #36]	; 0x24
 800a250:	4bce      	ldr	r3, [pc, #824]	; (800a58c <__ieee754_pow+0x724>)
 800a252:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a256:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a25a:	429c      	cmp	r4, r3
 800a25c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a260:	dd08      	ble.n	800a274 <__ieee754_pow+0x40c>
 800a262:	4bcb      	ldr	r3, [pc, #812]	; (800a590 <__ieee754_pow+0x728>)
 800a264:	429c      	cmp	r4, r3
 800a266:	f340 815e 	ble.w	800a526 <__ieee754_pow+0x6be>
 800a26a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a26c:	3301      	adds	r3, #1
 800a26e:	9309      	str	r3, [sp, #36]	; 0x24
 800a270:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a274:	f04f 0a00 	mov.w	sl, #0
 800a278:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a27c:	930c      	str	r3, [sp, #48]	; 0x30
 800a27e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a280:	4bc4      	ldr	r3, [pc, #784]	; (800a594 <__ieee754_pow+0x72c>)
 800a282:	4413      	add	r3, r2
 800a284:	ed93 7b00 	vldr	d7, [r3]
 800a288:	4629      	mov	r1, r5
 800a28a:	ec53 2b17 	vmov	r2, r3, d7
 800a28e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a292:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a296:	f7f5 fff7 	bl	8000288 <__aeabi_dsub>
 800a29a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a29e:	4606      	mov	r6, r0
 800a2a0:	460f      	mov	r7, r1
 800a2a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2a6:	f7f5 fff1 	bl	800028c <__adddf3>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	2000      	movs	r0, #0
 800a2b0:	49b9      	ldr	r1, [pc, #740]	; (800a598 <__ieee754_pow+0x730>)
 800a2b2:	f7f6 facb 	bl	800084c <__aeabi_ddiv>
 800a2b6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	460b      	mov	r3, r1
 800a2be:	4630      	mov	r0, r6
 800a2c0:	4639      	mov	r1, r7
 800a2c2:	f7f6 f999 	bl	80005f8 <__aeabi_dmul>
 800a2c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2ca:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a2ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9302      	str	r3, [sp, #8]
 800a2d6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a2da:	106d      	asrs	r5, r5, #1
 800a2dc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a2e0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a2ea:	4640      	mov	r0, r8
 800a2ec:	4649      	mov	r1, r9
 800a2ee:	4614      	mov	r4, r2
 800a2f0:	461d      	mov	r5, r3
 800a2f2:	f7f6 f981 	bl	80005f8 <__aeabi_dmul>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	4639      	mov	r1, r7
 800a2fe:	f7f5 ffc3 	bl	8000288 <__aeabi_dsub>
 800a302:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a306:	4606      	mov	r6, r0
 800a308:	460f      	mov	r7, r1
 800a30a:	4620      	mov	r0, r4
 800a30c:	4629      	mov	r1, r5
 800a30e:	f7f5 ffbb 	bl	8000288 <__aeabi_dsub>
 800a312:	4602      	mov	r2, r0
 800a314:	460b      	mov	r3, r1
 800a316:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a31a:	f7f5 ffb5 	bl	8000288 <__aeabi_dsub>
 800a31e:	4642      	mov	r2, r8
 800a320:	464b      	mov	r3, r9
 800a322:	f7f6 f969 	bl	80005f8 <__aeabi_dmul>
 800a326:	4602      	mov	r2, r0
 800a328:	460b      	mov	r3, r1
 800a32a:	4630      	mov	r0, r6
 800a32c:	4639      	mov	r1, r7
 800a32e:	f7f5 ffab 	bl	8000288 <__aeabi_dsub>
 800a332:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a336:	f7f6 f95f 	bl	80005f8 <__aeabi_dmul>
 800a33a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a33e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a342:	4610      	mov	r0, r2
 800a344:	4619      	mov	r1, r3
 800a346:	f7f6 f957 	bl	80005f8 <__aeabi_dmul>
 800a34a:	a37b      	add	r3, pc, #492	; (adr r3, 800a538 <__ieee754_pow+0x6d0>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	4604      	mov	r4, r0
 800a352:	460d      	mov	r5, r1
 800a354:	f7f6 f950 	bl	80005f8 <__aeabi_dmul>
 800a358:	a379      	add	r3, pc, #484	; (adr r3, 800a540 <__ieee754_pow+0x6d8>)
 800a35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35e:	f7f5 ff95 	bl	800028c <__adddf3>
 800a362:	4622      	mov	r2, r4
 800a364:	462b      	mov	r3, r5
 800a366:	f7f6 f947 	bl	80005f8 <__aeabi_dmul>
 800a36a:	a377      	add	r3, pc, #476	; (adr r3, 800a548 <__ieee754_pow+0x6e0>)
 800a36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a370:	f7f5 ff8c 	bl	800028c <__adddf3>
 800a374:	4622      	mov	r2, r4
 800a376:	462b      	mov	r3, r5
 800a378:	f7f6 f93e 	bl	80005f8 <__aeabi_dmul>
 800a37c:	a374      	add	r3, pc, #464	; (adr r3, 800a550 <__ieee754_pow+0x6e8>)
 800a37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a382:	f7f5 ff83 	bl	800028c <__adddf3>
 800a386:	4622      	mov	r2, r4
 800a388:	462b      	mov	r3, r5
 800a38a:	f7f6 f935 	bl	80005f8 <__aeabi_dmul>
 800a38e:	a372      	add	r3, pc, #456	; (adr r3, 800a558 <__ieee754_pow+0x6f0>)
 800a390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a394:	f7f5 ff7a 	bl	800028c <__adddf3>
 800a398:	4622      	mov	r2, r4
 800a39a:	462b      	mov	r3, r5
 800a39c:	f7f6 f92c 	bl	80005f8 <__aeabi_dmul>
 800a3a0:	a36f      	add	r3, pc, #444	; (adr r3, 800a560 <__ieee754_pow+0x6f8>)
 800a3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a6:	f7f5 ff71 	bl	800028c <__adddf3>
 800a3aa:	4622      	mov	r2, r4
 800a3ac:	4606      	mov	r6, r0
 800a3ae:	460f      	mov	r7, r1
 800a3b0:	462b      	mov	r3, r5
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	4629      	mov	r1, r5
 800a3b6:	f7f6 f91f 	bl	80005f8 <__aeabi_dmul>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4630      	mov	r0, r6
 800a3c0:	4639      	mov	r1, r7
 800a3c2:	f7f6 f919 	bl	80005f8 <__aeabi_dmul>
 800a3c6:	4642      	mov	r2, r8
 800a3c8:	4604      	mov	r4, r0
 800a3ca:	460d      	mov	r5, r1
 800a3cc:	464b      	mov	r3, r9
 800a3ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3d2:	f7f5 ff5b 	bl	800028c <__adddf3>
 800a3d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a3da:	f7f6 f90d 	bl	80005f8 <__aeabi_dmul>
 800a3de:	4622      	mov	r2, r4
 800a3e0:	462b      	mov	r3, r5
 800a3e2:	f7f5 ff53 	bl	800028c <__adddf3>
 800a3e6:	4642      	mov	r2, r8
 800a3e8:	4606      	mov	r6, r0
 800a3ea:	460f      	mov	r7, r1
 800a3ec:	464b      	mov	r3, r9
 800a3ee:	4640      	mov	r0, r8
 800a3f0:	4649      	mov	r1, r9
 800a3f2:	f7f6 f901 	bl	80005f8 <__aeabi_dmul>
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	4b68      	ldr	r3, [pc, #416]	; (800a59c <__ieee754_pow+0x734>)
 800a3fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a3fe:	f7f5 ff45 	bl	800028c <__adddf3>
 800a402:	4632      	mov	r2, r6
 800a404:	463b      	mov	r3, r7
 800a406:	f7f5 ff41 	bl	800028c <__adddf3>
 800a40a:	9802      	ldr	r0, [sp, #8]
 800a40c:	460d      	mov	r5, r1
 800a40e:	4604      	mov	r4, r0
 800a410:	4602      	mov	r2, r0
 800a412:	460b      	mov	r3, r1
 800a414:	4640      	mov	r0, r8
 800a416:	4649      	mov	r1, r9
 800a418:	f7f6 f8ee 	bl	80005f8 <__aeabi_dmul>
 800a41c:	2200      	movs	r2, #0
 800a41e:	4680      	mov	r8, r0
 800a420:	4689      	mov	r9, r1
 800a422:	4b5e      	ldr	r3, [pc, #376]	; (800a59c <__ieee754_pow+0x734>)
 800a424:	4620      	mov	r0, r4
 800a426:	4629      	mov	r1, r5
 800a428:	f7f5 ff2e 	bl	8000288 <__aeabi_dsub>
 800a42c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a430:	f7f5 ff2a 	bl	8000288 <__aeabi_dsub>
 800a434:	4602      	mov	r2, r0
 800a436:	460b      	mov	r3, r1
 800a438:	4630      	mov	r0, r6
 800a43a:	4639      	mov	r1, r7
 800a43c:	f7f5 ff24 	bl	8000288 <__aeabi_dsub>
 800a440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a444:	f7f6 f8d8 	bl	80005f8 <__aeabi_dmul>
 800a448:	4622      	mov	r2, r4
 800a44a:	4606      	mov	r6, r0
 800a44c:	460f      	mov	r7, r1
 800a44e:	462b      	mov	r3, r5
 800a450:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a454:	f7f6 f8d0 	bl	80005f8 <__aeabi_dmul>
 800a458:	4602      	mov	r2, r0
 800a45a:	460b      	mov	r3, r1
 800a45c:	4630      	mov	r0, r6
 800a45e:	4639      	mov	r1, r7
 800a460:	f7f5 ff14 	bl	800028c <__adddf3>
 800a464:	4606      	mov	r6, r0
 800a466:	460f      	mov	r7, r1
 800a468:	4602      	mov	r2, r0
 800a46a:	460b      	mov	r3, r1
 800a46c:	4640      	mov	r0, r8
 800a46e:	4649      	mov	r1, r9
 800a470:	f7f5 ff0c 	bl	800028c <__adddf3>
 800a474:	9802      	ldr	r0, [sp, #8]
 800a476:	a33c      	add	r3, pc, #240	; (adr r3, 800a568 <__ieee754_pow+0x700>)
 800a478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47c:	4604      	mov	r4, r0
 800a47e:	460d      	mov	r5, r1
 800a480:	f7f6 f8ba 	bl	80005f8 <__aeabi_dmul>
 800a484:	4642      	mov	r2, r8
 800a486:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a48a:	464b      	mov	r3, r9
 800a48c:	4620      	mov	r0, r4
 800a48e:	4629      	mov	r1, r5
 800a490:	f7f5 fefa 	bl	8000288 <__aeabi_dsub>
 800a494:	4602      	mov	r2, r0
 800a496:	460b      	mov	r3, r1
 800a498:	4630      	mov	r0, r6
 800a49a:	4639      	mov	r1, r7
 800a49c:	f7f5 fef4 	bl	8000288 <__aeabi_dsub>
 800a4a0:	a333      	add	r3, pc, #204	; (adr r3, 800a570 <__ieee754_pow+0x708>)
 800a4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a6:	f7f6 f8a7 	bl	80005f8 <__aeabi_dmul>
 800a4aa:	a333      	add	r3, pc, #204	; (adr r3, 800a578 <__ieee754_pow+0x710>)
 800a4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b0:	4606      	mov	r6, r0
 800a4b2:	460f      	mov	r7, r1
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	4629      	mov	r1, r5
 800a4b8:	f7f6 f89e 	bl	80005f8 <__aeabi_dmul>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	4639      	mov	r1, r7
 800a4c4:	f7f5 fee2 	bl	800028c <__adddf3>
 800a4c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4ca:	4b35      	ldr	r3, [pc, #212]	; (800a5a0 <__ieee754_pow+0x738>)
 800a4cc:	4413      	add	r3, r2
 800a4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d2:	f7f5 fedb 	bl	800028c <__adddf3>
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4da:	460d      	mov	r5, r1
 800a4dc:	f7f6 f822 	bl	8000524 <__aeabi_i2d>
 800a4e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4e2:	4b30      	ldr	r3, [pc, #192]	; (800a5a4 <__ieee754_pow+0x73c>)
 800a4e4:	4413      	add	r3, r2
 800a4e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4ea:	4606      	mov	r6, r0
 800a4ec:	460f      	mov	r7, r1
 800a4ee:	4622      	mov	r2, r4
 800a4f0:	462b      	mov	r3, r5
 800a4f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4f6:	f7f5 fec9 	bl	800028c <__adddf3>
 800a4fa:	4642      	mov	r2, r8
 800a4fc:	464b      	mov	r3, r9
 800a4fe:	f7f5 fec5 	bl	800028c <__adddf3>
 800a502:	4632      	mov	r2, r6
 800a504:	463b      	mov	r3, r7
 800a506:	f7f5 fec1 	bl	800028c <__adddf3>
 800a50a:	9802      	ldr	r0, [sp, #8]
 800a50c:	4632      	mov	r2, r6
 800a50e:	463b      	mov	r3, r7
 800a510:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a514:	f7f5 feb8 	bl	8000288 <__aeabi_dsub>
 800a518:	4642      	mov	r2, r8
 800a51a:	464b      	mov	r3, r9
 800a51c:	f7f5 feb4 	bl	8000288 <__aeabi_dsub>
 800a520:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a524:	e607      	b.n	800a136 <__ieee754_pow+0x2ce>
 800a526:	f04f 0a01 	mov.w	sl, #1
 800a52a:	e6a5      	b.n	800a278 <__ieee754_pow+0x410>
 800a52c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800a580 <__ieee754_pow+0x718>
 800a530:	e613      	b.n	800a15a <__ieee754_pow+0x2f2>
 800a532:	bf00      	nop
 800a534:	f3af 8000 	nop.w
 800a538:	4a454eef 	.word	0x4a454eef
 800a53c:	3fca7e28 	.word	0x3fca7e28
 800a540:	93c9db65 	.word	0x93c9db65
 800a544:	3fcd864a 	.word	0x3fcd864a
 800a548:	a91d4101 	.word	0xa91d4101
 800a54c:	3fd17460 	.word	0x3fd17460
 800a550:	518f264d 	.word	0x518f264d
 800a554:	3fd55555 	.word	0x3fd55555
 800a558:	db6fabff 	.word	0xdb6fabff
 800a55c:	3fdb6db6 	.word	0x3fdb6db6
 800a560:	33333303 	.word	0x33333303
 800a564:	3fe33333 	.word	0x3fe33333
 800a568:	e0000000 	.word	0xe0000000
 800a56c:	3feec709 	.word	0x3feec709
 800a570:	dc3a03fd 	.word	0xdc3a03fd
 800a574:	3feec709 	.word	0x3feec709
 800a578:	145b01f5 	.word	0x145b01f5
 800a57c:	be3e2fe0 	.word	0xbe3e2fe0
 800a580:	00000000 	.word	0x00000000
 800a584:	3ff00000 	.word	0x3ff00000
 800a588:	43400000 	.word	0x43400000
 800a58c:	0003988e 	.word	0x0003988e
 800a590:	000bb679 	.word	0x000bb679
 800a594:	0800bce0 	.word	0x0800bce0
 800a598:	3ff00000 	.word	0x3ff00000
 800a59c:	40080000 	.word	0x40080000
 800a5a0:	0800bd00 	.word	0x0800bd00
 800a5a4:	0800bcf0 	.word	0x0800bcf0
 800a5a8:	a3b4      	add	r3, pc, #720	; (adr r3, 800a87c <__ieee754_pow+0xa14>)
 800a5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ae:	4640      	mov	r0, r8
 800a5b0:	4649      	mov	r1, r9
 800a5b2:	f7f5 fe6b 	bl	800028c <__adddf3>
 800a5b6:	4622      	mov	r2, r4
 800a5b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a5bc:	462b      	mov	r3, r5
 800a5be:	4630      	mov	r0, r6
 800a5c0:	4639      	mov	r1, r7
 800a5c2:	f7f5 fe61 	bl	8000288 <__aeabi_dsub>
 800a5c6:	4602      	mov	r2, r0
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5ce:	f7f6 faa3 	bl	8000b18 <__aeabi_dcmpgt>
 800a5d2:	2800      	cmp	r0, #0
 800a5d4:	f47f adfe 	bne.w	800a1d4 <__ieee754_pow+0x36c>
 800a5d8:	4aa3      	ldr	r2, [pc, #652]	; (800a868 <__ieee754_pow+0xa00>)
 800a5da:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	f340 810a 	ble.w	800a7f8 <__ieee754_pow+0x990>
 800a5e4:	151b      	asrs	r3, r3, #20
 800a5e6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a5ea:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a5ee:	fa4a f303 	asr.w	r3, sl, r3
 800a5f2:	445b      	add	r3, fp
 800a5f4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a5f8:	4e9c      	ldr	r6, [pc, #624]	; (800a86c <__ieee754_pow+0xa04>)
 800a5fa:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a5fe:	4116      	asrs	r6, r2
 800a600:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a604:	2000      	movs	r0, #0
 800a606:	ea23 0106 	bic.w	r1, r3, r6
 800a60a:	f1c2 0214 	rsb	r2, r2, #20
 800a60e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a612:	fa4a fa02 	asr.w	sl, sl, r2
 800a616:	f1bb 0f00 	cmp.w	fp, #0
 800a61a:	4602      	mov	r2, r0
 800a61c:	460b      	mov	r3, r1
 800a61e:	4620      	mov	r0, r4
 800a620:	4629      	mov	r1, r5
 800a622:	bfb8      	it	lt
 800a624:	f1ca 0a00 	rsblt	sl, sl, #0
 800a628:	f7f5 fe2e 	bl	8000288 <__aeabi_dsub>
 800a62c:	e9cd 0100 	strd	r0, r1, [sp]
 800a630:	4642      	mov	r2, r8
 800a632:	464b      	mov	r3, r9
 800a634:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a638:	f7f5 fe28 	bl	800028c <__adddf3>
 800a63c:	2000      	movs	r0, #0
 800a63e:	a378      	add	r3, pc, #480	; (adr r3, 800a820 <__ieee754_pow+0x9b8>)
 800a640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a644:	4604      	mov	r4, r0
 800a646:	460d      	mov	r5, r1
 800a648:	f7f5 ffd6 	bl	80005f8 <__aeabi_dmul>
 800a64c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a650:	4606      	mov	r6, r0
 800a652:	460f      	mov	r7, r1
 800a654:	4620      	mov	r0, r4
 800a656:	4629      	mov	r1, r5
 800a658:	f7f5 fe16 	bl	8000288 <__aeabi_dsub>
 800a65c:	4602      	mov	r2, r0
 800a65e:	460b      	mov	r3, r1
 800a660:	4640      	mov	r0, r8
 800a662:	4649      	mov	r1, r9
 800a664:	f7f5 fe10 	bl	8000288 <__aeabi_dsub>
 800a668:	a36f      	add	r3, pc, #444	; (adr r3, 800a828 <__ieee754_pow+0x9c0>)
 800a66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66e:	f7f5 ffc3 	bl	80005f8 <__aeabi_dmul>
 800a672:	a36f      	add	r3, pc, #444	; (adr r3, 800a830 <__ieee754_pow+0x9c8>)
 800a674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a678:	4680      	mov	r8, r0
 800a67a:	4689      	mov	r9, r1
 800a67c:	4620      	mov	r0, r4
 800a67e:	4629      	mov	r1, r5
 800a680:	f7f5 ffba 	bl	80005f8 <__aeabi_dmul>
 800a684:	4602      	mov	r2, r0
 800a686:	460b      	mov	r3, r1
 800a688:	4640      	mov	r0, r8
 800a68a:	4649      	mov	r1, r9
 800a68c:	f7f5 fdfe 	bl	800028c <__adddf3>
 800a690:	4604      	mov	r4, r0
 800a692:	460d      	mov	r5, r1
 800a694:	4602      	mov	r2, r0
 800a696:	460b      	mov	r3, r1
 800a698:	4630      	mov	r0, r6
 800a69a:	4639      	mov	r1, r7
 800a69c:	f7f5 fdf6 	bl	800028c <__adddf3>
 800a6a0:	4632      	mov	r2, r6
 800a6a2:	463b      	mov	r3, r7
 800a6a4:	4680      	mov	r8, r0
 800a6a6:	4689      	mov	r9, r1
 800a6a8:	f7f5 fdee 	bl	8000288 <__aeabi_dsub>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	4620      	mov	r0, r4
 800a6b2:	4629      	mov	r1, r5
 800a6b4:	f7f5 fde8 	bl	8000288 <__aeabi_dsub>
 800a6b8:	4642      	mov	r2, r8
 800a6ba:	4606      	mov	r6, r0
 800a6bc:	460f      	mov	r7, r1
 800a6be:	464b      	mov	r3, r9
 800a6c0:	4640      	mov	r0, r8
 800a6c2:	4649      	mov	r1, r9
 800a6c4:	f7f5 ff98 	bl	80005f8 <__aeabi_dmul>
 800a6c8:	a35b      	add	r3, pc, #364	; (adr r3, 800a838 <__ieee754_pow+0x9d0>)
 800a6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ce:	4604      	mov	r4, r0
 800a6d0:	460d      	mov	r5, r1
 800a6d2:	f7f5 ff91 	bl	80005f8 <__aeabi_dmul>
 800a6d6:	a35a      	add	r3, pc, #360	; (adr r3, 800a840 <__ieee754_pow+0x9d8>)
 800a6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6dc:	f7f5 fdd4 	bl	8000288 <__aeabi_dsub>
 800a6e0:	4622      	mov	r2, r4
 800a6e2:	462b      	mov	r3, r5
 800a6e4:	f7f5 ff88 	bl	80005f8 <__aeabi_dmul>
 800a6e8:	a357      	add	r3, pc, #348	; (adr r3, 800a848 <__ieee754_pow+0x9e0>)
 800a6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ee:	f7f5 fdcd 	bl	800028c <__adddf3>
 800a6f2:	4622      	mov	r2, r4
 800a6f4:	462b      	mov	r3, r5
 800a6f6:	f7f5 ff7f 	bl	80005f8 <__aeabi_dmul>
 800a6fa:	a355      	add	r3, pc, #340	; (adr r3, 800a850 <__ieee754_pow+0x9e8>)
 800a6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a700:	f7f5 fdc2 	bl	8000288 <__aeabi_dsub>
 800a704:	4622      	mov	r2, r4
 800a706:	462b      	mov	r3, r5
 800a708:	f7f5 ff76 	bl	80005f8 <__aeabi_dmul>
 800a70c:	a352      	add	r3, pc, #328	; (adr r3, 800a858 <__ieee754_pow+0x9f0>)
 800a70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a712:	f7f5 fdbb 	bl	800028c <__adddf3>
 800a716:	4622      	mov	r2, r4
 800a718:	462b      	mov	r3, r5
 800a71a:	f7f5 ff6d 	bl	80005f8 <__aeabi_dmul>
 800a71e:	4602      	mov	r2, r0
 800a720:	460b      	mov	r3, r1
 800a722:	4640      	mov	r0, r8
 800a724:	4649      	mov	r1, r9
 800a726:	f7f5 fdaf 	bl	8000288 <__aeabi_dsub>
 800a72a:	4604      	mov	r4, r0
 800a72c:	460d      	mov	r5, r1
 800a72e:	4602      	mov	r2, r0
 800a730:	460b      	mov	r3, r1
 800a732:	4640      	mov	r0, r8
 800a734:	4649      	mov	r1, r9
 800a736:	f7f5 ff5f 	bl	80005f8 <__aeabi_dmul>
 800a73a:	2200      	movs	r2, #0
 800a73c:	e9cd 0100 	strd	r0, r1, [sp]
 800a740:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a744:	4620      	mov	r0, r4
 800a746:	4629      	mov	r1, r5
 800a748:	f7f5 fd9e 	bl	8000288 <__aeabi_dsub>
 800a74c:	4602      	mov	r2, r0
 800a74e:	460b      	mov	r3, r1
 800a750:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a754:	f7f6 f87a 	bl	800084c <__aeabi_ddiv>
 800a758:	4632      	mov	r2, r6
 800a75a:	4604      	mov	r4, r0
 800a75c:	460d      	mov	r5, r1
 800a75e:	463b      	mov	r3, r7
 800a760:	4640      	mov	r0, r8
 800a762:	4649      	mov	r1, r9
 800a764:	f7f5 ff48 	bl	80005f8 <__aeabi_dmul>
 800a768:	4632      	mov	r2, r6
 800a76a:	463b      	mov	r3, r7
 800a76c:	f7f5 fd8e 	bl	800028c <__adddf3>
 800a770:	4602      	mov	r2, r0
 800a772:	460b      	mov	r3, r1
 800a774:	4620      	mov	r0, r4
 800a776:	4629      	mov	r1, r5
 800a778:	f7f5 fd86 	bl	8000288 <__aeabi_dsub>
 800a77c:	4642      	mov	r2, r8
 800a77e:	464b      	mov	r3, r9
 800a780:	f7f5 fd82 	bl	8000288 <__aeabi_dsub>
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	2000      	movs	r0, #0
 800a78a:	4939      	ldr	r1, [pc, #228]	; (800a870 <__ieee754_pow+0xa08>)
 800a78c:	f7f5 fd7c 	bl	8000288 <__aeabi_dsub>
 800a790:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a794:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a798:	4602      	mov	r2, r0
 800a79a:	460b      	mov	r3, r1
 800a79c:	da2f      	bge.n	800a7fe <__ieee754_pow+0x996>
 800a79e:	4650      	mov	r0, sl
 800a7a0:	ec43 2b10 	vmov	d0, r2, r3
 800a7a4:	f000 f9c0 	bl	800ab28 <scalbn>
 800a7a8:	ec51 0b10 	vmov	r0, r1, d0
 800a7ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a7b0:	f7ff bbf1 	b.w	8009f96 <__ieee754_pow+0x12e>
 800a7b4:	4b2f      	ldr	r3, [pc, #188]	; (800a874 <__ieee754_pow+0xa0c>)
 800a7b6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a7ba:	429e      	cmp	r6, r3
 800a7bc:	f77f af0c 	ble.w	800a5d8 <__ieee754_pow+0x770>
 800a7c0:	4b2d      	ldr	r3, [pc, #180]	; (800a878 <__ieee754_pow+0xa10>)
 800a7c2:	440b      	add	r3, r1
 800a7c4:	4303      	orrs	r3, r0
 800a7c6:	d00b      	beq.n	800a7e0 <__ieee754_pow+0x978>
 800a7c8:	a325      	add	r3, pc, #148	; (adr r3, 800a860 <__ieee754_pow+0x9f8>)
 800a7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7d2:	f7f5 ff11 	bl	80005f8 <__aeabi_dmul>
 800a7d6:	a322      	add	r3, pc, #136	; (adr r3, 800a860 <__ieee754_pow+0x9f8>)
 800a7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7dc:	f7ff bbdb 	b.w	8009f96 <__ieee754_pow+0x12e>
 800a7e0:	4622      	mov	r2, r4
 800a7e2:	462b      	mov	r3, r5
 800a7e4:	f7f5 fd50 	bl	8000288 <__aeabi_dsub>
 800a7e8:	4642      	mov	r2, r8
 800a7ea:	464b      	mov	r3, r9
 800a7ec:	f7f6 f98a 	bl	8000b04 <__aeabi_dcmpge>
 800a7f0:	2800      	cmp	r0, #0
 800a7f2:	f43f aef1 	beq.w	800a5d8 <__ieee754_pow+0x770>
 800a7f6:	e7e7      	b.n	800a7c8 <__ieee754_pow+0x960>
 800a7f8:	f04f 0a00 	mov.w	sl, #0
 800a7fc:	e718      	b.n	800a630 <__ieee754_pow+0x7c8>
 800a7fe:	4621      	mov	r1, r4
 800a800:	e7d4      	b.n	800a7ac <__ieee754_pow+0x944>
 800a802:	2000      	movs	r0, #0
 800a804:	491a      	ldr	r1, [pc, #104]	; (800a870 <__ieee754_pow+0xa08>)
 800a806:	f7ff bb8f 	b.w	8009f28 <__ieee754_pow+0xc0>
 800a80a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a80e:	f7ff bb8b 	b.w	8009f28 <__ieee754_pow+0xc0>
 800a812:	4630      	mov	r0, r6
 800a814:	4639      	mov	r1, r7
 800a816:	f7ff bb87 	b.w	8009f28 <__ieee754_pow+0xc0>
 800a81a:	4693      	mov	fp, r2
 800a81c:	f7ff bb98 	b.w	8009f50 <__ieee754_pow+0xe8>
 800a820:	00000000 	.word	0x00000000
 800a824:	3fe62e43 	.word	0x3fe62e43
 800a828:	fefa39ef 	.word	0xfefa39ef
 800a82c:	3fe62e42 	.word	0x3fe62e42
 800a830:	0ca86c39 	.word	0x0ca86c39
 800a834:	be205c61 	.word	0xbe205c61
 800a838:	72bea4d0 	.word	0x72bea4d0
 800a83c:	3e663769 	.word	0x3e663769
 800a840:	c5d26bf1 	.word	0xc5d26bf1
 800a844:	3ebbbd41 	.word	0x3ebbbd41
 800a848:	af25de2c 	.word	0xaf25de2c
 800a84c:	3f11566a 	.word	0x3f11566a
 800a850:	16bebd93 	.word	0x16bebd93
 800a854:	3f66c16c 	.word	0x3f66c16c
 800a858:	5555553e 	.word	0x5555553e
 800a85c:	3fc55555 	.word	0x3fc55555
 800a860:	c2f8f359 	.word	0xc2f8f359
 800a864:	01a56e1f 	.word	0x01a56e1f
 800a868:	3fe00000 	.word	0x3fe00000
 800a86c:	000fffff 	.word	0x000fffff
 800a870:	3ff00000 	.word	0x3ff00000
 800a874:	4090cbff 	.word	0x4090cbff
 800a878:	3f6f3400 	.word	0x3f6f3400
 800a87c:	652b82fe 	.word	0x652b82fe
 800a880:	3c971547 	.word	0x3c971547

0800a884 <__ieee754_sqrt>:
 800a884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a888:	4955      	ldr	r1, [pc, #340]	; (800a9e0 <__ieee754_sqrt+0x15c>)
 800a88a:	ec55 4b10 	vmov	r4, r5, d0
 800a88e:	43a9      	bics	r1, r5
 800a890:	462b      	mov	r3, r5
 800a892:	462a      	mov	r2, r5
 800a894:	d112      	bne.n	800a8bc <__ieee754_sqrt+0x38>
 800a896:	ee10 2a10 	vmov	r2, s0
 800a89a:	ee10 0a10 	vmov	r0, s0
 800a89e:	4629      	mov	r1, r5
 800a8a0:	f7f5 feaa 	bl	80005f8 <__aeabi_dmul>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	460b      	mov	r3, r1
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	4629      	mov	r1, r5
 800a8ac:	f7f5 fcee 	bl	800028c <__adddf3>
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	460d      	mov	r5, r1
 800a8b4:	ec45 4b10 	vmov	d0, r4, r5
 800a8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8bc:	2d00      	cmp	r5, #0
 800a8be:	ee10 0a10 	vmov	r0, s0
 800a8c2:	4621      	mov	r1, r4
 800a8c4:	dc0f      	bgt.n	800a8e6 <__ieee754_sqrt+0x62>
 800a8c6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a8ca:	4330      	orrs	r0, r6
 800a8cc:	d0f2      	beq.n	800a8b4 <__ieee754_sqrt+0x30>
 800a8ce:	b155      	cbz	r5, 800a8e6 <__ieee754_sqrt+0x62>
 800a8d0:	ee10 2a10 	vmov	r2, s0
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	f7f5 fcd6 	bl	8000288 <__aeabi_dsub>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	460b      	mov	r3, r1
 800a8e0:	f7f5 ffb4 	bl	800084c <__aeabi_ddiv>
 800a8e4:	e7e4      	b.n	800a8b0 <__ieee754_sqrt+0x2c>
 800a8e6:	151b      	asrs	r3, r3, #20
 800a8e8:	d073      	beq.n	800a9d2 <__ieee754_sqrt+0x14e>
 800a8ea:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a8ee:	07dd      	lsls	r5, r3, #31
 800a8f0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a8f4:	bf48      	it	mi
 800a8f6:	0fc8      	lsrmi	r0, r1, #31
 800a8f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a8fc:	bf44      	itt	mi
 800a8fe:	0049      	lslmi	r1, r1, #1
 800a900:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a904:	2500      	movs	r5, #0
 800a906:	1058      	asrs	r0, r3, #1
 800a908:	0fcb      	lsrs	r3, r1, #31
 800a90a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a90e:	0049      	lsls	r1, r1, #1
 800a910:	2316      	movs	r3, #22
 800a912:	462c      	mov	r4, r5
 800a914:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a918:	19a7      	adds	r7, r4, r6
 800a91a:	4297      	cmp	r7, r2
 800a91c:	bfde      	ittt	le
 800a91e:	19bc      	addle	r4, r7, r6
 800a920:	1bd2      	suble	r2, r2, r7
 800a922:	19ad      	addle	r5, r5, r6
 800a924:	0fcf      	lsrs	r7, r1, #31
 800a926:	3b01      	subs	r3, #1
 800a928:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a92c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a930:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a934:	d1f0      	bne.n	800a918 <__ieee754_sqrt+0x94>
 800a936:	f04f 0c20 	mov.w	ip, #32
 800a93a:	469e      	mov	lr, r3
 800a93c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a940:	42a2      	cmp	r2, r4
 800a942:	eb06 070e 	add.w	r7, r6, lr
 800a946:	dc02      	bgt.n	800a94e <__ieee754_sqrt+0xca>
 800a948:	d112      	bne.n	800a970 <__ieee754_sqrt+0xec>
 800a94a:	428f      	cmp	r7, r1
 800a94c:	d810      	bhi.n	800a970 <__ieee754_sqrt+0xec>
 800a94e:	2f00      	cmp	r7, #0
 800a950:	eb07 0e06 	add.w	lr, r7, r6
 800a954:	da42      	bge.n	800a9dc <__ieee754_sqrt+0x158>
 800a956:	f1be 0f00 	cmp.w	lr, #0
 800a95a:	db3f      	blt.n	800a9dc <__ieee754_sqrt+0x158>
 800a95c:	f104 0801 	add.w	r8, r4, #1
 800a960:	1b12      	subs	r2, r2, r4
 800a962:	428f      	cmp	r7, r1
 800a964:	bf88      	it	hi
 800a966:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a96a:	1bc9      	subs	r1, r1, r7
 800a96c:	4433      	add	r3, r6
 800a96e:	4644      	mov	r4, r8
 800a970:	0052      	lsls	r2, r2, #1
 800a972:	f1bc 0c01 	subs.w	ip, ip, #1
 800a976:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a97a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a97e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a982:	d1dd      	bne.n	800a940 <__ieee754_sqrt+0xbc>
 800a984:	430a      	orrs	r2, r1
 800a986:	d006      	beq.n	800a996 <__ieee754_sqrt+0x112>
 800a988:	1c5c      	adds	r4, r3, #1
 800a98a:	bf13      	iteet	ne
 800a98c:	3301      	addne	r3, #1
 800a98e:	3501      	addeq	r5, #1
 800a990:	4663      	moveq	r3, ip
 800a992:	f023 0301 	bicne.w	r3, r3, #1
 800a996:	106a      	asrs	r2, r5, #1
 800a998:	085b      	lsrs	r3, r3, #1
 800a99a:	07e9      	lsls	r1, r5, #31
 800a99c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a9a0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a9a4:	bf48      	it	mi
 800a9a6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a9aa:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a9ae:	461c      	mov	r4, r3
 800a9b0:	e780      	b.n	800a8b4 <__ieee754_sqrt+0x30>
 800a9b2:	0aca      	lsrs	r2, r1, #11
 800a9b4:	3815      	subs	r0, #21
 800a9b6:	0549      	lsls	r1, r1, #21
 800a9b8:	2a00      	cmp	r2, #0
 800a9ba:	d0fa      	beq.n	800a9b2 <__ieee754_sqrt+0x12e>
 800a9bc:	02d6      	lsls	r6, r2, #11
 800a9be:	d50a      	bpl.n	800a9d6 <__ieee754_sqrt+0x152>
 800a9c0:	f1c3 0420 	rsb	r4, r3, #32
 800a9c4:	fa21 f404 	lsr.w	r4, r1, r4
 800a9c8:	1e5d      	subs	r5, r3, #1
 800a9ca:	4099      	lsls	r1, r3
 800a9cc:	4322      	orrs	r2, r4
 800a9ce:	1b43      	subs	r3, r0, r5
 800a9d0:	e78b      	b.n	800a8ea <__ieee754_sqrt+0x66>
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	e7f0      	b.n	800a9b8 <__ieee754_sqrt+0x134>
 800a9d6:	0052      	lsls	r2, r2, #1
 800a9d8:	3301      	adds	r3, #1
 800a9da:	e7ef      	b.n	800a9bc <__ieee754_sqrt+0x138>
 800a9dc:	46a0      	mov	r8, r4
 800a9de:	e7bf      	b.n	800a960 <__ieee754_sqrt+0xdc>
 800a9e0:	7ff00000 	.word	0x7ff00000

0800a9e4 <fabs>:
 800a9e4:	ec51 0b10 	vmov	r0, r1, d0
 800a9e8:	ee10 2a10 	vmov	r2, s0
 800a9ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a9f0:	ec43 2b10 	vmov	d0, r2, r3
 800a9f4:	4770      	bx	lr

0800a9f6 <finite>:
 800a9f6:	ee10 3a90 	vmov	r3, s1
 800a9fa:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800a9fe:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800aa02:	0fc0      	lsrs	r0, r0, #31
 800aa04:	4770      	bx	lr

0800aa06 <matherr>:
 800aa06:	2000      	movs	r0, #0
 800aa08:	4770      	bx	lr
 800aa0a:	0000      	movs	r0, r0
 800aa0c:	0000      	movs	r0, r0
	...

0800aa10 <nan>:
 800aa10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800aa18 <nan+0x8>
 800aa14:	4770      	bx	lr
 800aa16:	bf00      	nop
 800aa18:	00000000 	.word	0x00000000
 800aa1c:	7ff80000 	.word	0x7ff80000

0800aa20 <rint>:
 800aa20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa22:	ec51 0b10 	vmov	r0, r1, d0
 800aa26:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800aa2a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800aa2e:	2e13      	cmp	r6, #19
 800aa30:	460b      	mov	r3, r1
 800aa32:	ee10 4a10 	vmov	r4, s0
 800aa36:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800aa3a:	dc56      	bgt.n	800aaea <rint+0xca>
 800aa3c:	2e00      	cmp	r6, #0
 800aa3e:	da2b      	bge.n	800aa98 <rint+0x78>
 800aa40:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800aa44:	4302      	orrs	r2, r0
 800aa46:	d023      	beq.n	800aa90 <rint+0x70>
 800aa48:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800aa4c:	4302      	orrs	r2, r0
 800aa4e:	4254      	negs	r4, r2
 800aa50:	4314      	orrs	r4, r2
 800aa52:	0c4b      	lsrs	r3, r1, #17
 800aa54:	0b24      	lsrs	r4, r4, #12
 800aa56:	045b      	lsls	r3, r3, #17
 800aa58:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800aa5c:	ea44 0103 	orr.w	r1, r4, r3
 800aa60:	460b      	mov	r3, r1
 800aa62:	492f      	ldr	r1, [pc, #188]	; (800ab20 <rint+0x100>)
 800aa64:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800aa68:	e9d1 6700 	ldrd	r6, r7, [r1]
 800aa6c:	4602      	mov	r2, r0
 800aa6e:	4639      	mov	r1, r7
 800aa70:	4630      	mov	r0, r6
 800aa72:	f7f5 fc0b 	bl	800028c <__adddf3>
 800aa76:	e9cd 0100 	strd	r0, r1, [sp]
 800aa7a:	463b      	mov	r3, r7
 800aa7c:	4632      	mov	r2, r6
 800aa7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa82:	f7f5 fc01 	bl	8000288 <__aeabi_dsub>
 800aa86:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aa8a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800aa8e:	4639      	mov	r1, r7
 800aa90:	ec41 0b10 	vmov	d0, r0, r1
 800aa94:	b003      	add	sp, #12
 800aa96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa98:	4a22      	ldr	r2, [pc, #136]	; (800ab24 <rint+0x104>)
 800aa9a:	4132      	asrs	r2, r6
 800aa9c:	ea01 0702 	and.w	r7, r1, r2
 800aaa0:	4307      	orrs	r7, r0
 800aaa2:	d0f5      	beq.n	800aa90 <rint+0x70>
 800aaa4:	0852      	lsrs	r2, r2, #1
 800aaa6:	4011      	ands	r1, r2
 800aaa8:	430c      	orrs	r4, r1
 800aaaa:	d00b      	beq.n	800aac4 <rint+0xa4>
 800aaac:	ea23 0202 	bic.w	r2, r3, r2
 800aab0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800aab4:	2e13      	cmp	r6, #19
 800aab6:	fa43 f306 	asr.w	r3, r3, r6
 800aaba:	bf0c      	ite	eq
 800aabc:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800aac0:	2400      	movne	r4, #0
 800aac2:	4313      	orrs	r3, r2
 800aac4:	4916      	ldr	r1, [pc, #88]	; (800ab20 <rint+0x100>)
 800aac6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800aaca:	4622      	mov	r2, r4
 800aacc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aad0:	4620      	mov	r0, r4
 800aad2:	4629      	mov	r1, r5
 800aad4:	f7f5 fbda 	bl	800028c <__adddf3>
 800aad8:	e9cd 0100 	strd	r0, r1, [sp]
 800aadc:	4622      	mov	r2, r4
 800aade:	462b      	mov	r3, r5
 800aae0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aae4:	f7f5 fbd0 	bl	8000288 <__aeabi_dsub>
 800aae8:	e7d2      	b.n	800aa90 <rint+0x70>
 800aaea:	2e33      	cmp	r6, #51	; 0x33
 800aaec:	dd07      	ble.n	800aafe <rint+0xde>
 800aaee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800aaf2:	d1cd      	bne.n	800aa90 <rint+0x70>
 800aaf4:	ee10 2a10 	vmov	r2, s0
 800aaf8:	f7f5 fbc8 	bl	800028c <__adddf3>
 800aafc:	e7c8      	b.n	800aa90 <rint+0x70>
 800aafe:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800ab02:	f04f 32ff 	mov.w	r2, #4294967295
 800ab06:	40f2      	lsrs	r2, r6
 800ab08:	4210      	tst	r0, r2
 800ab0a:	d0c1      	beq.n	800aa90 <rint+0x70>
 800ab0c:	0852      	lsrs	r2, r2, #1
 800ab0e:	4210      	tst	r0, r2
 800ab10:	bf1f      	itttt	ne
 800ab12:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800ab16:	ea20 0202 	bicne.w	r2, r0, r2
 800ab1a:	4134      	asrne	r4, r6
 800ab1c:	4314      	orrne	r4, r2
 800ab1e:	e7d1      	b.n	800aac4 <rint+0xa4>
 800ab20:	0800bd10 	.word	0x0800bd10
 800ab24:	000fffff 	.word	0x000fffff

0800ab28 <scalbn>:
 800ab28:	b570      	push	{r4, r5, r6, lr}
 800ab2a:	ec55 4b10 	vmov	r4, r5, d0
 800ab2e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ab32:	4606      	mov	r6, r0
 800ab34:	462b      	mov	r3, r5
 800ab36:	b9aa      	cbnz	r2, 800ab64 <scalbn+0x3c>
 800ab38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ab3c:	4323      	orrs	r3, r4
 800ab3e:	d03b      	beq.n	800abb8 <scalbn+0x90>
 800ab40:	4b31      	ldr	r3, [pc, #196]	; (800ac08 <scalbn+0xe0>)
 800ab42:	4629      	mov	r1, r5
 800ab44:	2200      	movs	r2, #0
 800ab46:	ee10 0a10 	vmov	r0, s0
 800ab4a:	f7f5 fd55 	bl	80005f8 <__aeabi_dmul>
 800ab4e:	4b2f      	ldr	r3, [pc, #188]	; (800ac0c <scalbn+0xe4>)
 800ab50:	429e      	cmp	r6, r3
 800ab52:	4604      	mov	r4, r0
 800ab54:	460d      	mov	r5, r1
 800ab56:	da12      	bge.n	800ab7e <scalbn+0x56>
 800ab58:	a327      	add	r3, pc, #156	; (adr r3, 800abf8 <scalbn+0xd0>)
 800ab5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab5e:	f7f5 fd4b 	bl	80005f8 <__aeabi_dmul>
 800ab62:	e009      	b.n	800ab78 <scalbn+0x50>
 800ab64:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ab68:	428a      	cmp	r2, r1
 800ab6a:	d10c      	bne.n	800ab86 <scalbn+0x5e>
 800ab6c:	ee10 2a10 	vmov	r2, s0
 800ab70:	4620      	mov	r0, r4
 800ab72:	4629      	mov	r1, r5
 800ab74:	f7f5 fb8a 	bl	800028c <__adddf3>
 800ab78:	4604      	mov	r4, r0
 800ab7a:	460d      	mov	r5, r1
 800ab7c:	e01c      	b.n	800abb8 <scalbn+0x90>
 800ab7e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ab82:	460b      	mov	r3, r1
 800ab84:	3a36      	subs	r2, #54	; 0x36
 800ab86:	4432      	add	r2, r6
 800ab88:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ab8c:	428a      	cmp	r2, r1
 800ab8e:	dd0b      	ble.n	800aba8 <scalbn+0x80>
 800ab90:	ec45 4b11 	vmov	d1, r4, r5
 800ab94:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800ac00 <scalbn+0xd8>
 800ab98:	f000 f83c 	bl	800ac14 <copysign>
 800ab9c:	a318      	add	r3, pc, #96	; (adr r3, 800ac00 <scalbn+0xd8>)
 800ab9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba2:	ec51 0b10 	vmov	r0, r1, d0
 800aba6:	e7da      	b.n	800ab5e <scalbn+0x36>
 800aba8:	2a00      	cmp	r2, #0
 800abaa:	dd08      	ble.n	800abbe <scalbn+0x96>
 800abac:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800abb0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800abb4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abb8:	ec45 4b10 	vmov	d0, r4, r5
 800abbc:	bd70      	pop	{r4, r5, r6, pc}
 800abbe:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800abc2:	da0d      	bge.n	800abe0 <scalbn+0xb8>
 800abc4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800abc8:	429e      	cmp	r6, r3
 800abca:	ec45 4b11 	vmov	d1, r4, r5
 800abce:	dce1      	bgt.n	800ab94 <scalbn+0x6c>
 800abd0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800abf8 <scalbn+0xd0>
 800abd4:	f000 f81e 	bl	800ac14 <copysign>
 800abd8:	a307      	add	r3, pc, #28	; (adr r3, 800abf8 <scalbn+0xd0>)
 800abda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abde:	e7e0      	b.n	800aba2 <scalbn+0x7a>
 800abe0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800abe4:	3236      	adds	r2, #54	; 0x36
 800abe6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800abea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abee:	4620      	mov	r0, r4
 800abf0:	4629      	mov	r1, r5
 800abf2:	2200      	movs	r2, #0
 800abf4:	4b06      	ldr	r3, [pc, #24]	; (800ac10 <scalbn+0xe8>)
 800abf6:	e7b2      	b.n	800ab5e <scalbn+0x36>
 800abf8:	c2f8f359 	.word	0xc2f8f359
 800abfc:	01a56e1f 	.word	0x01a56e1f
 800ac00:	8800759c 	.word	0x8800759c
 800ac04:	7e37e43c 	.word	0x7e37e43c
 800ac08:	43500000 	.word	0x43500000
 800ac0c:	ffff3cb0 	.word	0xffff3cb0
 800ac10:	3c900000 	.word	0x3c900000

0800ac14 <copysign>:
 800ac14:	ec51 0b10 	vmov	r0, r1, d0
 800ac18:	ee11 0a90 	vmov	r0, s3
 800ac1c:	ee10 2a10 	vmov	r2, s0
 800ac20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ac24:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ac28:	ea41 0300 	orr.w	r3, r1, r0
 800ac2c:	ec43 2b10 	vmov	d0, r2, r3
 800ac30:	4770      	bx	lr
	...

0800ac34 <_init>:
 800ac34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac36:	bf00      	nop
 800ac38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac3a:	bc08      	pop	{r3}
 800ac3c:	469e      	mov	lr, r3
 800ac3e:	4770      	bx	lr

0800ac40 <_fini>:
 800ac40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac42:	bf00      	nop
 800ac44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac46:	bc08      	pop	{r3}
 800ac48:	469e      	mov	lr, r3
 800ac4a:	4770      	bx	lr
