1. Multipliers are built using
a) binary adders
b) binary subtractors
c) dividers
d) multiplexers
a
2. Which method uses reduced number of partial products?
a) Baugh-wooley algorithm
b) Wallace trees
c) Dadda multipliers
d) Modified booth encoding
d
3. Which method is easier to manipulate accumulator content?
a) left shifting
b) right shifting
c) serial shifting
d) parallel shifting
b
4. Which multiplier is very well suited for twos-complement numbers?
a) Baugh-wooley algorithm
b) Wallace trees
c) Dadda multipliers
d) Modified booth encoding
a
5. What is the delay required to perform a single operation in a pipelined structure?
a) 2n
b) 3n
c) 4n
d) n
b
Join Sanfoundry@YouTube
6. Latches choosen are
a) static shift registers
b) any flipflop
c) dynamic shift register
d) multiplexers
c
7. Which method reduces number of cycles of operation?
a) Baugh-wooley algorithm
b) Wallace trees
c) Dadda multipliers
d) Modified booth encoding
d
8. The completion time for multiplication time in baugh-wooley method is
a) n
b) 2n
c) 3n
d) 4n
b
9. In which method minimum number of adder cells are used?
a) Baugh-wooley algorithm
b) Wallace trees
c) Dadda multipliers
d) Modified booth encoding
c
10. Which method is suitable for larger operands?
a) Baugh-wooley algorithm
b) Wallace trees
c) Dadda multipliers
d) Modified booth encoding
b
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Design of ALU Subsystem» Next - VLSI Questions and Answers – Storage Elements-1 
