#include "kernel_col.h"



#include <stdio.h>
#include <stdlib.h>

#include <arm_neon.h>


// gemm_NEON_1x10_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 1] @DRAM
// )
void gemm_NEON_1x10_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
free(C);
}

// gemm_NEON_1x10_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 1] @DRAM
// )
void gemm_NEON_1x10_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
free(C);
}

// gemm_NEON_1x11_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 1] @DRAM
// )
void gemm_NEON_1x11_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
free(C);
}

// gemm_NEON_1x11_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 1] @DRAM
// )
void gemm_NEON_1x11_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
free(C);
}

// gemm_NEON_1x12_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][12, 1] @DRAM
// )
void gemm_NEON_1x12_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 12
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(12 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
free(C);
}

// gemm_NEON_1x12_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][12, 1] @DRAM
// )
void gemm_NEON_1x12_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 12
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(12 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
free(C);
}

// gemm_NEON_1x13_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 1] @DRAM
// )
void gemm_NEON_1x13_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
free(C);
}

// gemm_NEON_1x13_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 1] @DRAM
// )
void gemm_NEON_1x13_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
free(C);
}

// gemm_NEON_1x14_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 1] @DRAM
// )
void gemm_NEON_1x14_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[13 * Ci.strides[0]] = C[52];
free(C);
}

// gemm_NEON_1x14_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 1] @DRAM
// )
void gemm_NEON_1x14_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[13 * Ci.strides[0]] += C[52];
free(C);
}

// gemm_NEON_1x15_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 1] @DRAM
// )
void gemm_NEON_1x15_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[14 * Ci.strides[0]] = C[56];
free(C);
}

// gemm_NEON_1x15_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 1] @DRAM
// )
void gemm_NEON_1x15_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[14 * Ci.strides[0]] += C[56];
free(C);
}

// gemm_NEON_1x16_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][16, 1] @DRAM
// )
void gemm_NEON_1x16_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 16
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(16 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[15 * Ci.strides[0]] = C[60];
free(C);
}

// gemm_NEON_1x16_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][16, 1] @DRAM
// )
void gemm_NEON_1x16_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 16
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(16 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[15 * Ci.strides[0]] += C[60];
free(C);
}

// gemm_NEON_1x17_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 1] @DRAM
// )
void gemm_NEON_1x17_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[16 * Ci.strides[0]] = C[64];
free(C);
}

// gemm_NEON_1x17_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 1] @DRAM
// )
void gemm_NEON_1x17_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[16 * Ci.strides[0]] += C[64];
free(C);
}

// gemm_NEON_1x18_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 1] @DRAM
// )
void gemm_NEON_1x18_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[17 * Ci.strides[0]] = C[68];
free(C);
}

// gemm_NEON_1x18_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 1] @DRAM
// )
void gemm_NEON_1x18_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[17 * Ci.strides[0]] += C[68];
free(C);
}

// gemm_NEON_1x19_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 1] @DRAM
// )
void gemm_NEON_1x19_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[18 * Ci.strides[0]] = C[72];
free(C);
}

// gemm_NEON_1x19_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 1] @DRAM
// )
void gemm_NEON_1x19_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[18 * Ci.strides[0]] += C[72];
free(C);
}

// gemm_NEON_1x1_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 1] @DRAM
// )
void gemm_NEON_1x1_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
free(C);
}

// gemm_NEON_1x1_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 1] @DRAM
// )
void gemm_NEON_1x1_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
free(C);
}

// gemm_NEON_1x20_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][20, 1] @DRAM
// )
void gemm_NEON_1x20_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[18 * Ci.strides[0]] = C[72];
Ci.data[19 * Ci.strides[0]] = C[76];
free(C);
}

// gemm_NEON_1x20_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][20, 1] @DRAM
// )
void gemm_NEON_1x20_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[18 * Ci.strides[0]] += C[72];
Ci.data[19 * Ci.strides[0]] += C[76];
free(C);
}

// gemm_NEON_1x2_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 1] @DRAM
// )
void gemm_NEON_1x2_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
free(C);
}

// gemm_NEON_1x2_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 1] @DRAM
// )
void gemm_NEON_1x2_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
free(C);
}

// gemm_NEON_1x3_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 1] @DRAM
// )
void gemm_NEON_1x3_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
free(C);
}

// gemm_NEON_1x3_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 1] @DRAM
// )
void gemm_NEON_1x3_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
free(C);
}

// gemm_NEON_1x4_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][4, 1] @DRAM
// )
void gemm_NEON_1x4_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 4
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(4 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
free(C);
}

// gemm_NEON_1x4_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][4, 1] @DRAM
// )
void gemm_NEON_1x4_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 4
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(4 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
free(C);
}

// gemm_NEON_1x5_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 1] @DRAM
// )
void gemm_NEON_1x5_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
free(C);
}

// gemm_NEON_1x5_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 1] @DRAM
// )
void gemm_NEON_1x5_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
free(C);
}

// gemm_NEON_1x6_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 1] @DRAM
// )
void gemm_NEON_1x6_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
free(C);
}

// gemm_NEON_1x6_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 1] @DRAM
// )
void gemm_NEON_1x6_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
free(C);
}

// gemm_NEON_1x7_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 1] @DRAM
// )
void gemm_NEON_1x7_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
free(C);
}

// gemm_NEON_1x7_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 1] @DRAM
// )
void gemm_NEON_1x7_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
free(C);
}

// gemm_NEON_1x8_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 1] @DRAM
// )
void gemm_NEON_1x8_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 8
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
free(C);
}

// gemm_NEON_1x8_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 1] @DRAM
// )
void gemm_NEON_1x8_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 8
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
free(C);
}

// gemm_NEON_1x9_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 1] @DRAM
// )
void gemm_NEON_1x9_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[8 * Ci.strides[0]] = C[32];
free(C);
}

// gemm_NEON_1x9_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 1] @DRAM
// )
void gemm_NEON_1x9_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[8 * Ci.strides[0]] += C[32];
free(C);
}

// gemm_NEON_2x10_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 2] @DRAM
// )
void gemm_NEON_2x10_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
free(C);
}

// gemm_NEON_2x10_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 2] @DRAM
// )
void gemm_NEON_2x10_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
free(C);
}

// gemm_NEON_2x11_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 2] @DRAM
// )
void gemm_NEON_2x11_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
free(C);
}

// gemm_NEON_2x11_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 2] @DRAM
// )
void gemm_NEON_2x11_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
free(C);
}

// gemm_NEON_2x12_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][12, 2] @DRAM
// )
void gemm_NEON_2x12_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 12
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(12 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
free(C);
}

// gemm_NEON_2x12_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][12, 2] @DRAM
// )
void gemm_NEON_2x12_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 12
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(12 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
free(C);
}

// gemm_NEON_2x13_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 2] @DRAM
// )
void gemm_NEON_2x13_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
free(C);
}

// gemm_NEON_2x13_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 2] @DRAM
// )
void gemm_NEON_2x13_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
free(C);
}

// gemm_NEON_2x14_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 2] @DRAM
// )
void gemm_NEON_2x14_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
free(C);
}

// gemm_NEON_2x14_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 2] @DRAM
// )
void gemm_NEON_2x14_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
free(C);
}

// gemm_NEON_2x15_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 2] @DRAM
// )
void gemm_NEON_2x15_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
free(C);
}

// gemm_NEON_2x15_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 2] @DRAM
// )
void gemm_NEON_2x15_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
free(C);
}

// gemm_NEON_2x16_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][16, 2] @DRAM
// )
void gemm_NEON_2x16_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 16
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(16 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
free(C);
}

// gemm_NEON_2x16_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][16, 2] @DRAM
// )
void gemm_NEON_2x16_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 16
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(16 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
free(C);
}

// gemm_NEON_2x17_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 2] @DRAM
// )
void gemm_NEON_2x17_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
free(C);
}

// gemm_NEON_2x17_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 2] @DRAM
// )
void gemm_NEON_2x17_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
free(C);
}

// gemm_NEON_2x18_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 2] @DRAM
// )
void gemm_NEON_2x18_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
free(C);
}

// gemm_NEON_2x18_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 2] @DRAM
// )
void gemm_NEON_2x18_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
free(C);
}

// gemm_NEON_2x19_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 2] @DRAM
// )
void gemm_NEON_2x19_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
Ci.data[18 * Ci.strides[0]] = C[72];
Ci.data[18 * Ci.strides[0] + 1] = C[73];
free(C);
}

// gemm_NEON_2x19_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 2] @DRAM
// )
void gemm_NEON_2x19_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
Ci.data[18 * Ci.strides[0]] += C[72];
Ci.data[18 * Ci.strides[0] + 1] += C[73];
free(C);
}

// gemm_NEON_2x1_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 2] @DRAM
// )
void gemm_NEON_2x1_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
free(C);
}

// gemm_NEON_2x1_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 2] @DRAM
// )
void gemm_NEON_2x1_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
free(C);
}

// gemm_NEON_2x20_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][20, 2] @DRAM
// )
void gemm_NEON_2x20_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
Ci.data[18 * Ci.strides[0]] = C[72];
Ci.data[18 * Ci.strides[0] + 1] = C[73];
Ci.data[19 * Ci.strides[0]] = C[76];
Ci.data[19 * Ci.strides[0] + 1] = C[77];
free(C);
}

// gemm_NEON_2x20_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][20, 2] @DRAM
// )
void gemm_NEON_2x20_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
Ci.data[18 * Ci.strides[0]] += C[72];
Ci.data[18 * Ci.strides[0] + 1] += C[73];
Ci.data[19 * Ci.strides[0]] += C[76];
Ci.data[19 * Ci.strides[0] + 1] += C[77];
free(C);
}

// gemm_NEON_2x2_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 2] @DRAM
// )
void gemm_NEON_2x2_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
free(C);
}

// gemm_NEON_2x2_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 2] @DRAM
// )
void gemm_NEON_2x2_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
free(C);
}

// gemm_NEON_2x3_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 2] @DRAM
// )
void gemm_NEON_2x3_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
free(C);
}

// gemm_NEON_2x3_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 2] @DRAM
// )
void gemm_NEON_2x3_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
free(C);
}

// gemm_NEON_2x4_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][4, 2] @DRAM
// )
void gemm_NEON_2x4_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 4
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(4 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
free(C);
}

// gemm_NEON_2x4_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][4, 2] @DRAM
// )
void gemm_NEON_2x4_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 4
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(4 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
free(C);
}

// gemm_NEON_2x5_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 2] @DRAM
// )
void gemm_NEON_2x5_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
free(C);
}

// gemm_NEON_2x5_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 2] @DRAM
// )
void gemm_NEON_2x5_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
free(C);
}

// gemm_NEON_2x6_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 2] @DRAM
// )
void gemm_NEON_2x6_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
free(C);
}

// gemm_NEON_2x6_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 2] @DRAM
// )
void gemm_NEON_2x6_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
free(C);
}

// gemm_NEON_2x7_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 2] @DRAM
// )
void gemm_NEON_2x7_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
free(C);
}

// gemm_NEON_2x7_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 2] @DRAM
// )
void gemm_NEON_2x7_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
free(C);
}

// gemm_NEON_2x8_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 2] @DRAM
// )
void gemm_NEON_2x8_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 8
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
free(C);
}

// gemm_NEON_2x8_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 2] @DRAM
// )
void gemm_NEON_2x8_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 8
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
free(C);
}

// gemm_NEON_2x9_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 2] @DRAM
// )
void gemm_NEON_2x9_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
free(C);
}

// gemm_NEON_2x9_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 2] @DRAM
// )
void gemm_NEON_2x9_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
free(C);
}

// gemm_NEON_3x10_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 3] @DRAM
// )
void gemm_NEON_3x10_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
free(C);
}

// gemm_NEON_3x10_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 3] @DRAM
// )
void gemm_NEON_3x10_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
free(C);
}

// gemm_NEON_3x11_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 3] @DRAM
// )
void gemm_NEON_3x11_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
free(C);
}

// gemm_NEON_3x11_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 3] @DRAM
// )
void gemm_NEON_3x11_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
free(C);
}

// gemm_NEON_3x12_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][12, 3] @DRAM
// )
void gemm_NEON_3x12_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 12
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(12 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
free(C);
}

// gemm_NEON_3x12_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][12, 3] @DRAM
// )
void gemm_NEON_3x12_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 12
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(12 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (12) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
free(C);
}

// gemm_NEON_3x13_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 3] @DRAM
// )
void gemm_NEON_3x13_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
free(C);
}

// gemm_NEON_3x13_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 3] @DRAM
// )
void gemm_NEON_3x13_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
free(C);
}

// gemm_NEON_3x14_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 3] @DRAM
// )
void gemm_NEON_3x14_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
free(C);
}

// gemm_NEON_3x14_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 3] @DRAM
// )
void gemm_NEON_3x14_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
free(C);
}

// gemm_NEON_3x15_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 3] @DRAM
// )
void gemm_NEON_3x15_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
free(C);
}

// gemm_NEON_3x15_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 3] @DRAM
// )
void gemm_NEON_3x15_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
free(C);
}

// gemm_NEON_3x16_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][16, 3] @DRAM
// )
void gemm_NEON_3x16_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 16
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(16 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
free(C);
}

// gemm_NEON_3x16_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][16, 3] @DRAM
// )
void gemm_NEON_3x16_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 16
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(16 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (16) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
free(C);
}

// gemm_NEON_3x17_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 3] @DRAM
// )
void gemm_NEON_3x17_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[16 * Ci.strides[0] + 2] = C[66];
free(C);
}

// gemm_NEON_3x17_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 3] @DRAM
// )
void gemm_NEON_3x17_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[16 * Ci.strides[0] + 2] += C[66];
free(C);
}

// gemm_NEON_3x18_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 3] @DRAM
// )
void gemm_NEON_3x18_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[16 * Ci.strides[0] + 2] = C[66];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
Ci.data[17 * Ci.strides[0] + 2] = C[70];
free(C);
}

// gemm_NEON_3x18_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 3] @DRAM
// )
void gemm_NEON_3x18_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[16 * Ci.strides[0] + 2] += C[66];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
Ci.data[17 * Ci.strides[0] + 2] += C[70];
free(C);
}

// gemm_NEON_3x19_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 3] @DRAM
// )
void gemm_NEON_3x19_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[16 * Ci.strides[0] + 2] = C[66];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
Ci.data[17 * Ci.strides[0] + 2] = C[70];
Ci.data[18 * Ci.strides[0]] = C[72];
Ci.data[18 * Ci.strides[0] + 1] = C[73];
Ci.data[18 * Ci.strides[0] + 2] = C[74];
free(C);
}

// gemm_NEON_3x19_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 3] @DRAM
// )
void gemm_NEON_3x19_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[16 * Ci.strides[0] + 2] += C[66];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
Ci.data[17 * Ci.strides[0] + 2] += C[70];
Ci.data[18 * Ci.strides[0]] += C[72];
Ci.data[18 * Ci.strides[0] + 1] += C[73];
Ci.data[18 * Ci.strides[0] + 2] += C[74];
free(C);
}

// gemm_NEON_3x1_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 3] @DRAM
// )
void gemm_NEON_3x1_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
free(C);
}

// gemm_NEON_3x1_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 3] @DRAM
// )
void gemm_NEON_3x1_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
free(C);
}

// gemm_NEON_3x20_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][20, 3] @DRAM
// )
void gemm_NEON_3x20_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[16 * Ci.strides[0] + 2] = C[66];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
Ci.data[17 * Ci.strides[0] + 2] = C[70];
Ci.data[18 * Ci.strides[0]] = C[72];
Ci.data[18 * Ci.strides[0] + 1] = C[73];
Ci.data[18 * Ci.strides[0] + 2] = C[74];
Ci.data[19 * Ci.strides[0]] = C[76];
Ci.data[19 * Ci.strides[0] + 1] = C[77];
Ci.data[19 * Ci.strides[0] + 2] = C[78];
free(C);
}

// gemm_NEON_3x20_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][20, 3] @DRAM
// )
void gemm_NEON_3x20_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[16 * Ci.strides[0] + 2] += C[66];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
Ci.data[17 * Ci.strides[0] + 2] += C[70];
Ci.data[18 * Ci.strides[0]] += C[72];
Ci.data[18 * Ci.strides[0] + 1] += C[73];
Ci.data[18 * Ci.strides[0] + 2] += C[74];
Ci.data[19 * Ci.strides[0]] += C[76];
Ci.data[19 * Ci.strides[0] + 1] += C[77];
Ci.data[19 * Ci.strides[0] + 2] += C[78];
free(C);
}

// gemm_NEON_3x2_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 3] @DRAM
// )
void gemm_NEON_3x2_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
free(C);
}

// gemm_NEON_3x2_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 3] @DRAM
// )
void gemm_NEON_3x2_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
free(C);
}

// gemm_NEON_3x3_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 3] @DRAM
// )
void gemm_NEON_3x3_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
free(C);
}

// gemm_NEON_3x3_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 3] @DRAM
// )
void gemm_NEON_3x3_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
free(C);
}

// gemm_NEON_3x4_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][4, 3] @DRAM
// )
void gemm_NEON_3x4_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 4
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(4 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
free(C);
}

// gemm_NEON_3x4_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][4, 3] @DRAM
// )
void gemm_NEON_3x4_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 4
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(4 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 4]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
free(C);
}

// gemm_NEON_3x5_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 3] @DRAM
// )
void gemm_NEON_3x5_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
free(C);
}

// gemm_NEON_3x5_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 3] @DRAM
// )
void gemm_NEON_3x5_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
free(C);
}

// gemm_NEON_3x6_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 3] @DRAM
// )
void gemm_NEON_3x6_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
free(C);
}

// gemm_NEON_3x6_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 3] @DRAM
// )
void gemm_NEON_3x6_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
free(C);
}

// gemm_NEON_3x7_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 3] @DRAM
// )
void gemm_NEON_3x7_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
free(C);
}

// gemm_NEON_3x7_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 3] @DRAM
// )
void gemm_NEON_3x7_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
free(C);
}

// gemm_NEON_3x8_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 3] @DRAM
// )
void gemm_NEON_3x8_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 8
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
free(C);
}

// gemm_NEON_3x8_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 3] @DRAM
// )
void gemm_NEON_3x8_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 8
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
free(C);
}

// gemm_NEON_3x9_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 3] @DRAM
// )
void gemm_NEON_3x9_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
free(C);
}

// gemm_NEON_3x9_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 3] @DRAM
// )
void gemm_NEON_3x9_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
free(C);
}

// gemm_NEON_4x10_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 4] @DRAM
// )
void gemm_NEON_4x10_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
free(C);
}

// gemm_NEON_4x10_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][10, 4] @DRAM
// )
void gemm_NEON_4x10_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
free(C);
}

// gemm_NEON_4x11_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 4] @DRAM
// )
void gemm_NEON_4x11_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[10 * Ci.strides[0] + 3] = C[43];
free(C);
}

// gemm_NEON_4x11_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][11, 4] @DRAM
// )
void gemm_NEON_4x11_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[10 * Ci.strides[0] + 3] += C[43];
free(C);
}

// gemm_NEON_4x12_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][12, 4] @DRAM
// )
void gemm_NEON_4x12_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(8) * (C.strides[0])], C_reg_8_0);
vst1q_s32(&C.data[(9) * (C.strides[0])], C_reg_9_0);
vst1q_s32(&C.data[(10) * (C.strides[0])], C_reg_10_0);
vst1q_s32(&C.data[(11) * (C.strides[0])], C_reg_11_0);
}

// gemm_NEON_4x12_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 12] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][12, 4] @DRAM
// )
void gemm_NEON_4x12_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
C_reg_0_0 = vld1q_s32(&C.data[0]);
C_reg_1_0 = vld1q_s32(&C.data[C.strides[0]]);
C_reg_2_0 = vld1q_s32(&C.data[(2) * (C.strides[0])]);
C_reg_3_0 = vld1q_s32(&C.data[(3) * (C.strides[0])]);
C_reg_4_0 = vld1q_s32(&C.data[(4) * (C.strides[0])]);
C_reg_5_0 = vld1q_s32(&C.data[(5) * (C.strides[0])]);
C_reg_6_0 = vld1q_s32(&C.data[(6) * (C.strides[0])]);
C_reg_7_0 = vld1q_s32(&C.data[(7) * (C.strides[0])]);
C_reg_8_0 = vld1q_s32(&C.data[(8) * (C.strides[0])]);
C_reg_9_0 = vld1q_s32(&C.data[(9) * (C.strides[0])]);
C_reg_10_0 = vld1q_s32(&C.data[(10) * (C.strides[0])]);
C_reg_11_0 = vld1q_s32(&C.data[(11) * (C.strides[0])]);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[3];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(8) * (C.strides[0])], C_reg_8_0);
vst1q_s32(&C.data[(9) * (C.strides[0])], C_reg_9_0);
vst1q_s32(&C.data[(10) * (C.strides[0])], C_reg_10_0);
vst1q_s32(&C.data[(11) * (C.strides[0])], C_reg_11_0);
}

// gemm_NEON_4x13_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 4] @DRAM
// )
void gemm_NEON_4x13_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[10 * Ci.strides[0] + 3] = C[43];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[11 * Ci.strides[0] + 3] = C[47];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[12 * Ci.strides[0] + 3] = C[51];
free(C);
}

// gemm_NEON_4x13_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][13, 4] @DRAM
// )
void gemm_NEON_4x13_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[10 * Ci.strides[0] + 3] += C[43];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[11 * Ci.strides[0] + 3] += C[47];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[12 * Ci.strides[0] + 3] += C[51];
free(C);
}

// gemm_NEON_4x14_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 4] @DRAM
// )
void gemm_NEON_4x14_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[10 * Ci.strides[0] + 3] = C[43];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[11 * Ci.strides[0] + 3] = C[47];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[12 * Ci.strides[0] + 3] = C[51];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[13 * Ci.strides[0] + 3] = C[55];
free(C);
}

// gemm_NEON_4x14_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][14, 4] @DRAM
// )
void gemm_NEON_4x14_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[10 * Ci.strides[0] + 3] += C[43];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[11 * Ci.strides[0] + 3] += C[47];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[12 * Ci.strides[0] + 3] += C[51];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[13 * Ci.strides[0] + 3] += C[55];
free(C);
}

// gemm_NEON_4x15_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 4] @DRAM
// )
void gemm_NEON_4x15_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[10 * Ci.strides[0] + 3] = C[43];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[11 * Ci.strides[0] + 3] = C[47];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[12 * Ci.strides[0] + 3] = C[51];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[13 * Ci.strides[0] + 3] = C[55];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[14 * Ci.strides[0] + 3] = C[59];
free(C);
}

// gemm_NEON_4x15_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][15, 4] @DRAM
// )
void gemm_NEON_4x15_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[10 * Ci.strides[0] + 3] += C[43];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[11 * Ci.strides[0] + 3] += C[47];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[12 * Ci.strides[0] + 3] += C[51];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[13 * Ci.strides[0] + 3] += C[55];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[14 * Ci.strides[0] + 3] += C[59];
free(C);
}

// gemm_NEON_4x16_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][16, 4] @DRAM
// )
void gemm_NEON_4x16_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(8) * (C.strides[0])], C_reg_8_0);
vst1q_s32(&C.data[(9) * (C.strides[0])], C_reg_9_0);
vst1q_s32(&C.data[(10) * (C.strides[0])], C_reg_10_0);
vst1q_s32(&C.data[(11) * (C.strides[0])], C_reg_11_0);
vst1q_s32(&C.data[(12) * (C.strides[0])], C_reg_12_0);
vst1q_s32(&C.data[(13) * (C.strides[0])], C_reg_13_0);
vst1q_s32(&C.data[(14) * (C.strides[0])], C_reg_14_0);
vst1q_s32(&C.data[(15) * (C.strides[0])], C_reg_15_0);
}

// gemm_NEON_4x16_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 16] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][16, 4] @DRAM
// )
void gemm_NEON_4x16_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
C_reg_0_0 = vld1q_s32(&C.data[0]);
C_reg_1_0 = vld1q_s32(&C.data[C.strides[0]]);
C_reg_2_0 = vld1q_s32(&C.data[(2) * (C.strides[0])]);
C_reg_3_0 = vld1q_s32(&C.data[(3) * (C.strides[0])]);
C_reg_4_0 = vld1q_s32(&C.data[(4) * (C.strides[0])]);
C_reg_5_0 = vld1q_s32(&C.data[(5) * (C.strides[0])]);
C_reg_6_0 = vld1q_s32(&C.data[(6) * (C.strides[0])]);
C_reg_7_0 = vld1q_s32(&C.data[(7) * (C.strides[0])]);
C_reg_8_0 = vld1q_s32(&C.data[(8) * (C.strides[0])]);
C_reg_9_0 = vld1q_s32(&C.data[(9) * (C.strides[0])]);
C_reg_10_0 = vld1q_s32(&C.data[(10) * (C.strides[0])]);
C_reg_11_0 = vld1q_s32(&C.data[(11) * (C.strides[0])]);
C_reg_12_0 = vld1q_s32(&C.data[(12) * (C.strides[0])]);
C_reg_13_0 = vld1q_s32(&C.data[(13) * (C.strides[0])]);
C_reg_14_0 = vld1q_s32(&C.data[(14) * (C.strides[0])]);
C_reg_15_0 = vld1q_s32(&C.data[(15) * (C.strides[0])]);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[4];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(8) * (C.strides[0])], C_reg_8_0);
vst1q_s32(&C.data[(9) * (C.strides[0])], C_reg_9_0);
vst1q_s32(&C.data[(10) * (C.strides[0])], C_reg_10_0);
vst1q_s32(&C.data[(11) * (C.strides[0])], C_reg_11_0);
vst1q_s32(&C.data[(12) * (C.strides[0])], C_reg_12_0);
vst1q_s32(&C.data[(13) * (C.strides[0])], C_reg_13_0);
vst1q_s32(&C.data[(14) * (C.strides[0])], C_reg_14_0);
vst1q_s32(&C.data[(15) * (C.strides[0])], C_reg_15_0);
}

// gemm_NEON_4x17_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 4] @DRAM
// )
void gemm_NEON_4x17_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[10 * Ci.strides[0] + 3] = C[43];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[11 * Ci.strides[0] + 3] = C[47];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[12 * Ci.strides[0] + 3] = C[51];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[13 * Ci.strides[0] + 3] = C[55];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[14 * Ci.strides[0] + 3] = C[59];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
Ci.data[15 * Ci.strides[0] + 3] = C[63];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[16 * Ci.strides[0] + 2] = C[66];
Ci.data[16 * Ci.strides[0] + 3] = C[67];
free(C);
}

// gemm_NEON_4x17_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][17, 4] @DRAM
// )
void gemm_NEON_4x17_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[10 * Ci.strides[0] + 3] += C[43];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[11 * Ci.strides[0] + 3] += C[47];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[12 * Ci.strides[0] + 3] += C[51];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[13 * Ci.strides[0] + 3] += C[55];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[14 * Ci.strides[0] + 3] += C[59];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
Ci.data[15 * Ci.strides[0] + 3] += C[63];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[16 * Ci.strides[0] + 2] += C[66];
Ci.data[16 * Ci.strides[0] + 3] += C[67];
free(C);
}

// gemm_NEON_4x18_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 4] @DRAM
// )
void gemm_NEON_4x18_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[10 * Ci.strides[0] + 3] = C[43];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[11 * Ci.strides[0] + 3] = C[47];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[12 * Ci.strides[0] + 3] = C[51];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[13 * Ci.strides[0] + 3] = C[55];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[14 * Ci.strides[0] + 3] = C[59];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
Ci.data[15 * Ci.strides[0] + 3] = C[63];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[16 * Ci.strides[0] + 2] = C[66];
Ci.data[16 * Ci.strides[0] + 3] = C[67];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
Ci.data[17 * Ci.strides[0] + 2] = C[70];
Ci.data[17 * Ci.strides[0] + 3] = C[71];
free(C);
}

// gemm_NEON_4x18_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][18, 4] @DRAM
// )
void gemm_NEON_4x18_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[10 * Ci.strides[0] + 3] += C[43];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[11 * Ci.strides[0] + 3] += C[47];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[12 * Ci.strides[0] + 3] += C[51];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[13 * Ci.strides[0] + 3] += C[55];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[14 * Ci.strides[0] + 3] += C[59];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
Ci.data[15 * Ci.strides[0] + 3] += C[63];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[16 * Ci.strides[0] + 2] += C[66];
Ci.data[16 * Ci.strides[0] + 3] += C[67];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
Ci.data[17 * Ci.strides[0] + 2] += C[70];
Ci.data[17 * Ci.strides[0] + 3] += C[71];
free(C);
}

// gemm_NEON_4x19_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 4] @DRAM
// )
void gemm_NEON_4x19_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
Ci.data[9 * Ci.strides[0]] = C[36];
Ci.data[9 * Ci.strides[0] + 1] = C[37];
Ci.data[9 * Ci.strides[0] + 2] = C[38];
Ci.data[9 * Ci.strides[0] + 3] = C[39];
Ci.data[10 * Ci.strides[0]] = C[40];
Ci.data[10 * Ci.strides[0] + 1] = C[41];
Ci.data[10 * Ci.strides[0] + 2] = C[42];
Ci.data[10 * Ci.strides[0] + 3] = C[43];
Ci.data[11 * Ci.strides[0]] = C[44];
Ci.data[11 * Ci.strides[0] + 1] = C[45];
Ci.data[11 * Ci.strides[0] + 2] = C[46];
Ci.data[11 * Ci.strides[0] + 3] = C[47];
Ci.data[12 * Ci.strides[0]] = C[48];
Ci.data[12 * Ci.strides[0] + 1] = C[49];
Ci.data[12 * Ci.strides[0] + 2] = C[50];
Ci.data[12 * Ci.strides[0] + 3] = C[51];
Ci.data[13 * Ci.strides[0]] = C[52];
Ci.data[13 * Ci.strides[0] + 1] = C[53];
Ci.data[13 * Ci.strides[0] + 2] = C[54];
Ci.data[13 * Ci.strides[0] + 3] = C[55];
Ci.data[14 * Ci.strides[0]] = C[56];
Ci.data[14 * Ci.strides[0] + 1] = C[57];
Ci.data[14 * Ci.strides[0] + 2] = C[58];
Ci.data[14 * Ci.strides[0] + 3] = C[59];
Ci.data[15 * Ci.strides[0]] = C[60];
Ci.data[15 * Ci.strides[0] + 1] = C[61];
Ci.data[15 * Ci.strides[0] + 2] = C[62];
Ci.data[15 * Ci.strides[0] + 3] = C[63];
Ci.data[16 * Ci.strides[0]] = C[64];
Ci.data[16 * Ci.strides[0] + 1] = C[65];
Ci.data[16 * Ci.strides[0] + 2] = C[66];
Ci.data[16 * Ci.strides[0] + 3] = C[67];
Ci.data[17 * Ci.strides[0]] = C[68];
Ci.data[17 * Ci.strides[0] + 1] = C[69];
Ci.data[17 * Ci.strides[0] + 2] = C[70];
Ci.data[17 * Ci.strides[0] + 3] = C[71];
Ci.data[18 * Ci.strides[0]] = C[72];
Ci.data[18 * Ci.strides[0] + 1] = C[73];
Ci.data[18 * Ci.strides[0] + 2] = C[74];
Ci.data[18 * Ci.strides[0] + 3] = C[75];
free(C);
}

// gemm_NEON_4x19_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][19, 4] @DRAM
// )
void gemm_NEON_4x19_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
Ci.data[9 * Ci.strides[0]] += C[36];
Ci.data[9 * Ci.strides[0] + 1] += C[37];
Ci.data[9 * Ci.strides[0] + 2] += C[38];
Ci.data[9 * Ci.strides[0] + 3] += C[39];
Ci.data[10 * Ci.strides[0]] += C[40];
Ci.data[10 * Ci.strides[0] + 1] += C[41];
Ci.data[10 * Ci.strides[0] + 2] += C[42];
Ci.data[10 * Ci.strides[0] + 3] += C[43];
Ci.data[11 * Ci.strides[0]] += C[44];
Ci.data[11 * Ci.strides[0] + 1] += C[45];
Ci.data[11 * Ci.strides[0] + 2] += C[46];
Ci.data[11 * Ci.strides[0] + 3] += C[47];
Ci.data[12 * Ci.strides[0]] += C[48];
Ci.data[12 * Ci.strides[0] + 1] += C[49];
Ci.data[12 * Ci.strides[0] + 2] += C[50];
Ci.data[12 * Ci.strides[0] + 3] += C[51];
Ci.data[13 * Ci.strides[0]] += C[52];
Ci.data[13 * Ci.strides[0] + 1] += C[53];
Ci.data[13 * Ci.strides[0] + 2] += C[54];
Ci.data[13 * Ci.strides[0] + 3] += C[55];
Ci.data[14 * Ci.strides[0]] += C[56];
Ci.data[14 * Ci.strides[0] + 1] += C[57];
Ci.data[14 * Ci.strides[0] + 2] += C[58];
Ci.data[14 * Ci.strides[0] + 3] += C[59];
Ci.data[15 * Ci.strides[0]] += C[60];
Ci.data[15 * Ci.strides[0] + 1] += C[61];
Ci.data[15 * Ci.strides[0] + 2] += C[62];
Ci.data[15 * Ci.strides[0] + 3] += C[63];
Ci.data[16 * Ci.strides[0]] += C[64];
Ci.data[16 * Ci.strides[0] + 1] += C[65];
Ci.data[16 * Ci.strides[0] + 2] += C[66];
Ci.data[16 * Ci.strides[0] + 3] += C[67];
Ci.data[17 * Ci.strides[0]] += C[68];
Ci.data[17 * Ci.strides[0] + 1] += C[69];
Ci.data[17 * Ci.strides[0] + 2] += C[70];
Ci.data[17 * Ci.strides[0] + 3] += C[71];
Ci.data[18 * Ci.strides[0]] += C[72];
Ci.data[18 * Ci.strides[0] + 1] += C[73];
Ci.data[18 * Ci.strides[0] + 2] += C[74];
Ci.data[18 * Ci.strides[0] + 3] += C[75];
free(C);
}

// gemm_NEON_4x1_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 4] @DRAM
// )
void gemm_NEON_4x1_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
free(C);
}

// gemm_NEON_4x1_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][1, 4] @DRAM
// )
void gemm_NEON_4x1_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
free(C);
}

// gemm_NEON_4x20_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][20, 4] @DRAM
// )
void gemm_NEON_4x20_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(8) * (C.strides[0])], C_reg_8_0);
vst1q_s32(&C.data[(9) * (C.strides[0])], C_reg_9_0);
vst1q_s32(&C.data[(10) * (C.strides[0])], C_reg_10_0);
vst1q_s32(&C.data[(11) * (C.strides[0])], C_reg_11_0);
vst1q_s32(&C.data[(12) * (C.strides[0])], C_reg_12_0);
vst1q_s32(&C.data[(13) * (C.strides[0])], C_reg_13_0);
vst1q_s32(&C.data[(14) * (C.strides[0])], C_reg_14_0);
vst1q_s32(&C.data[(15) * (C.strides[0])], C_reg_15_0);
vst1q_s32(&C.data[(16) * (C.strides[0])], C_reg_16_0);
vst1q_s32(&C.data[(17) * (C.strides[0])], C_reg_17_0);
vst1q_s32(&C.data[(18) * (C.strides[0])], C_reg_18_0);
vst1q_s32(&C.data[(19) * (C.strides[0])], C_reg_19_0);
}

// gemm_NEON_4x20_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][20, 4] @DRAM
// )
void gemm_NEON_4x20_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vld1q_s32(&C.data[0]);
C_reg_1_0 = vld1q_s32(&C.data[C.strides[0]]);
C_reg_2_0 = vld1q_s32(&C.data[(2) * (C.strides[0])]);
C_reg_3_0 = vld1q_s32(&C.data[(3) * (C.strides[0])]);
C_reg_4_0 = vld1q_s32(&C.data[(4) * (C.strides[0])]);
C_reg_5_0 = vld1q_s32(&C.data[(5) * (C.strides[0])]);
C_reg_6_0 = vld1q_s32(&C.data[(6) * (C.strides[0])]);
C_reg_7_0 = vld1q_s32(&C.data[(7) * (C.strides[0])]);
C_reg_8_0 = vld1q_s32(&C.data[(8) * (C.strides[0])]);
C_reg_9_0 = vld1q_s32(&C.data[(9) * (C.strides[0])]);
C_reg_10_0 = vld1q_s32(&C.data[(10) * (C.strides[0])]);
C_reg_11_0 = vld1q_s32(&C.data[(11) * (C.strides[0])]);
C_reg_12_0 = vld1q_s32(&C.data[(12) * (C.strides[0])]);
C_reg_13_0 = vld1q_s32(&C.data[(13) * (C.strides[0])]);
C_reg_14_0 = vld1q_s32(&C.data[(14) * (C.strides[0])]);
C_reg_15_0 = vld1q_s32(&C.data[(15) * (C.strides[0])]);
C_reg_16_0 = vld1q_s32(&C.data[(16) * (C.strides[0])]);
C_reg_17_0 = vld1q_s32(&C.data[(17) * (C.strides[0])]);
C_reg_18_0 = vld1q_s32(&C.data[(18) * (C.strides[0])]);
C_reg_19_0 = vld1q_s32(&C.data[(19) * (C.strides[0])]);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(8) * (C.strides[0])], C_reg_8_0);
vst1q_s32(&C.data[(9) * (C.strides[0])], C_reg_9_0);
vst1q_s32(&C.data[(10) * (C.strides[0])], C_reg_10_0);
vst1q_s32(&C.data[(11) * (C.strides[0])], C_reg_11_0);
vst1q_s32(&C.data[(12) * (C.strides[0])], C_reg_12_0);
vst1q_s32(&C.data[(13) * (C.strides[0])], C_reg_13_0);
vst1q_s32(&C.data[(14) * (C.strides[0])], C_reg_14_0);
vst1q_s32(&C.data[(15) * (C.strides[0])], C_reg_15_0);
vst1q_s32(&C.data[(16) * (C.strides[0])], C_reg_16_0);
vst1q_s32(&C.data[(17) * (C.strides[0])], C_reg_17_0);
vst1q_s32(&C.data[(18) * (C.strides[0])], C_reg_18_0);
vst1q_s32(&C.data[(19) * (C.strides[0])], C_reg_19_0);
}

// gemm_NEON_4x2_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 4] @DRAM
// )
void gemm_NEON_4x2_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
free(C);
}

// gemm_NEON_4x2_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][2, 4] @DRAM
// )
void gemm_NEON_4x2_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
free(C);
}

// gemm_NEON_4x3_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 4] @DRAM
// )
void gemm_NEON_4x3_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
free(C);
}

// gemm_NEON_4x3_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][3, 4] @DRAM
// )
void gemm_NEON_4x3_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
free(C);
}

// gemm_NEON_4x4_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][4, 4] @DRAM
// )
void gemm_NEON_4x4_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
}

// gemm_NEON_4x4_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 4] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][4, 4] @DRAM
// )
void gemm_NEON_4x4_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
C_reg_0_0 = vld1q_s32(&C.data[0]);
C_reg_1_0 = vld1q_s32(&C.data[C.strides[0]]);
C_reg_2_0 = vld1q_s32(&C.data[(2) * (C.strides[0])]);
C_reg_3_0 = vld1q_s32(&C.data[(3) * (C.strides[0])]);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[1];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
}

// gemm_NEON_4x5_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 4] @DRAM
// )
void gemm_NEON_4x5_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
free(C);
}

// gemm_NEON_4x5_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][5, 4] @DRAM
// )
void gemm_NEON_4x5_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
free(C);
}

// gemm_NEON_4x6_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 4] @DRAM
// )
void gemm_NEON_4x6_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
free(C);
}

// gemm_NEON_4x6_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][6, 4] @DRAM
// )
void gemm_NEON_4x6_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
free(C);
}

// gemm_NEON_4x7_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 4] @DRAM
// )
void gemm_NEON_4x7_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
free(C);
}

// gemm_NEON_4x7_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 4] @DRAM
// )
void gemm_NEON_4x7_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
free(C);
}

// gemm_NEON_4x8_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][8, 4] @DRAM
// )
void gemm_NEON_4x8_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
}

// gemm_NEON_4x8_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][8, 4] @DRAM
// )
void gemm_NEON_4x8_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
C_reg_0_0 = vld1q_s32(&C.data[0]);
C_reg_1_0 = vld1q_s32(&C.data[C.strides[0]]);
C_reg_2_0 = vld1q_s32(&C.data[(2) * (C.strides[0])]);
C_reg_3_0 = vld1q_s32(&C.data[(3) * (C.strides[0])]);
C_reg_4_0 = vld1q_s32(&C.data[(4) * (C.strides[0])]);
C_reg_5_0 = vld1q_s32(&C.data[(5) * (C.strides[0])]);
C_reg_6_0 = vld1q_s32(&C.data[(6) * (C.strides[0])]);
C_reg_7_0 = vld1q_s32(&C.data[(7) * (C.strides[0])]);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
}

// gemm_NEON_4x9_b0_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 4] @DRAM
// )
void gemm_NEON_4x9_b0_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[Ci.strides[0]] = C[4];
Ci.data[Ci.strides[0] + 1] = C[5];
Ci.data[Ci.strides[0] + 2] = C[6];
Ci.data[Ci.strides[0] + 3] = C[7];
Ci.data[2 * Ci.strides[0]] = C[8];
Ci.data[2 * Ci.strides[0] + 1] = C[9];
Ci.data[2 * Ci.strides[0] + 2] = C[10];
Ci.data[2 * Ci.strides[0] + 3] = C[11];
Ci.data[3 * Ci.strides[0]] = C[12];
Ci.data[3 * Ci.strides[0] + 1] = C[13];
Ci.data[3 * Ci.strides[0] + 2] = C[14];
Ci.data[3 * Ci.strides[0] + 3] = C[15];
Ci.data[4 * Ci.strides[0]] = C[16];
Ci.data[4 * Ci.strides[0] + 1] = C[17];
Ci.data[4 * Ci.strides[0] + 2] = C[18];
Ci.data[4 * Ci.strides[0] + 3] = C[19];
Ci.data[5 * Ci.strides[0]] = C[20];
Ci.data[5 * Ci.strides[0] + 1] = C[21];
Ci.data[5 * Ci.strides[0] + 2] = C[22];
Ci.data[5 * Ci.strides[0] + 3] = C[23];
Ci.data[6 * Ci.strides[0]] = C[24];
Ci.data[6 * Ci.strides[0] + 1] = C[25];
Ci.data[6 * Ci.strides[0] + 2] = C[26];
Ci.data[6 * Ci.strides[0] + 3] = C[27];
Ci.data[7 * Ci.strides[0]] = C[28];
Ci.data[7 * Ci.strides[0] + 1] = C[29];
Ci.data[7 * Ci.strides[0] + 2] = C[30];
Ci.data[7 * Ci.strides[0] + 3] = C[31];
Ci.data[8 * Ci.strides[0]] = C[32];
Ci.data[8 * Ci.strides[0] + 1] = C[33];
Ci.data[8 * Ci.strides[0] + 2] = C[34];
Ci.data[8 * Ci.strides[0] + 3] = C[35];
free(C);
}

// gemm_NEON_4x9_b1_col_i32(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 4] @DRAM,
//     B : [i8][KC, 20] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][9, 4] @DRAM
// )
void gemm_NEON_4x9_b1_col_i32( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 0) == 4
// assert stride(A, 1) == 1
// assert stride(B, 0) == 20
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(20 * 4 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_1_0;
int32x4_t C_reg_2_0;
int32x4_t C_reg_3_0;
int32x4_t C_reg_4_0;
int32x4_t C_reg_5_0;
int32x4_t C_reg_6_0;
int32x4_t C_reg_7_0;
int32x4_t C_reg_8_0;
int32x4_t C_reg_9_0;
int32x4_t C_reg_10_0;
int32x4_t C_reg_11_0;
int32x4_t C_reg_12_0;
int32x4_t C_reg_13_0;
int32x4_t C_reg_14_0;
int32x4_t C_reg_15_0;
int32x4_t C_reg_16_0;
int32x4_t C_reg_17_0;
int32x4_t C_reg_18_0;
int32x4_t C_reg_19_0;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_8_0 = vmovq_n_s32(0);
C_reg_9_0 = vmovq_n_s32(0);
C_reg_10_0 = vmovq_n_s32(0);
C_reg_11_0 = vmovq_n_s32(0);
C_reg_12_0 = vmovq_n_s32(0);
C_reg_13_0 = vmovq_n_s32(0);
C_reg_14_0 = vmovq_n_s32(0);
C_reg_15_0 = vmovq_n_s32(0);
C_reg_16_0 = vmovq_n_s32(0);
C_reg_17_0 = vmovq_n_s32(0);
C_reg_18_0 = vmovq_n_s32(0);
C_reg_19_0 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int8x8_t A_temp_0;
int16x4_t B_reg[5];
int8x8_t B_temp_0;
int8x8_t B_temp_1;
int8x8_t B_temp_2;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(1 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(2 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(3 + 4 * kt) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * 4]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20)]);
  B_temp_1 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 8]);
  B_temp_2 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (20) + 16]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  B_reg[2] = vget_low_s16(vmovl_s8(B_temp_1));
  B_reg[3] = vget_high_s16(vmovl_s8(B_temp_1));
  B_reg[4] = vget_low_s16(vmovl_s8(B_temp_2));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_8_0 = vmlal_lane_s16(C_reg_8_0, A_reg_0, B_reg[2], (0));
  C_reg_9_0 = vmlal_lane_s16(C_reg_9_0, A_reg_0, B_reg[2], (1));
  C_reg_10_0 = vmlal_lane_s16(C_reg_10_0, A_reg_0, B_reg[2], (2));
  C_reg_11_0 = vmlal_lane_s16(C_reg_11_0, A_reg_0, B_reg[2], (3));
  C_reg_12_0 = vmlal_lane_s16(C_reg_12_0, A_reg_0, B_reg[3], (0));
  C_reg_13_0 = vmlal_lane_s16(C_reg_13_0, A_reg_0, B_reg[3], (1));
  C_reg_14_0 = vmlal_lane_s16(C_reg_14_0, A_reg_0, B_reg[3], (2));
  C_reg_15_0 = vmlal_lane_s16(C_reg_15_0, A_reg_0, B_reg[3], (3));
  C_reg_16_0 = vmlal_lane_s16(C_reg_16_0, A_reg_0, B_reg[4], (0));
  C_reg_17_0 = vmlal_lane_s16(C_reg_17_0, A_reg_0, B_reg[4], (1));
  C_reg_18_0 = vmlal_lane_s16(C_reg_18_0, A_reg_0, B_reg[4], (2));
  C_reg_19_0 = vmlal_lane_s16(C_reg_19_0, A_reg_0, B_reg[4], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_1_0);
vst1q_s32(&C[(2) * 4], C_reg_2_0);
vst1q_s32(&C[(3) * 4], C_reg_3_0);
vst1q_s32(&C[(4) * 4], C_reg_4_0);
vst1q_s32(&C[(5) * 4], C_reg_5_0);
vst1q_s32(&C[(6) * 4], C_reg_6_0);
vst1q_s32(&C[(7) * 4], C_reg_7_0);
vst1q_s32(&C[(8) * 4], C_reg_8_0);
vst1q_s32(&C[(9) * 4], C_reg_9_0);
vst1q_s32(&C[(10) * 4], C_reg_10_0);
vst1q_s32(&C[(11) * 4], C_reg_11_0);
vst1q_s32(&C[(12) * 4], C_reg_12_0);
vst1q_s32(&C[(13) * 4], C_reg_13_0);
vst1q_s32(&C[(14) * 4], C_reg_14_0);
vst1q_s32(&C[(15) * 4], C_reg_15_0);
vst1q_s32(&C[(16) * 4], C_reg_16_0);
vst1q_s32(&C[(17) * 4], C_reg_17_0);
vst1q_s32(&C[(18) * 4], C_reg_18_0);
vst1q_s32(&C[(19) * 4], C_reg_19_0);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[Ci.strides[0]] += C[4];
Ci.data[Ci.strides[0] + 1] += C[5];
Ci.data[Ci.strides[0] + 2] += C[6];
Ci.data[Ci.strides[0] + 3] += C[7];
Ci.data[2 * Ci.strides[0]] += C[8];
Ci.data[2 * Ci.strides[0] + 1] += C[9];
Ci.data[2 * Ci.strides[0] + 2] += C[10];
Ci.data[2 * Ci.strides[0] + 3] += C[11];
Ci.data[3 * Ci.strides[0]] += C[12];
Ci.data[3 * Ci.strides[0] + 1] += C[13];
Ci.data[3 * Ci.strides[0] + 2] += C[14];
Ci.data[3 * Ci.strides[0] + 3] += C[15];
Ci.data[4 * Ci.strides[0]] += C[16];
Ci.data[4 * Ci.strides[0] + 1] += C[17];
Ci.data[4 * Ci.strides[0] + 2] += C[18];
Ci.data[4 * Ci.strides[0] + 3] += C[19];
Ci.data[5 * Ci.strides[0]] += C[20];
Ci.data[5 * Ci.strides[0] + 1] += C[21];
Ci.data[5 * Ci.strides[0] + 2] += C[22];
Ci.data[5 * Ci.strides[0] + 3] += C[23];
Ci.data[6 * Ci.strides[0]] += C[24];
Ci.data[6 * Ci.strides[0] + 1] += C[25];
Ci.data[6 * Ci.strides[0] + 2] += C[26];
Ci.data[6 * Ci.strides[0] + 3] += C[27];
Ci.data[7 * Ci.strides[0]] += C[28];
Ci.data[7 * Ci.strides[0] + 1] += C[29];
Ci.data[7 * Ci.strides[0] + 2] += C[30];
Ci.data[7 * Ci.strides[0] + 3] += C[31];
Ci.data[8 * Ci.strides[0]] += C[32];
Ci.data[8 * Ci.strides[0] + 1] += C[33];
Ci.data[8 * Ci.strides[0] + 2] += C[34];
Ci.data[8 * Ci.strides[0] + 3] += C[35];
free(C);
}


/* relying on the following instruction..."
neon_get_high_8xi16(dst,src)
{dst_data} = vget_high_s16(vmovl_s8({src_data}));
*/

/* relying on the following instruction..."
neon_get_low_8xi16(dst,src)
{dst_data} = vget_low_s16(vmovl_s8({src_data}));
*/

/* relying on the following instruction..."
neon_vld_4xi32(dst,src)
{dst_data} = vld1q_s32(&{src_data});
*/

/* relying on the following instruction..."
neon_vld_8xi8(dst,src,e)
{dst_data} = vld1_s8(&{src_data});
*/

/* relying on the following instruction..."
neon_vmlal_8xi16_8xi16(dst,lhs,rhs,jtt)
{dst_data} = vmlal_lane_s16({dst_data}, {lhs_data}, {rhs_data}, {jtt});
*/

/* relying on the following instruction..."
neon_vst_4xi32(dst,src)
vst1q_s32(&{dst_data}, {src_data});
*/

/* relying on the following instruction..."
neon_zero_4xi32(dst)
{dst_data} = vmovq_n_s32(0);
*/
