Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 16:55:09 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_digital_recognition_0_0'

1. Summary
----------

SUCCESS in the conversion of system_digital_recognition_0_0 (xilinx.com:module_ref:digital_recognition:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_xlconstant_0_0'

1. Summary
----------

SUCCESS in the conversion of system_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_rst_clk_wiz_0_200M_0'

1. Summary
----------

SUCCESS in the upgrade of system_rst_clk_wiz_0_200M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of system_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_microblaze_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_microblaze_0_0 from xilinx.com:ip:microblaze:10.0 (Rev. 7) to xilinx.com:ip:microblaze:11.0

2. Upgrade messages
-------------------

Set parameter C_BASE_VECTORS to value 0x0000000000000000 (source 'default')






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_mdm_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 14) to (Rev. 15)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_lmb_bram_0'

1. Summary
----------

SUCCESS in the upgrade of system_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_digital_recognition_0_0'

1. Summary
----------

SUCCESS in the conversion of system_digital_recognition_0_0 (xilinx.com:module_ref:digital_recognition:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_clk_wiz_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_clk_wiz_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_clk_wiz_0_1 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:30:30 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_iic_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_axi_iic_0_0 (xilinx.com:ip:axi_iic:2.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:29:43 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_1'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_1 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 15:29:40 2020
| Host         : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s15ftgb196-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 2)

