 
Bibtex (bib) file for the thesis style document.
 
 [1] @article{guo2017survey,
	title={A Survey of FPGA Based Neural Network Accelerator},
	author={Guo, Kaiyuan and Zeng, Shulin and Yu, Jincheng and Wang, Yu and Yang, Huazhong},
	journal={arXiv preprint arXiv:1712.08934},
	year={2017}
}
[2] @inproceedings{zhang2015optimizing,
	title={Optimizing fpga-based accelerator design for deep convolutional neural networks},
	author={Zhang, Chen and Li, Peng and Sun, Guangyu and Guan, Yijin and Xiao, Bingjun and Cong, Jason},
	booktitle={Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={161--170},
	year={2015},
	organization={ACM}
}
[3] @inproceedings{ma2017optimizing,
	title={Optimizing loop operation and dataflow in fpga acceleration of deep convolutional neural networks},
	author={Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
	booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={45--54},
	year={2017},
	organization={ACM}
}
[4] @inproceedings{motamedi2016design,
	title={Design space exploration of FPGA-based Deep Convolutional Neural Networks.},
	author={Motamedi, Mohammad and Gysel, Philipp and Akella, Venkatesh and Ghiasi, Soheil},
	booktitle={ASP-DAC},
	pages={575--580},
	year={2016}
}
[5] @inproceedings{krizhevsky2012imagenet,
	title={Imagenet classification with deep convolutional neural networks},
	author={Krizhevsky, Alex and Sutskever, Ilya and Hinton, Geoffrey E},
	booktitle={Advances in neural information processing systems},
	pages={1097--1105},
	year={2012}
}
[6] @inproceedings{qiu2016going,
	title={Going deeper with embedded fpga platform for convolutional neural network},
	author={Qiu, Jiantao and Wang, Jie and Yao, Song and Guo, Kaiyuan and Li, Boxun and Zhou, Erjin and Yu, Jincheng and Tang, Tianqi and Xu, Ningyi and Song, Sen and others},
	booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={26--35},
	year={2016},
	organization={ACM}
}
[7] @inproceedings{liu2016automatic,
	title={Automatic code generation of convolutional neural networks in FPGA implementation},
	author={Liu, Zhiqiang and Dou, Yong and Jiang, Jingfei and Xu, Jinwei},
	booktitle={Field-Programmable Technology (FPT), 2016 International Conference on},
	pages={61--68},
	year={2016},
	organization={IEEE}
}
[8] @article{tu2017deep,
	title={Deep convolutional neural network architecture with reconfigurable computation patterns},
	author={Tu, Fengbin and Yin, Shouyi and Ouyang, Peng and Tang, Shibin and Liu, Leibo and Wei, Shaojun},
	journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
	volume={25},
	number={8},
	pages={2220--2233},
	year={2017},
	publisher={IEEE}
}
[9] @misc{chollet2015keras,
	title={Keras},
	author={Chollet, Fran\c{c}ois and others},
	year={2015},
	howpublished={\url{https://keras.io}},
}
[10] @inproceedings{krizhevsky2012imagenet,
	title={Imagenet classification with deep convolutional neural networks},
	author={Krizhevsky, Alex and Sutskever, Ilya and Hinton, Geoffrey E},
	booktitle={Advances in neural information processing systems},
	pages={1097--1105},
	year={2012}
}
[11] @article{lecun1998gradient,
	title={Gradient-based learning applied to document recognition},
	author={LeCun, Yann and Bottou, L{\'e}on and Bengio, Yoshua and Haffner, Patrick},
	journal={Proceedings of the IEEE},
	volume={86},
	number={11},
	pages={2278--2324},
	year={1998},
	publisher={IEEE}
}
[12] @inproceedings{dicecco2016caffeinated,
	title={Caffeinated FPGAs: FPGA framework for convolutional neural networks},
	author={DiCecco, Roberto and Lacey, Griffin and Vasiljevic, Jasmina and Chow, Paul and Taylor, Graham and Areibi, Shawki},
	booktitle={Field-Programmable Technology (FPT), 2016 International Conference on},
	pages={265--268},
	year={2016},
	organization={IEEE}
}
[13] @article{toledo2012fpga,
	title={FPGA-based architecture for the real-time computation of 2-D convolution with large kernel size},
	author={Toledo-Moreo, F Javier and Mart{\'\i}nez-Alvarez, J Javier and Garrigos-Guerrero, Javier and Ferrandez-Vicente, J Manuel},
	journal={Journal of Systems Architecture},
	volume={58},
	number={8},
	pages={277--285},
	year={2012},
	publisher={Elsevier}
}
[14] @inproceedings{hwang2017efficient,
	title={An efficient FPGA-Based architecture for convolutional neural networks},
	author={Hwang, Wen-Jyi and Jhang, Yun-Jie and Tai, Tsung-Ming},
	booktitle={Telecommunications and Signal Processing (TSP), 2017 40th International Conference on},
	pages={582--588},
	year={2017},
	organization={IEEE}
}
[15] @inproceedings{bettoni2017convolutional,
	title={A convolutional neural network fully implemented on fpga for embedded platforms},
	author={Bettoni, Marco and Urgese, Gianvito and Kobayashi, Yuki and Macii, Enrico and Acquaviva, Andrea},
	booktitle={CAS (NGCAS), 2017 New Generation of},
	pages={49--52},
	year={2017},
	organization={IEEE}
}
[16] @inproceedings{jiao2017accelerating,
	title={Accelerating low bit-width convolutional neural networks with embedded FPGA},
	author={Jiao, Li and Luo, Cheng and Cao, Wei and Zhou, Xuegong and Wang, Lingli},
	booktitle={Field Programmable Logic and Applications (FPL), 2017 27th International Conference on},
	pages={1--4},
	year={2017},
	organization={IEEE}
}
[17] @article{chen2017eyeriss,
	title={Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks},
	author={Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel S and Sze, Vivienne},
	journal={IEEE Journal of Solid-State Circuits},
	volume={52},
	number={1},
	pages={127--138},
	year={2017},
	publisher={IEEE}
}
[18] @inproceedings{rahman2016efficient,
	title={Efficient FPGA acceleration of convolutional neural networks using logical-3D compute array},
	author={Rahman, Atul and Lee, Jongeun and Choi, Kiyoung},
	booktitle={Design, Automation \& Test in Europe Conference \& Exhibition (DATE), 2016},
	pages={1393--1398},
	year={2016},
	organization={IEEE}
}
[19] @book{winograd1980arithmetic,
	title={Arithmetic complexity of computations},
	author={Winograd, Shmuel},
	volume={33},
	year={1980},
	publisher={Siam}
}
[20] @inproceedings{lavin2016fast,
	title={Fast algorithms for convolutional neural networks},
	author={Lavin, Andrew and Gray, Scott},
	booktitle={Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition},
	pages={4013--4021},
	year={2016}
}
[21] @article{winograd1976computing,
	title={On computing the discrete Fourier transform},
	author={Winograd, Shmuel},
	journal={Proceedings of the National Academy of Sciences},
	volume={73},
	number={4},
	pages={1005--1006},
	year={1976},
	publisher={National Acad Sciences}
}
[22] @inproceedings{aydonat2017opencl,
	title={An OpenCL™ deep learning accelerator on arria 10},
	author={Aydonat, Utku and O'Connell, Shane and Capalija, Davor and Ling, Andrew C and Chiu, Gordon R},
	booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={55--64},
	year={2017},
	organization={ACM}
}
[23] @inproceedings{han2017ese,
	title={Ese: Efficient speech recognition engine with sparse lstm on fpga},
	author={Han, Song and Kang, Junlong and Mao, Huizi and Hu, Yiming and Li, Xin and Li, Yubin and Xie, Dongliang and Luo, Hong and Yao, Song and Wang, Yu and others},
	booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={75--84},
	year={2017},
	organization={ACM}
}
[24] @inproceedings{venieris2017fpgaconvnet,
	title={fpgaConvNet: Automated Mapping of Convolutional Neural Networks on FPGAs},
	author={Venieris, Stylianos I and Bouganis, Christos-Savvas},
	booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={291--292},
	year={2017},
	organization={ACM}
}
[25] @inproceedings{zhang2017frequency,
	title={Frequency domain acceleration of convolutional neural networks on CPU-FPGA shared memory system},
	author={Zhang, Chi and Prasanna, Viktor},
	booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={35--44},
	year={2017},
	organization={ACM}
}
[26] @inproceedings{zhang2017improving,
	title={Improving the performance of opencl-based fpga accelerator for convolutional neural network},
	author={Zhang, Jialiang and Li, Jing},
	booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={25--34},
	year={2017},
	organization={ACM}
}
[27] @inproceedings{ma2017optimizing,
	title={Optimizing loop operation and dataflow in fpga acceleration of deep convolutional neural networks},
	author={Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
	booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={45--54},
	year={2017},
	organization={ACM}
}
[28] @inproceedings{suda2016throughput,
	title={Throughput-optimized opencl-based fpga accelerator for large-scale convolutional neural networks},
	author={Suda, Naveen and Chandra, Vikas and Dasika, Ganesh and Mohanty, Abinash and Ma, Yufei and Vrudhula, Sarma and Seo, Jae-sun and Cao, Yu},
	booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={16--25},
	year={2016},
	organization={ACM}
}
[29] @inproceedings{zhang2015optimizing,
	title={Optimizing fpga-based accelerator design for deep convolutional neural networks},
	author={Zhang, Chen and Li, Peng and Sun, Guangyu and Guan, Yijin and Xiao, Bingjun and Cong, Jason},
	booktitle={Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={161--170},
	year={2015},
	organization={ACM}
}
[30] @inproceedings{guan2017fp,
	title={FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates},
	author={Guan, Yijin and Liang, Hao and Xu, Ningyi and Wang, Wenqiang and Shi, Shaoshuai and Chen, Xi and Sun, Guangyu and Zhang, Wei and Cong, Jason},
	booktitle={Field-Programmable Custom Computing Machines (FCCM), 2017 IEEE 25th Annual International Symposium on},
	pages={152--159},
	year={2017},
	organization={IEEE}
}
[31] @inproceedings{lu2017evaluating,
	title={Evaluating fast algorithms for convolutional neural networks on fpgas},
	author={Lu, Liqiang and Liang, Yun and Xiao, Qingcheng and Yan, Shengen},
	booktitle={Field-Programmable Custom Computing Machines (FCCM), 2017 IEEE 25th Annual International Symposium on},
	pages={101--108},
	year={2017},
	organization={IEEE}
}
[32] @inproceedings{podili2017fast,
	title={Fast and efficient implementation of Convolutional Neural Networks on FPGA},
	author={Podili, Abhinav and Zhang, Chi and Prasanna, Viktor},
	booktitle={Application-specific Systems, Architectures and Processors (ASAP), 2017 IEEE 28th International Conference on},
	pages={11--18},
	year={2017},
	organization={IEEE}
}
[33] @inproceedings{nakahara2017fully,
	title={A fully connected layer elimination for a binarizec convolutional neural network on an FPGA},
	author={Nakahara, Hiroki and Fujii, Tomoya and Sato, Shimpei},
	booktitle={Field Programmable Logic and Applications (FPL), 2017 27th International Conference on},
	pages={1--4},
	year={2017},
	organization={IEEE}
}
[34] @inproceedings{moss2017high,
	title={High performance binary neural networks on the Xeon+ FPGA™ platform},
	author={Moss, Duncan JM and Nurvitadhi, Eriko and Sim, Jaewoong and Mishra, Asit and Marr, Debbie and Subhaschandra, Suchit and Leong, Philip HW},
	booktitle={Field Programmable Logic and Applications (FPL), 2017 27th International Conference on},
	pages={1--4},
	year={2017},
	organization={IEEE}
}
[35] @inproceedings{li2016high,
	title={A high performance FPGA-based accelerator for large-scale convolutional neural networks},
	author={Li, Huimin and Fan, Xitian and Jiao, Li and Cao, Wei and Zhou, Xuegong and Wang, Lingli},
	booktitle={Field Programmable Logic and Applications (FPL), 2016 26th International Conference on},
	pages={1--9},
	year={2016},
	organization={IEEE}
}
[36] @inproceedings{zhang2016energy,
	title={Energy-efficient CNN implementation on a deeply pipelined FPGA cluster},
	author={Zhang, Chen and Wu, Di and Sun, Jiayu and Sun, Guangyu and Luo, Guojie and Cong, Jason},
	booktitle={Proceedings of the 2016 International Symposium on Low Power Electronics and Design},
	pages={326--331},
	year={2016},
	organization={ACM}
}
[37] @article{guo2018angel,
	title={Angel-Eye: A complete design flow for mapping CNN onto embedded FPGA},
	author={Guo, Kaiyuan and Sui, Lingzhi and Qiu, Jiantao and Yu, Jincheng and Wang, Junbin and Yao, Song and Han, Song and Wang, Yu and Yang, Huazhong},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	volume={37},
	number={1},
	pages={35--47},
	year={2018},
	publisher={IEEE}
}
[38] @inproceedings{Xiao:2017:EHA:3061639.3062244,
	author = {Xiao, Qingcheng and Liang, Yun and Lu, Liqiang and Yan, Shengen and Tai, Yu-Wing},
	title = {Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs},
	booktitle = {Proceedings of the 54th Annual Design Automation Conference 2017},
	series = {DAC '17},
	year = {2017},
	isbn = {978-1-4503-4927-7},
	location = {Austin, TX, USA},
	pages = {62:1--62:6},
	articleno = {62},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/3061639.3062244},
	doi = {10.1145/3061639.3062244},
	acmid = {3062244},
	publisher = {ACM},
	address = {New York, NY, USA},
} 
[39] @inproceedings{guan2017fpga,
	title={FPGA-based accelerator for long short-term memory recurrent neural networks},
	author={Guan, Yijin and Yuan, Zhihang and Sun, Guangyu and Cong, Jason},
	booktitle={Design Automation Conference (ASP-DAC), 2017 22nd Asia and South Pacific},
	pages={629--634},
	year={2017},
	organization={IEEE}
}
[40] @inproceedings{zhang2016caffeine,
	title={Caffeine: towards uniformed representation and acceleration for deep convolutional neural networks},
	author={Zhang, Chen and Fang, Zhenman and Zhou, Peipei and Pan, Peichen and Cong, Jason},
	booktitle={Proceedings of the 35th International Conference on Computer-Aided Design},
	pages={12},
	year={2016},
	organization={ACM}
}
[41] @article{bosi1999reconfigurable,
	title={Reconfigurable pipelined 2-D convolvers for fast digital signal processing},
	author={Bosi, Bernard and Bois, Guy and Savaria, Yvon},
	journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
	volume={7},
	number={3},
	pages={299--308},
	year={1999},
	publisher={IEEE}
}





 
 
