----------------------------------------------------------------------
PrimeLib version T-2022.03-SP1 (Malibu 2)
Build date: Apr 12, 2022 13:01:04
Path: /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/linux64/bin/primelib
Host: engnx05a.utdallas.edu, User: ebw220000, PID: 1382462 (PPID: 934697)
CPU: 32 x 3693 MHz, AMD EPYC 7F32 8-Core Processor (2 socket, 16 core)
Memory: 257 GB RAM (1.1 GB free), 4 GB Swap (0.0 GB free)
System load average: 17.45, 16.33, 15.51 (26675 processes)
Directory: /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65
Malibu mode 2 activated
Sun May 11 15:58:11 2025: Establishing connection to license server
Sun May 11 15:58:12 2025: Testing server connection using feature PrimeLib_CHAR
Sun May 11 15:58:12 2025: License server connection established
Sun May 11 15:58:13 2025: Checked out license FEATURE PrimeLib_CHAR v2023.12 on PORT 1700@engdmv.utdallas.edu
Command-line: /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/linux64/bin/primelib
The char directory is /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV
Loading /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/etc/cell.stat.gz
===================================================
Sun May 11 15:58:27 CDT 2025: Begin configure stage
Optimizing dispatch of 1 cells for efficiency
Reading instance file for cell INV
Warning: Port VSS in cell INV has no associated function
Warning: Port VDD in cell INV has no associated function
Generating timing tests.
Generating power tests.
Generating template at Sun May 11 15:58:28 2025 
Done generating template at Sun May 11 15:58:28 2025
Generate Templates: Maximum virtual memory size: 790.75 MB
Cell INV configured for characterization.
Sun May 11 15:58:28 CDT 2025: Done configure stage (Elapsed: 1 seconds | 0.00 hours  Memory: 790.75MB)
======================================================================================================
======================================================
Sun May 11 15:58:58 CDT 2025: Begin characterize stage
Simulator used is hspice HSPICE O-2018.09-2
Simulator command is /proj/cad/synopsys/synopsys_2018/hspice_vO-2018.09-2/hspice/bin/hspice
[CDPL] Initialized with 1 standalone slot
[CDPL] Master initialized (1 seconds)
Start generating characterization tasks
Sun May 11 16:06:41 2025: Checked out license FEATURE PrimeLib_CORE v2023.12(1) on PORT 1700@engdmv.utdallas.edu
Sun May 11 16:06:41 2025: Elapsed time of checked out license: 0.00 seconds | 0.00 minutes
Sun May 11 16:06:42 2025: Checked out license FEATURE PrimeLib_SIM_CORE v2023.12(1) on PORT 1700@engdmv.utdallas.edu
Sun May 11 16:06:42 2025: Elapsed time of checked out license: 1.00 seconds | 0.02 minutes
Library has standard-cells
INV: generated 7 tasks (7 total)
Using 1 standalone slots
[CDPL] Tasks: 0/7, (0.0%, 0 Cached, 0 Failed); Active Workers: 0, Pending Workers: 1, Elapsed: 0m00s
Warning: Task 0 (leakage_power__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation leakage_power__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Re-submitting leakage_power__ACQ_1 of INV (1/1)
Warning: Task 1 (delay__IN__lh__OUT__hl__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation delay__IN__lh__OUT__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Re-submitting delay__IN__lh__OUT__hl__ACQ_1 of INV (1/1)
Warning: Task 2 (delay__IN__hl__OUT__lh__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation delay__IN__hl__OUT__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Re-submitting delay__IN__hl__OUT__lh__ACQ_1 of INV (1/1)
Warning: Task 3 (Cin__VSS__lh__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VSS__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Re-submitting Cin__VSS__lh__ACQ_1 of INV (1/1)
Warning: Task 4 (Cin__VSS__hl__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VSS__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Re-submitting Cin__VSS__hl__ACQ_1 of INV (1/1)
Warning: Task 5 (Cin__VDD__lh__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VDD__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Re-submitting Cin__VDD__lh__ACQ_1 of INV (1/1)
Warning: Task 6 (Cin__VDD__hl__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VDD__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Re-submitting Cin__VDD__hl__ACQ_1 of INV (1/1)
[CDPL] Tasks: 7/14, (50.0%, 0 Cached, 0 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 0m30s
Error:   Task 7 (leakage_power__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation leakage_power__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
Error:   Task 8 (delay__IN__lh__OUT__hl__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation delay__IN__lh__OUT__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
Error:   Task 9 (delay__IN__hl__OUT__lh__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation delay__IN__hl__OUT__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
Error:   Task 10 (Cin__VSS__lh__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VSS__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
Error:   Task 11 (Cin__VSS__hl__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VSS__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
Error:   Task 12 (Cin__VDD__lh__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VDD__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
Error:   Task 13 (Cin__VDD__hl__ACQ_1 of INV) failed on W1 (engnx05a.utdallas.edu): Simulation Cin__VDD__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** invalid memory reference . (SC-59) (SMSC-95) (CDPL-12)
[CDPL] Tasks: 14/14, (100.0%, 0 Cached, 7 Failed); Active Workers: 1, Pending Workers: 0, Elapsed: 1m00s
Long task: INV::leakage_power__ACQ_1 30.00 seconds
[CDPL] Summary: 
Failed tasks:
  INV:
      leakage_power__ACQ_1
      delay__IN__lh__OUT__hl__ACQ_1
      delay__IN__hl__OUT__lh__ACQ_1
      Cin__VSS__lh__ACQ_1
      Cin__VSS__hl__ACQ_1
      Cin__VDD__lh__ACQ_1
      Cin__VDD__hl__ACQ_1
Sun May 11 16:08:12 2025: Released license FEATURE PrimeLib_CORE(all)
Sun May 11 16:08:12 2025: Released license FEATURE PrimeLib_SIM_CORE(all)
Peak worker count: 1
Sun May 11 16:08:12 CDT 2025: Done characterize stage (Elapsed: 554 seconds | 0.15 hours  Memory: 1072.82MB)
============================================================================================================
Maximum virtual memory size: 1072.82 MB
