## Content

Currently, thought is that this directory will contain:

*synthesis : front end (HDL-->gates)
*pnr: place and route (GATES-->polygons)
*signoff: all the restt (sta, formal, test, ir, signal integrity, lvs,drc)